{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 23:24:44 2011 " "Info: Processing started: Tue Jun 07 23:24:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/RAW2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/Sdram_Control_4Port/command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/Sdram_Control_4Port/control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "ip/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "ip/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/Sdram_Control_4Port/sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "ip/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(98) " "Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(98): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 98 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/Sdram_Control_4Port/Sdram_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/Sdram_Control_4Port/Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "ip/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/SEG7_LUT.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/CCD_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/CCD_Capture.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_CCD_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 C_I2C_Controller " "Info: Found entity 1: C_I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 C_Reset_Delay " "Info: Found entity 1: C_Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_0 " "Info: Found entity 1: Audio_0" {  } { { "Audio_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUDIO_DAC_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AUDIO_DAC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_FIFO " "Info: Found entity 1: AUDIO_DAC_FIFO" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Info: Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_pio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_pio " "Info: Found entity 1: button_pio" {  } { { "button_pio.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/button_pio.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 25 25 " "Info: Found 25 design units, including 25 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Info: Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Info: Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_bht_module " "Info: Found entity 3: cpu_0_bht_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_a_module " "Info: Found entity 4: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_register_bank_b_module " "Info: Found entity 5: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 272 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_oci_debug " "Info: Found entity 6: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 335 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_ociram_lpm_dram_bdp_component_module " "Info: Found entity 7: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 460 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_ocimem " "Info: Found entity 8: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 550 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_avalon_reg " "Info: Found entity 9: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 693 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_break " "Info: Found entity 10: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 784 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_xbrk " "Info: Found entity 11: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1075 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dbrk " "Info: Found entity 12: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1280 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_itrace " "Info: Found entity 13: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1465 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_td_mode " "Info: Found entity 14: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1749 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_dtrace " "Info: Found entity 15: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1813 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_compute_tm_count " "Info: Found entity 16: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1904 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_fifowp_inc " "Info: Found entity 17: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1972 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_fifocount_inc " "Info: Found entity 18: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2011 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_fifo " "Info: Found entity 19: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2054 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_oci_pib " "Info: Found entity 20: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2556 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_traceram_lpm_dram_bdp_component_module " "Info: Found entity 21: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2621 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_oci_im " "Info: Found entity 22: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2707 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_performance_monitors " "Info: Found entity 23: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2841 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0_nios2_oci " "Info: Found entity 24: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2854 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "25 cpu_0 " "Info: Found entity 25: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3350 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module " "Info: Found entity 1: cpu_0_jtag_debug_module" {  } { { "cpu_0_jtag_debug_module.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Info: Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info: Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_NIOS_HOST_MOUSE_VGA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE2_NIOS_HOST_MOUSE_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_NIOS_HOST_MOUSE_VGA " "Info: Found entity 1: DE2_NIOS_HOST_MOUSE_VGA" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM9000A.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DM9000A.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A " "Info: Found entity 1: DM9000A" {  } { { "DM9000A.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DM9000A.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM9000A_IF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DM9000A_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_IF " "Info: Found entity 1: DM9000A_IF" {  } { { "DM9000A_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DM9000A_IF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epcs_controller.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file epcs_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_controller_sub " "Info: Found entity 1: epcs_controller_sub" {  } { { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 tornado_epcs_controller_atom " "Info: Found entity 2: tornado_epcs_controller_atom" {  } { { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 419 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 epcs_controller " "Info: Found entity 3: epcs_controller" {  } { { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 467 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO_16_256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FIFO_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_256 " "Info: Found entity 1: FIFO_16_256" {  } { { "FIFO_16_256.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/FIFO_16_256.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_AV_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Img_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Img_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Info: Found entity 1: Img_RAM" {  } { { "Img_RAM.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Img_RAM.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISP1362.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ISP1362.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362 " "Info: Found entity 1: ISP1362" {  } { { "ISP1362.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ISP1362_IF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ISP1362_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Info: Found entity 1: ISP1362_IF" {  } { { "ISP1362_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362_IF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info: Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info: Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info: Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info: Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info: Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart_0.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_16207_0.v(57) " "Warning (10273): Verilog HDL warning at lcd_16207_0.v(57): extended using \"x\" or \"z\"" {  } { { "lcd_16207_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd_16207_0.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_16207_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_16207_0 " "Info: Found entity 1: lcd_16207_0" {  } { { "lcd_16207_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd_16207_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_green.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_green " "Info: Found entity 1: led_green" {  } { { "led_green.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/led_green.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_red.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_red " "Info: Found entity 1: led_red" {  } { { "led_red.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/led_red.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SD_CLK.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SD_CLK.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CLK " "Info: Found entity 1: SD_CLK" {  } { { "SD_CLK.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SD_CLK.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SD_CMD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SD_CMD.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_CMD " "Info: Found entity 1: SD_CMD" {  } { { "SD_CMD.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SD_CMD.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SD_DAT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SD_DAT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_DAT " "Info: Found entity 1: SD_DAT" {  } { { "SD_DAT.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SD_DAT.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_0.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Info: Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Info: Found entity 2: sdram_0" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_0_test_component.v(233) " "Warning (10273): Verilog HDL warning at sdram_0_test_component.v(233): extended using \"x\" or \"z\"" {  } { { "sdram_0_test_component.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0_test_component.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_0_test_component.v(234) " "Warning (10273): Verilog HDL warning at sdram_0_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "sdram_0_test_component.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_0_test_component.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file sdram_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_test_component_ram_module " "Info: Found entity 1: sdram_0_test_component_ram_module" {  } { { "sdram_0_test_component.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0_test_component.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0_test_component " "Info: Found entity 2: sdram_0_test_component" {  } { { "sdram_0_test_component.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0_test_component.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAM_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SDRAM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Info: Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SDRAM_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_0 " "Info: Found entity 1: sram_0" {  } { { "sram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sram_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM_16Bit_512K.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRAM_16Bit_512K.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Info: Found entity 1: SRAM_16Bit_512K" {  } { { "SRAM_16Bit_512K.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_pio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_pio " "Info: Found entity 1: switch_pio" {  } { { "switch_pio.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/switch_pio.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0.v 29 29 " "Info: Found 29 design units, including 29 entities, in source file system_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_0_avalon_slave_0_arbitrator " "Info: Found entity 1: Audio_0_avalon_slave_0_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 DM9000A_avalon_slave_0_arbitrator " "Info: Found entity 2: DM9000A_avalon_slave_0_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 ISP1362_avalon_slave_0_arbitrator " "Info: Found entity 3: ISP1362_avalon_slave_0_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 590 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 ISP1362_avalon_slave_1_arbitrator " "Info: Found entity 4: ISP1362_avalon_slave_1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 896 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 SD_CLK_s1_arbitrator " "Info: Found entity 5: SD_CLK_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 925 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 SD_CMD_s1_arbitrator " "Info: Found entity 6: SD_CMD_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 1193 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 SD_DAT_s1_arbitrator " "Info: Found entity 7: SD_DAT_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 1461 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 VGA_0_avalon_slave_0_arbitrator " "Info: Found entity 8: VGA_0_avalon_slave_0_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 1729 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 button_pio_s1_arbitrator " "Info: Found entity 9: button_pio_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2020 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 camera_s1_arbitrator " "Info: Found entity 10: camera_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2296 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "11 system_0_reset_clk_domain_synch_module " "Info: Found entity 11: system_0_reset_clk_domain_synch_module" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2560 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_jtag_debug_module_arbitrator " "Info: Found entity 12: cpu_0_jtag_debug_module_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2605 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_data_master_arbitrator " "Info: Found entity 13: cpu_0_data_master_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3047 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_instruction_master_arbitrator " "Info: Found entity 14: cpu_0_instruction_master_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3637 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "15 epcs_controller_epcs_control_port_arbitrator " "Info: Found entity 15: epcs_controller_epcs_control_port_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 4005 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "16 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 16: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 4447 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "17 lcd_control_slave_arbitrator " "Info: Found entity 17: lcd_control_slave_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 4753 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "18 led_green_s1_arbitrator " "Info: Found entity 18: led_green_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 5052 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "19 led_red_s1_arbitrator " "Info: Found entity 19: led_red_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 5320 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "20 ssram_avalon_slave_0_arbitrator " "Info: Found entity 20: ssram_avalon_slave_0_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 5588 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "21 switch_pio_s1_arbitrator " "Info: Found entity 21: switch_pio_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6053 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "22 timer_0_s1_arbitrator " "Info: Found entity 22: timer_0_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "23 timer_1_s1_arbitrator " "Info: Found entity 23: timer_1_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6577 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "24 tri_state_bridge_0_avalon_slave_arbitrator " "Info: Found entity 24: tri_state_bridge_0_avalon_slave_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6853 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "25 tri_state_bridge_0_bridge_arbitrator " "Info: Found entity 25: tri_state_bridge_0_bridge_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 7515 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "26 uart_s1_arbitrator " "Info: Found entity 26: uart_s1_arbitrator" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 7528 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "27 system_0 " "Info: Found entity 27: system_0" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 7828 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "28 cfi_flash_0_lane0_module " "Info: Found entity 28: cfi_flash_0_lane0_module" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9521 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "29 cfi_flash_0 " "Info: Found entity 29: cfi_flash_0" {  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9610 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_0 " "Info: Found entity 1: timer_0" {  } { { "timer_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/timer_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1 " "Info: Found entity 1: timer_1" {  } { { "timer_1.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/timer_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_0_log_module " "Info: Found entity 1: uart_0_log_module" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 uart_0_tx " "Info: Found entity 2: uart_0_tx" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 uart_0_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 uart_0_rx_stimulus_source " "Info: Found entity 4: uart_0_rx_stimulus_source" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 uart_0_rx " "Info: Found entity 5: uart_0_rx" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 uart_0_regs " "Info: Found entity 6: uart_0_regs" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 739 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 uart_0 " "Info: Found entity 7: uart_0" {  } { { "uart_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart_0.v" 981 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_0 " "Info: Found entity 1: VGA_0" {  } { { "VGA_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_NIOS_CTRL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_NIOS_CTRL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Info: Found entity 1: VGA_NIOS_CTRL" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_OSD_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_OSD_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Info: Found entity 1: VGA_OSD_RAM" {  } { { "VGA_OSD_RAM.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/TERASIC_CAMERA/CAMERA_IF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/TERASIC_CAMERA/CAMERA_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_IF " "Info: Found entity 1: CAMERA_IF" {  } { { "ip/TERASIC_CAMERA/CAMERA_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/TERASIC_CAMERA/CAMERA_IF.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1720) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1720): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1720 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1722) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1722): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1722 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1872) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1872): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1872 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2774) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2774): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2774 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs_controller.v(400) " "Warning (10037): Verilog HDL or VHDL warning at epcs_controller.v(400): conditional expression evaluates to a constant" {  } { { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 400 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(313) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 313 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(323) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(333) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(667) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(667): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 667 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(677) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0.v" 677 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0_test_component.v(76) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0_test_component.v(76): conditional expression evaluates to a constant" {  } { { "sdram_0_test_component.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/sdram_0_test_component.v" 76 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_NIOS_HOST_MOUSE_VGA " "Info: Elaborating entity \"DE2_NIOS_HOST_MOUSE_VGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PORT_ADDR DE2_NIOS_HOST_MOUSE_VGA.v(373) " "Warning (10036): Verilog HDL or VHDL warning at DE2_NIOS_HOST_MOUSE_VGA.v(373): object \"PORT_ADDR\" assigned a value but never read" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 DE2_NIOS_HOST_MOUSE_VGA.v(408) " "Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(408): truncated value with size 16 to match size of target (9)" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE2_NIOS_HOST_MOUSE_VGA.v(410) " "Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(410): truncated value with size 32 to match size of target (2)" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_NIOS_HOST_MOUSE_VGA.v(581) " "Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(581): truncated value with size 32 to match size of target (4)" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE2_NIOS_HOST_MOUSE_VGA.v(596) " "Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(596): truncated value with size 32 to match size of target (4)" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_NIOS_HOST_MOUSE_VGA.v(613) " "Warning (10230): Verilog HDL assignment warning at DE2_NIOS_HOST_MOUSE_VGA.v(613): truncated value with size 32 to match size of target (1)" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[17\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[16\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[15\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[14\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[13\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[12\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[11\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[11\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[10\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[9\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[8\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[7\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[6\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[5\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[4\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[3\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[2\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] DE2_NIOS_HOST_MOUSE_VGA.v(191) " "Warning (10034): Output port \"LEDR\[0\]\" at DE2_NIOS_HOST_MOUSE_VGA.v(191) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_NIOS_HOST_MOUSE_VGA.v(196) " "Warning (10034): Output port \"IRDA_TXD\" at DE2_NIOS_HOST_MOUSE_VGA.v(196) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_NIOS_HOST_MOUSE_VGA.v(239) " "Warning (10034): Output port \"OTG_DACK0_N\" at DE2_NIOS_HOST_MOUSE_VGA.v(239) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_NIOS_HOST_MOUSE_VGA.v(240) " "Warning (10034): Output port \"OTG_DACK1_N\" at DE2_NIOS_HOST_MOUSE_VGA.v(240) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_NIOS_HOST_MOUSE_VGA.v(245) " "Warning (10034): Output port \"LCD_RW\" at DE2_NIOS_HOST_MOUSE_VGA.v(245) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_NIOS_HOST_MOUSE_VGA.v(246) " "Warning (10034): Output port \"LCD_EN\" at DE2_NIOS_HOST_MOUSE_VGA.v(246) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_NIOS_HOST_MOUSE_VGA.v(247) " "Warning (10034): Output port \"LCD_RS\" at DE2_NIOS_HOST_MOUSE_VGA.v(247) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_NIOS_HOST_MOUSE_VGA.v(263) " "Warning (10034): Output port \"TDO\" at DE2_NIOS_HOST_MOUSE_VGA.v(263) has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_NIOS_HOST_MOUSE_VGA.v(285) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at DE2_NIOS_HOST_MOUSE_VGA.v(285) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 285 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "delay1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 326 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Reset_Delay.v(18) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)" {  } { { "Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Reset_Delay.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:PLL1 " "Info: Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:PLL1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "PLL1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:PLL1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "altpll_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SDRAM_PLL.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SDRAM_PLL.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Info: Instantiated megafunction \"SDRAM_PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Info: Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SDRAM_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SDRAM_PLL.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:PLL2 " "Info: Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:PLL2\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "PLL2" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:PLL2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:PLL2\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "altpll_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_PLL.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:PLL2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Audio_PLL:PLL2\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_PLL.v" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:PLL2\|altpll:altpll_component " "Info: Instantiated megafunction \"Audio_PLL:PLL2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 135 " "Info: Parameter \"clk0_divide_by\" = \"135\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 92 " "Info: Parameter \"clk0_multiply_by\" = \"92\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Audio_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_PLL.v" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0 system_0:u0 " "Info: Elaborating entity \"system_0\" for hierarchy \"system_0:u0\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_0_avalon_slave_0_arbitrator system_0:u0\|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0 " "Info: Elaborating entity \"Audio_0_avalon_slave_0_arbitrator\" for hierarchy \"system_0:u0\|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0\"" {  } { { "system_0.v" "the_Audio_0_avalon_slave_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8412 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_0 system_0:u0\|Audio_0:the_Audio_0 " "Info: Elaborating entity \"Audio_0\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\"" {  } { { "system_0.v" "the_Audio_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_FIFO system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO " "Info: Elaborating entity \"AUDIO_DAC_FIFO\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\"" {  } { { "Audio_0.v" "the_AUDIO_DAC_FIFO" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_0.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(67) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(67): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_FIFO.v(90) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(90): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_FIFO.v(98) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(98): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(147) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(147): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[15\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[15\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[14\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[14\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[13\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[13\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[12\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[12\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[11\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[11\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[10\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[10\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[9\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[9\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[8\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[8\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[7\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[7\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[6\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[6\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[5\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[5\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[4\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[4\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[3\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[3\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[2\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[2\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[1\] AUDIO_DAC_FIFO.v(22) " "Warning (10034): Output port \"oDATA\[1\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16_256 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0 " "Info: Elaborating entity \"FIFO_16_256\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\"" {  } { { "AUDIO_DAC_FIFO.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_16_256.v" "dcfifo_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/FIFO_16_256.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_16_256.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/FIFO_16_256.v" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "FIFO_16_256.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/FIFO_16_256.v" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hlj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hlj1 " "Info: Found entity 1: dcfifo_hlj1" {  } { { "db/dcfifo_hlj1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hlj1 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated " "Info: Elaborating entity \"dcfifo_hlj1\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Info: Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g86\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "rdptr_g1p" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7fc " "Info: Found entity 1: a_graycounter_7fc" {  } { { "db/a_graycounter_7fc.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_7fc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7fc system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_7fc\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_g1p" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6fc " "Info: Found entity 1: a_graycounter_6fc" {  } { { "db/a_graycounter_6fc.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_6fc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6fc system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_6fc\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_gp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk81 " "Info: Found entity 1: altsyncram_vk81" {  } { { "db/altsyncram_vk81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_vk81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk81 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram " "Info: Elaborating entity \"altsyncram_vk81\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\"" {  } { { "db/dcfifo_hlj1.tdf" "fifo_ram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Info: Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram5 " "Info: Elaborating entity \"altsyncram_brg1\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram5\"" {  } { { "db/altsyncram_vk81.tdf" "altsyncram5" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_vk81.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_hlj1.tdf" "rdaclr" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jcb " "Info: Found entity 1: alt_synch_pipe_jcb" {  } { { "db/alt_synch_pipe_jcb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_jcb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jcb system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_jcb\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\"" {  } { { "db/dcfifo_hlj1.tdf" "rs_dgwp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe8 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe8\"" {  } { { "db/alt_synch_pipe_jcb.tdf" "dffpipe8" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_jcb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Info: Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_hlj1.tdf" "ws_dgrp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe11 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe11\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe11" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t16 " "Info: Found entity 1: cmpr_t16" {  } { { "db/cmpr_t16.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cmpr_t16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t16 system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_t16\" for hierarchy \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\"" {  } { { "db/dcfifo_hlj1.tdf" "rdempty_eq_comp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_avalon_slave_0_arbitrator system_0:u0\|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0 " "Info: Elaborating entity \"DM9000A_avalon_slave_0_arbitrator\" for hierarchy \"system_0:u0\|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0\"" {  } { { "system_0.v" "the_DM9000A_avalon_slave_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A system_0:u0\|DM9000A:the_DM9000A " "Info: Elaborating entity \"DM9000A\" for hierarchy \"system_0:u0\|DM9000A:the_DM9000A\"" {  } { { "system_0.v" "the_DM9000A" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8475 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_IF system_0:u0\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF " "Info: Elaborating entity \"DM9000A_IF\" for hierarchy \"system_0:u0\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\"" {  } { { "DM9000A.v" "the_DM9000A_IF" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DM9000A.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_avalon_slave_0_arbitrator system_0:u0\|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0 " "Info: Elaborating entity \"ISP1362_avalon_slave_0_arbitrator\" for hierarchy \"system_0:u0\|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0\"" {  } { { "system_0.v" "the_ISP1362_avalon_slave_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8502 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_avalon_slave_1_arbitrator system_0:u0\|ISP1362_avalon_slave_1_arbitrator:the_ISP1362_avalon_slave_1 " "Info: Elaborating entity \"ISP1362_avalon_slave_1_arbitrator\" for hierarchy \"system_0:u0\|ISP1362_avalon_slave_1_arbitrator:the_ISP1362_avalon_slave_1\"" {  } { { "system_0.v" "the_ISP1362_avalon_slave_1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362 system_0:u0\|ISP1362:the_ISP1362 " "Info: Elaborating entity \"ISP1362\" for hierarchy \"system_0:u0\|ISP1362:the_ISP1362\"" {  } { { "system_0.v" "the_ISP1362" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8532 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF system_0:u0\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF " "Info: Elaborating entity \"ISP1362_IF\" for hierarchy \"system_0:u0\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\"" {  } { { "ISP1362.v" "the_ISP1362_IF" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CLK_s1_arbitrator system_0:u0\|SD_CLK_s1_arbitrator:the_SD_CLK_s1 " "Info: Elaborating entity \"SD_CLK_s1_arbitrator\" for hierarchy \"system_0:u0\|SD_CLK_s1_arbitrator:the_SD_CLK_s1\"" {  } { { "system_0.v" "the_SD_CLK_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8555 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CLK system_0:u0\|SD_CLK:the_SD_CLK " "Info: Elaborating entity \"SD_CLK\" for hierarchy \"system_0:u0\|SD_CLK:the_SD_CLK\"" {  } { { "system_0.v" "the_SD_CLK" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8567 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CMD_s1_arbitrator system_0:u0\|SD_CMD_s1_arbitrator:the_SD_CMD_s1 " "Info: Elaborating entity \"SD_CMD_s1_arbitrator\" for hierarchy \"system_0:u0\|SD_CMD_s1_arbitrator:the_SD_CMD_s1\"" {  } { { "system_0.v" "the_SD_CMD_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_CMD system_0:u0\|SD_CMD:the_SD_CMD " "Info: Elaborating entity \"SD_CMD\" for hierarchy \"system_0:u0\|SD_CMD:the_SD_CMD\"" {  } { { "system_0.v" "the_SD_CMD" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8602 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_DAT_s1_arbitrator system_0:u0\|SD_DAT_s1_arbitrator:the_SD_DAT_s1 " "Info: Elaborating entity \"SD_DAT_s1_arbitrator\" for hierarchy \"system_0:u0\|SD_DAT_s1_arbitrator:the_SD_DAT_s1\"" {  } { { "system_0.v" "the_SD_DAT_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8625 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_DAT system_0:u0\|SD_DAT:the_SD_DAT " "Info: Elaborating entity \"SD_DAT\" for hierarchy \"system_0:u0\|SD_DAT:the_SD_DAT\"" {  } { { "system_0.v" "the_SD_DAT" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8637 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_0_avalon_slave_0_arbitrator system_0:u0\|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0 " "Info: Elaborating entity \"VGA_0_avalon_slave_0_arbitrator\" for hierarchy \"system_0:u0\|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0\"" {  } { { "system_0.v" "the_VGA_0_avalon_slave_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8661 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_0 system_0:u0\|VGA_0:the_VGA_0 " "Info: Elaborating entity \"VGA_0\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\"" {  } { { "system_0.v" "the_VGA_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8682 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_NIOS_CTRL system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL " "Info: Elaborating entity \"VGA_NIOS_CTRL\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\"" {  } { { "VGA_0.v" "the_VGA_NIOS_CTRL" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_0.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 VGA_NIOS_CTRL.v(83) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(84) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(85) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(86) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(87) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(88) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(89) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(90) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(91) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(92) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(93) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(94) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\"" {  } { { "VGA_NIOS_CTRL.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1 " "Info: Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\"" {  } { { "VGA_NIOS_CTRL.v" "u1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0 " "Info: Elaborating entity \"Img_RAM\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\"" {  } { { "VGA_OSD_RAM.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_OSD_RAM.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "Img_RAM.v" "altsyncram_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Img_RAM.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "Img_RAM.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Img_RAM.v" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Info: Parameter \"widthad_a\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Info: Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Info: Parameter \"widthad_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Info: Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Info: Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Info: Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Img_RAM.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Img_RAM.v" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7o1 " "Info: Found entity 1: altsyncram_q7o1" {  } { { "db/altsyncram_q7o1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_q7o1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7o1 system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated " "Info: Elaborating entity \"altsyncram_q7o1\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p132.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p132 " "Info: Found entity 1: altsyncram_p132" {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_p132.tdf" 33 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p132 system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1 " "Info: Elaborating entity \"altsyncram_p132\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\"" {  } { { "db/altsyncram_q7o1.tdf" "altsyncram1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_q7o1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_p132.tdf" 39 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "Img_RAM.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Img_RAM.v" 79 0 0 } } { "VGA_OSD_RAM.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_OSD_RAM.v" 74 0 0 } } { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 161 0 0 } } { "VGA_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_0.v" 91 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9591 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 534 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1qa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1qa " "Info: Found entity 1: decode_1qa" {  } { { "db/decode_1qa.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/decode_1qa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3 " "Info: Elaborating entity \"decode_1qa\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3\"" {  } { { "db/altsyncram_p132.tdf" "decode3" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_p132.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a " "Info: Elaborating entity \"decode_1qa\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a\"" {  } { { "db/altsyncram_p132.tdf" "decode_a" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_p132.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Info: Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mux_hkb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5 " "Info: Elaborating entity \"mux_hkb\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\"" {  } { { "db/altsyncram_p132.tdf" "mux5" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_p132.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Info: Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mux_akb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6 " "Info: Elaborating entity \"mux_akb\" for hierarchy \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6\"" {  } { { "db/altsyncram_p132.tdf" "mux6" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_p132.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_arbitrator system_0:u0\|button_pio_s1_arbitrator:the_button_pio_s1 " "Info: Elaborating entity \"button_pio_s1_arbitrator\" for hierarchy \"system_0:u0\|button_pio_s1_arbitrator:the_button_pio_s1\"" {  } { { "system_0.v" "the_button_pio_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8707 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio system_0:u0\|button_pio:the_button_pio " "Info: Elaborating entity \"button_pio\" for hierarchy \"system_0:u0\|button_pio:the_button_pio\"" {  } { { "system_0.v" "the_button_pio" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8720 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_s1_arbitrator system_0:u0\|camera_s1_arbitrator:the_camera_s1 " "Info: Elaborating entity \"camera_s1_arbitrator\" for hierarchy \"system_0:u0\|camera_s1_arbitrator:the_camera_s1\"" {  } { { "system_0.v" "the_camera_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8742 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_reset_clk_domain_synch_module system_0:u0\|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch " "Info: Elaborating entity \"system_0_reset_clk_domain_synch_module\" for hierarchy \"system_0:u0\|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch\"" {  } { { "system_0.v" "system_0_reset_clk_domain_synch" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8754 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "camera.v 1 1 " "Warning: Using design file camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Info: Found entity 1: camera" {  } { { "camera.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/camera.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera system_0:u0\|camera:the_camera " "Info: Elaborating entity \"camera\" for hierarchy \"system_0:u0\|camera:the_camera\"" {  } { { "system_0.v" "the_camera" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8778 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_IF system_0:u0\|camera:the_camera\|CAMERA_IF:camera " "Info: Elaborating entity \"CAMERA_IF\" for hierarchy \"system_0:u0\|camera:the_camera\|CAMERA_IF:camera\"" {  } { { "camera.v" "camera" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/camera.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator system_0:u0\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info: Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"system_0:u0\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "system_0.v" "the_cpu_0_jtag_debug_module" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8816 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info: Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "system_0.v" "the_cpu_0_data_master" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 8984 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator system_0:u0\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info: Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"system_0:u0\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "system_0.v" "the_cpu_0_instruction_master" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9026 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 system_0:u0\|cpu_0:the_cpu_0 " "Info: Elaborating entity \"cpu_0\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\"" {  } { { "system_0.v" "the_cpu_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info: Elaborating entity \"cpu_0_test_bench\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4705 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Info: Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.v" "cpu_0_ic_data" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 5540 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9d1 " "Info: Found entity 1: altsyncram_k9d1" {  } { { "db/altsyncram_k9d1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_k9d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9d1 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_k9d1:auto_generated " "Info: Elaborating entity \"altsyncram_k9d1\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_k9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Info: Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.v" "cpu_0_ic_tag" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 5605 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1g1 " "Info: Found entity 1: altsyncram_t1g1" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_t1g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1g1 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_t1g1:auto_generated " "Info: Elaborating entity \"altsyncram_t1g1\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_t1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_bht_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht " "Info: Elaborating entity \"cpu_0_bht_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\"" {  } { { "cpu_0.v" "cpu_0_bht" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 5811 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pf1 " "Info: Found entity 1: altsyncram_8pf1" {  } { { "db/altsyncram_8pf1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_8pf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8pf1 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_8pf1:auto_generated " "Info: Elaborating entity \"altsyncram_8pf1\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_8pf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info: Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irf1 " "Info: Found entity 1: altsyncram_irf1" {  } { { "db/altsyncram_irf1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_irf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irf1 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated " "Info: Elaborating entity \"altsyncram_irf1\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info: Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrf1 " "Info: Found entity 1: altsyncram_jrf1" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_jrf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrf1 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated " "Info: Elaborating entity \"altsyncram_jrf1\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Info: Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.v" "the_cpu_0_mult_cell" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6763 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Info: Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Info: Elaborating entity \"mult_add_4cr2\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Info: Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Info: Elaborating entity \"ded_mult_2o81\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Info: Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Info: Elaborating entity \"mult_add_6cr2\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info: Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info: Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3063 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info: Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3083 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 663 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Info: Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Info: Elaborating entity \"altsyncram_c572\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info: Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info: Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info: Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 1861 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info: Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.v 1 1 " "Warning: Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info: Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info: Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info: Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info: Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info: Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "../../altera/81/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller_epcs_control_port_arbitrator system_0:u0\|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port " "Info: Elaborating entity \"epcs_controller_epcs_control_port_arbitrator\" for hierarchy \"system_0:u0\|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port\"" {  } { { "system_0.v" "the_epcs_controller_epcs_control_port" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9095 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller system_0:u0\|epcs_controller:the_epcs_controller " "Info: Elaborating entity \"epcs_controller\" for hierarchy \"system_0:u0\|epcs_controller:the_epcs_controller\"" {  } { { "system_0.v" "the_epcs_controller" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_controller_sub system_0:u0\|epcs_controller:the_epcs_controller\|epcs_controller_sub:the_epcs_controller_sub " "Info: Elaborating entity \"epcs_controller_sub\" for hierarchy \"system_0:u0\|epcs_controller:the_epcs_controller\|epcs_controller_sub:the_epcs_controller_sub\"" {  } { { "epcs_controller.v" "the_epcs_controller_sub" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 531 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_epcs_controller_atom system_0:u0\|epcs_controller:the_epcs_controller\|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom " "Info: Elaborating entity \"tornado_epcs_controller_atom\" for hierarchy \"system_0:u0\|epcs_controller:the_epcs_controller\|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom\"" {  } { { "epcs_controller.v" "the_tornado_epcs_controller_atom" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 541 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_controller.v" "the_boot_copier_rom" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 583 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 583 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_controller_boot_rom.hex " "Info: Parameter \"init_file\" = \"epcs_controller_boot_rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 583 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lo31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lo31 " "Info: Found entity 1: altsyncram_lo31" {  } { { "db/altsyncram_lo31.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_lo31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lo31 system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_lo31:auto_generated " "Info: Elaborating entity \"altsyncram_lo31\" for hierarchy \"system_0:u0\|epcs_controller:the_epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_lo31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator system_0:u0\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"system_0:u0\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "system_0.v" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart system_0:u0\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\"" {  } { { "system_0.v" "the_jtag_uart" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system_0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system_0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"system_0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"system_0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator system_0:u0\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Info: Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"system_0:u0\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "system_0.v" "the_lcd_control_slave" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(57) " "Warning (10273): Verilog HDL warning at lcd.v(57): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Warning: Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd system_0:u0\|lcd:the_lcd " "Info: Elaborating entity \"lcd\" for hierarchy \"system_0:u0\|lcd:the_lcd\"" {  } { { "system_0.v" "the_lcd" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_green_s1_arbitrator system_0:u0\|led_green_s1_arbitrator:the_led_green_s1 " "Info: Elaborating entity \"led_green_s1_arbitrator\" for hierarchy \"system_0:u0\|led_green_s1_arbitrator:the_led_green_s1\"" {  } { { "system_0.v" "the_led_green_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_green system_0:u0\|led_green:the_led_green " "Info: Elaborating entity \"led_green\" for hierarchy \"system_0:u0\|led_green:the_led_green\"" {  } { { "system_0.v" "the_led_green" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_red_s1_arbitrator system_0:u0\|led_red_s1_arbitrator:the_led_red_s1 " "Info: Elaborating entity \"led_red_s1_arbitrator\" for hierarchy \"system_0:u0\|led_red_s1_arbitrator:the_led_red_s1\"" {  } { { "system_0.v" "the_led_red_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_red system_0:u0\|led_red:the_led_red " "Info: Elaborating entity \"led_red\" for hierarchy \"system_0:u0\|led_red:the_led_red\"" {  } { { "system_0.v" "the_led_red" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram_avalon_slave_0_arbitrator system_0:u0\|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0 " "Info: Elaborating entity \"ssram_avalon_slave_0_arbitrator\" for hierarchy \"system_0:u0\|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0\"" {  } { { "system_0.v" "the_ssram_avalon_slave_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ssram.v 1 1 " "Warning: Using design file ssram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ssram " "Info: Found entity 1: ssram" {  } { { "ssram.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ssram.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram system_0:u0\|ssram:the_ssram " "Info: Elaborating entity \"ssram\" for hierarchy \"system_0:u0\|ssram:the_ssram\"" {  } { { "system_0.v" "the_ssram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K system_0:u0\|ssram:the_ssram\|SRAM_16Bit_512K:the_SRAM_16Bit_512K " "Info: Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"system_0:u0\|ssram:the_ssram\|SRAM_16Bit_512K:the_SRAM_16Bit_512K\"" {  } { { "ssram.v" "the_SRAM_16Bit_512K" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ssram.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_pio_s1_arbitrator system_0:u0\|switch_pio_s1_arbitrator:the_switch_pio_s1 " "Info: Elaborating entity \"switch_pio_s1_arbitrator\" for hierarchy \"system_0:u0\|switch_pio_s1_arbitrator:the_switch_pio_s1\"" {  } { { "system_0.v" "the_switch_pio_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_pio system_0:u0\|switch_pio:the_switch_pio " "Info: Elaborating entity \"switch_pio\" for hierarchy \"system_0:u0\|switch_pio:the_switch_pio\"" {  } { { "system_0.v" "the_switch_pio" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9351 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0_s1_arbitrator system_0:u0\|timer_0_s1_arbitrator:the_timer_0_s1 " "Info: Elaborating entity \"timer_0_s1_arbitrator\" for hierarchy \"system_0:u0\|timer_0_s1_arbitrator:the_timer_0_s1\"" {  } { { "system_0.v" "the_timer_0_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0 system_0:u0\|timer_0:the_timer_0 " "Info: Elaborating entity \"timer_0\" for hierarchy \"system_0:u0\|timer_0:the_timer_0\"" {  } { { "system_0.v" "the_timer_0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1_s1_arbitrator system_0:u0\|timer_1_s1_arbitrator:the_timer_1_s1 " "Info: Elaborating entity \"timer_1_s1_arbitrator\" for hierarchy \"system_0:u0\|timer_1_s1_arbitrator:the_timer_1_s1\"" {  } { { "system_0.v" "the_timer_1_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9413 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1 system_0:u0\|timer_1:the_timer_1 " "Info: Elaborating entity \"timer_1\" for hierarchy \"system_0:u0\|timer_1:the_timer_1\"" {  } { { "system_0.v" "the_timer_1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_0_avalon_slave_arbitrator system_0:u0\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave " "Info: Elaborating entity \"tri_state_bridge_0_avalon_slave_arbitrator\" for hierarchy \"system_0:u0\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave\"" {  } { { "system_0.v" "the_tri_state_bridge_0_avalon_slave" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_arbitrator system_0:u0\|uart_s1_arbitrator:the_uart_s1 " "Info: Elaborating entity \"uart_s1_arbitrator\" for hierarchy \"system_0:u0\|uart_s1_arbitrator:the_uart_s1\"" {  } { { "system_0.v" "the_uart_s1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9492 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 7 7 " "Warning: Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Info: Found entity 1: uart_log_module" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Info: Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Info: Found entity 4: uart_rx_stimulus_source" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Info: Found entity 5: uart_rx" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Info: Found entity 6: uart_regs" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 739 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Info: Found entity 7: uart" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 981 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart system_0:u0\|uart:the_uart " "Info: Elaborating entity \"uart\" for hierarchy \"system_0:u0\|uart:the_uart\"" {  } { { "system_0.v" "the_uart" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\"" {  } { { "uart.v" "the_uart_tx" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 1054 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx system_0:u0\|uart:the_uart\|uart_rx:the_uart_rx " "Info: Elaborating entity \"uart_rx\" for hierarchy \"system_0:u0\|uart:the_uart\|uart_rx:the_uart_rx\"" {  } { { "uart.v" "the_uart_rx" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 1072 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_stimulus_source system_0:u0\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source " "Info: Elaborating entity \"uart_rx_stimulus_source\" for hierarchy \"system_0:u0\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source\"" {  } { { "uart.v" "the_uart_rx_stimulus_source" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs system_0:u0\|uart:the_uart\|uart_regs:the_uart_regs " "Info: Elaborating entity \"uart_regs\" for hierarchy \"system_0:u0\|uart:the_uart\|uart_regs:the_uart_regs\"" {  } { { "uart.v" "the_uart_regs" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 1103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 555 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u8" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 627 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(156) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(161) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(186) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(236) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_I2C_Controller I2C_CCD_Config:u8\|C_I2C_Controller:u0 " "Info: Elaborating entity \"C_I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|C_I2C_Controller:u0\"" {  } { { "v/I2C_CCD_Config.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Reset_Delay C_Reset_Delay:u2 " "Info: Elaborating entity \"C_Reset_Delay\" for hierarchy \"C_Reset_Delay:u2\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u2" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 634 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Info: Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u4" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "v/RAW2RGB.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "v/Line_Buffer.v" "altshift_taps_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Info: Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Info: Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Info: Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Info: Parameter \"width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikn " "Info: Found entity 1: shift_taps_ikn" {  } { { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ikn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated " "Info: Elaborating entity \"shift_taps_ikn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm81 " "Info: Found entity 1: altsyncram_cm81" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2 " "Info: Elaborating entity \"altsyncram_cm81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\"" {  } { { "db/shift_taps_ikn.tdf" "altsyncram2" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Info: Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cntr_3rf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1 " "Info: Elaborating entity \"cntr_3rf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_ikn.tdf" "cntr1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Info: Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5 " "Info: Elaborating entity \"cmpr_mdc\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5\"" {  } { { "db/cntr_3rf.tdf" "cmpr5" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cntr_3rf.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u3" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 663 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(405) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(405): truncated value with size 32 to match size of target (10)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(451) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(451): truncated value with size 32 to match size of target (23)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(452) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(452): truncated value with size 32 to match size of target (23)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(453) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(453): truncated value with size 32 to match size of target (23)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(454) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(454): truncated value with size 32 to match size of target (23)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(443) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(443) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(443) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(443) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "ip/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "ip/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "ip/Sdram_Control_4Port/control_interface.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 284 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "ip/Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "ip/Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "ip/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Info: Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ip/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 176 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m2o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m2o1 " "Info: Found entity 1: dcfifo_m2o1" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m2o1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated " "Info: Elaborating entity \"dcfifo_m2o1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g_gray2bin" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_o96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g1p" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_fgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_g1p" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info: Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_egc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_gp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Info: Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram " "Info: Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_m2o1.tdf" "fifo_ram" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info: Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5 " "Info: Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram5" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Info: Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp " "Info: Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_brp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Info: Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_dgwp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe8 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe8\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe8" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_brp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_dgrp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe12 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe12" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Info: Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cmpr_536.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_m2o1.tdf" "rdempty_eq_comp" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_m2o1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u5" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 735 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_8.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/SEG7_LUT_8.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Warning (12010): Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 249 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CS_N u7 1 2 " "Warning (12030): Port \"CS_N\" on the entity instantiation of \"u7\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_ADDR u7 32 23 " "Warning (12020): Port \"RD1_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_MAX_ADDR u7 32 23 " "Warning (12020): Port \"RD1_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "RD2_ADDR u7 22 23 " "Warning (12010): Port \"RD2_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 22. The formal width of the signal in the module is 23.  The extra bits will be driven by GND." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD2_MAX_ADDR u7 32 23 " "Warning (12020): Port \"RD2_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_ADDR u7 32 23 " "Warning (12020): Port \"WR1_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_MAX_ADDR u7 32 23 " "Warning (12020): Port \"WR1_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "WR2_ADDR u7 22 23 " "Warning (12010): Port \"WR2_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 22. The formal width of the signal in the module is 23.  The extra bits will be driven by GND." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR2_MAX_ADDR u7 32 23 " "Warning (12020): Port \"WR2_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u7" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 726 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iX_Cont u4 16 11 " "Warning (12020): Port \"iX_Cont\" on the entity instantiation of \"u4\" is connected to a signal of width 16. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u4" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iY_Cont u4 16 11 " "Warning (12020): Port \"iY_Cont\" on the entity instantiation of \"u4\" is connected to a signal of width 16. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "u4" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iWR_DATA u1 16 1 " "Warning (12020): Port \"iWR_DATA\" on the entity instantiation of \"u1\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "VGA_NIOS_CTRL.v" "u1" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "oAddress u0 19 20 " "Warning (12030): Port \"oAddress\" on the entity instantiation of \"u0\" is connected to a signal of width 19. The formal width of the signal in the module is 20.  The extra bits will be left dangling without any fan-out logic." {  } { { "VGA_NIOS_CTRL.v" "u0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2672 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 2811 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3288 0 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 7052 0 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 9057 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[16\] " "Warning: Converted tri-state buffer \"camera_readdata\[16\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[1\] " "Warning: Converted tri-state buffer \"camera_readdata\[1\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[0\] " "Warning: Converted tri-state buffer \"camera_readdata\[0\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[15\] " "Warning: Converted tri-state buffer \"camera_readdata\[15\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[14\] " "Warning: Converted tri-state buffer \"camera_readdata\[14\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[13\] " "Warning: Converted tri-state buffer \"camera_readdata\[13\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[12\] " "Warning: Converted tri-state buffer \"camera_readdata\[12\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[11\] " "Warning: Converted tri-state buffer \"camera_readdata\[11\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[10\] " "Warning: Converted tri-state buffer \"camera_readdata\[10\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[9\] " "Warning: Converted tri-state buffer \"camera_readdata\[9\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[8\] " "Warning: Converted tri-state buffer \"camera_readdata\[8\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[7\] " "Warning: Converted tri-state buffer \"camera_readdata\[7\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[6\] " "Warning: Converted tri-state buffer \"camera_readdata\[6\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[5\] " "Warning: Converted tri-state buffer \"camera_readdata\[5\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[4\] " "Warning: Converted tri-state buffer \"camera_readdata\[4\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[3\] " "Warning: Converted tri-state buffer \"camera_readdata\[3\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[2\] " "Warning: Converted tri-state buffer \"camera_readdata\[2\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[17\] " "Warning: Converted tri-state buffer \"camera_readdata\[17\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[18\] " "Warning: Converted tri-state buffer \"camera_readdata\[18\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[19\] " "Warning: Converted tri-state buffer \"camera_readdata\[19\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[20\] " "Warning: Converted tri-state buffer \"camera_readdata\[20\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[21\] " "Warning: Converted tri-state buffer \"camera_readdata\[21\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[22\] " "Warning: Converted tri-state buffer \"camera_readdata\[22\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[23\] " "Warning: Converted tri-state buffer \"camera_readdata\[23\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[24\] " "Warning: Converted tri-state buffer \"camera_readdata\[24\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[25\] " "Warning: Converted tri-state buffer \"camera_readdata\[25\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[26\] " "Warning: Converted tri-state buffer \"camera_readdata\[26\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[27\] " "Warning: Converted tri-state buffer \"camera_readdata\[27\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[28\] " "Warning: Converted tri-state buffer \"camera_readdata\[28\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[29\] " "Warning: Converted tri-state buffer \"camera_readdata\[29\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[30\] " "Warning: Converted tri-state buffer \"camera_readdata\[30\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "camera_readdata\[31\] " "Warning: Converted tri-state buffer \"camera_readdata\[31\]\" feeding internal logic into a wire" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 418 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u1\|Ram0 " "Info: RAM logic \"I2C_AV_Config:u1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "I2C_AV_Config.v" "Ram0" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 117 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "I2C_AV_Config:u1\|Ram0~37 " "Info: Inferred altsyncram megafunction from the following design logic: \"I2C_AV_Config:u1\|Ram0~37\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Info: Parameter NUMWORDS_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE DE2_NIOS_HOST_MOUSE_VGA0.rtl.mif " "Info: Parameter INIT_FILE set to DE2_NIOS_HOST_MOUSE_VGA0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "I2C_AV_Config.v" "Ram0~37" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 117 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "system_0:u0\|cpu_0:the_cpu_0\|F_bht_ptr\[0\]~56 " "Info: Inferred altshift_taps megafunction from the following design logic: \"system_0:u0\|cpu_0:the_cpu_0\|F_bht_ptr\[0\]~56\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Info: Parameter TAP_DISTANCE set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Info: Parameter WIDTH set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "cpu_0.v" "F_bht_ptr\[0\]~56" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 5839 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_AV_Config:u1\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"I2C_AV_Config:u1\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_AV_Config:u1\|altsyncram:Ram0_rtl_0 " "Info: Instantiated megafunction \"I2C_AV_Config:u1\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DE2_NIOS_HOST_MOUSE_VGA0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"DE2_NIOS_HOST_MOUSE_VGA0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l211.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l211 " "Info: Found entity 1: altsyncram_l211" {  } { { "db/altsyncram_l211.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_l211.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|cpu_0:the_cpu_0\|altshift_taps:F_bht_ptr_rtl_0 " "Info: Elaborated megafunction instantiation \"system_0:u0\|cpu_0:the_cpu_0\|altshift_taps:F_bht_ptr_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|cpu_0:the_cpu_0\|altshift_taps:F_bht_ptr_rtl_0 " "Info: Instantiated megafunction \"system_0:u0\|cpu_0:the_cpu_0\|altshift_taps:F_bht_ptr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Info: Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rvm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_rvm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rvm " "Info: Found entity 1: shift_taps_rvm" {  } { { "db/shift_taps_rvm.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_rvm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqa1 " "Info: Found entity 1: altsyncram_cqa1" {  } { { "db/altsyncram_cqa1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cqa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Info: Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cntr_ikf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_94h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_94h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_94h " "Info: Found entity 1: cntr_94h" {  } { { "db/cntr_94h.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cntr_94h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Info: Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ALTSYNCRAM 512 " "Info: Converted the following logical RAM block \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a14 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a14\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 458 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a2 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a2\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 98 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a15 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a15\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 488 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a3 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a3\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 128 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a16 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a16\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 518 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a4 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a4\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 158 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a17 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a17\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 548 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a5 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a5\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 188 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a18 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a18\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 578 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a6 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a6\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 218 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a19 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a19\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 608 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a7 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 248 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a20 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a20\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 638 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a8 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a8\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 278 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a21 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a21\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 668 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a9 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a9\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 308 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a22 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a22\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 698 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a10 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a10\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 338 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a23 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a23\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 728 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a11 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a11\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 368 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a1 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a1\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 68 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a13 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a13\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 428 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a0 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a0\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 38 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0} { "Info" "IBAL_BAL_RAM_SLICE" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a12 " "Info: RAM block slice \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|ram_block3a12\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 398 2 0 } } { "db/shift_taps_ikn.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_ikn.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "v/Line_Buffer.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Line_Buffer.v" 67 0 0 } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 647 0 0 } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 0}  } {  } 0 0 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0 " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\"" {  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 38 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0 " "Info: Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Info: Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1278 " "Info: Parameter \"NUMWORDS_A\" = \"1278\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Info: Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Info: Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1278 " "Info: Parameter \"NUMWORDS_B\" = \"1278\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Info: Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Info: Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Info: Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Info: Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Info: Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Info: Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Info: Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Info: Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info: Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Info: Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Info: Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Info: Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Info: Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Info: Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Info: Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "db/altsyncram_cm81.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_cm81.tdf" 38 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lc43.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lc43.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lc43 " "Info: Found entity 1: altsyncram_lc43" {  } { { "db/altsyncram_lc43.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_lc43.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Info: Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/decode_3oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Info: Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mux_1kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "Warning: \"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 0}  } {  } 0 0 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 0}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Warning: Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "Warning: The reset input will be asserted when the evaluation time expires" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 0}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 0 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 0}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 0 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 285 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 287 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Warning: Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 0}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Warning: Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Warning: Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Warning: Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Warning: Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Warning: Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Warning: Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Warning: Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Warning: Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 0}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT3 VCC pin " "Warning: The pin \"SD_DAT3\" is fed by VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 250 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] VCC pin " "Warning: The pin \"GPIO_1\[19\]\" is fed by VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 0}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT SD_DAT " "Warning: Removed fan-out from the always-disabled I/O buffer \"SD_DAT\" to the node \"SD_DAT\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 249 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO_1\[16\] GPIO_1\[16\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"GPIO_1\[16\]\" to the node \"GPIO_1\[16\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO_1\[17\] GPIO_1\[17\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"GPIO_1\[17\]\" to the node \"GPIO_1\[17\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO_1\[19\] GPIO_1\[19\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"GPIO_1\[19\]\" to the node \"GPIO_1\[19\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO_1\[23\] GPIO_1\[23\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"GPIO_1\[23\]\" to the node \"GPIO_1\[23\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO_1\[24\] GPIO_1\[24\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"GPIO_1\[24\]\" to the node \"GPIO_1\[24\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[7\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[7\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[6\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[6\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[5\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[5\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[4\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[4\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[3\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[3\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[2\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[2\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[1\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[1\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|lcd:the_lcd\|LCD_data\[0\] system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Warning: Converted the fan-out from the tri-state buffer \"system_0:u0\|lcd:the_lcd\|LCD_data\[0\]\" to the node \"system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "lcd.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/lcd.v" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 285 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 0}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 86 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6912 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6911 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 6908 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 5903 -1 0 } } { "ISP1362_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362_IF.v" 37 -1 0 } } { "ISP1362_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362_IF.v" 35 -1 0 } } { "ISP1362_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362_IF.v" 36 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 72 -1 0 } } { "DM9000A_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DM9000A_IF.v" 37 -1 0 } } { "DM9000A_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DM9000A_IF.v" 36 -1 0 } } { "DM9000A_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DM9000A_IF.v" 35 -1 0 } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 7284 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3225 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4383 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4601 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 5719 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 4324 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2915 -1 0 } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 64 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 7014 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4420 -1 0 } } { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 541 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 4131 -1 0 } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2725 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 68 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 63 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 770 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4631 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6150 -1 0 } } { "ISP1362_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362_IF.v" 30 -1 0 } } { "ISP1362_IF.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ISP1362_IF.v" 31 -1 0 } } { "jtag_uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/jtag_uart.v" 586 -1 0 } } { "../../altera/81/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/81/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 59 -1 0 } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 84 -1 0 } } { "timer_1.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/timer_1.v" 166 -1 0 } } { "timer_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/timer_0.v" 166 -1 0 } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 85 -1 0 } } { "timer_1.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/timer_1.v" 175 -1 0 } } { "timer_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/timer_0.v" 175 -1 0 } } { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 241 -1 0 } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4647 -1 0 } } { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 251 -1 0 } } { "db/shift_taps_rvm.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/shift_taps_rvm.tdf" 39 2 0 } } { "../../altera/81/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/81/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "../../altera/81/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/81/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "epcs_controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/epcs_controller.v" 130 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "SD_DAT3~1 " "Warning: Node \"SD_DAT3~1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 250 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_ADCLRCK~2 " "Warning: Node \"AUD_ADCLRCK~2\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 283 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_DACLRCK~1 " "Warning: Node \"AUD_DACLRCK~1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 285 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~1 " "Warning: Node \"AUD_BCLK~1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 287 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[16\]~143 " "Warning: Node \"GPIO_1\[16\]~143\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[17\]~144 " "Warning: Node \"GPIO_1\[17\]~144\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[19\]~145 " "Warning: Node \"GPIO_1\[19\]~145\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[24\]~146 " "Warning: Node \"GPIO_1\[24\]~146\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "IRDA_TXD GND " "Warning (13410): Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Warning (13410): Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Warning (13410): Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET VCC " "Warning (13410): Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 293 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 100 " "Info: 131 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa0 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa1 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa2 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa3 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa4 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa5 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa6 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa7 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa8 " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|parity_ff " "Info: Register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0\"" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "WCRO7487_0" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 791 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:12:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:12:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:11:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:11:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:10:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:10:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:9:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:9:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:8:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:8:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:7:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:7:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:6:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:6:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:5:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:5:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:4:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:4:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:3:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:3:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:2:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:2:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:1:LJMV0916_1 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|\\IAZL1155:1:LJMV0916_1\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|LJMV0916_0 " "Info (17048): Logic cell \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|LJMV0916_0\"" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "LJMV0916_0" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 730 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 175 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 197 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 237 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 238 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 260 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 261 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 262 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "Warning (15610): No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 257 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "Warning (15610): No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 258 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 284 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 291 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 292 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8251 " "Info: Implemented 8251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Info: Implemented 219 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Info: Implemented 159 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "7364 " "Info: Implemented 7364 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "450 " "Info: Implemented 450 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.map.smsg " "Info: Generated suppressed messages file C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 316 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 316 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 23:26:11 2011 " "Info: Processing ended: Tue Jun 07 23:26:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Info: Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Info: Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 23:26:13 2011 " "Info: Processing started: Tue Jun 07 23:26:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_NIOS_HOST_MOUSE_VGA EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DE2_NIOS_HOST_MOUSE_VGA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 1 1 -54 -3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_PLL:PLL2\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"Audio_PLL:PLL2\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 15 22 0 0 " "Info: Implementing clock multiplication of 15, clock division of 22, and phase shift of 0 degrees (0 ps) for Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info: Destination node I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|C_I2C_Controller:u0\|I2C_SCLK~205 " "Info: Destination node I2C_CCD_Config:u8\|C_I2C_Controller:u0\|I2C_SCLK~205" {  } { { "v/I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_Controller.v" 58 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|C_I2C_Controller:u0|I2C_SCLK~205 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~79 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~79" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u1\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~280 " "Info: Destination node I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~280" {  } { { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 62 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u1\|mI2C_CTRL_CLK~79 " "Info: Destination node I2C_AV_Config:u1\|mI2C_CTRL_CLK~79" {  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info: Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7~2 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7~2" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 703 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 703 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 791 0 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 972 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK  " "Info: Automatically promoted node system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Info: Destination node AUD_BCLK" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 287 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK~37 " "Info: Destination node system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK~37" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 28 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 28 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_0:u0\|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node system_0:u0\|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OTG_RST_N " "Info: Destination node OTG_RST_N" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_RST_N } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 232 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ENET_RST_N " "Info: Destination node ENET_RST_N" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_RST_N } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 279 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_0:u0\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info: Destination node system_0:u0\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~244 " "Info: Destination node system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~244" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 384 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~244 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "start_triggle~38 " "Info: Destination node start_triggle~38" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 570 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_triggle~38 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_triggle~103 " "Info: Destination node stop_triggle~103" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 571 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop_triggle~103 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_triggle~105 " "Info: Destination node stop_triggle~105" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 571 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop_triggle~105 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~101 " "Info: Destination node system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~101" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 367 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~101 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 2571 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_0:u0\|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_0:u0\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info: Automatically promoted node system_0:u0\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C_Reset_Delay:u2\|oRST_0  " "Info: Automatically promoted node C_Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|mWR~302 " "Info: Destination node Sdram_Control_4Port:u7\|mWR~302" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mWR~302 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C_Reset_Delay:u2\|oRST_0~101 " "Info: Destination node C_Reset_Delay:u2\|oRST_0~101" {  } { { "v/Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Reset_Delay.v" 46 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Reset_Delay:u2|oRST_0~101 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[9\]~386 " "Info: Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[9\]~386" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[9]~386 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[9\]~389 " "Info: Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[9\]~389" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[9]~389 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[18\]~391 " "Info: Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[18\]~391" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[18]~391 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[18\]~392 " "Info: Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[18\]~392" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[18]~392 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[11\]~391 " "Info: Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[11\]~391" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[11]~391 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[11\]~392 " "Info: Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[11\]~392" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[11]~392 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[13\]~386 " "Info: Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[13\]~386" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[13]~386 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[13\]~389 " "Info: Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[13\]~389" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 514 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[13]~389 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "v/Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Reset_Delay.v" 46 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Extra Info: Packed 18 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "49 I/O " "Extra Info: Packed 49 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info: Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "23 " "Extra Info: Created 23 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "Warning: PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "SDRAM_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/SDRAM_PLL.v" 83 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 328 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 265 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_PLL:PLL2\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "Warning: PLL \"Audio_PLL:PLL2\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "Audio_PLL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/Audio_PLL.v" 77 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 329 0 0 } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 288 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Info: Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:02 " "Info: Fitter placement operations ending: elapsed time is 00:01:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.743 ns register register " "Info: Estimated most critical path is register to register delay of 11.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|cpu_0:the_cpu_0\|M_ctrl_shift_rot 1 REG LAB_X35_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y13; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.420 ns) 0.623 ns system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~394 2 COMB LAB_X35_Y13 48 " "Info: 2: + IC(0.203 ns) + CELL(0.420 ns) = 0.623 ns; Loc. = LAB_X35_Y13; Fanout = 48; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~394'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~394 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 1.649 ns system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~437 3 COMB LAB_X33_Y13 1 " "Info: 3: + IC(0.751 ns) + CELL(0.275 ns) = 1.649 ns; Loc. = LAB_X33_Y13; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~394 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.210 ns system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~438 4 COMB LAB_X33_Y13 10 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 2.210 ns; Loc. = LAB_X33_Y13; Fanout = 10; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~438'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.271 ns) 2.984 ns system_0:u0\|cpu_0:the_cpu_0\|M_mul_src2\[0\]~96 5 COMB LAB_X32_Y13 15 " "Info: 5: + IC(0.503 ns) + CELL(0.271 ns) = 2.984 ns; Loc. = LAB_X32_Y13; Fanout = 15; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_mul_src2\[0\]~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.437 ns) 4.316 ns system_0:u0\|cpu_0:the_cpu_0\|Add8~396 6 COMB LAB_X32_Y12 4 " "Info: 6: + IC(0.895 ns) + CELL(0.437 ns) = 4.316 ns; Loc. = LAB_X32_Y12; Fanout = 4; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|Add8~396'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 system_0:u0|cpu_0:the_cpu_0|Add8~396 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.414 ns) 5.636 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~430 7 COMB LAB_X31_Y10 1 " "Info: 7: + IC(0.906 ns) + CELL(0.414 ns) = 5.636 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~430'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { system_0:u0|cpu_0:the_cpu_0|Add8~396 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.707 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~432 8 COMB LAB_X31_Y10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.707 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~432'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.778 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~434 9 COMB LAB_X31_Y10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.778 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~434'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.849 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~436 10 COMB LAB_X31_Y10 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.849 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.920 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~438 11 COMB LAB_X31_Y10 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.920 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~438'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.991 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~440 12 COMB LAB_X31_Y10 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.991 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~440'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.062 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~442 13 COMB LAB_X31_Y10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.062 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~442'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.133 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~444 14 COMB LAB_X31_Y10 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.133 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~444'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 6.294 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~446 15 COMB LAB_X31_Y9 1 " "Info: 15: + IC(0.090 ns) + CELL(0.071 ns) = 6.294 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~446'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.365 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~448 16 COMB LAB_X31_Y9 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.365 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~448'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.436 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~450 17 COMB LAB_X31_Y9 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.436 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~450'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.507 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~452 18 COMB LAB_X31_Y9 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.507 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~452'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.578 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~454 19 COMB LAB_X31_Y9 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.578 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~454'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.649 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~456 20 COMB LAB_X31_Y9 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 6.649 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~456'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.720 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~458 21 COMB LAB_X31_Y9 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 6.720 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~458'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.791 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~460 22 COMB LAB_X31_Y9 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 6.791 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.862 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~462 23 COMB LAB_X31_Y9 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 6.862 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~462'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.933 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~464 24 COMB LAB_X31_Y9 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.933 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~464'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.004 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~466 25 COMB LAB_X31_Y9 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.004 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~466'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.075 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~468 26 COMB LAB_X31_Y9 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 7.075 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~468'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.146 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~470 27 COMB LAB_X31_Y9 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 7.146 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~470'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.217 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~472 28 COMB LAB_X31_Y9 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 7.217 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~472'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.288 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~474 29 COMB LAB_X31_Y9 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 7.288 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~474'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.359 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~476 30 COMB LAB_X31_Y9 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 7.359 ns; Loc. = LAB_X31_Y9; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~476'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 7.520 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~478 31 COMB LAB_X31_Y8 1 " "Info: 31: + IC(0.090 ns) + CELL(0.071 ns) = 7.520 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.591 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~480 32 COMB LAB_X31_Y8 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 7.591 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~480'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.662 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~482 33 COMB LAB_X31_Y8 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 7.662 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~482'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.733 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~484 34 COMB LAB_X31_Y8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 7.733 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~484'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.804 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~486 35 COMB LAB_X31_Y8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 7.804 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.875 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~488 36 COMB LAB_X31_Y8 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 7.875 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.946 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~490 37 COMB LAB_X31_Y8 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.946 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~490'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.017 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~492 38 COMB LAB_X31_Y8 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.017 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~492'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.427 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~493 39 COMB LAB_X31_Y8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 8.427 ns; Loc. = LAB_X31_Y8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.437 ns) 9.773 ns system_0:u0\|cpu_0:the_cpu_0\|E_br_actually_taken~187 40 COMB LAB_X30_Y13 5 " "Info: 40: + IC(0.909 ns) + CELL(0.437 ns) = 9.773 ns; Loc. = LAB_X30_Y13; Fanout = 5; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|E_br_actually_taken~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3663 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 10.529 ns system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~337 41 COMB LAB_X29_Y13 2 " "Info: 41: + IC(0.481 ns) + CELL(0.275 ns) = 10.529 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 11.094 ns system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~338 42 COMB LAB_X29_Y13 1 " "Info: 42: + IC(0.290 ns) + CELL(0.275 ns) = 11.094 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~338'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~338 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 11.659 ns system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~339 43 COMB LAB_X29_Y13 1 " "Info: 43: + IC(0.290 ns) + CELL(0.275 ns) = 11.659 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~339'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~338 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~339 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.743 ns system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg 44 REG LAB_X29_Y13 3 " "Info: 44: + IC(0.000 ns) + CELL(0.084 ns) = 11.743 ns; Loc. = LAB_X29_Y13; Fanout = 3; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~339 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.045 ns ( 51.48 % ) " "Info: Total cell delay = 6.045 ns ( 51.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.698 ns ( 48.52 % ) " "Info: Total interconnect delay = 5.698 ns ( 48.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.743 ns" { system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~394 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 system_0:u0|cpu_0:the_cpu_0|Add8~396 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~338 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~339 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Info: Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "377 " "Warning: Found 377 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Info: Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "83 " "Warning: Following 83 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently enabled " "Info: Pin SD_DAT3 has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 250 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Info: Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 283 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 285 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 287 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Info: Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Info: Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Info: Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Info: Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "110 " "Warning: Following 110 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] VCC " "Info: Pin LEDR\[1\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] GND " "Info: Pin LEDR\[10\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] GND " "Info: Pin LEDR\[11\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] GND " "Info: Pin LEDR\[12\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] GND " "Info: Pin LEDR\[13\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] GND " "Info: Pin LEDR\[14\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] GND " "Info: Pin LEDR\[15\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] GND " "Info: Pin LEDR\[16\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[16] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] GND " "Info: Pin LEDR\[17\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LEDR[17] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 191 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Info: Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { IRDA_TXD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 196 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 210 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N VCC " "Info: Pin FL_RST_N has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 215 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED VCC " "Info: Pin OTG_FSPEED has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 233 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED VCC " "Info: Pin OTG_LSPEED has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 234 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N GND " "Info: Pin OTG_DACK0_N has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DACK0_N } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 239 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N GND " "Info: Pin OTG_DACK1_N has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DACK1_N } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 240 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 243 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 244 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 245 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_EN } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 246 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_RS } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 247 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TDO } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 263 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { VGA_SYNC } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 269 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET VCC " "Info: Pin TD_RESET has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TD_RESET } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 293 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 242 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 250 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Sdram_Control_4Port:u7\|command:command1\|OE " "Info: Following pins have the same output enable: Sdram_Control_4Port:u7\|command:command1\|OE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 199 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system_0:u0\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|OTG_WR_N " "Info: Following pins have the same output enable: system_0:u0\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|OTG_WR_N" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OTG_DATA\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin OTG_DATA\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 227 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system_0:u0\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N " "Info: Following pins have the same output enable: system_0:u0\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 274 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system_0:u0\|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0\|ssram_avalon_slave_0_write_n~28 " "Info: Following pins have the same output enable: system_0:u0\|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0\|ssram_avalon_slave_0_write_n~28" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system_0:u0\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave\|in_a_write_cycle " "Info: Following pins have the same output enable: system_0:u0\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave\|in_a_write_cycle" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FL_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin FL_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 212 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system_0:u0\|SD_CMD:the_SD_CMD\|data_dir " "Info: Following pins have the same output enable: system_0:u0\|SD_CMD:the_SD_CMD\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SD_CMD 3.3-V LVTTL " "Info: Type bi-directional pin SD_CMD uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 251 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "I2C_CCD_Config:u8\|C_I2C_Controller:u0\|SDO " "Info: Following pins have the same output enable: I2C_CCD_Config:u8\|C_I2C_Controller:u0\|SDO" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional GPIO_1\[23\] 3.3-V LVTTL " "Info: Type bi-directional pin GPIO_1\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system_0:u0\|SD_DAT:the_SD_DAT\|data_dir " "Info: Following pins have the same output enable: system_0:u0\|SD_DAT:the_SD_DAT\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SD_DAT 3.3-V LVTTL " "Info: Type bi-directional pin SD_DAT uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 249 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "I2C_AV_Config:u1\|I2C_Controller:u0\|SDO " "Info: Following pins have the same output enable: I2C_AV_Config:u1\|I2C_Controller:u0\|SDO" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional I2C_SDAT 3.3-V LVTTL " "Info: Type bi-directional pin I2C_SDAT uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 254 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Info: Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 23:28:34 2011 " "Info: Processing ended: Tue Jun 07 23:28:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Info: Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Info: Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 23:28:36 2011 " "Info: Processing started: Tue Jun 07 23:28:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Info: Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 0 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 0}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Warning: Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 0 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 23:28:43 2011 " "Info: Processing ended: Tue Jun 07 23:28:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 23:28:44 2011 " "Info: Processing started: Tue Jun 07 23:28:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u8\|mI2C_CTRL_CLK\" as buffer" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u8\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK " "Info: Detected ripple clock \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK\" as buffer" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 28 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u1\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 register C_Reset_Delay:u2\|oRST_0 register Sdram_Control_4Port:u7\|mRD 10.392 ns " "Info: Slack time is 10.392 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" between source register \"C_Reset_Delay:u2\|oRST_0\" and destination register \"Sdram_Control_4Port:u7\|mRD\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.400 ns + Largest register register " "Info: + Largest register to register requirement is 14.400 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "14.642 ns + " "Info: + Setup relationship between source and destination is 14.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 14.642 ns " "Info: + Latch edge is 14.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 20.000 ns -5.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -5.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns + Largest " "Info: + Largest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 652 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 652; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns Sdram_Control_4Port:u7\|mRD 3 REG LCFF_X55_Y16_N13 7 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X55_Y16_N13; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7\|mRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mRD {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 136; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns C_Reset_Delay:u2\|oRST_0 3 REG LCFF_X57_Y16_N9 11 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X57_Y16_N9; Fanout = 11; REG Node = 'C_Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50~clkctrl C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} C_Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mRD {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} C_Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mRD {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} C_Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.008 ns - Longest register register " "Info: - Longest register to register delay is 4.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_Reset_Delay:u2\|oRST_0 1 REG LCFF_X57_Y16_N9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y16_N9; Fanout = 11; REG Node = 'C_Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 0.909 ns Sdram_Control_4Port:u7\|mWR~302 2 COMB LCCOMB_X55_Y16_N30 1 " "Info: 2: + IC(0.759 ns) + CELL(0.150 ns) = 0.909 ns; Loc. = LCCOMB_X55_Y16_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mWR~302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { C_Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mWR~302 } "NODE_NAME" } } { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.398 ns) 2.072 ns Sdram_Control_4Port:u7\|mWR~303 3 COMB LCCOMB_X54_Y14_N22 17 " "Info: 3: + IC(0.765 ns) + CELL(0.398 ns) = 2.072 ns; Loc. = LCCOMB_X54_Y14_N22; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7\|mWR~303'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { Sdram_Control_4Port:u7|mWR~302 Sdram_Control_4Port:u7|mWR~303 } "NODE_NAME" } } { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.245 ns) 3.117 ns Sdram_Control_4Port:u7\|mRD~113 4 COMB LCCOMB_X55_Y16_N14 3 " "Info: 4: + IC(0.800 ns) + CELL(0.245 ns) = 3.117 ns; Loc. = LCCOMB_X55_Y16_N14; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7\|mRD~113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { Sdram_Control_4Port:u7|mWR~303 Sdram_Control_4Port:u7|mRD~113 } "NODE_NAME" } } { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.660 ns) 4.008 ns Sdram_Control_4Port:u7\|mRD 5 REG LCFF_X55_Y16_N13 7 " "Info: 5: + IC(0.231 ns) + CELL(0.660 ns) = 4.008 ns; Loc. = LCFF_X55_Y16_N13; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7\|mRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { Sdram_Control_4Port:u7|mRD~113 Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "ip/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/Sdram_Control_4Port.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.453 ns ( 36.25 % ) " "Info: Total cell delay = 1.453 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.555 ns ( 63.75 % ) " "Info: Total interconnect delay = 2.555 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { C_Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mWR~302 Sdram_Control_4Port:u7|mWR~303 Sdram_Control_4Port:u7|mRD~113 Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.008 ns" { C_Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mWR~302 {} Sdram_Control_4Port:u7|mWR~303 {} Sdram_Control_4Port:u7|mRD~113 {} Sdram_Control_4Port:u7|mRD {} } { 0.000ns 0.759ns 0.765ns 0.800ns 0.231ns } { 0.000ns 0.150ns 0.398ns 0.245ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mRD {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl C_Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} C_Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { C_Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mWR~302 Sdram_Control_4Port:u7|mWR~303 Sdram_Control_4Port:u7|mRD~113 Sdram_Control_4Port:u7|mRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.008 ns" { C_Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mWR~302 {} Sdram_Control_4Port:u7|mWR~303 {} Sdram_Control_4Port:u7|mRD~113 {} Sdram_Control_4Port:u7|mRD {} } { 0.000ns 0.759ns 0.765ns 0.800ns 0.231ns } { 0.000ns 0.150ns 0.398ns 0.245ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system_0:u0\|cpu_0:the_cpu_0\|av_ld_or_div_done register system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg -1.051 ns " "Info: Slack time is -1.051 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system_0:u0\|cpu_0:the_cpu_0\|av_ld_or_div_done\" and destination register \"system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "90.49 MHz 11.051 ns " "Info: Fmax is 90.49 MHz (period= 11.051 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.813 ns + Largest register register " "Info: + Largest register to register requirement is 9.813 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns + Largest " "Info: + Largest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 4136 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4136; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg 3 REG LCFF_X29_Y13_N5 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 3; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 4136 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4136; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.628 ns system_0:u0\|cpu_0:the_cpu_0\|av_ld_or_div_done 3 REG LCFF_X35_Y13_N15 2 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X35_Y13_N15; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4588 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4588 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.864 ns - Longest register register " "Info: - Longest register to register delay is 10.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|cpu_0:the_cpu_0\|av_ld_or_div_done 1 REG LCFF_X35_Y13_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y13_N15; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4588 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.420 ns) 0.732 ns system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~393 2 COMB LCCOMB_X35_Y13_N26 48 " "Info: 2: + IC(0.312 ns) + CELL(0.420 ns) = 0.732 ns; Loc. = LCCOMB_X35_Y13_N26; Fanout = 48; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[23\]~393'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~393 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.271 ns) 1.736 ns system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~437 3 COMB LCCOMB_X33_Y13_N26 1 " "Info: 3: + IC(0.733 ns) + CELL(0.271 ns) = 1.736 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~393 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.139 ns system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~438 4 COMB LCCOMB_X33_Y13_N4 10 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 2.139 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 10; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~438'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.150 ns) 2.773 ns system_0:u0\|cpu_0:the_cpu_0\|M_mul_src2\[0\]~96 5 COMB LCCOMB_X32_Y13_N10 15 " "Info: 5: + IC(0.484 ns) + CELL(0.150 ns) = 2.773 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 15; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_mul_src2\[0\]~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6689 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.437 ns) 3.966 ns system_0:u0\|cpu_0:the_cpu_0\|Add8~396 6 COMB LCCOMB_X32_Y12_N16 4 " "Info: 6: + IC(0.756 ns) + CELL(0.437 ns) = 3.966 ns; Loc. = LCCOMB_X32_Y12_N16; Fanout = 4; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|Add8~396'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 system_0:u0|cpu_0:the_cpu_0|Add8~396 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6392 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.393 ns) 5.118 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~430 7 COMB LCCOMB_X31_Y10_N16 1 " "Info: 7: + IC(0.759 ns) + CELL(0.393 ns) = 5.118 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~430'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { system_0:u0|cpu_0:the_cpu_0|Add8~396 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.189 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~432 8 COMB LCCOMB_X31_Y10_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.189 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~432'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.260 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~434 9 COMB LCCOMB_X31_Y10_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.260 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~434'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.331 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~436 10 COMB LCCOMB_X31_Y10_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.331 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.402 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~438 11 COMB LCCOMB_X31_Y10_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.402 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~438'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.473 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~440 12 COMB LCCOMB_X31_Y10_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.473 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~440'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.544 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~442 13 COMB LCCOMB_X31_Y10_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.544 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~442'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.690 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~444 14 COMB LCCOMB_X31_Y10_N30 1 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 5.690 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~444'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.761 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~446 15 COMB LCCOMB_X31_Y9_N0 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.761 ns; Loc. = LCCOMB_X31_Y9_N0; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~446'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.832 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~448 16 COMB LCCOMB_X31_Y9_N2 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.832 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~448'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.903 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~450 17 COMB LCCOMB_X31_Y9_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.903 ns; Loc. = LCCOMB_X31_Y9_N4; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~450'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.974 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~452 18 COMB LCCOMB_X31_Y9_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.974 ns; Loc. = LCCOMB_X31_Y9_N6; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~452'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.045 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~454 19 COMB LCCOMB_X31_Y9_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.045 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~454'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.116 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~456 20 COMB LCCOMB_X31_Y9_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 6.116 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~456'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.187 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~458 21 COMB LCCOMB_X31_Y9_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 6.187 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~458'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.346 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~460 22 COMB LCCOMB_X31_Y9_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 6.346 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.417 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~462 23 COMB LCCOMB_X31_Y9_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 6.417 ns; Loc. = LCCOMB_X31_Y9_N16; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~462'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.488 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~464 24 COMB LCCOMB_X31_Y9_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.488 ns; Loc. = LCCOMB_X31_Y9_N18; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~464'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.559 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~466 25 COMB LCCOMB_X31_Y9_N20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.559 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~466'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.630 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~468 26 COMB LCCOMB_X31_Y9_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.630 ns; Loc. = LCCOMB_X31_Y9_N22; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~468'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.701 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~470 27 COMB LCCOMB_X31_Y9_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.701 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~470'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.772 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~472 28 COMB LCCOMB_X31_Y9_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.772 ns; Loc. = LCCOMB_X31_Y9_N26; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~472'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.843 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~474 29 COMB LCCOMB_X31_Y9_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.843 ns; Loc. = LCCOMB_X31_Y9_N28; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~474'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.989 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~476 30 COMB LCCOMB_X31_Y9_N30 1 " "Info: 30: + IC(0.000 ns) + CELL(0.146 ns) = 6.989 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~476'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.060 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~478 31 COMB LCCOMB_X31_Y8_N0 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 7.060 ns; Loc. = LCCOMB_X31_Y8_N0; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~478'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.131 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~480 32 COMB LCCOMB_X31_Y8_N2 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 7.131 ns; Loc. = LCCOMB_X31_Y8_N2; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~480'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.202 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~482 33 COMB LCCOMB_X31_Y8_N4 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 7.202 ns; Loc. = LCCOMB_X31_Y8_N4; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~482'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.273 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~484 34 COMB LCCOMB_X31_Y8_N6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 7.273 ns; Loc. = LCCOMB_X31_Y8_N6; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~484'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.344 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~486 35 COMB LCCOMB_X31_Y8_N8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 7.344 ns; Loc. = LCCOMB_X31_Y8_N8; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.415 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~488 36 COMB LCCOMB_X31_Y8_N10 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 7.415 ns; Loc. = LCCOMB_X31_Y8_N10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.486 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~490 37 COMB LCCOMB_X31_Y8_N12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.486 ns; Loc. = LCCOMB_X31_Y8_N12; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~490'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.645 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~492 38 COMB LCCOMB_X31_Y8_N14 1 " "Info: 38: + IC(0.000 ns) + CELL(0.159 ns) = 7.645 ns; Loc. = LCCOMB_X31_Y8_N14; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~492'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.055 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~493 39 COMB LCCOMB_X31_Y8_N16 1 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 8.055 ns; Loc. = LCCOMB_X31_Y8_N16; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0_test_bench.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.275 ns) 9.363 ns system_0:u0\|cpu_0:the_cpu_0\|E_br_actually_taken~187 40 COMB LCCOMB_X30_Y13_N28 5 " "Info: 40: + IC(1.033 ns) + CELL(0.275 ns) = 9.363 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 5; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|E_br_actually_taken~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 3663 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.150 ns) 9.978 ns system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~337 41 COMB LCCOMB_X29_Y13_N2 2 " "Info: 41: + IC(0.465 ns) + CELL(0.150 ns) = 9.978 ns; Loc. = LCCOMB_X29_Y13_N2; Fanout = 2; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_estatus_reg_inst_nxt~337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 10.381 ns system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg_inst_nxt~343 42 COMB LCCOMB_X29_Y13_N18 1 " "Info: 42: + IC(0.253 ns) + CELL(0.150 ns) = 10.381 ns; Loc. = LCCOMB_X29_Y13_N18; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg_inst_nxt~343'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~343 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 10.780 ns system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg_inst_nxt~344 43 COMB LCCOMB_X29_Y13_N4 1 " "Info: 43: + IC(0.249 ns) + CELL(0.150 ns) = 10.780 ns; Loc. = LCCOMB_X29_Y13_N4; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg_inst_nxt~344'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~343 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~344 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.864 ns system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg 44 REG LCFF_X29_Y13_N5 3 " "Info: 44: + IC(0.000 ns) + CELL(0.084 ns) = 10.864 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 3; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|M_bstatus_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~344 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 4166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.567 ns ( 51.24 % ) " "Info: Total cell delay = 5.567 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.297 ns ( 48.76 % ) " "Info: Total interconnect delay = 5.297 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.864 ns" { system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~393 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 system_0:u0|cpu_0:the_cpu_0|Add8~396 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~343 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~344 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.864 ns" { system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done {} system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~393 {} system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 {} system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 {} system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 {} system_0:u0|cpu_0:the_cpu_0|Add8~396 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 {} system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 {} system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~343 {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~344 {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg {} } { 0.000ns 0.312ns 0.733ns 0.253ns 0.484ns 0.756ns 0.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.033ns 0.465ns 0.253ns 0.249ns 0.000ns } { 0.000ns 0.420ns 0.271ns 0.150ns 0.150ns 0.437ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 1.091ns 1.000ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.864 ns" { system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~393 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 system_0:u0|cpu_0:the_cpu_0|Add8~396 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~343 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~344 system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.864 ns" { system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done {} system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~393 {} system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437 {} system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438 {} system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96 {} system_0:u0|cpu_0:the_cpu_0|Add8~396 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492 {} system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493 {} system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187 {} system_0:u0|cpu_0:the_cpu_0|M_estatus_reg_inst_nxt~337 {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~343 {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg_inst_nxt~344 {} system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg {} } { 0.000ns 0.312ns 0.733ns 0.253ns 0.484ns 0.756ns 0.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.033ns 0.465ns 0.253ns 0.249ns 0.000ns } { 0.000ns 0.420ns 0.271ns 0.150ns 0.150ns 0.437ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' 677 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' along 677 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|mCursor_Y\[1\] register system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[3\] 1.828 ns " "Info: Slack time is 1.828 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|mCursor_Y\[1\]\" and destination register \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.780 ns + Largest register register " "Info: + Largest register to register requirement is 9.780 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns + Largest " "Info: + Largest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.616 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 1417 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.616 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[3\] 3 REG LCFF_X35_Y26_N27 1 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X35_Y26_N27; Fanout = 1; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.53 % ) " "Info: Total cell delay = 0.537 ns ( 20.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 79.47 % ) " "Info: Total interconnect delay = 2.079 ns ( 79.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] {} } { 0.000ns 1.091ns 0.988ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.622 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 4136 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4136; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.622 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|mCursor_Y\[1\] 3 REG LCFF_X36_Y25_N31 3 " "Info: 3: + IC(0.994 ns) + CELL(0.537 ns) = 2.622 ns; Loc. = LCFF_X36_Y25_N31; Fanout = 3; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|mCursor_Y\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] } "NODE_NAME" } } { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.48 % ) " "Info: Total cell delay = 0.537 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.085 ns ( 79.52 % ) " "Info: Total interconnect delay = 2.085 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] {} } { 0.000ns 1.091ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] {} } { 0.000ns 1.091ns 0.988ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] {} } { 0.000ns 1.091ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] {} } { 0.000ns 1.091ns 0.988ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] {} } { 0.000ns 1.091ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.952 ns - Longest register register " "Info: - Longest register to register delay is 7.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|mCursor_Y\[1\] 1 REG LCFF_X36_Y25_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N31; Fanout = 3; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|mCursor_Y\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] } "NODE_NAME" } } { "VGA_NIOS_CTRL.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_NIOS_CTRL.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.414 ns) 0.898 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~125 2 COMB LCCOMB_X36_Y25_N8 2 " "Info: 2: + IC(0.484 ns) + CELL(0.414 ns) = 0.898 ns; Loc. = LCCOMB_X36_Y25_N8; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.969 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~127 3 COMB LCCOMB_X36_Y25_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.969 ns; Loc. = LCCOMB_X36_Y25_N10; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.040 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~129 4 COMB LCCOMB_X36_Y25_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.040 ns; Loc. = LCCOMB_X36_Y25_N12; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.199 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~131 5 COMB LCCOMB_X36_Y25_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.199 ns; Loc. = LCCOMB_X36_Y25_N14; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.270 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~133 6 COMB LCCOMB_X36_Y25_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.270 ns; Loc. = LCCOMB_X36_Y25_N16; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.680 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~134 7 COMB LCCOMB_X36_Y25_N18 5 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.680 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 5; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add9~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~134 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.414 ns) 2.792 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~157 8 COMB LCCOMB_X35_Y25_N22 2 " "Info: 8: + IC(0.698 ns) + CELL(0.414 ns) = 2.792 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~134 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~157 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.863 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~159 9 COMB LCCOMB_X35_Y25_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.863 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~159'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~157 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.934 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~161 10 COMB LCCOMB_X35_Y25_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.934 ns; Loc. = LCCOMB_X35_Y25_N26; Fanout = 2; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~161'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.344 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~162 11 COMB LCCOMB_X35_Y25_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.344 ns; Loc. = LCCOMB_X35_Y25_N28; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Add8~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.738 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Equal4~165 12 COMB LCCOMB_X35_Y25_N10 1 " "Info: 12: + IC(0.244 ns) + CELL(0.150 ns) = 3.738 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Equal4~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.410 ns) 4.415 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Equal4~168 13 COMB LCCOMB_X35_Y25_N4 1 " "Info: 13: + IC(0.267 ns) + CELL(0.410 ns) = 4.415 ns; Loc. = LCCOMB_X35_Y25_N4; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Equal4~168'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.420 ns) 5.561 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|always1~86 14 COMB LCCOMB_X36_Y27_N2 1 " "Info: 14: + IC(0.726 ns) + CELL(0.420 ns) = 5.561 ns; Loc. = LCCOMB_X36_Y27_N2; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|always1~86'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.236 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|always1~87 15 COMB LCCOMB_X36_Y27_N20 1 " "Info: 15: + IC(0.255 ns) + CELL(0.420 ns) = 6.236 ns; Loc. = LCCOMB_X36_Y27_N20; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|always1~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.763 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[8\]~299 16 COMB LCCOMB_X36_Y27_N26 30 " "Info: 16: + IC(0.252 ns) + CELL(0.275 ns) = 6.763 ns; Loc. = LCCOMB_X36_Y27_N26; Fanout = 30; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[8\]~299'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.275 ns) 7.868 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B~303 17 COMB LCCOMB_X35_Y26_N26 1 " "Info: 17: + IC(0.830 ns) + CELL(0.275 ns) = 7.868 ns; Loc. = LCCOMB_X35_Y26_N26; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B~303'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~303 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.952 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[3\] 18 REG LCFF_X35_Y26_N27 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 7.952 ns; Loc. = LCFF_X35_Y26_N27; Fanout = 1; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|Cur_Color_B\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~303 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.196 ns ( 52.77 % ) " "Info: Total cell delay = 4.196 ns ( 52.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 47.23 % ) " "Info: Total interconnect delay = 3.756 ns ( 47.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.952 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~134 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~157 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~303 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.952 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~134 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~157 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~303 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] {} } { 0.000ns 0.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 0.000ns 0.000ns 0.000ns 0.244ns 0.267ns 0.726ns 0.255ns 0.252ns 0.830ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.410ns 0.420ns 0.420ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.616 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] {} } { 0.000ns 1.091ns 0.988ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] {} } { 0.000ns 1.091ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.952 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~134 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~157 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~303 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.952 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~134 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~157 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B~303 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] {} } { 0.000ns 0.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 0.000ns 0.000ns 0.000ns 0.244ns 0.267ns 0.726ns 0.255ns 0.252ns 0.830ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.410ns 0.420ns 0.420ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdptr_g\[7\] register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 49.175 ns " "Info: Slack time is 49.175 ns for clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" between source register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdptr_g\[7\]\" and destination register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "194.36 MHz 5.145 ns " "Info: Fmax is 194.36 MHz (period= 5.145 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "54.106 ns + Largest register register " "Info: + Largest register to register requirement is 54.106 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "54.320 ns + " "Info: + Setup relationship between source and destination is 54.320 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 51.936 ns " "Info: + Latch edge is 51.936 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 destination 2.624 ns + Shortest register " "Info: + Shortest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.624 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 3 REG LCFF_X30_Y25_N29 3 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X30_Y25_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.087 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 source 2.624 ns - Longest register " "Info: - Longest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to source register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.624 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdptr_g\[7\] 3 REG LCFF_X29_Y25_N3 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 2; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_hlj1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.087 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_hlj1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.931 ns - Longest register register " "Info: - Longest register to register delay is 4.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdptr_g\[7\] 1 REG LCFF_X29_Y25_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 2; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdptr_g\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "db/dcfifo_hlj1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.438 ns) 0.967 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\|result_wire\[0\]~110 2 COMB LCCOMB_X28_Y25_N18 1 " "Info: 2: + IC(0.529 ns) + CELL(0.438 ns) = 0.967 ns; Loc. = LCCOMB_X28_Y25_N18; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\|result_wire\[0\]~110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~110 } "NODE_NAME" } } { "db/cmpr_t16.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cmpr_t16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.420 ns) 1.825 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\|result_wire\[0\]~113 3 COMB LCCOMB_X29_Y25_N12 1 " "Info: 3: + IC(0.438 ns) + CELL(0.420 ns) = 1.825 ns; Loc. = LCCOMB_X29_Y25_N12; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\|result_wire\[0\]~113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~110 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113 } "NODE_NAME" } } { "db/cmpr_t16.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/cmpr_t16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.217 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X29_Y25_N8 26 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.217 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 26; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_hlj1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 72 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.438 ns) 3.113 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X30_Y25_N2 12 " "Info: 5: + IC(0.458 ns) + CELL(0.438 ns) = 3.113 ns; Loc. = LCCOMB_X30_Y25_N2; Fanout = 12; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_hlj1.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/dcfifo_hlj1.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.393 ns) 3.781 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X30_Y25_N10 2 " "Info: 6: + IC(0.275 ns) + CELL(0.393 ns) = 3.781 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.852 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X30_Y25_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.852 ns; Loc. = LCCOMB_X30_Y25_N12; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.011 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X30_Y25_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 4.011 ns; Loc. = LCCOMB_X30_Y25_N14; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.082 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X30_Y25_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.082 ns; Loc. = LCCOMB_X30_Y25_N16; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.153 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X30_Y25_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.153 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.224 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X30_Y25_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.224 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.295 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X30_Y25_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.295 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.366 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X30_Y25_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.366 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.437 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X30_Y25_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.437 ns; Loc. = LCCOMB_X30_Y25_N26; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.847 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera8 15 COMB LCCOMB_X30_Y25_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 4.847 ns; Loc. = LCCOMB_X30_Y25_N28; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.931 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 16 REG LCFF_X30_Y25_N29 3 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 4.931 ns; Loc. = LCFF_X30_Y25_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.989 ns ( 60.62 % ) " "Info: Total cell delay = 2.989 ns ( 60.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.942 ns ( 39.38 % ) " "Info: Total interconnect delay = 1.942 ns ( 39.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~110 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~110 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] {} } { 0.000ns 0.529ns 0.438ns 0.242ns 0.458ns 0.275ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.150ns 0.438ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~110 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7] {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~110 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] {} } { 0.000ns 0.529ns 0.438ns 0.242ns 0.458ns 0.275ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.150ns 0.438ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register I2C_CCD_Config:u8\|combo_cnt\[11\] register I2C_CCD_Config:u8\|senosr_exposure\[5\] 14.753 ns " "Info: Slack time is 14.753 ns for clock \"CLOCK_50\" between source register \"I2C_CCD_Config:u8\|combo_cnt\[11\]\" and destination register \"I2C_CCD_Config:u8\|senosr_exposure\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "190.59 MHz 5.247 ns " "Info: Fmax is 190.59 MHz (period= 5.247 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.785 ns + Largest register register " "Info: + Largest register to register requirement is 19.785 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.683 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 136; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns I2C_CCD_Config:u8\|senosr_exposure\[5\] 3 REG LCFF_X61_Y22_N7 5 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X61_Y22_N7; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 136; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns I2C_CCD_Config:u8\|combo_cnt\[11\] 3 REG LCFF_X63_Y22_N31 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X63_Y22_N31; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|combo_cnt\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLOCK_50~clkctrl I2C_CCD_Config:u8|combo_cnt[11] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|combo_cnt[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|combo_cnt[11] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|combo_cnt[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|combo_cnt[11] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|combo_cnt[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|combo_cnt[11] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.032 ns - Longest register register " "Info: - Longest register to register delay is 5.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u8\|combo_cnt\[11\] 1 REG LCFF_X63_Y22_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y22_N31; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|combo_cnt\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|combo_cnt[11] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.410 ns) 0.883 ns I2C_CCD_Config:u8\|Equal4~260 2 COMB LCCOMB_X63_Y22_N2 1 " "Info: 2: + IC(0.473 ns) + CELL(0.410 ns) = 0.883 ns; Loc. = LCCOMB_X63_Y22_N2; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Equal4~260'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { I2C_CCD_Config:u8|combo_cnt[11] I2C_CCD_Config:u8|Equal4~260 } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.275 ns) 1.914 ns I2C_CCD_Config:u8\|Equal4~262 3 COMB LCCOMB_X63_Y18_N2 1 " "Info: 3: + IC(0.756 ns) + CELL(0.275 ns) = 1.914 ns; Loc. = LCCOMB_X63_Y18_N2; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Equal4~262'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { I2C_CCD_Config:u8|Equal4~260 I2C_CCD_Config:u8|Equal4~262 } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.388 ns) 2.549 ns I2C_CCD_Config:u8\|Equal4~265 4 COMB LCCOMB_X63_Y18_N16 2 " "Info: 4: + IC(0.247 ns) + CELL(0.388 ns) = 2.549 ns; Loc. = LCCOMB_X63_Y18_N16; Fanout = 2; COMB Node = 'I2C_CCD_Config:u8\|Equal4~265'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { I2C_CCD_Config:u8|Equal4~262 I2C_CCD_Config:u8|Equal4~265 } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.420 ns) 3.414 ns I2C_CCD_Config:u8\|always1~0 5 COMB LCCOMB_X64_Y18_N24 14 " "Info: 5: + IC(0.445 ns) + CELL(0.420 ns) = 3.414 ns; Loc. = LCCOMB_X64_Y18_N24; Fanout = 14; COMB Node = 'I2C_CCD_Config:u8\|always1~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { I2C_CCD_Config:u8|Equal4~265 I2C_CCD_Config:u8|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.660 ns) 5.032 ns I2C_CCD_Config:u8\|senosr_exposure\[5\] 6 REG LCFF_X61_Y22_N7 5 " "Info: 6: + IC(0.958 ns) + CELL(0.660 ns) = 5.032 ns; Loc. = LCFF_X61_Y22_N7; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { I2C_CCD_Config:u8|always1~0 I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 42.79 % ) " "Info: Total cell delay = 2.153 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 57.21 % ) " "Info: Total interconnect delay = 2.879 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { I2C_CCD_Config:u8|combo_cnt[11] I2C_CCD_Config:u8|Equal4~260 I2C_CCD_Config:u8|Equal4~262 I2C_CCD_Config:u8|Equal4~265 I2C_CCD_Config:u8|always1~0 I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { I2C_CCD_Config:u8|combo_cnt[11] {} I2C_CCD_Config:u8|Equal4~260 {} I2C_CCD_Config:u8|Equal4~262 {} I2C_CCD_Config:u8|Equal4~265 {} I2C_CCD_Config:u8|always1~0 {} I2C_CCD_Config:u8|senosr_exposure[5] {} } { 0.000ns 0.473ns 0.756ns 0.247ns 0.445ns 0.958ns } { 0.000ns 0.410ns 0.275ns 0.388ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[5] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|combo_cnt[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|combo_cnt[11] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { I2C_CCD_Config:u8|combo_cnt[11] I2C_CCD_Config:u8|Equal4~260 I2C_CCD_Config:u8|Equal4~262 I2C_CCD_Config:u8|Equal4~265 I2C_CCD_Config:u8|always1~0 I2C_CCD_Config:u8|senosr_exposure[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { I2C_CCD_Config:u8|combo_cnt[11] {} I2C_CCD_Config:u8|Equal4~260 {} I2C_CCD_Config:u8|Equal4~262 {} I2C_CCD_Config:u8|Equal4~265 {} I2C_CCD_Config:u8|always1~0 {} I2C_CCD_Config:u8|senosr_exposure[5] {} } { 0.000ns 0.473ns 0.756ns 0.247ns 0.445ns 0.958ns } { 0.000ns 0.410ns 0.275ns 0.388ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[0\] memory RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|ram_block1a24 register RAW2RGB:u4\|mCCD_G\[3\] 123.99 MHz 8.065 ns Internal " "Info: Clock \"GPIO_1\[0\]\" has Internal fmax of 123.99 MHz between source memory \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|ram_block1a24\" and destination register \"RAW2RGB:u4\|mCCD_G\[3\]\" (period= 8.065 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.885 ns + Longest memory register " "Info: + Longest memory to register delay is 6.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|ram_block1a24 1 MEM M4K_X52_Y27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y27; Fanout = 1; MEM Node = 'RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|ram_block1a24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 } "NODE_NAME" } } { "db/altsyncram_lc43.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_lc43.tdf" 765 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.438 ns) 1.709 ns RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|mux_1kb:mux3\|result_node\[0\]~1894 2 COMB LCCOMB_X53_Y26_N18 1 " "Info: 2: + IC(1.183 ns) + CELL(0.438 ns) = 1.709 ns; Loc. = LCCOMB_X53_Y26_N18; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|mux_1kb:mux3\|result_node\[0\]~1894'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1894 } "NODE_NAME" } } { "db/mux_1kb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mux_1kb.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.101 ns RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|mux_1kb:mux3\|result_node\[0\]~1895 3 COMB LCCOMB_X53_Y26_N20 5 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 2.101 ns; Loc. = LCCOMB_X53_Y26_N20; Fanout = 5; COMB Node = 'RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|mux_1kb:mux3\|result_node\[0\]~1895'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1894 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1895 } "NODE_NAME" } } { "db/mux_1kb.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/mux_1kb.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.438 ns) 3.543 ns RAW2RGB:u4\|Add0~2527 4 COMB LCCOMB_X53_Y24_N26 1 " "Info: 4: + IC(1.004 ns) + CELL(0.438 ns) = 3.543 ns; Loc. = LCCOMB_X53_Y24_N26; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Add0~2527'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1895 RAW2RGB:u4|Add0~2527 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.414 ns) 4.721 ns RAW2RGB:u4\|mCCD_G\[3\]~317 5 COMB LCCOMB_X53_Y21_N2 1 " "Info: 5: + IC(0.764 ns) + CELL(0.414 ns) = 4.721 ns; Loc. = LCCOMB_X53_Y21_N2; Fanout = 1; COMB Node = 'RAW2RGB:u4\|mCCD_G\[3\]~317'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { RAW2RGB:u4|Add0~2527 RAW2RGB:u4|mCCD_G[3]~317 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.792 ns RAW2RGB:u4\|mCCD_G\[3\]~319 6 COMB LCCOMB_X53_Y21_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.792 ns; Loc. = LCCOMB_X53_Y21_N4; Fanout = 1; COMB Node = 'RAW2RGB:u4\|mCCD_G\[3\]~319'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|mCCD_G[3]~317 RAW2RGB:u4|mCCD_G[3]~319 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.863 ns RAW2RGB:u4\|mCCD_G\[3\]~321 7 COMB LCCOMB_X53_Y21_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.863 ns; Loc. = LCCOMB_X53_Y21_N6; Fanout = 2; COMB Node = 'RAW2RGB:u4\|mCCD_G\[3\]~321'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|mCCD_G[3]~319 RAW2RGB:u4|mCCD_G[3]~321 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.273 ns RAW2RGB:u4\|mCCD_G\[3\]~322 8 COMB LCCOMB_X53_Y21_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.273 ns; Loc. = LCCOMB_X53_Y21_N8; Fanout = 1; COMB Node = 'RAW2RGB:u4\|mCCD_G\[3\]~322'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RAW2RGB:u4|mCCD_G[3]~321 RAW2RGB:u4|mCCD_G[3]~322 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.149 ns) 6.801 ns RAW2RGB:u4\|mCCD_G\[3\]~feeder 9 COMB LCCOMB_X63_Y22_N6 1 " "Info: 9: + IC(1.379 ns) + CELL(0.149 ns) = 6.801 ns; Loc. = LCCOMB_X63_Y22_N6; Fanout = 1; COMB Node = 'RAW2RGB:u4\|mCCD_G\[3\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { RAW2RGB:u4|mCCD_G[3]~322 RAW2RGB:u4|mCCD_G[3]~feeder } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.885 ns RAW2RGB:u4\|mCCD_G\[3\] 10 REG LCFF_X63_Y22_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 6.885 ns; Loc. = LCFF_X63_Y22_N7; Fanout = 1; REG Node = 'RAW2RGB:u4\|mCCD_G\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RAW2RGB:u4|mCCD_G[3]~feeder RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 33.59 % ) " "Info: Total cell delay = 2.313 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.572 ns ( 66.41 % ) " "Info: Total interconnect delay = 4.572 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.885 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1894 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1895 RAW2RGB:u4|Add0~2527 RAW2RGB:u4|mCCD_G[3]~317 RAW2RGB:u4|mCCD_G[3]~319 RAW2RGB:u4|mCCD_G[3]~321 RAW2RGB:u4|mCCD_G[3]~322 RAW2RGB:u4|mCCD_G[3]~feeder RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.885 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1894 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1895 {} RAW2RGB:u4|Add0~2527 {} RAW2RGB:u4|mCCD_G[3]~317 {} RAW2RGB:u4|mCCD_G[3]~319 {} RAW2RGB:u4|mCCD_G[3]~321 {} RAW2RGB:u4|mCCD_G[3]~322 {} RAW2RGB:u4|mCCD_G[3]~feeder {} RAW2RGB:u4|mCCD_G[3] {} } { 0.000ns 1.183ns 0.242ns 1.004ns 0.764ns 0.000ns 0.000ns 0.000ns 1.379ns 0.000ns } { 0.088ns 0.438ns 0.150ns 0.438ns 0.414ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.007 ns - Smallest " "Info: - Smallest clock skew is -1.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 2.369 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 2.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_K25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns GPIO_1\[0\]~74 2 COMB IOC_X65_Y22_N0 711 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 711; COMB Node = 'GPIO_1\[0\]~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { GPIO_1[0] GPIO_1[0]~74 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.537 ns) 2.369 ns RAW2RGB:u4\|mCCD_G\[3\] 3 REG LCFF_X63_Y22_N7 1 " "Info: 3: + IC(0.970 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X63_Y22_N7; Fanout = 1; REG Node = 'RAW2RGB:u4\|mCCD_G\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { GPIO_1[0]~74 RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 59.05 % ) " "Info: Total cell delay = 1.399 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 40.95 % ) " "Info: Total interconnect delay = 0.970 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { GPIO_1[0] GPIO_1[0]~74 RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { GPIO_1[0] {} GPIO_1[0]~74 {} RAW2RGB:u4|mCCD_G[3] {} } { 0.000ns 0.000ns 0.970ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 3.376 ns - Longest memory " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source memory is 3.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_K25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns GPIO_1\[0\]~74 2 COMB IOC_X65_Y22_N0 711 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 711; COMB Node = 'GPIO_1\[0\]~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { GPIO_1[0] GPIO_1[0]~74 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.636 ns) 3.376 ns RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|ram_block1a24 3 MEM M4K_X52_Y27 1 " "Info: 3: + IC(1.878 ns) + CELL(0.636 ns) = 3.376 ns; Loc. = M4K_X52_Y27; Fanout = 1; MEM Node = 'RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\|altsyncram:ram_block3a0\|altsyncram_lc43:auto_generated\|ram_block1a24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { GPIO_1[0]~74 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 } "NODE_NAME" } } { "db/altsyncram_lc43.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_lc43.tdf" 765 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 44.37 % ) " "Info: Total cell delay = 1.498 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.878 ns ( 55.63 % ) " "Info: Total interconnect delay = 1.878 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { GPIO_1[0] GPIO_1[0]~74 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { GPIO_1[0] {} GPIO_1[0]~74 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.862ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { GPIO_1[0] GPIO_1[0]~74 RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { GPIO_1[0] {} GPIO_1[0]~74 {} RAW2RGB:u4|mCCD_G[3] {} } { 0.000ns 0.000ns 0.970ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { GPIO_1[0] GPIO_1[0]~74 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { GPIO_1[0] {} GPIO_1[0]~74 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.862ns 0.636ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_lc43.tdf" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/db/altsyncram_lc43.tdf" 765 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "v/RAW2RGB.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/RAW2RGB.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.885 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1894 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1895 RAW2RGB:u4|Add0~2527 RAW2RGB:u4|mCCD_G[3]~317 RAW2RGB:u4|mCCD_G[3]~319 RAW2RGB:u4|mCCD_G[3]~321 RAW2RGB:u4|mCCD_G[3]~322 RAW2RGB:u4|mCCD_G[3]~feeder RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.885 ns" { RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1894 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|mux_1kb:mux3|result_node[0]~1895 {} RAW2RGB:u4|Add0~2527 {} RAW2RGB:u4|mCCD_G[3]~317 {} RAW2RGB:u4|mCCD_G[3]~319 {} RAW2RGB:u4|mCCD_G[3]~321 {} RAW2RGB:u4|mCCD_G[3]~322 {} RAW2RGB:u4|mCCD_G[3]~feeder {} RAW2RGB:u4|mCCD_G[3] {} } { 0.000ns 1.183ns 0.242ns 1.004ns 0.764ns 0.000ns 0.000ns 0.000ns 1.379ns 0.000ns } { 0.088ns 0.438ns 0.150ns 0.438ns 0.414ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { GPIO_1[0] GPIO_1[0]~74 RAW2RGB:u4|mCCD_G[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { GPIO_1[0] {} GPIO_1[0]~74 {} RAW2RGB:u4|mCCD_G[3] {} } { 0.000ns 0.000ns 0.970ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { GPIO_1[0] GPIO_1[0]~74 RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { GPIO_1[0] {} GPIO_1[0]~74 {} RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24 {} } { 0.000ns 0.000ns 1.878ns } { 0.000ns 0.862ns 0.636ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.149 ns + Longest register register " "Info: + Longest register to register delay is 1.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X21_Y22_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y22_N5; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.660 ns) 1.149 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X20_Y22_N25 2 " "Info: 2: + IC(0.489 ns) + CELL(0.660 ns) = 1.149 ns; Loc. = LCFF_X20_Y22_N25; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 57.44 % ) " "Info: Total cell delay = 0.660 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.489 ns ( 42.56 % ) " "Info: Total interconnect delay = 0.489 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.149 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.489ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 6.065 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 6.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.511 ns) + CELL(0.000 ns) 4.511 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(4.511 ns) + CELL(0.000 ns) = 4.511 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.065 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X20_Y22_N25 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 6.065 ns; Loc. = LCFF_X20_Y22_N25; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.85 % ) " "Info: Total cell delay = 0.537 ns ( 8.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.528 ns ( 91.15 % ) " "Info: Total interconnect delay = 5.528 ns ( 91.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.511ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 6.067 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 6.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.511 ns) + CELL(0.000 ns) 4.511 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(4.511 ns) + CELL(0.000 ns) = 4.511 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.067 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X21_Y22_N5 5 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 6.067 ns; Loc. = LCFF_X21_Y22_N5; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.85 % ) " "Info: Total cell delay = 0.537 ns ( 8.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.530 ns ( 91.15 % ) " "Info: Total interconnect delay = 5.530 ns ( 91.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.067 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.511ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.511ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.067 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.511ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.149 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.489ns } { 0.000ns 0.660ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.065 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.511ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.067 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.511ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 307 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[0\] register sld_hub:sld_hub_inst\|tdo 113.82 MHz 8.786 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 113.82 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 8.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.175 ns + Longest register register " "Info: + Longest register to register delay is 4.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 1 REG LCFF_X23_Y22_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N1; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.398 ns) 1.480 ns sld_hub:sld_hub_inst\|Equal2~62 2 COMB LCCOMB_X21_Y23_N28 1 " "Info: 2: + IC(1.082 ns) + CELL(0.398 ns) = 1.480 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|Equal2~62'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal2~62 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.419 ns) 2.354 ns sld_hub:sld_hub_inst\|tdo~1299 3 COMB LCCOMB_X22_Y23_N14 1 " "Info: 3: + IC(0.455 ns) + CELL(0.419 ns) = 2.354 ns; Loc. = LCCOMB_X22_Y23_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~1299'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { sld_hub:sld_hub_inst|Equal2~62 sld_hub:sld_hub_inst|tdo~1299 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.438 ns) 3.280 ns sld_hub:sld_hub_inst\|tdo~1300 4 COMB LCCOMB_X23_Y23_N6 1 " "Info: 4: + IC(0.488 ns) + CELL(0.438 ns) = 3.280 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~1300'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { sld_hub:sld_hub_inst|tdo~1299 sld_hub:sld_hub_inst|tdo~1300 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.685 ns sld_hub:sld_hub_inst\|tdo~1301 5 COMB LCCOMB_X23_Y23_N12 1 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 3.685 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~1301'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { sld_hub:sld_hub_inst|tdo~1300 sld_hub:sld_hub_inst|tdo~1301 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 4.091 ns sld_hub:sld_hub_inst\|tdo~1302 6 COMB LCCOMB_X23_Y23_N16 1 " "Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 4.091 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~1302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { sld_hub:sld_hub_inst|tdo~1301 sld_hub:sld_hub_inst|tdo~1302 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.175 ns sld_hub:sld_hub_inst\|tdo 7 REG LCFF_X23_Y23_N17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.175 ns; Loc. = LCFF_X23_Y23_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~1302 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 39.26 % ) " "Info: Total cell delay = 1.639 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 60.74 % ) " "Info: Total interconnect delay = 2.536 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.175 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal2~62 sld_hub:sld_hub_inst|tdo~1299 sld_hub:sld_hub_inst|tdo~1300 sld_hub:sld_hub_inst|tdo~1301 sld_hub:sld_hub_inst|tdo~1302 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.175 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|Equal2~62 {} sld_hub:sld_hub_inst|tdo~1299 {} sld_hub:sld_hub_inst|tdo~1300 {} sld_hub:sld_hub_inst|tdo~1301 {} sld_hub:sld_hub_inst|tdo~1302 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.082ns 0.455ns 0.488ns 0.255ns 0.256ns 0.000ns } { 0.000ns 0.398ns 0.419ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.390 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(0.000 ns) 3.842 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G15 149 " "Info: 2: + IC(3.842 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G15; Fanout = 149; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 5.390 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X23_Y23_N17 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 5.390 ns; Loc. = LCFF_X23_Y23_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 9.96 % ) " "Info: Total cell delay = 0.537 ns ( 9.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.853 ns ( 90.04 % ) " "Info: Total interconnect delay = 4.853 ns ( 90.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.842ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.394 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(0.000 ns) 3.842 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G15 149 " "Info: 2: + IC(3.842 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G15; Fanout = 149; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 5.394 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 3 REG LCFF_X23_Y22_N1 12 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 5.394 ns; Loc. = LCFF_X23_Y22_N1; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 9.96 % ) " "Info: Total cell delay = 0.537 ns ( 9.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.857 ns ( 90.04 % ) " "Info: Total interconnect delay = 4.857 ns ( 90.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 3.842ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.842ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 3.842ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.175 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|Equal2~62 sld_hub:sld_hub_inst|tdo~1299 sld_hub:sld_hub_inst|tdo~1300 sld_hub:sld_hub_inst|tdo~1301 sld_hub:sld_hub_inst|tdo~1302 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.175 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|Equal2~62 {} sld_hub:sld_hub_inst|tdo~1299 {} sld_hub:sld_hub_inst|tdo~1300 {} sld_hub:sld_hub_inst|tdo~1301 {} sld_hub:sld_hub_inst|tdo~1302 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.082ns 0.455ns 0.488ns 0.255ns 0.256ns 0.000ns } { 0.000ns 0.398ns 0.419ns 0.438ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.842ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 3.842ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 412.37 MHz 2.425 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 412.37 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]\" (period= 2.425 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.212 ns + Longest register register " "Info: + Longest register to register delay is 2.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\] 1 REG LCFF_X20_Y24_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y24_N11; Fanout = 8; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.438 ns) 0.991 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~723 2 COMB LCCOMB_X21_Y24_N10 1 " "Info: 2: + IC(0.553 ns) + CELL(0.438 ns) = 0.991 ns; Loc. = LCCOMB_X21_Y24_N10; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~723'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~723 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.275 ns) 1.701 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~724 3 COMB LCCOMB_X21_Y24_N0 1 " "Info: 3: + IC(0.435 ns) + CELL(0.275 ns) = 1.701 ns; Loc. = LCCOMB_X21_Y24_N0; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~724'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~723 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~724 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.149 ns) 2.128 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]~feeder 4 COMB LCCOMB_X21_Y24_N14 1 " "Info: 4: + IC(0.278 ns) + CELL(0.149 ns) = 2.128 ns; Loc. = LCCOMB_X21_Y24_N14; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~724 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.212 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 5 REG LCFF_X21_Y24_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.212 ns; Loc. = LCFF_X21_Y24_N15; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 42.77 % ) " "Info: Total cell delay = 0.946 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 57.23 % ) " "Info: Total interconnect delay = 1.266 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~723 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~724 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.212 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~723 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~724 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 0.553ns 0.435ns 0.278ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 5.333 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.787 ns) + CELL(0.000 ns) 3.787 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G9 23 " "Info: 2: + IC(3.787 ns) + CELL(0.000 ns) = 3.787 ns; Loc. = CLKCTRL_G9; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.787 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 5.333 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\] 3 REG LCFF_X21_Y24_N15 1 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X21_Y24_N15; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.07 % ) " "Info: Total cell delay = 0.537 ns ( 10.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.796 ns ( 89.93 % ) " "Info: Total interconnect delay = 4.796 ns ( 89.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.787ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 5.332 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.787 ns) + CELL(0.000 ns) 3.787 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G9 23 " "Info: 2: + IC(3.787 ns) + CELL(0.000 ns) = 3.787 ns; Loc. = CLKCTRL_G9; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.787 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 5.332 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\] 3 REG LCFF_X20_Y24_N11 8 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 5.332 ns; Loc. = LCFF_X20_Y24_N11; Fanout = 8; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.07 % ) " "Info: Total cell delay = 0.537 ns ( 10.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.795 ns ( 89.93 % ) " "Info: Total interconnect delay = 4.795 ns ( 89.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} } { 0.000ns 3.787ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.787ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} } { 0.000ns 3.787ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 985 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/pzdyqx.vhd" 970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~723 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~724 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.212 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~723 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~724 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 0.553ns 0.435ns 0.278ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3] {} } { 0.000ns 3.787ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2] {} } { 0.000ns 3.787ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u7\|command:command1\|rw_flag register Sdram_Control_4Port:u7\|command:command1\|rw_flag 391 ps " "Info: Minimum slack time is 391 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u7\|command:command1\|rw_flag\" and destination register \"Sdram_Control_4Port:u7\|command:command1\|rw_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u7\|command:command1\|rw_flag 1 REG LCFF_X53_Y13_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y13_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|rw_flag'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u7\|command:command1\|rw_flag~30 2 COMB LCCOMB_X53_Y13_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y13_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|command:command1\|rw_flag~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u7|command:command1|rw_flag Sdram_Control_4Port:u7|command:command1|rw_flag~30 } "NODE_NAME" } } { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u7\|command:command1\|rw_flag 3 REG LCFF_X53_Y13_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y13_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|rw_flag'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|command:command1|rw_flag~30 Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|rw_flag Sdram_Control_4Port:u7|command:command1|rw_flag~30 Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|rw_flag {} Sdram_Control_4Port:u7|command:command1|rw_flag~30 {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -5.358 ns " "Info: + Latch edge is -5.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 20.000 ns -5.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -5.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -5.358 ns " "Info: - Launch edge is -5.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 20.000 ns -5.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -5.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 destination 2.642 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 652 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 652; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns Sdram_Control_4Port:u7\|command:command1\|rw_flag 3 REG LCFF_X53_Y13_N31 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X53_Y13_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|rw_flag'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 source 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 652 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 652; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns Sdram_Control_4Port:u7\|command:command1\|rw_flag 3 REG LCFF_X53_Y13_N31 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X53_Y13_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|rw_flag'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ip/Sdram_Control_4Port/command.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/ip/Sdram_Control_4Port/command.v" 117 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|rw_flag Sdram_Control_4Port:u7|command:command1|rw_flag~30 Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|rw_flag {} Sdram_Control_4Port:u7|command:command1|rw_flag~30 {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|rw_flag {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd register system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd 391 ps " "Info: Minimum slack time is 391 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd\" and destination register \"system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd 1 REG LCFF_X42_Y19_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N15; Fanout = 2; REG Node = 'system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd~71 2 COMB LCCOMB_X42_Y19_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 1; COMB Node = 'system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71 } "NODE_NAME" } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd 3 REG LCFF_X42_Y19_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y19_N15; Fanout = 2; REG Node = 'system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71 system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71 system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71 {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.656 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 4136 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4136; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd 3 REG LCFF_X42_Y19_N15 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X42_Y19_N15; Fanout = 2; REG Node = 'system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 4136 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4136; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd 3 REG LCFF_X42_Y19_N15 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X42_Y19_N15; Fanout = 2; REG Node = 'system_0:u0\|uart:the_uart\|uart_tx:the_uart_tx\|pre_txd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/uart.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71 system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71 {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC register system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC\" and destination register \"system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC 1 REG LCFF_X37_Y26_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 3; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC~188 2 COMB LCCOMB_X37_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 1; COMB Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC~188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC 3 REG LCFF_X37_Y26_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 3; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.621 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 1417 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.621 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC 3 REG LCFF_X37_Y26_N1 3 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 3; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.49 % ) " "Info: Total cell delay = 0.537 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.084 ns ( 79.51 % ) " "Info: Total interconnect delay = 2.084 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 source 2.621 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 1417 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 2.621 ns system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC 3 REG LCFF_X37_Y26_N1 3 " "Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 3; REG Node = 'system_0:u0\|VGA_0:the_VGA_0\|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL\|VGA_Controller:u0\|oVGA_V_SYNC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.49 % ) " "Info: Total cell delay = 0.537 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.084 ns ( 79.51 % ) " "Info: Total interconnect delay = 2.084 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188 system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188 {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC {} } { 0.000ns 1.091ns 0.993ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 391 ps " "Info: Minimum slack time is 391 ps for clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" between source register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X\" and destination register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 1 REG LCFF_X28_Y27_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y27_N21; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X~51 2 COMB LCCOMB_X28_Y27_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y27_N20; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 } "NODE_NAME" } } { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X28_Y27_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y27_N21; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 destination 2.606 ns + Longest register " "Info: + Longest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to destination register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.606 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X28_Y27_N21 3 " "Info: 3: + IC(0.994 ns) + CELL(0.537 ns) = 2.606 ns; Loc. = LCFF_X28_Y27_N21; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.61 % ) " "Info: Total cell delay = 0.537 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 79.39 % ) " "Info: Total interconnect delay = 2.069 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 1.075ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 source 2.606 ns - Shortest register " "Info: - Shortest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to source register is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.606 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X28_Y27_N21 3 " "Info: 3: + IC(0.994 ns) + CELL(0.537 ns) = 2.606 ns; Loc. = LCFF_X28_Y27_N21; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.61 % ) " "Info: Total cell delay = 0.537 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 79.39 % ) " "Info: Total interconnect delay = 2.069 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 1.075ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 1.075ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "AUDIO_DAC_FIFO.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 1.075ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 {} Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl {} system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X {} } { 0.000ns 1.075ns 0.994ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register I2C_CCD_Config:u8\|senosr_exposure\[14\] register I2C_CCD_Config:u8\|mI2C_DATA\[14\] -2.577 ns " "Info: Minimum slack time is -2.577 ns for clock \"CLOCK_50\" between source register \"I2C_CCD_Config:u8\|senosr_exposure\[14\]\" and destination register \"I2C_CCD_Config:u8\|mI2C_DATA\[14\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.142 ns + Shortest register register " "Info: + Shortest register to register delay is 1.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u8\|senosr_exposure\[14\] 1 REG LCFF_X61_Y22_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y22_N25; Fanout = 4; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.275 ns) 1.058 ns I2C_CCD_Config:u8\|Mux9~164 2 COMB LCCOMB_X61_Y23_N16 1 " "Info: 2: + IC(0.783 ns) + CELL(0.275 ns) = 1.058 ns; Loc. = LCCOMB_X61_Y23_N16; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux9~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { I2C_CCD_Config:u8|senosr_exposure[14] I2C_CCD_Config:u8|Mux9~164 } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.142 ns I2C_CCD_Config:u8\|mI2C_DATA\[14\] 3 REG LCFF_X61_Y23_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.142 ns; Loc. = LCFF_X61_Y23_N17; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u8|Mux9~164 I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 31.44 % ) " "Info: Total cell delay = 0.359 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 68.56 % ) " "Info: Total interconnect delay = 0.783 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { I2C_CCD_Config:u8|senosr_exposure[14] I2C_CCD_Config:u8|Mux9~164 I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.142 ns" { I2C_CCD_Config:u8|senosr_exposure[14] {} I2C_CCD_Config:u8|Mux9~164 {} I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.783ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.719 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.719 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.703 ns + Smallest " "Info: + Smallest clock skew is 3.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.386 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.787 ns) 3.740 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X64_Y19_N31 3 " "Info: 2: + IC(1.954 ns) + CELL(0.787 ns) = 3.740 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.000 ns) 4.841 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 72 " "Info: 3: + IC(1.101 ns) + CELL(0.000 ns) = 4.841 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.386 ns I2C_CCD_Config:u8\|mI2C_DATA\[14\] 4 REG LCFF_X61_Y23_N17 1 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.386 ns; Loc. = LCFF_X61_Y23_N17; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.38 % ) " "Info: Total cell delay = 2.323 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 63.62 % ) " "Info: Total interconnect delay = 4.063 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.954ns 1.101ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 136; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns I2C_CCD_Config:u8\|senosr_exposure\[14\] 3 REG LCFF_X61_Y22_N25 4 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X61_Y22_N25; Fanout = 4; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.954ns 1.101ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.954ns 1.101ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { I2C_CCD_Config:u8|senosr_exposure[14] I2C_CCD_Config:u8|Mux9~164 I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.142 ns" { I2C_CCD_Config:u8|senosr_exposure[14] {} I2C_CCD_Config:u8|Mux9~164 {} I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.783ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[14] {} } { 0.000ns 0.000ns 1.954ns 1.101ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 89 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 89 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[16\] SRAM_DQ\[0\] CLOCK_50 11.189 ns register " "Info: tsu for register \"system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[16\]\" (data pin = \"SRAM_DQ\[0\]\", clock pin = \"CLOCK_50\") is 11.189 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.537 ns + Longest pin register " "Info: + Longest pin to register delay is 11.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[0\] 1 PIN PIN_AD8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AD8; Fanout = 1; PIN Node = 'SRAM_DQ\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns SRAM_DQ\[0\]~15 2 COMB IOC_X9_Y0_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X9_Y0_N0; Fanout = 4; COMB Node = 'SRAM_DQ\[0\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { SRAM_DQ[0] SRAM_DQ[0]~15 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.061 ns) + CELL(0.420 ns) 8.331 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10686 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(7.061 ns) + CELL(0.420 ns) = 8.331 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10686'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.481 ns" { SRAM_DQ[0]~15 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10686 } "NODE_NAME" } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.438 ns) 9.553 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10687 4 COMB LCCOMB_X31_Y20_N22 1 " "Info: 4: + IC(0.784 ns) + CELL(0.438 ns) = 9.553 ns; Loc. = LCCOMB_X31_Y20_N22; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10687'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10686 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10687 } "NODE_NAME" } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 9.943 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10689 5 COMB LCCOMB_X31_Y20_N4 1 " "Info: 5: + IC(0.240 ns) + CELL(0.150 ns) = 9.943 ns; Loc. = LCCOMB_X31_Y20_N4; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10689'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10687 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10689 } "NODE_NAME" } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.150 ns) 11.060 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10690 6 COMB LCCOMB_X27_Y18_N30 1 " "Info: 6: + IC(0.967 ns) + CELL(0.150 ns) = 11.060 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]~10690'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10689 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10690 } "NODE_NAME" } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.453 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\] 7 COMB LCCOMB_X27_Y18_N18 1 " "Info: 7: + IC(0.243 ns) + CELL(0.150 ns) = 11.453 ns; Loc. = LCCOMB_X27_Y18_N18; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10690 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16] } "NODE_NAME" } } { "system_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/system_0.v" 3224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.537 ns system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[16\] 8 REG LCFF_X27_Y18_N19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 11.537 ns; Loc. = LCFF_X27_Y18_N19; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6607 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.242 ns ( 19.43 % ) " "Info: Total cell delay = 2.242 ns ( 19.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.295 ns ( 80.57 % ) " "Info: Total interconnect delay = 9.295 ns ( 80.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.537 ns" { SRAM_DQ[0] SRAM_DQ[0]~15 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10686 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10687 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10689 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10690 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.537 ns" { SRAM_DQ[0] {} SRAM_DQ[0]~15 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10686 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10687 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10689 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10690 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16] {} system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] {} } { 0.000ns 0.000ns 7.061ns 0.784ns 0.240ns 0.967ns 0.243ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6607 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 4136 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4136; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[16\] 3 REG LCFF_X27_Y18_N19 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X27_Y18_N19; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/cpu_0.v" 6607 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.537 ns" { SRAM_DQ[0] SRAM_DQ[0]~15 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10686 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10687 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10689 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10690 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.537 ns" { SRAM_DQ[0] {} SRAM_DQ[0]~15 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10686 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10687 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10689 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~10690 {} system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16] {} system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] {} } { 0.000ns 0.000ns 7.061ns 0.784ns 0.240ns 0.967ns 0.243ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\] 13.953 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\]\" is 13.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.635 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.787 ns) 2.719 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X12_Y20_N25 3 " "Info: 2: + IC(0.933 ns) + CELL(0.787 ns) = 2.719 ns; Loc. = LCFF_X12_Y20_N25; Fanout = 3; REG Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { CLOCK_50 I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(0.000 ns) 5.081 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G5 46 " "Info: 3: + IC(2.362 ns) + CELL(0.000 ns) = 5.081 ns; Loc. = CLKCTRL_G5; Fanout = 46; COMB Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_AV_Config.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.635 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\] 4 REG LCFF_X12_Y20_N11 17 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.635 ns; Loc. = LCFF_X12_Y20_N11; Fanout = 17; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.01 % ) " "Info: Total cell delay = 2.323 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 64.99 % ) " "Info: Total interconnect delay = 4.312 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { CLOCK_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 0.933ns 2.362ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.068 ns + Longest register pin " "Info: + Longest register to pin delay is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\] 1 REG LCFF_X12_Y20_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y20_N11; Fanout = 17; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.438 ns) 0.811 ns I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~278 2 COMB LCCOMB_X12_Y20_N28 1 " "Info: 2: + IC(0.373 ns) + CELL(0.438 ns) = 0.811 ns; Loc. = LCCOMB_X12_Y20_N28; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~278'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 1.489 ns I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~279 3 COMB LCCOMB_X12_Y20_N6 1 " "Info: 3: + IC(0.258 ns) + CELL(0.420 ns) = 1.489 ns; Loc. = LCCOMB_X12_Y20_N6; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~279'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.438 ns) 2.220 ns I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~280 4 COMB LCCOMB_X12_Y20_N4 1 " "Info: 4: + IC(0.293 ns) + CELL(0.438 ns) = 2.220 ns; Loc. = LCCOMB_X12_Y20_N4; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(2.808 ns) 7.068 ns I2C_SCLK 5 PIN PIN_A6 0 " "Info: 5: + IC(2.040 ns) + CELL(2.808 ns) = 7.068 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 I2C_SCLK } "NODE_NAME" } } { "DE2_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/Altera_Project/DE2_NIOS_HOST_MOUSE_VGA_D5M/DE2_NIOS_HOST_MOUSE_VGA.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.104 ns ( 58.06 % ) " "Info: Total cell delay = 4.104 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 41.94 % ) " "Info: Total interconnect delay = 2.964 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 I2C_SCLK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278 {} I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279 {} I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 {} I2C_SCLK {} } { 0.000ns 0.373ns 0.258ns 0.293ns 2.040ns } { 0.000ns 0.438ns 0.420ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { CLOCK_50 I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_AV_Config:u1|mI2C_CTRL_CLK {} I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 0.933ns 2.362ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 I2C_SCLK } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278 {} I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279 {} I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280 {} I2C_SCLK {} } { 0.000ns 0.373ns 0.258ns 0.293ns 2.040ns } { 0.000ns 0.438ns 0.420ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.283 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.396 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.842 ns) + CELL(0.000 ns) 3.842 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G15 149 " "Info: 2: + IC(3.842 ns) + CELL(0.000 ns) = 3.842 ns; Loc. = CLKCTRL_G15; Fanout = 149; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 5.396 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X22_Y21_N13 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 5.396 ns; Loc. = LCFF_X22_Y21_N13; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 1002 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 9.95 % ) " "Info: Total cell delay = 0.537 ns ( 9.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.859 ns ( 90.05 % ) " "Info: Total interconnect delay = 4.859 ns ( 90.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.396 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 3.842ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 1002 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 24; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.271 ns) 2.295 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~12 2 COMB LCCOMB_X22_Y21_N12 1 " "Info: 2: + IC(2.024 ns) + CELL(0.271 ns) = 2.295 ns; Loc. = LCCOMB_X22_Y21_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 987 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.379 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] 3 REG LCFF_X22_Y21_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.379 ns; Loc. = LCFF_X22_Y21_N13; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "../../altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 1002 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 14.92 % ) " "Info: Total cell delay = 0.355 ns ( 14.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.024 ns ( 85.08 % ) " "Info: Total interconnect delay = 2.024 ns ( 85.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.024ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.396 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 3.842ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.379 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~12 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5] {} } { 0.000ns 2.024ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 23:28:54 2011 " "Info: Processing ended: Tue Jun 07 23:28:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 330 s " "Info: Quartus II Full Compilation was successful. 0 errors, 330 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
