{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678929324442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678929324442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 18:15:24 2023 " "Processing started: Wed Mar 15 18:15:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678929324442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929324442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929324442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678929324741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678929324742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nunchuktranslator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nunchuktranslator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nunchukTranslator " "Found entity 1: nunchukTranslator" {  } { { "nunchukTranslator.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/nunchukTranslator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330704 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "nunchukDriver.sv(30) " "Verilog HDL Event Control warning at nunchukDriver.sv(30): Event Control contains a complex event expression" {  } { { "nunchukDriver.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/nunchukDriver.sv" 30 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1678929330706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write nunchukDriver.sv(11) " "Verilog HDL Declaration information at nunchukDriver.sv(11): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "nunchukDriver.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/nunchukDriver.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678929330706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done nunchukDriver.sv(14) " "Verilog HDL Declaration information at nunchukDriver.sv(14): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "nunchukDriver.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/nunchukDriver.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678929330706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nunchukdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file nunchukdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nunchukDriver " "Found entity 1: nunchukDriver" {  } { { "nunchukDriver.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/nunchukDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file iobuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IOBuffer " "Found entity 1: IOBuffer" {  } { { "IOBuffer.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/IOBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330708 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" I2C.sv(58) " "Verilog HDL syntax error at I2C.sv(58) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "I2C.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/I2C.sv" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1678929330710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C.sv(85) " "Verilog HDL information at I2C.sv(85): always construct contains both blocking and non-blocking assignments" {  } { { "I2C.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/I2C.sv" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678929330711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start I2C.sv(9) " "Verilog HDL Declaration information at I2C.sv(9): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "I2C.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/I2C.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678929330711 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "I2C I2C.sv(2) " "Ignored design unit \"I2C\" at I2C.sv(2) due to previous errors" {  } { { "I2C.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/I2C.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1678929330712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.sv 0 0 " "Found 0 design units, including 0 entities, in source file i2c.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/clockDiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_tb " "Found entity 1: I2C_tb" {  } { { "I2C_tb.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/I2C_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nunchukdriver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nunchukdriver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nunchukDriver_tb " "Found entity 1: nunchukDriver_tb" {  } { { "nunchukDriver_tb.sv" "" { Text "C:/Users/aleja/Downloads/Lab4/nunchukDriver_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678929330716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aleja/Downloads/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/aleja/Downloads/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330731 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678929330764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 15 18:15:30 2023 " "Processing ended: Wed Mar 15 18:15:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678929330764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678929330764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678929330764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678929330764 ""}
