# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../base.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../../base.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../../base.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../../base.srcs/sources_1/bd/system/ipshared/f8d8/hdl" --include "../../../../../base.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"top_func_impl.v" \

# Do not sort compile order
nosort
