global coverage_group 0 sipo_pkg::scoreboard::packet __coverage_scoreboard.packet unused_scoreboard_packet_loop_label sipo_pkg 0 1 0 0 0  ( 0 
)
 1 1
 0 91 /home1/BPRN08/VegiJ/VLSI_RN/UVM_LABS/UVM_Verification_Projects/SIPO/sim/../tb/scoreboard.sv
 11 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 7 data_in 12 0 0 0 0 0 41 scoreboard::sipo_pkg_scoreboard_packet_fn 41 scoreboard::sipo_pkg_scoreboard_packet_fn 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 -1 2 1 0 0 1 0 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 7 rst_sig 13 0 0 0 0 0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 -1 2 1 0 0 1 0 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 8 data_out 14 0 0 0 0 0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_1 43 scoreboard::sipo_pkg_scoreboard_packet_fn_1 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 -1 2 4 0 0 1 0 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 4 1 1 0 0 1 1 3 one 15 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 43 scoreboard::sipo_pkg_scoreboard_packet_fn_2 0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_3 0 0 0 0 0
 0
 1 1 0 0 1 1 3 two 16 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 43 scoreboard::sipo_pkg_scoreboard_packet_fn_4 0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_5 0 0 0 0 0
 0
 1 1 0 0 1 1 5 three 17 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 43 scoreboard::sipo_pkg_scoreboard_packet_fn_6 0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_7 0 0 0 0 0
 0
 1 1 0 0 1 1 4 four 18 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 43 scoreboard::sipo_pkg_scoreboard_packet_fn_8 0 43 scoreboard::sipo_pkg_scoreboard_packet_fn_9 0 0 0 0 0
 0

end_coverage_group
