{
  "module_name": "g84.c",
  "hash_id": "44e243e6478893e39ca319fef0ff0a4aa53b2680beec3a288e97d9737a1f2181",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/pm/g84.c",
  "human_readable_source": " \n#include \"nv40.h\"\n\nconst struct nvkm_specsrc\ng84_vfetch_sources[] = {\n\t{ 0x400c0c, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x3, 0, \"unk0\" },\n\t\t\t{}\n\t\t}, \"pgraph_vfetch_unk0c\" },\n\t{}\n};\n\nstatic const struct nvkm_specsrc\ng84_prop_sources[] = {\n\t{ 0x408e50, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x1f, 0, \"sel\", true },\n\t\t\t{}\n\t\t}, \"pgraph_tpc0_prop_pm_mux\" },\n\t{}\n};\n\nstatic const struct nvkm_specsrc\ng84_crop_sources[] = {\n\t{ 0x407008, (const struct nvkm_specmux[]) {\n\t\t\t{ 0xf, 0, \"sel0\", true },\n\t\t\t{ 0x7, 16, \"sel1\", true },\n\t\t\t{}\n\t\t}, \"pgraph_rop0_crop_pm_mux\" },\n\t{}\n};\n\nstatic const struct nvkm_specsrc\ng84_tex_sources[] = {\n\t{ 0x408808, (const struct nvkm_specmux[]) {\n\t\t\t{ 0xfffff, 0, \"unk0\" },\n\t\t\t{}\n\t\t}, \"pgraph_tpc0_tex_unk08\" },\n\t{}\n};\n\nstatic const struct nvkm_specdom\ng84_pm[] = {\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0xf0, (const struct nvkm_specsig[]) {\n\t\t\t{ 0xbd, \"pc01_gr_idle\" },\n\t\t\t{ 0x5e, \"pc01_strmout_00\" },\n\t\t\t{ 0x5f, \"pc01_strmout_01\" },\n\t\t\t{ 0xd2, \"pc01_trast_00\" },\n\t\t\t{ 0xd3, \"pc01_trast_01\" },\n\t\t\t{ 0xd4, \"pc01_trast_02\" },\n\t\t\t{ 0xd5, \"pc01_trast_03\" },\n\t\t\t{ 0xd8, \"pc01_trast_04\" },\n\t\t\t{ 0xd9, \"pc01_trast_05\" },\n\t\t\t{ 0x5c, \"pc01_vattr_00\" },\n\t\t\t{ 0x5d, \"pc01_vattr_01\" },\n\t\t\t{ 0x66, \"pc01_vfetch_00\", g84_vfetch_sources },\n\t\t\t{ 0x67, \"pc01_vfetch_01\", g84_vfetch_sources },\n\t\t\t{ 0x68, \"pc01_vfetch_02\", g84_vfetch_sources },\n\t\t\t{ 0x69, \"pc01_vfetch_03\", g84_vfetch_sources },\n\t\t\t{ 0x6a, \"pc01_vfetch_04\", g84_vfetch_sources },\n\t\t\t{ 0x6b, \"pc01_vfetch_05\", g84_vfetch_sources },\n\t\t\t{ 0x6c, \"pc01_vfetch_06\", g84_vfetch_sources },\n\t\t\t{ 0x6d, \"pc01_vfetch_07\", g84_vfetch_sources },\n\t\t\t{ 0x6e, \"pc01_vfetch_08\", g84_vfetch_sources },\n\t\t\t{ 0x6f, \"pc01_vfetch_09\", g84_vfetch_sources },\n\t\t\t{ 0x70, \"pc01_vfetch_0a\", g84_vfetch_sources },\n\t\t\t{ 0x71, \"pc01_vfetch_0b\", g84_vfetch_sources },\n\t\t\t{ 0x72, \"pc01_vfetch_0c\", g84_vfetch_sources },\n\t\t\t{ 0x73, \"pc01_vfetch_0d\", g84_vfetch_sources },\n\t\t\t{ 0x74, \"pc01_vfetch_0e\", g84_vfetch_sources },\n\t\t\t{ 0x75, \"pc01_vfetch_0f\", g84_vfetch_sources },\n\t\t\t{ 0x76, \"pc01_vfetch_10\", g84_vfetch_sources },\n\t\t\t{ 0x77, \"pc01_vfetch_11\", g84_vfetch_sources },\n\t\t\t{ 0x78, \"pc01_vfetch_12\", g84_vfetch_sources },\n\t\t\t{ 0x79, \"pc01_vfetch_13\", g84_vfetch_sources },\n\t\t\t{ 0x7a, \"pc01_vfetch_14\", g84_vfetch_sources },\n\t\t\t{ 0x7b, \"pc01_vfetch_15\", g84_vfetch_sources },\n\t\t\t{ 0x7c, \"pc01_vfetch_16\", g84_vfetch_sources },\n\t\t\t{ 0x7d, \"pc01_vfetch_17\", g84_vfetch_sources },\n\t\t\t{ 0x7e, \"pc01_vfetch_18\", g84_vfetch_sources },\n\t\t\t{ 0x7f, \"pc01_vfetch_19\", g84_vfetch_sources },\n\t\t\t{ 0x07, \"pc01_zcull_00\", nv50_zcull_sources },\n\t\t\t{ 0x08, \"pc01_zcull_01\", nv50_zcull_sources },\n\t\t\t{ 0x09, \"pc01_zcull_02\", nv50_zcull_sources },\n\t\t\t{ 0x0a, \"pc01_zcull_03\", nv50_zcull_sources },\n\t\t\t{ 0x0b, \"pc01_zcull_04\", nv50_zcull_sources },\n\t\t\t{ 0x0c, \"pc01_zcull_05\", nv50_zcull_sources },\n\t\t\t{ 0xa4, \"pc01_unk00\" },\n\t\t\t{ 0xec, \"pc01_trailer\" },\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0xa0, (const struct nvkm_specsig[]) {\n\t\t\t{ 0x30, \"pc02_crop_00\", g84_crop_sources },\n\t\t\t{ 0x31, \"pc02_crop_01\", g84_crop_sources },\n\t\t\t{ 0x32, \"pc02_crop_02\", g84_crop_sources },\n\t\t\t{ 0x33, \"pc02_crop_03\", g84_crop_sources },\n\t\t\t{ 0x00, \"pc02_prop_00\", g84_prop_sources },\n\t\t\t{ 0x01, \"pc02_prop_01\", g84_prop_sources },\n\t\t\t{ 0x02, \"pc02_prop_02\", g84_prop_sources },\n\t\t\t{ 0x03, \"pc02_prop_03\", g84_prop_sources },\n\t\t\t{ 0x04, \"pc02_prop_04\", g84_prop_sources },\n\t\t\t{ 0x05, \"pc02_prop_05\", g84_prop_sources },\n\t\t\t{ 0x06, \"pc02_prop_06\", g84_prop_sources },\n\t\t\t{ 0x07, \"pc02_prop_07\", g84_prop_sources },\n\t\t\t{ 0x48, \"pc02_tex_00\", g84_tex_sources },\n\t\t\t{ 0x49, \"pc02_tex_01\", g84_tex_sources },\n\t\t\t{ 0x4a, \"pc02_tex_02\", g84_tex_sources },\n\t\t\t{ 0x4b, \"pc02_tex_03\", g84_tex_sources },\n\t\t\t{ 0x1a, \"pc02_tex_04\", g84_tex_sources },\n\t\t\t{ 0x1b, \"pc02_tex_05\", g84_tex_sources },\n\t\t\t{ 0x1c, \"pc02_tex_06\", g84_tex_sources },\n\t\t\t{ 0x44, \"pc02_zrop_00\", nv50_zrop_sources },\n\t\t\t{ 0x45, \"pc02_zrop_01\", nv50_zrop_sources },\n\t\t\t{ 0x46, \"pc02_zrop_02\", nv50_zrop_sources },\n\t\t\t{ 0x47, \"pc02_zrop_03\", nv50_zrop_sources },\n\t\t\t{ 0x8c, \"pc02_trailer\" },\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{}\n};\n\nint\ng84_pm_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_pm **ppm)\n{\n\treturn nv40_pm_new_(g84_pm, device, type, inst, ppm);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}