Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,9964
design__instance__area,57782.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,73
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,46
design__max_cap_violation__count__corner:nom_tt_025C_1v80,16
power__internal__total,0.001368294470012188
power__switching__total,0.0018163687782362103
power__leakage__total,7.458518069825004e-08
power__total,0.0031847376376390457
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.062654
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.062654
timing__hold__ws__corner:nom_tt_025C_1v80,0.33614
timing__setup__ws__corner:nom_tt_025C_1v80,5.700567
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.33614
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.950377
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,570
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,46
design__max_cap_violation__count__corner:nom_ss_100C_1v60,19
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.098611
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.098611
timing__hold__ws__corner:nom_ss_100C_1v60,0.927017
timing__setup__ws__corner:nom_ss_100C_1v60,-6.698921
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-48.821449
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.698921
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.927017
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,8
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.10901
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,46
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,16
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.046175
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.046175
timing__hold__ws__corner:nom_ff_n40C_1v95,0.120269
timing__setup__ws__corner:nom_ff_n40C_1v95,10.553503
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.120269
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.598768
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,754
design__max_fanout_violation__count,46
design__max_cap_violation__count,41
clock__skew__worst_hold,0.104501
clock__skew__worst_setup,-0.049699
timing__hold__ws,0.116509
timing__setup__ws,-7.917048
timing__hold__tns,0.0
timing__setup__tns,-58.6423
timing__hold__wns,0.0
timing__setup__wns,-7.917048
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116509
timing__hold_r2r_vio__count,0
timing__setup_vio__count,24
timing__setup_r2r__ws,3.968278
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9964
design__instance__area__stdcell,57782.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.521159
design__instance__utilization__stdcell,0.521159
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,327069
design__violations,0
design__instance__count__setup_buffer,3
design__instance__count__hold_buffer,67
antenna__violating__nets,40
antenna__violating__pins,53
route__antenna_violation__count,40
route__net,8406
route__net__special,2
route__drc_errors__iter:1,10637
route__wirelength__iter:1,395819
route__drc_errors__iter:2,5572
route__wirelength__iter:2,391863
route__drc_errors__iter:3,5356
route__wirelength__iter:3,390281
route__drc_errors__iter:4,1566
route__wirelength__iter:4,390391
route__drc_errors__iter:5,499
route__wirelength__iter:5,390508
route__drc_errors__iter:6,105
route__wirelength__iter:6,390517
route__drc_errors__iter:7,70
route__wirelength__iter:7,390511
route__drc_errors__iter:8,18
route__wirelength__iter:8,390508
route__drc_errors__iter:9,2
route__wirelength__iter:9,390518
route__drc_errors__iter:10,2
route__wirelength__iter:10,390518
route__drc_errors__iter:11,0
route__wirelength__iter:11,390511
route__drc_errors,0
route__wirelength,390511
route__vias,70206
route__vias__singlecut,70206
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,1067.09
timing__unannotated_net__count__corner:nom_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,23
design__max_fanout_violation__count__corner:min_tt_025C_1v80,46
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.059755
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.059755
timing__hold__ws__corner:min_tt_025C_1v80,0.330172
timing__setup__ws__corner:min_tt_025C_1v80,6.441701
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.330172
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.659271
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,416
design__max_fanout_violation__count__corner:min_ss_100C_1v60,46
design__max_cap_violation__count__corner:min_ss_100C_1v60,7
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.093808
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.093808
timing__hold__ws__corner:min_ss_100C_1v60,0.916325
timing__setup__ws__corner:min_ss_100C_1v60,-5.30941
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-37.534409
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-5.30941
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.916325
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,8
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.474956
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,46
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.044947
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.044947
timing__hold__ws__corner:min_ff_n40C_1v95,0.116509
timing__setup__ws__corner:min_ff_n40C_1v95,11.054957
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116509
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.074314
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,138
design__max_fanout_violation__count__corner:max_tt_025C_1v80,46
design__max_cap_violation__count__corner:max_tt_025C_1v80,34
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.066384
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.066384
timing__hold__ws__corner:max_tt_025C_1v80,0.343051
timing__setup__ws__corner:max_tt_025C_1v80,5.07021
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.343051
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.366121
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,19
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,754
design__max_fanout_violation__count__corner:max_ss_100C_1v60,46
design__max_cap_violation__count__corner:max_ss_100C_1v60,41
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.104501
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.104501
timing__hold__ws__corner:max_ss_100C_1v60,0.939073
timing__setup__ws__corner:max_ss_100C_1v60,-7.917048
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-58.6423
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-7.917048
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.939073
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,8
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.968278
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,19
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,46
design__max_cap_violation__count__corner:max_ff_n40C_1v95,34
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.049699
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.049699
timing__hold__ws__corner:max_ff_n40C_1v95,0.12474
timing__setup__ws__corner:max_ff_n40C_1v95,10.122388
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.12474
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.213577
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,19
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79955
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000449407
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000462018
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000459697
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000462018
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000044599999999999999887589918756702900282107293605804443359375
ir__drop__worst,0.0004490000000000000175866265994528703231480903923511505126953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
