
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/lab2/math_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 829.742 ; gain = 585.562
Command: synth_design -top system_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 829.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:857]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (1#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ila_0_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ila_0_0' (2#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_1_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_1_0' (3#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_math_ip_0_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_math_ip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_math_ip_0_0' (4#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_math_ip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ps8_0_axi_periph_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1289]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_N6CHY9' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_N6CHY9' (5#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1YGIC8G' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1YGIC8G' (6#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1MV52F6' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1MV52F6' (7#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_XXQL8Z' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_XXQL8Z' (8#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RR89KG' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:554]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (9#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_RR89KG' (10#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:554]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (11#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ps8_0_axi_periph_0' (12#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1289]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps8_0_99M_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps8_0_99M_0' (13#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'system_rst_ps8_0_99M_0' requires 10 connections, but only 7 given [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1184]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_2_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_2_0' (14#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_axi_gpio_2_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1213]
INFO: [Synth 8-6157] synthesizing module 'system_system_ila_0_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_system_ila_0_0' (15#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_vio_0_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_vio_0_0' (16#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_vio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_zynq_ultra_ps_e_0_0' [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_zynq_ultra_ps_e_0_0' (17#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-14500-LAPTOP-TRUNG/realtime/system_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'system_zynq_ultra_ps_e_0_0' requires 47 connections, but only 45 given [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1241]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1012]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1241]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1064]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1213]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'math_ip_0'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1040]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1235]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'leds_RnM'. This will prevent further optimization [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:1019]
INFO: [Synth 8-6155] done synthesizing module 'system' (18#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/synth/system.v:857]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (19#1) [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_RR89KG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_RR89KG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_XXQL8Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1MV52F6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1YGIC8G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_N6CHY9 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 829.742 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 829.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 829.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/buttons'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/buttons'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_99M'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0/system_rst_ps8_0_99M_0_in_context.xdc] for cell 'system_i/rst_ps8_0_99M'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/leds_RnM'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/leds_RnM'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0/system_axi_gpio_2_0_in_context.xdc] for cell 'system_i/switches'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0/system_axi_gpio_2_0_in_context.xdc] for cell 'system_i/switches'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_math_ip_0_0/system_math_ip_0_0/system_math_ip_0_0_in_context.xdc] for cell 'system_i/math_ip_0'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_math_ip_0_0/system_math_ip_0_0/system_math_ip_0_0_in_context.xdc] for cell 'system_i/math_ip_0'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0/system_ila_0_0_in_context.xdc] for cell 'system_i/ila_0'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0/system_ila_0_0_in_context.xdc] for cell 'system_i/ila_0'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0/system_vio_0_0_in_context.xdc] for cell 'system_i/vio_0'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0/system_vio_0_0_in_context.xdc] for cell 'system_i/vio_0'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0/system_system_ila_0_0_in_context.xdc] for cell 'system_i/system_ila_0'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_0/system_system_ila_0_0/system_system_ila_0_0_in_context.xdc] for cell 'system_i/system_ila_0'
Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/constrs_1/new/lab2_zcu106.xdc]
Finished Parsing XDC File [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/constrs_1/new/lab2_zcu106.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.srcs/constrs_1/new/lab2_zcu106.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1628.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1628.387 ; gain = 798.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1628.387 ; gain = 798.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/buttons. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/leds_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/switches. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/math_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1628.387 ; gain = 798.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.387 ; gain = 798.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_ps8_0_axi_periph_0 has unconnected port M03_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.387 ; gain = 798.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'system_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.281 ; gain = 1203.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.430 ; gain = 1203.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2034.379 ; gain = 1204.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_xbar_0              |         1|
|2     |system_auto_pc_0           |         1|
|3     |system_axi_gpio_0_0        |         1|
|4     |system_ila_0_0             |         1|
|5     |system_axi_gpio_1_0        |         1|
|6     |system_math_ip_0_0         |         1|
|7     |system_rst_ps8_0_99M_0     |         1|
|8     |system_axi_gpio_2_0        |         1|
|9     |system_system_ila_0_0      |         1|
|10    |system_vio_0_0             |         1|
|11    |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |system_auto_pc_0           |     1|
|2     |system_axi_gpio_0_0        |     1|
|3     |system_axi_gpio_1_0        |     1|
|4     |system_axi_gpio_2_0        |     1|
|5     |system_ila_0_0             |     1|
|6     |system_math_ip_0_0         |     1|
|7     |system_rst_ps8_0_99M_0     |     1|
|8     |system_system_ila_0_0      |     1|
|9     |system_vio_0_0             |     1|
|10    |system_xbar_0              |     1|
|11    |system_zynq_ultra_ps_e_0_0 |     1|
|12    |IBUF                       |    13|
|13    |OBUF                       |     8|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |  1216|
|2     |  system_i           |system                    |  1195|
|3     |    ps8_0_axi_periph |system_ps8_0_axi_periph_0 |   750|
|4     |      s00_couplers   |s00_couplers_imp_RR89KG   |   201|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.754 ; gain = 1205.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2034.801 ; gain = 406.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.801 ; gain = 1205.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2080.441 ; gain = 1250.699
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab2/lab2/lab2.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2080.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 20 08:08:59 2023...
