#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov  7 11:02:50 2024
# Process ID: 11464
# Current directory: C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1
# Command line: vivado.exe -log logic_tb.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source logic_tb.tcl -notrace
# Log file: C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/logic_tb.vdi
# Journal file: C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1\vivado.jou
# Running On        :Crawler-E30
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16870 MB
# Swap memory       :4294 MB
# Total Virtual     :21164 MB
# Available Virtual :10934 MB
#-----------------------------------------------------------
source logic_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 501.938 ; gain = 199.652
Command: link_design -top logic_tb -part xc7z010iclg225-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Device 21-9227] Part: xc7z010iclg225-1L does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 910.273 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-Files/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 35 Warnings, 35 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.611 . Memory (MB): peak = 1040.109 ; gain = 5.133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1187b4f3d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.238 ; gain = 468.129

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1873.902 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1873.902 ; gain = 0.000
Phase 1 Initialization | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1873.902 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1873.902 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1873.902 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1873.902 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1873.902 ; gain = 0.000
Retarget | Checksum: 1187b4f3d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1873.902 ; gain = 0.000
Constant propagation | Checksum: 1187b4f3d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1873.902 ; gain = 0.000
Sweep | Checksum: 1187b4f3d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1873.902 ; gain = 0.000
BUFG optimization | Checksum: 1187b4f3d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1873.902 ; gain = 0.000
Shift Register Optimization | Checksum: 1187b4f3d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1873.902 ; gain = 0.000
Post Processing Netlist | Checksum: 1187b4f3d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1873.902 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.902 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1873.902 ; gain = 0.000
Phase 9 Finalization | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1873.902 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1873.902 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1873.902 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.902 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.902 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1187b4f3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 35 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1873.902 ; gain = 838.926
INFO: [Vivado 12-24828] Executing command : report_drc -file logic_tb_drc_opted.rpt -pb logic_tb_drc_opted.pb -rpx logic_tb_drc_opted.rpx
Command: report_drc -file logic_tb_drc_opted.rpt -pb logic_tb_drc_opted.pb -rpx logic_tb_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/logic_tb_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-01/VLSI-01/VLSI-01.runs/impl_1/logic_tb_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010i'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1880.223 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6998572b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1880.223 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 6998572b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1880.223 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 6998572b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1880.223 ; gain = 0.000
41 Infos, 35 Warnings, 35 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 11:03:12 2024...
