{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604666446056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604666446056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 15:40:45 2020 " "Processing started: Fri Nov 06 15:40:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604666446056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666446056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAN -c CAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666446056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604666447151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604666447151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCAL_ADDRESS local_address can_top.v(15) " "Verilog HDL Declaration information at can_top.v(15): object \"LOCAL_ADDRESS\" differs only in case from object \"local_address\" in the same scope" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_top.v 1 1 " "Found 1 design units, including 1 entities, in source file can_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_top " "Found entity 1: can_top" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate " "Found entity 1: baud_rate" {  } { { "baud_rate.v" "" { Text "C:/hdl_projects/CAN/baud_rate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_DATA can_tx.v(23) " "Verilog HDL Declaration information at can_tx.v(23): object \"tx_data\" differs only in case from object \"TX_DATA\" in the same scope" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_tx " "Found entity 1: can_tx" {  } { { "can_tx.v" "" { Text "C:/hdl_projects/CAN/can_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457963 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/can_rx.v " "Can't analyze file -- file output_files/can_rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1604666457967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file can_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_crc " "Found entity 1: can_crc" {  } { { "can_crc.v" "" { Text "C:/hdl_projects/CAN/can_crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file can_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_clk " "Found entity 1: can_clk" {  } { { "can_clk.v" "" { Text "C:/hdl_projects/CAN/can_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_message_type RX_MESSAGE_TYPE can_rx.v(151) " "Verilog HDL Declaration information at can_rx.v(151): object \"rx_message_type\" differs only in case from object \"RX_MESSAGE_TYPE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_local RX_ADDRESS_LOCAL can_rx.v(152) " "Verilog HDL Declaration information at can_rx.v(152): object \"rx_address_local\" differs only in case from object \"RX_ADDRESS_LOCAL\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_address_remote RX_ADDRESS_REMOTE can_rx.v(153) " "Verilog HDL Declaration information at can_rx.v(153): object \"rx_address_remote\" differs only in case from object \"RX_ADDRESS_REMOTE\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_handshaking_p RX_HANDSHAKING_P can_rx.v(154) " "Verilog HDL Declaration information at can_rx.v(154): object \"rx_handshaking_p\" differs only in case from object \"RX_HANDSHAKING_P\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_atribute_reserved RX_ATRIBUTE_RESERVED can_rx.v(155) " "Verilog HDL Declaration information at can_rx.v(155): object \"rx_atribute_reserved\" differs only in case from object \"RX_ATRIBUTE_RESERVED\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_expand_count RX_EXPAND_COUNT can_rx.v(156) " "Verilog HDL Declaration information at can_rx.v(156): object \"rx_expand_count\" differs only in case from object \"RX_EXPAND_COUNT\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_cmd_data_sign RX_CMD_DATA_SIGN can_rx.v(157) " "Verilog HDL Declaration information at can_rx.v(157): object \"rx_cmd_data_sign\" differs only in case from object \"RX_CMD_DATA_SIGN\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_dlc RX_DLC can_rx.v(158) " "Verilog HDL Declaration information at can_rx.v(158): object \"rx_dlc\" differs only in case from object \"RX_DLC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_data RX_DATA can_rx.v(26) " "Verilog HDL Declaration information at can_rx.v(26): object \"rx_data\" differs only in case from object \"RX_DATA\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx_crc RX_CRC can_rx.v(159) " "Verilog HDL Declaration information at can_rx.v(159): object \"rx_crc\" differs only in case from object \"RX_CRC\" in the same scope" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604666457985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file can_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_rx " "Found entity 1: can_rx" {  } { { "can_rx.v" "" { Text "C:/hdl_projects/CAN/can_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "can_test.v 1 1 " "Found 1 design units, including 1 entities, in source file can_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 can_test " "Found entity 1: can_test" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmramif.v 1 1 " "Found 1 design units, including 1 entities, in source file pmramif.v" { { "Info" "ISGN_ENTITY_NAME" "1 PMRAMIF " "Found entity 1: PMRAMIF" {  } { { "pmramif.v" "" { Text "C:/hdl_projects/CAN/pmramif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604666457999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666457999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_lost_arbitrage can_top.v(329) " "Verilog HDL Implicit Net warning at can_top.v(329): created implicit net for \"tx_lost_arbitrage\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_acknowledged can_top.v(330) " "Verilog HDL Implicit Net warning at can_top.v(330): created implicit net for \"tx_acknowledged\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "can_clk_sync can_top.v(364) " "Verilog HDL Implicit Net warning at can_top.v(364): created implicit net for \"can_clk_sync\"" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 364 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_wr can_test.v(38) " "Verilog HDL Implicit Net warning at can_test.v(38): created implicit net for \"data_wr\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_wr can_test.v(39) " "Verilog HDL Implicit Net warning at can_test.v(39): created implicit net for \"addr_wr\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_en can_test.v(40) " "Verilog HDL Implicit Net warning at can_test.v(40): created implicit net for \"wr_en\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_done can_test.v(41) " "Verilog HDL Implicit Net warning at can_test.v(41): created implicit net for \"wr_done\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_busy can_test.v(42) " "Verilog HDL Implicit Net warning at can_test.v(42): created implicit net for \"wr_busy\"" {  } { { "can_test.v" "" { Text "C:/hdl_projects/CAN/can_test.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604666458000 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr_rd can_top.v(262) " "Verilog HDL Procedural Assignment error at can_top.v(262): object \"addr_rd\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 262 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458002 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rd_en can_top.v(264) " "Verilog HDL Procedural Assignment error at can_top.v(264): object \"rd_en\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 264 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rd_en can_top.v(268) " "Verilog HDL Procedural Assignment error at can_top.v(268): object \"rd_en\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 268 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr_rd can_top.v(272) " "Verilog HDL Procedural Assignment error at can_top.v(272): object \"addr_rd\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 272 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rd_en can_top.v(274) " "Verilog HDL Procedural Assignment error at can_top.v(274): object \"rd_en\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 274 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rd_en can_top.v(278) " "Verilog HDL Procedural Assignment error at can_top.v(278): object \"rd_en\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 278 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr_rd can_top.v(282) " "Verilog HDL Procedural Assignment error at can_top.v(282): object \"addr_rd\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 282 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rd_en can_top.v(284) " "Verilog HDL Procedural Assignment error at can_top.v(284): object \"rd_en\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 284 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rd_en can_top.v(288) " "Verilog HDL Procedural Assignment error at can_top.v(288): object \"rd_en\" on left-hand side of assignment must have a variable data type" {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 288 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TX_START_SEND_DATA can_top.v(289) " "Verilog HDL error at can_top.v(289): object \"TX_START_SEND_DATA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 289 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TX_START_SEND_DATA can_top.v(291) " "Verilog HDL error at can_top.v(291): object \"TX_START_SEND_DATA\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "can_top.v" "" { Text "C:/hdl_projects/CAN/can_top.v" 291 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1604666458003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/hdl_projects/CAN/output_files/CAN.map.smsg " "Generated suppressed messages file C:/hdl_projects/CAN/output_files/CAN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666458044 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604666458126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 06 15:40:58 2020 " "Processing ended: Fri Nov 06 15:40:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604666458126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604666458126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604666458126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666458126 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604666458811 ""}
