Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jan  3 23:53:45 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 572 register/latch pins with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[9]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 285 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 305 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 212 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)

 There are 1092 register/latch pins with no clock driven by root clock pin: clk_array_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3938 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 141 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.850        0.000                      0                   92        0.188        0.000                      0                   92        9.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk       {0.000 10.000}     20.000          50.000          
clk_uart  {0.000 45.211}     90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.850        0.000                      0                    4        0.248        0.000                      0                    4        9.500        0.000                       0                     5  
clk_uart           87.545        0.000                      0                   88        0.188        0.000                      0                   88       44.711        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.850ns  (required time - arrival time)
  Source:                 clk_array_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.601ns (50.767%)  route 0.583ns (49.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 24.610 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.365     4.892    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.348     5.240 r  clk_array_reg[3]/Q
                         net (fo=99, routed)          0.583     5.823    clk_array_reg__0[3]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.253     6.076 r  clk_array[3]_i_1/O
                         net (fo=1, routed)           0.000     6.076    plusOp[3]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.255    24.610    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[3]/C
                         clock pessimism              0.282    24.892    
                         clock uncertainty           -0.035    24.857    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)        0.069    24.926    clk_array_reg[3]
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 18.850    

Slack (MET) :             18.964ns  (required time - arrival time)
  Source:                 clk_array_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.484ns (46.875%)  route 0.549ns (53.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 24.610 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.365     4.892    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.379     5.271 r  clk_array_reg[2]/Q
                         net (fo=2, routed)           0.549     5.820    clk_array_reg_n_8_[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.105     5.925 r  clk_array[2]_i_1/O
                         net (fo=1, routed)           0.000     5.925    plusOp[2]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.255    24.610    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[2]/C
                         clock pessimism              0.282    24.892    
                         clock uncertainty           -0.035    24.857    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)        0.032    24.889    clk_array_reg[2]
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 18.964    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.484ns (53.745%)  route 0.417ns (46.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 24.610 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.365     4.892    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.379     5.271 f  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.417     5.688    clk_array_reg_n_8_[0]
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.793 r  clk_array[0]_i_1/O
                         net (fo=1, routed)           0.000     5.793    plusOp[0]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.255    24.610    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
                         clock pessimism              0.282    24.892    
                         clock uncertainty           -0.035    24.857    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)        0.030    24.887    clk_array_reg[0]
  -------------------------------------------------------------------
                         required time                         24.887    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 clk_array_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.593ns (63.576%)  route 0.340ns (36.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 24.610 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.365     4.892    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.348     5.240 r  clk_array_reg[1]/Q
                         net (fo=3, routed)           0.340     5.580    clk_array_reg_n_8_[1]
    SLICE_X52Y85         LUT2 (Prop_lut2_I1_O)        0.245     5.825 r  clk_array[1]_i_1/O
                         net (fo=1, routed)           0.000     5.825    plusOp[1]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.255    24.610    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[1]/C
                         clock pessimism              0.282    24.892    
                         clock uncertainty           -0.035    24.857    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)        0.069    24.926    clk_array_reg[1]
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 19.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.184ns (51.782%)  route 0.171ns (48.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.694    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.171     2.007    clk_array_reg_n_8_[0]
    SLICE_X52Y85         LUT4 (Prop_lut4_I1_O)        0.043     2.050 r  clk_array[3]_i_1/O
                         net (fo=1, routed)           0.000     2.050    plusOp[3]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     2.218    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[3]/C
                         clock pessimism             -0.523     1.694    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.107     1.801    clk_array_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.898%)  route 0.177ns (49.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.694    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.177     2.012    clk_array_reg_n_8_[0]
    SLICE_X52Y85         LUT2 (Prop_lut2_I0_O)        0.042     2.054 r  clk_array[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    plusOp[1]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     2.218    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[1]/C
                         clock pessimism             -0.523     1.694    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.107     1.801    clk_array_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.052%)  route 0.171ns (47.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.694    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.171     2.007    clk_array_reg_n_8_[0]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.052 r  clk_array[2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    plusOp[2]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     2.218    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[2]/C
                         clock pessimism             -0.523     1.694    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.092     1.786    clk_array_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.560     1.694    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.835 f  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.177     2.012    clk_array_reg_n_8_[0]
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.057 r  clk_array[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    plusOp[0]
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.829     2.218    clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  clk_array_reg[0]/C
                         clock pessimism             -0.523     1.694    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.091     1.785    clk_array_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y85    clk_array_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y85    clk_array_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y85    clk_array_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y85    clk_array_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y85    clk_array_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       87.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.545ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.765ns (29.135%)  route 1.861ns (70.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 95.661 - 90.422 ) 
    Source Clock Delay      (SCD):    5.874ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.383     5.874    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y90         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.379     6.253 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.719     6.972    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X31Y89         LUT4 (Prop_lut4_I2_O)        0.118     7.090 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.676     7.766    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.268     8.034 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.466     8.500    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X31Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.269    95.661    SERIAL_RECEIVER/CLK
    SLICE_X31Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                         clock pessimism              0.587    96.248    
                         clock uncertainty           -0.035    96.213    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.168    96.045    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         96.045    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 87.545    

Slack (MET) :             87.545ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.765ns (29.135%)  route 1.861ns (70.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 95.661 - 90.422 ) 
    Source Clock Delay      (SCD):    5.874ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.383     5.874    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y90         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.379     6.253 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.719     6.972    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X31Y89         LUT4 (Prop_lut4_I2_O)        0.118     7.090 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.676     7.766    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.268     8.034 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.466     8.500    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X31Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.269    95.661    SERIAL_RECEIVER/CLK
    SLICE_X31Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
                         clock pessimism              0.587    96.248    
                         clock uncertainty           -0.035    96.213    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.168    96.045    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         96.045    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 87.545    

Slack (MET) :             87.545ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.765ns (29.135%)  route 1.861ns (70.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 95.661 - 90.422 ) 
    Source Clock Delay      (SCD):    5.874ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.383     5.874    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y90         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.379     6.253 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.719     6.972    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X31Y89         LUT4 (Prop_lut4_I2_O)        0.118     7.090 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.676     7.766    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.268     8.034 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.466     8.500    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X31Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.269    95.661    SERIAL_RECEIVER/CLK
    SLICE_X31Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
                         clock pessimism              0.587    96.248    
                         clock uncertainty           -0.035    96.213    
    SLICE_X31Y88         FDRE (Setup_fdre_C_CE)      -0.168    96.045    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         96.045    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                 87.545    

Slack (MET) :             87.577ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.765ns (29.492%)  route 1.829ns (70.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 95.661 - 90.422 ) 
    Source Clock Delay      (SCD):    5.874ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.383     5.874    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y90         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.379     6.253 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.719     6.972    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X31Y89         LUT4 (Prop_lut4_I2_O)        0.118     7.090 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.676     7.766    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X31Y88         LUT6 (Prop_lut6_I3_O)        0.268     8.034 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.434     8.468    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X32Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.269    95.661    SERIAL_RECEIVER/CLK
    SLICE_X32Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
                         clock pessimism              0.587    96.248    
                         clock uncertainty           -0.035    96.213    
    SLICE_X32Y88         FDRE (Setup_fdre_C_CE)      -0.168    96.045    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         96.045    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 87.577    

Slack (MET) :             87.875ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.589ns (23.417%)  route 1.926ns (76.583%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 95.656 - 90.422 ) 
    Source Clock Delay      (SCD):    5.864ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.373     5.864    SERIAL_TRANSMITTER/CLK
    SLICE_X32Y82         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.379     6.243 r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/Q
                         net (fo=15, routed)          0.960     7.203    SERIAL_TRANSMITTER/tickgen/out[2]
    SLICE_X31Y83         LUT5 (Prop_lut5_I3_O)        0.105     7.308 r  SERIAL_TRANSMITTER/tickgen/TxD_shift[6]_i_1/O
                         net (fo=8, routed)           0.966     8.274    SERIAL_TRANSMITTER/tickgen_n_8
    SLICE_X32Y81         LUT4 (Prop_lut4_I3_O)        0.105     8.379 r  SERIAL_TRANSMITTER/TxD_shift[7]_i_1/O
                         net (fo=1, routed)           0.000     8.379    SERIAL_TRANSMITTER/TxD_shift[7]_i_1_n_8
    SLICE_X32Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.264    95.656    SERIAL_TRANSMITTER/CLK
    SLICE_X32Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
                         clock pessimism              0.604    96.260    
                         clock uncertainty           -0.035    96.225    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.030    96.255    SERIAL_TRANSMITTER/TxD_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         96.255    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 87.875    

Slack (MET) :             88.127ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.484ns (26.704%)  route 1.328ns (73.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 95.658 - 90.422 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.374     5.865    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379     6.244 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/Q
                         net (fo=15, routed)          0.815     7.060    SERIAL_TRANSMITTER/TxD_state[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.165 r  SERIAL_TRANSMITTER/__1/i_/O
                         net (fo=17, routed)          0.513     7.678    SERIAL_TRANSMITTER/tickgen/SS[0]
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.266    95.658    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[13]/C
                         clock pessimism              0.605    96.263    
                         clock uncertainty           -0.035    96.228    
    SLICE_X30Y83         FDRE (Setup_fdre_C_R)       -0.423    95.805    SERIAL_TRANSMITTER/tickgen/Acc_reg[13]
  -------------------------------------------------------------------
                         required time                         95.805    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 88.127    

Slack (MET) :             88.127ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.484ns (26.704%)  route 1.328ns (73.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 95.658 - 90.422 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.374     5.865    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379     6.244 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/Q
                         net (fo=15, routed)          0.815     7.060    SERIAL_TRANSMITTER/TxD_state[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.165 r  SERIAL_TRANSMITTER/__1/i_/O
                         net (fo=17, routed)          0.513     7.678    SERIAL_TRANSMITTER/tickgen/SS[0]
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.266    95.658    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[14]/C
                         clock pessimism              0.605    96.263    
                         clock uncertainty           -0.035    96.228    
    SLICE_X30Y83         FDRE (Setup_fdre_C_R)       -0.423    95.805    SERIAL_TRANSMITTER/tickgen/Acc_reg[14]
  -------------------------------------------------------------------
                         required time                         95.805    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 88.127    

Slack (MET) :             88.127ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.484ns (26.704%)  route 1.328ns (73.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 95.658 - 90.422 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.374     5.865    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379     6.244 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/Q
                         net (fo=15, routed)          0.815     7.060    SERIAL_TRANSMITTER/TxD_state[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.165 r  SERIAL_TRANSMITTER/__1/i_/O
                         net (fo=17, routed)          0.513     7.678    SERIAL_TRANSMITTER/tickgen/SS[0]
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.266    95.658    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
                         clock pessimism              0.605    96.263    
                         clock uncertainty           -0.035    96.228    
    SLICE_X30Y83         FDRE (Setup_fdre_C_R)       -0.423    95.805    SERIAL_TRANSMITTER/tickgen/Acc_reg[15]
  -------------------------------------------------------------------
                         required time                         95.805    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 88.127    

Slack (MET) :             88.227ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.328%)  route 1.225ns (71.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 95.655 - 90.422 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.374     5.865    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379     6.244 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/Q
                         net (fo=15, routed)          0.815     7.060    SERIAL_TRANSMITTER/TxD_state[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.165 r  SERIAL_TRANSMITTER/__1/i_/O
                         net (fo=17, routed)          0.409     7.574    SERIAL_TRANSMITTER/tickgen/SS[0]
    SLICE_X30Y80         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.263    95.655    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X30Y80         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[1]/C
                         clock pessimism              0.604    96.259    
                         clock uncertainty           -0.035    96.224    
    SLICE_X30Y80         FDRE (Setup_fdre_C_R)       -0.423    95.801    SERIAL_TRANSMITTER/tickgen/Acc_reg[1]
  -------------------------------------------------------------------
                         required time                         95.801    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 88.227    

Slack (MET) :             88.227ns  (required time - arrival time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/tickgen/Acc_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.328%)  route 1.225ns (71.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 95.655 - 90.422 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.374     5.865    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379     6.244 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/Q
                         net (fo=15, routed)          0.815     7.060    SERIAL_TRANSMITTER/TxD_state[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.105     7.165 r  SERIAL_TRANSMITTER/__1/i_/O
                         net (fo=17, routed)          0.409     7.574    SERIAL_TRANSMITTER/tickgen/SS[0]
    SLICE_X30Y80         FDSE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.263    95.655    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X30Y80         FDSE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[2]/C
                         clock pessimism              0.604    96.259    
                         clock uncertainty           -0.035    96.224    
    SLICE_X30Y80         FDSE (Setup_fdse_C_S)       -0.423    95.801    SERIAL_TRANSMITTER/tickgen/Acc_reg[2]
  -------------------------------------------------------------------
                         required time                         95.801    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 88.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.594%)  route 0.083ns (28.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     2.293    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X30Y83         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164     2.457 r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/Q
                         net (fo=4, routed)           0.083     2.540    SERIAL_TRANSMITTER/BitTick
    SLICE_X31Y83         LUT5 (Prop_lut5_I1_O)        0.045     2.585 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.585    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[0]_i_1_n_8
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.833     3.004    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y83         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                         clock pessimism             -0.697     2.306    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.091     2.397    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.953%)  route 0.109ns (37.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     2.291    SERIAL_TRANSMITTER/CLK
    SLICE_X32Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.141     2.432 r  SERIAL_TRANSMITTER/TxD_shift_reg[7]/Q
                         net (fo=2, routed)           0.109     2.542    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[7]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.587 r  SERIAL_TRANSMITTER/TxD_shift[6]_i_2/O
                         net (fo=1, routed)           0.000     2.587    SERIAL_TRANSMITTER/TxD_shift[6]_i_2_n_8
    SLICE_X31Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     3.002    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y81         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/C
                         clock pessimism             -0.696     2.305    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.092     2.397    SERIAL_TRANSMITTER/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.031%)  route 0.109ns (36.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     2.292    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y82         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     2.433 r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/Q
                         net (fo=1, routed)           0.109     2.542    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[2]
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.587 r  SERIAL_TRANSMITTER/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.587    SERIAL_TRANSMITTER/TxD_shift[1]_i_1_n_8
    SLICE_X31Y82         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     3.003    SERIAL_TRANSMITTER/CLK
    SLICE_X31Y82         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism             -0.710     2.292    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.091     2.383    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.693%)  route 0.148ns (44.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.569     2.298    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y90         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     2.439 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.148     2.587    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X31Y89         LUT4 (Prop_lut4_I1_O)        0.045     2.632 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.632    SERIAL_RECEIVER/tickgen_n_17
    SLICE_X31Y89         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     3.009    SERIAL_RECEIVER/CLK
    SLICE_X31Y89         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
                         clock pessimism             -0.675     2.333    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.092     2.425    SERIAL_RECEIVER/OversamplingCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.527%)  route 0.149ns (44.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.569     2.298    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y90         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     2.439 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.149     2.588    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.045     2.633 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.633    SERIAL_RECEIVER/tickgen_n_16
    SLICE_X31Y89         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     3.009    SERIAL_RECEIVER/CLK
    SLICE_X31Y89         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.675     2.333    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.091     2.424    SERIAL_RECEIVER/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.265ns (80.128%)  route 0.066ns (19.872%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.568     2.297    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y89         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/Q
                         net (fo=2, routed)           0.066     2.504    SERIAL_RECEIVER/tickgen/Acc[9]
    SLICE_X29Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.628 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.628    SERIAL_RECEIVER/tickgen/p_1_in[10]
    SLICE_X29Y89         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     3.009    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y89         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.711     2.297    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.105     2.402    SERIAL_RECEIVER/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.265ns (80.128%)  route 0.066ns (19.872%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.568     2.297    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y88         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  SERIAL_RECEIVER/tickgen/Acc_reg[5]/Q
                         net (fo=2, routed)           0.066     2.504    SERIAL_RECEIVER/tickgen/Acc[5]
    SLICE_X29Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.628 r  SERIAL_RECEIVER/tickgen/Acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.628    SERIAL_RECEIVER/tickgen/p_1_in[6]
    SLICE_X29Y88         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     3.009    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y88         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[6]/C
                         clock pessimism             -0.711     2.297    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.105     2.402    SERIAL_RECEIVER/tickgen/Acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.268ns (80.306%)  route 0.066ns (19.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.568     2.297    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y89         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/Q
                         net (fo=2, routed)           0.066     2.504    SERIAL_RECEIVER/tickgen/Acc[11]
    SLICE_X29Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.631 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.631    SERIAL_RECEIVER/tickgen/p_1_in[12]
    SLICE_X29Y89         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     3.009    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y89         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.711     2.297    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.105     2.402    SERIAL_RECEIVER/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.268ns (80.306%)  route 0.066ns (19.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.567     2.296    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y87         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     2.437 r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/Q
                         net (fo=2, routed)           0.066     2.503    SERIAL_RECEIVER/tickgen/Acc[3]
    SLICE_X29Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.630 r  SERIAL_RECEIVER/tickgen/Acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.630    SERIAL_RECEIVER/tickgen/p_1_in[4]
    SLICE_X29Y87         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     3.007    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y87         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/C
                         clock pessimism             -0.710     2.296    
    SLICE_X29Y87         FDRE (Hold_fdre_C_D)         0.105     2.401    SERIAL_RECEIVER/tickgen/Acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.268ns (80.306%)  route 0.066ns (19.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.568     2.297    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y88         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     2.438 r  SERIAL_RECEIVER/tickgen/Acc_reg[7]/Q
                         net (fo=2, routed)           0.066     2.504    SERIAL_RECEIVER/tickgen/Acc[7]
    SLICE_X29Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.631 r  SERIAL_RECEIVER/tickgen/Acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.631    SERIAL_RECEIVER/tickgen/p_1_in[8]
    SLICE_X29Y88         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.838     3.009    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X29Y88         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[8]/C
                         clock pessimism             -0.711     2.297    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.105     2.402    SERIAL_RECEIVER/tickgen/Acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y2  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X32Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X32Y89   SERIAL_RECEIVER/Filter_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X32Y89   SERIAL_RECEIVER/Filter_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y89   SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y89   SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X31Y89   SERIAL_RECEIVER/OversamplingCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X32Y82   SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X32Y82   SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y82   SERIAL_TRANSMITTER/TxD_shift_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y82   SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y82   SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y82   SERIAL_TRANSMITTER/tickgen/Acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y82   SERIAL_TRANSMITTER/tickgen/Acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y82   SERIAL_TRANSMITTER/tickgen/Acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X30Y82   SERIAL_TRANSMITTER/tickgen/Acc_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X32Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y88   SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X32Y89   SERIAL_RECEIVER/Filter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X32Y89   SERIAL_RECEIVER/Filter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y89   SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y89   SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X31Y89   SERIAL_RECEIVER/OversamplingCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X32Y89   SERIAL_RECEIVER/RxD_bit_reg/C



