#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Feb 13 17:41:59 2020
# Process ID: 21888
# Log file: C:/xup/embedded/2015_2_zynq_labs/FinalProject/vivado.log
# Journal file: C:/xup/embedded/2015_2_zynq_labs/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.xpr
open_bd_design {C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/lab9winter2019part2I2CuartIP.bd}
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf
update_ip_catalog -add_ip C:/xup/embedded/2015_2_zynq_labs/FinalProject/pwm_ip/component.xml -repo_path c:/xup/embedded/2015_2_zynq_labs/lab9part2I2CuartIP/lab9UART_IP
set_property  ip_repo_paths  {c:/xup/embedded/2015_2_zynq_labs/lab9part2I2CuartIP/lab9UART_IP C:/xup/embedded/2015_2_zynq_labs/FinalProject/pwm_ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv rose-hulman.edu:user:pwmGenerator:1.0 pwmGenerator_0
endgroup
startgroup
create_bd_port -dir O pwmOut
connect_bd_net [get_bd_pins /pwmGenerator_0/pwmOut] [get_bd_ports pwmOut]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins pwmGenerator_0/CLOCK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5
endgroup
set_property location {4 1196 33} [get_bd_cells axi_gpio_5]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_5]
endgroup
connect_bd_net [get_bd_pins pwmGenerator_0/Frequency] [get_bd_pins axi_gpio_5/gpio_io_o]
connect_bd_net [get_bd_pins pwmGenerator_0/Duty] [get_bd_pins axi_gpio_5/gpio2_io_o]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_6
endgroup
set_property location {4 1170 -57} [get_bd_cells axi_gpio_6]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_6]
endgroup
connect_bd_net [get_bd_pins pwmGenerator_0/RESET] [get_bd_pins axi_gpio_6/gpio_io_o]
connect_bd_net [get_bd_pins pwmGenerator_0/EN] [get_bd_pins axi_gpio_6/gpio2_io_o]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_5/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_6/S_AXI]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list pwmOut]]
place_ports pwmOut T20
save_constraints
close_design
make_wrapper -files [get_files C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/lab9winter2019part2I2CuartIP.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf

generate_target all [get_files  C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/lab9winter2019part2I2CuartIP.bd]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf
make_wrapper -files [get_files C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/lab9winter2019part2I2CuartIP.bd] -top
file copy -force C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf

write_bd_tcl C:/xup/embedded/2015_2_zynq_labs/FinalProject/lab9winter2019part2I2CuartIP.tcl
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf
open_run synth_1 -name synth_1
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf

write_bd_tcl C:/xup/embedded/2015_2_zynq_labs/FinalProject/lab9winter2019part2I2CuartIP.tcl
write_bd_tcl C:/xup/embedded/2015_2_zynq_labs/FinalProject/lab9winter2019part2I2CuartIP.tcl
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf
make_wrapper -files [get_files C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/lab9winter2019part2I2CuartIP.bd] -top
make_wrapper -files [get_files C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.srcs/sources_1/bd/lab9winter2019part2I2CuartIP/lab9winter2019part2I2CuartIP.bd] -top
file copy -force C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.runs/impl_1/lab9winter2019part2I2CuartIP_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/FinalProject/FinalProject.sdk/lab9winter2019part2I2CuartIP_wrapper.hdf
