{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394948462807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394948462808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 00:41:02 2014 " "Processing started: Sun Mar 16 00:41:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394948462808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394948462808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank -c tank " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank -c tank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394948462808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394948463477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464106 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-structural_combinational " "Found design unit 1: tank-structural_combinational" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464111 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "testing/VGA_top_level.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464115 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "testing/VGA_top_level.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "testing/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464119 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "testing/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/tank_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file testing/tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "testing/tank_const.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464122 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_const-body " "Found design unit 2: tank_const-body" {  } { { "testing/tank_const.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank_const.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/slow_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/slow_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slow_clock-a " "Found design unit 1: slow_clock-a" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464126 ""} { "Info" "ISGN_ENTITY_NAME" "1 slow_clock " "Found entity 1: slow_clock" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "testing/ps2.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "testing/ps2.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464139 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "testing/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464144 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "testing/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "testing/leddcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464150 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "testing/leddcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464154 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464160 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank " "Elaborating entity \"tank\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394948464230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_code tank.vhd(70) " "Verilog HDL or VHDL warning at tank.vhd(70): object \"scan_code\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948464232 "|tank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_readyo tank.vhd(71) " "Verilog HDL or VHDL warning at tank.vhd(71): object \"scan_readyo\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948464233 "|tank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tank.vhd(72) " "Verilog HDL or VHDL warning at tank.vhd(72): object \"hist3\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948464233 "|tank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tank.vhd(72) " "Verilog HDL or VHDL warning at tank.vhd(72): object \"hist2\" assigned a value but never read" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394948464233 "|tank"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset tank.vhd(87) " "VHDL Signal Declaration warning at tank.vhd(87): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1394948464233 "|tank"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init tank.vhd(205) " "VHDL Process Statement warning at tank.vhd(205): signal \"init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464248 "|tank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_pos_y tank.vhd(193) " "VHDL Process Statement warning at tank.vhd(193): inferring latch(es) for signal or variable \"T1_pos_y\", which holds its previous value in one or more paths through the process" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394948464257 "|tank"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_pos_y tank.vhd(193) " "VHDL Process Statement warning at tank.vhd(193): inferring latch(es) for signal or variable \"T2_pos_y\", which holds its previous value in one or more paths through the process" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394948464258 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[0\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[0\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464288 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[1\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[1\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464288 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[2\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[2\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464288 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[3\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[3\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464288 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[4\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[4\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464288 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[5\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[5\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[6\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[6\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[7\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[7\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[8\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[8\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[9\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[9\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[10\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[10\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[11\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[11\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464289 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[12\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[12\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464290 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[13\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[13\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464290 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[14\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[14\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464290 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[15\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[15\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464290 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[16\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[16\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464290 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[17\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[17\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464290 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[18\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[18\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[19\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[19\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[20\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[20\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[21\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[21\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[22\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[22\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[23\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[23\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[24\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[24\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464291 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[25\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[25\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[26\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[26\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[27\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[27\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[28\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[28\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[29\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[29\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[30\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[30\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T2_pos_y\[31\] tank.vhd(205) " "Inferred latch for \"game:T2_pos_y\[31\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464292 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[0\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[0\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[1\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[1\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[2\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[2\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[3\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[3\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[4\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[4\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[5\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[5\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[6\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[6\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464293 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[7\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[7\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464294 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[8\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[8\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464294 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[9\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[9\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464294 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[10\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[10\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464294 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[11\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[11\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464294 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[12\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[12\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464294 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[13\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[13\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464295 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[14\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[14\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464295 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[15\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[15\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464295 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[16\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[16\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464295 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[17\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[17\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[18\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[18\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[19\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[19\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[20\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[20\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[21\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[21\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[22\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[22\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[23\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[23\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[24\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[24\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[25\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[25\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464296 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[26\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[26\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464297 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[27\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[27\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464297 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[28\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[28\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464297 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[29\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[29\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464297 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[30\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[30\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464297 "|tank"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game:T1_pos_y\[31\] tank.vhd(205) " "Inferred latch for \"game:T1_pos_y\[31\]\" at tank.vhd(205)" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464297 "|tank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:LCDscreen " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:LCDscreen\"" {  } { { "testing/tank.vhd" "LCDscreen" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464403 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1394948464404 "|tank|de2lcd:LCDscreen"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "light de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"light\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1394948464404 "|tank|de2lcd:LCDscreen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(45) " "VHDL Process Statement warning at de2lcd.vhd(45): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394948464409 "|tank|de2lcd:LCDscreen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(49) " "Inferred latch for \"init\" at de2lcd.vhd(49)" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394948464414 "|tank|de2lcd:LCDscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard_0 " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard_0\"" {  } { { "testing/tank.vhd" "keyboard_0" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:keyboard_0\|leddcd:l1 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:keyboard_0\|leddcd:l1\"" {  } { { "testing/ps2.vhd" "l1" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard_0\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard_0\|keyboard:u1\"" {  } { { "testing/ps2.vhd" "u1" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard_0\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard_0\|oneshot:pulser\"" {  } { { "testing/ps2.vhd" "pulser" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga_0 " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga_0\"" {  } { { "testing/tank.vhd" "vga_0" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga_0\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\"" {  } { { "testing/VGA_top_level.vhd" "videoGen" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464475 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464478 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464479 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464479 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(65) " "VHDL Process Statement warning at pixelGenerator.vhd(65): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464479 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464479 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464479 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464480 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(67) " "VHDL Process Statement warning at pixelGenerator.vhd(67): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464480 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464480 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464480 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464480 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(69) " "VHDL Process Statement warning at pixelGenerator.vhd(69): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464480 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464481 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464481 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464481 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(71) " "VHDL Process Statement warning at pixelGenerator.vhd(71): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464481 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464482 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_x pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"T1_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464482 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464482 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_y pixelGenerator.vhd(74) " "VHDL Process Statement warning at pixelGenerator.vhd(74): signal \"T1_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464482 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464482 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_x pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"T2_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464482 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464483 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_y pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"T2_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464483 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tie pixelGenerator.vhd(84) " "VHDL Process Statement warning at pixelGenerator.vhd(84): signal \"tie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464483 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464483 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464483 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464483 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464484 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464484 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_x pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"T1_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464484 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464484 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_position_y pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"T1_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464485 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464485 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_x pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"T1_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464485 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464485 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_bullet_y pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"T1_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464485 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464486 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464486 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464486 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(96) " "VHDL Process Statement warning at pixelGenerator.vhd(96): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464486 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464486 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_x pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"T2_position_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464486 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464487 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_position_y pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"T2_position_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464487 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464487 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_x pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"T2_bullet_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464487 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464487 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_bullet_y pixelGenerator.vhd(100) " "VHDL Process Statement warning at pixelGenerator.vhd(100): signal \"T2_bullet_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "testing/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394948464488 "|tank|VGA_top_level:vga_0|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "testing/pixelGenerator.vhd" "colors" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/pixelGenerator.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "testing/colorROM.vhd" "altsyncram_component" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464570 ""}  } { { "testing/colorROM.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1394948464570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394948464665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394948464665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"VGA_top_level:vga_0\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga_0\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga_0\|VGA_SYNC:videoSync\"" {  } { { "testing/VGA_top_level.vhd" "videoSync" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/VGA_top_level.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clock slow_clock:slow_clock_map " "Elaborating entity \"slow_clock\" for hierarchy \"slow_clock:slow_clock_map\"" {  } { { "testing/tank.vhd" "slow_clock_map" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394948464682 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } } { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1394948467300 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1394948467300 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[0\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[0\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[1\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[1\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[2\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[2\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[3\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[3\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[4\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[4\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[5\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[5\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[6\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[6\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:LCDscreen\|DATA_BUS\[7\]~synth " "Node \"de2lcd:LCDscreen\|DATA_BUS\[7\]~synth\"" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948468131 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1394948468131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "light GND " "Pin \"light\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|light"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[35\] GND " "Pin \"led_seq\[35\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[36\] GND " "Pin \"led_seq\[36\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[37\] GND " "Pin \"led_seq\[37\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[38\] GND " "Pin \"led_seq\[38\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[39\] GND " "Pin \"led_seq\[39\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[40\] GND " "Pin \"led_seq\[40\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[41\] VCC " "Pin \"led_seq\[41\]\" is stuck at VCC" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[49\] GND " "Pin \"led_seq\[49\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[50\] GND " "Pin \"led_seq\[50\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[51\] GND " "Pin \"led_seq\[51\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[52\] GND " "Pin \"led_seq\[52\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[53\] GND " "Pin \"led_seq\[53\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[54\] GND " "Pin \"led_seq\[54\]\" is stuck at GND" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_seq\[55\] VCC " "Pin \"led_seq\[55\]\" is stuck at VCC" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394948468132 "|tank|led_seq[55]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1394948468132 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[31\] Low " "Register T2_bullet_x\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[8\] High " "Register T2_bullet_x\[8\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[5\] High " "Register T2_bullet_x\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[4\] High " "Register T2_bullet_x\[4\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[3\] High " "Register T2_bullet_x\[3\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[2\] High " "Register T2_bullet_x\[2\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[1\] High " "Register T2_bullet_x\[1\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_x\[0\] Low " "Register T2_bullet_x\[0\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[31\] Low " "Register T2_bullet_y\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[5\] High " "Register T2_bullet_y\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[3\] High " "Register T2_bullet_y\[3\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T2_bullet_y\[2\] High " "Register T2_bullet_y\[2\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[31\] Low " "Register T1_bullet_x\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[8\] High " "Register T1_bullet_x\[8\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[5\] High " "Register T1_bullet_x\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[4\] High " "Register T1_bullet_x\[4\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[3\] High " "Register T1_bullet_x\[3\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[2\] High " "Register T1_bullet_x\[2\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[1\] High " "Register T1_bullet_x\[1\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_x\[0\] Low " "Register T1_bullet_x\[0\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[31\] Low " "Register T1_bullet_y\[31\] will power up to Low" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[8\] High " "Register T1_bullet_y\[8\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[7\] High " "Register T1_bullet_y\[7\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[5\] High " "Register T1_bullet_y\[5\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[4\] High " "Register T1_bullet_y\[4\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "T1_bullet_y\[1\] High " "Register T1_bullet_y\[1\] will power up to High" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 205 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[31\] Low " "Register \\game:T1_pos_x\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[8\] High " "Register \\game:T1_pos_x\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[5\] High " "Register \\game:T1_pos_x\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_pos_x\[4\] High " "Register \\game:T1_pos_x\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[31\] Low " "Register \\game:T2_pos_x\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[8\] High " "Register \\game:T2_pos_x\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[5\] High " "Register \\game:T2_pos_x\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_pos_x\[4\] High " "Register \\game:T2_pos_x\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_score_int\[0\] Low " "Register \\game:T2_score_int\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_score_int\[0\] Low " "Register \\game:T1_score_int\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T1_score_int\[31\] Low " "Register \\game:T1_score_int\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\game:T2_score_int\[31\] Low " "Register \\game:T2_score_int\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "slow_clock:slow_clock_map\|counter\[31\] Low " "Register slow_clock:slow_clock_map\|counter\[31\] will power up to Low" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "slow_clock:slow_clock_map\|counter\[0\] Low " "Register slow_clock:slow_clock_map\|counter\[0\] will power up to Low" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1394948468204 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1394948468204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394948469736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394948469736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2184 " "Implemented 2184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394948469977 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394948469977 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1394948469977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2046 " "Implemented 2046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394948469977 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1394948469977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394948469977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394948470021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 00:41:10 2014 " "Processing ended: Sun Mar 16 00:41:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394948470021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394948470021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394948470021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394948470021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394948471338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394948471339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 00:41:10 2014 " "Processing started: Sun Mar 16 00:41:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394948471339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1394948471339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tank -c tank " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tank -c tank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1394948471339 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1394948471465 ""}
{ "Info" "0" "" "Project  = tank" {  } {  } 0 0 "Project  = tank" 0 0 "Fitter" 0 0 1394948471465 ""}
{ "Info" "0" "" "Revision = tank" {  } {  } 0 0 "Revision = tank" 0 0 "Fitter" 0 0 1394948471465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1394948471678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tank EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"tank\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1394948471708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1394948471743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1394948471743 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1394948471893 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1394948471904 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1394948472614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1394948472614 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1394948472614 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3990 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1394948472619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3991 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1394948472619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3992 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1394948472619 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1394948472619 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1394948472624 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank.sdc " "Synopsys Design Constraints File file not found: 'tank.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1394948473116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1394948473117 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1394948473138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473314 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slow_clock:slow_clock_map\|temp_clock  " "Automatically promoted node slow_clock:slow_clock_map\|temp_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clock:slow_clock_map\|temp_clock~0 " "Destination node slow_clock:slow_clock_map\|temp_clock~0" {  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { slow_clock:slow_clock_map|temp_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1394948473315 ""}  } { { "testing/slow_clock.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/slow_clock.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { slow_clock:slow_clock_map|temp_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "testing/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3798 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1394948473315 ""}  } { { "testing/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2lcd:LCDscreen\|CLK_400HZ  " "Automatically promoted node de2lcd:LCDscreen\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2lcd:LCDscreen\|CLK_400HZ~0 " "Destination node de2lcd:LCDscreen\|CLK_400HZ~0" {  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { de2lcd:LCDscreen|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 2847 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1394948473316 ""}  } { { "testing/de2lcd.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/de2lcd.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { de2lcd:LCDscreen|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3531 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1394948473316 ""}  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473316 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|process_0~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|delay~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|delay~0" {  } { { "testing/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|delay~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3656 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1394948473317 ""}  } { { "testing/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|scan_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init  " "Automatically promoted node init " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init " "Destination node init" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "a " "Destination node a" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1_reverse~3 " "Destination node T1_reverse~3" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 98 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1_reverse~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 3440 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b " "Destination node b" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c " "Destination node c" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "d " "Destination node d" {  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1394948473318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1394948473318 ""}  } { { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1394948473318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1394948473664 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1394948473667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1394948473668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1394948473672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1394948473676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1394948473679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1394948473679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1394948473683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1394948473798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1394948473802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1394948473802 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "done1 " "Node \"done1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "done1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394948473899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "game_over1 " "Node \"game_over1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "game_over1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394948473899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "press1 " "Node \"press1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "press1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394948473899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset1 " "Node \"reset1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394948473899 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1394948473899 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394948473900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1394948476247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394948477446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1394948477474 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1394948487244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394948487245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1394948487603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1394948490286 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1394948490286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394948493880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1394948493883 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1394948493883 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.11 " "Total time spent on timing analysis during the Fitter is 2.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1394948493945 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1394948493954 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESET_LED 0 " "Pin \"RESET_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEC_LED 0 " "Pin \"SEC_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "light 0 " "Pin \"light\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[0\] 0 " "Pin \"VGA_RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[1\] 0 " "Pin \"VGA_RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[2\] 0 " "Pin \"VGA_RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[3\] 0 " "Pin \"VGA_RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[4\] 0 " "Pin \"VGA_RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[5\] 0 " "Pin \"VGA_RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[6\] 0 " "Pin \"VGA_RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[7\] 0 " "Pin \"VGA_RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[8\] 0 " "Pin \"VGA_RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[9\] 0 " "Pin \"VGA_RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[0\] 0 " "Pin \"VGA_GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[1\] 0 " "Pin \"VGA_GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[2\] 0 " "Pin \"VGA_GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[3\] 0 " "Pin \"VGA_GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[4\] 0 " "Pin \"VGA_GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[5\] 0 " "Pin \"VGA_GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[6\] 0 " "Pin \"VGA_GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[7\] 0 " "Pin \"VGA_GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[8\] 0 " "Pin \"VGA_GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[9\] 0 " "Pin \"VGA_GREEN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[0\] 0 " "Pin \"VGA_BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[1\] 0 " "Pin \"VGA_BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[2\] 0 " "Pin \"VGA_BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[3\] 0 " "Pin \"VGA_BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[4\] 0 " "Pin \"VGA_BLUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[5\] 0 " "Pin \"VGA_BLUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[6\] 0 " "Pin \"VGA_BLUE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[7\] 0 " "Pin \"VGA_BLUE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[8\] 0 " "Pin \"VGA_BLUE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[9\] 0 " "Pin \"VGA_BLUE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HORIZ_SYNC 0 " "Pin \"HORIZ_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERT_SYNC 0 " "Pin \"VERT_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[0\] 0 " "Pin \"led_seq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[1\] 0 " "Pin \"led_seq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[2\] 0 " "Pin \"led_seq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[3\] 0 " "Pin \"led_seq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[4\] 0 " "Pin \"led_seq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[5\] 0 " "Pin \"led_seq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[6\] 0 " "Pin \"led_seq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[7\] 0 " "Pin \"led_seq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[8\] 0 " "Pin \"led_seq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[9\] 0 " "Pin \"led_seq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[10\] 0 " "Pin \"led_seq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[11\] 0 " "Pin \"led_seq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[12\] 0 " "Pin \"led_seq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[13\] 0 " "Pin \"led_seq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[14\] 0 " "Pin \"led_seq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[15\] 0 " "Pin \"led_seq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[16\] 0 " "Pin \"led_seq\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[17\] 0 " "Pin \"led_seq\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[18\] 0 " "Pin \"led_seq\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[19\] 0 " "Pin \"led_seq\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[20\] 0 " "Pin \"led_seq\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[21\] 0 " "Pin \"led_seq\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[22\] 0 " "Pin \"led_seq\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[23\] 0 " "Pin \"led_seq\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[24\] 0 " "Pin \"led_seq\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[25\] 0 " "Pin \"led_seq\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[26\] 0 " "Pin \"led_seq\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[27\] 0 " "Pin \"led_seq\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[28\] 0 " "Pin \"led_seq\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[29\] 0 " "Pin \"led_seq\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[30\] 0 " "Pin \"led_seq\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[31\] 0 " "Pin \"led_seq\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[32\] 0 " "Pin \"led_seq\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[33\] 0 " "Pin \"led_seq\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[34\] 0 " "Pin \"led_seq\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[35\] 0 " "Pin \"led_seq\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[36\] 0 " "Pin \"led_seq\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[37\] 0 " "Pin \"led_seq\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[38\] 0 " "Pin \"led_seq\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[39\] 0 " "Pin \"led_seq\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[40\] 0 " "Pin \"led_seq\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[41\] 0 " "Pin \"led_seq\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[42\] 0 " "Pin \"led_seq\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[43\] 0 " "Pin \"led_seq\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[44\] 0 " "Pin \"led_seq\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[45\] 0 " "Pin \"led_seq\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[46\] 0 " "Pin \"led_seq\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[47\] 0 " "Pin \"led_seq\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[48\] 0 " "Pin \"led_seq\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[49\] 0 " "Pin \"led_seq\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[50\] 0 " "Pin \"led_seq\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[51\] 0 " "Pin \"led_seq\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[52\] 0 " "Pin \"led_seq\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[53\] 0 " "Pin \"led_seq\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[54\] 0 " "Pin \"led_seq\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_seq\[55\] 0 " "Pin \"led_seq\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1394948494027 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1394948494027 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1394948494656 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1394948494789 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1394948495479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394948495977 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1394948496014 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1394948496100 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently enabled " "Pin DATA_BUS\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently enabled " "Pin DATA_BUS\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently enabled " "Pin DATA_BUS\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently enabled " "Pin DATA_BUS\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently enabled " "Pin DATA_BUS\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently enabled " "Pin DATA_BUS\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently enabled " "Pin DATA_BUS\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently enabled " "Pin DATA_BUS\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "testing/tank.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/Final_Project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1394948496102 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1394948496102 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1394948496103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mantzouj/Documents/GitHub/Final_Project/output_files/tank.fit.smsg " "Generated suppressed messages file C:/Users/mantzouj/Documents/GitHub/Final_Project/output_files/tank.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1394948496356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394948496867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 00:41:36 2014 " "Processing ended: Sun Mar 16 00:41:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394948496867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394948496867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394948496867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1394948496867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1394948498007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394948498007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 00:41:37 2014 " "Processing started: Sun Mar 16 00:41:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394948498007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1394948498007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tank -c tank " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tank -c tank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1394948498007 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1394948499792 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1394948499865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394948500647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 00:41:40 2014 " "Processing ended: Sun Mar 16 00:41:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394948500647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394948500647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394948500647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1394948500647 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1394948501247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1394948501938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394948501939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 00:41:41 2014 " "Processing started: Sun Mar 16 00:41:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394948501939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394948501939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank -c tank " "Command: quartus_sta tank -c tank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394948501939 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1394948502048 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394948502296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1394948502334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1394948502334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank.sdc " "Synopsys Design Constraints File file not found: 'tank.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1394948502585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1394948502585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clock:slow_clock_map\|temp_clock slow_clock:slow_clock_map\|temp_clock " "create_clock -period 1.000 -name slow_clock:slow_clock_map\|temp_clock slow_clock:slow_clock_map\|temp_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|scan_ready ps2:keyboard_0\|keyboard:u1\|scan_ready " "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|scan_ready ps2:keyboard_0\|keyboard:u1\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|ready_set ps2:keyboard_0\|keyboard:u1\|ready_set " "create_clock -period 1.000 -name ps2:keyboard_0\|keyboard:u1\|ready_set ps2:keyboard_0\|keyboard:u1\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name de2lcd:LCDscreen\|CLK_400HZ de2lcd:LCDscreen\|CLK_400HZ " "create_clock -period 1.000 -name de2lcd:LCDscreen\|CLK_400HZ de2lcd:LCDscreen\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502592 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1394948502605 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1394948502621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394948502652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.694 " "Worst-case setup slack is -13.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.694     -2083.603 slow_clock:slow_clock_map\|temp_clock  " "  -13.694     -2083.603 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.777      -128.905 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -9.777      -128.905 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.692      -247.676 clk  " "   -5.692      -247.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.236       -60.680 de2lcd:LCDscreen\|CLK_400HZ  " "   -3.236       -60.680 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484       -28.165 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -1.484       -28.165 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099        -0.189 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "   -0.099        -0.189 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948502655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.558 " "Worst-case hold slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558       -13.666 clk  " "   -2.558       -13.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041        -2.041 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -2.041        -2.041 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "    0.335         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.391         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 de2lcd:LCDscreen\|CLK_400HZ  " "    0.391         0.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 slow_clock:slow_clock_map\|temp_clock  " "    0.391         0.000 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948502670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.037 " "Worst-case recovery slack is -2.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.037      -549.969 slow_clock:slow_clock_map\|temp_clock  " "   -2.037      -549.969 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636       -53.988 clk  " "   -1.636       -53.988 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671        -0.671 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.671        -0.671 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948502676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.441 " "Worst-case removal slack is 1.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.441         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "    1.441         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.406         0.000 clk  " "    2.406         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785         0.000 slow_clock:slow_clock_map\|temp_clock  " "    2.785         0.000 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948502681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -84.380 clk  " "   -1.380       -84.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -275.000 slow_clock:slow_clock_map\|temp_clock  " "   -0.500      -275.000 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ  " "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948502685 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1394948503162 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1394948503165 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394948503263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.949 " "Worst-case setup slack is -5.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.949      -860.049 slow_clock:slow_clock_map\|temp_clock  " "   -5.949      -860.049 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.200       -37.382 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -4.200       -37.382 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060       -72.312 clk  " "   -2.060       -72.312 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283        -8.963 de2lcd:LCDscreen\|CLK_400HZ  " "   -1.283        -8.963 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188        -3.151 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -0.188        -3.151 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "    0.460         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948503275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.598 " "Worst-case hold slack is -1.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598        -8.944 clk  " "   -1.598        -8.944 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284        -1.284 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -1.284        -1.284 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "    0.156         0.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.215         0.000 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 de2lcd:LCDscreen\|CLK_400HZ  " "    0.215         0.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 slow_clock:slow_clock_map\|temp_clock  " "    0.215         0.000 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948503293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.094 " "Worst-case recovery slack is -1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094      -294.644 slow_clock:slow_clock_map\|temp_clock  " "   -1.094      -294.644 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602       -19.866 clk  " "   -0.602       -19.866 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.184 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.184        -0.184 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948503303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.064 " "Worst-case removal slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "    1.064         0.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.482         0.000 clk  " "    1.482         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.955         0.000 slow_clock:slow_clock_map\|temp_clock  " "    1.955         0.000 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948503314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.423       -53.538 VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -84.380 clk  " "   -1.380       -84.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -275.000 slow_clock:slow_clock_map\|temp_clock  " "   -0.500      -275.000 slow_clock:slow_clock_map\|temp_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ  " "   -0.500       -61.000 de2lcd:LCDscreen\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "   -0.500       -23.000 ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready  " "   -0.500       -16.000 ps2:keyboard_0\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set  " "   -0.500        -1.000 ps2:keyboard_0\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394948503324 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1394948503950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394948504025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394948504027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394948504251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 00:41:44 2014 " "Processing ended: Sun Mar 16 00:41:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394948504251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394948504251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394948504251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394948504251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394948505451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394948505452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 00:41:45 2014 " "Processing started: Sun Mar 16 00:41:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394948505452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394948505452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tank -c tank " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tank -c tank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394948505452 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "tank.vho\", \"tank_fast.vho tank_vhd.sdo tank_vhd_fast.sdo C:/Users/mantzouj/Documents/GitHub/Final_Project/simulation/modelsim/ simulation " "Generated files \"tank.vho\", \"tank_fast.vho\", \"tank_vhd.sdo\" and \"tank_vhd_fast.sdo\" in directory \"C:/Users/mantzouj/Documents/GitHub/Final_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1394948507165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394948507236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 00:41:47 2014 " "Processing ended: Sun Mar 16 00:41:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394948507236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394948507236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394948507236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394948507236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus II Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394948507887 ""}
