$date
	Sat Apr 27 18:41:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TSC1_tb $end
$var wire 1 ! B $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 ! B $end
$var wire 1 # Clk $end
$var wire 1 $ reset $end
$var reg 1 % B_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#10
1!
1%
1#
#20
x!
0#
1"
#30
1!
1#
#40
0%
0!
0#
1$
0"
#50
x!
1#
#60
0!
0#
