Protel Design System Design Rule Check
PCB File : C:\Users\nickj\Documents\GitHub\Altium-Designs\CPRacing Designs\DC-DC Senior Project\DC-DC Senior Project\DC-DC Converter.PcbDoc
Date     : 4/26/2019
Time     : 7:07:09 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: LVGND In net LVGND On GND
   Polygon named: HVGND In net HVGND On GND

Processing Rule : Clearance Constraint (Gap=157.48mil) (InNetClass('HV')),(InNetClass('LV'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('All Nets')),(All)
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad C11-2(-4067.657mil,-2074.803mil) on Top Layer And Track (-4093.688mil,-1990.158mil)(-4022.224mil,-2061.621mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad C17-1(-4421.26mil,-2106.299mil) on Bottom Layer And Track (-4460.63mil,-2135.635mil)(-4446.564mil,-2149.701mil) on Bottom Layer 
   Violation between Clearance Constraint: (5.811mil < 6mil) Between Pad C17-1(-4421.26mil,-2106.299mil) on Bottom Layer And Track (-4460.63mil,-2135.635mil)(-4460.63mil,-1557.992mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad L2-2(-4410.433mil,-2070.866mil) on Top Layer And Track (-4449.055mil,-2141.743mil)(-4449.055mil,-1992.362mil) on Top Layer 
   Violation between Clearance Constraint: (9.175mil < 10mil) Between Pad M3-0(-1280.795mil,-554.947mil) on Multi-Layer And Via (-1314.957mil,-606.297mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R19-1(-4639.764mil,-2318.898mil) on Bottom Layer And Track (-4666.496mil,-2296.055mil)(-4635.599mil,-2265.157mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R19-1(-4639.764mil,-2318.898mil) on Bottom Layer And Track (-4666.496mil,-2725.008mil)(-4666.496mil,-2296.055mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R25-1(-4858.268mil,-2640.748mil) on Bottom Layer And Track (-4821.693mil,-2623.189mil)(-4641.732mil,-2803.15mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R25-1(-4858.268mil,-2640.748mil) on Bottom Layer And Track (-4821.693mil,-2623.189mil)(-4821.693mil,-2613.968mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R25-1(-4858.268mil,-2640.748mil) on Bottom Layer And Track (-4827.551mil,-2608.11mil)(-4821.693mil,-2613.968mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R25-1(-4858.268mil,-2640.748mil) on Bottom Layer And Track (-4836.772mil,-2608.11mil)(-4827.551mil,-2608.11mil) on Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R25-1(-4858.268mil,-2640.748mil) on Bottom Layer And Track (-4858.268mil,-2586.614mil)(-4836.772mil,-2608.11mil) on Bottom Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(-1216.535mil,-1035.433mil) on Multi-Layer And Track (-1177.165mil,-1291.339mil)(-1177.165mil,-870.079mil) on Power 
   Violation between Clearance Constraint: (5mil < 10mil) Between Pad R36-2(-1413.386mil,-1035.433mil) on Multi-Layer And Track (-1447.008mil,-1186.271mil)(-1447.008mil,-958.819mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R7-2(-4054.951mil,-1704.557mil) on Top Layer And Track (-4087.589mil,-1673.84mil)(-4027.333mil,-1613.584mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R7-2(-4054.951mil,-1704.557mil) on Top Layer And Track (-4087.589mil,-1781.486mil)(-4087.589mil,-1673.84mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad R8-2(-4038.956mil,-1856.299mil) on Top Layer And Track (-4063.405mil,-1885mil)(-3777.577mil,-1885mil) on Top Layer 
   Violation between Clearance Constraint: (8.743mil < 10mil) Between Pad T1-2(-4795.276mil,-996.063mil) on Multi-Layer And Via (-4858.266mil,-999.998mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad U3-37(-4633.858mil,-2011.811mil) on Top Layer And Track (-4604.047mil,-2030.591mil)(-4564.882mil,-1991.426mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 6mil) Between Pad U3-37(-4633.858mil,-2011.811mil) on Top Layer And Track (-4633.858mil,-1992.126mil)(-4633.858mil,-1931.798mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad U4-12(-1075.787mil,-1379.921mil) on Top Layer And Track (-1101.378mil,-1403.638mil)(-1073.835mil,-1431.181mil) on Top Layer 
   Violation between Clearance Constraint: (5.164mil < 6mil) Between Pad U4-20(-1280.512mil,-1379.921mil) on Top Layer And Track (-1265.417mil,-1414.134mil)(-1253.189mil,-1401.906mil) on Top Layer 
   Violation between Clearance Constraint: (5.163mil < 6mil) Between Pad U4-20(-1280.512mil,-1379.921mil) on Top Layer And Track (-1265.417mil,-1414.134mil)(-1265.417mil,-1414.134mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad U4-20(-1280.512mil,-1379.921mil) on Top Layer And Track (-1272.7mil,-1421.417mil)(-1265.417mil,-1414.134mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 6mil) Between Pad U4-20(-1280.512mil,-1379.921mil) on Top Layer And Track (-1366.959mil,-1421.417mil)(-1272.7mil,-1421.417mil) on Top Layer 
   Violation between Clearance Constraint: (6.236mil < 10mil) Between Track (-1259.204mil,-1429.134mil)(-1169.291mil,-1429.134mil) on Top Layer And Track (-1265.417mil,-1414.134mil)(-1253.189mil,-1401.906mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-1259.204mil,-1429.134mil)(-1169.291mil,-1429.134mil) on Top Layer And Track (-1272.7mil,-1421.417mil)(-1265.417mil,-1414.134mil) on Top Layer 
   Violation between Clearance Constraint: (6.236mil < 10mil) Between Track (-1265.417mil,-1414.134mil)(-1253.189mil,-1401.906mil) on Top Layer And Track (-1266.487mil,-1436.417mil)(-1259.204mil,-1429.134mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-1266.487mil,-1436.417mil)(-1259.204mil,-1429.134mil) on Top Layer And Track (-1272.7mil,-1421.417mil)(-1265.417mil,-1414.134mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-1272.7mil,-1421.417mil)(-1265.417mil,-1414.134mil) on Top Layer And Track (-1337.992mil,-1436.417mil)(-1266.487mil,-1436.417mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-3541.192mil,-2682.924mil)(-3024.753mil,-2682.924mil) on Bottom Layer And Via (-3223.672mil,-2707.924mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-4395.07mil,-2207.201mil)(-3850.726mil,-2751.545mil) on Power And Via (-4370.07mil,-2196.846mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-4395.07mil,-2207.201mil)(-4395.07mil,-2084.046mil) on Power And Via (-4370.07mil,-2196.846mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (6.558mil < 10mil) Between Track (-4458.241mil,-1939.397mil)(-4354.331mil,-2043.307mil) on Power And Via (-4413.39mil,-2021.806mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-4460.63mil,-2135.635mil)(-4460.63mil,-1557.992mil) on Bottom Layer And Via (-4486.63mil,-1902.228mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4566.929mil,-2326.772mil)(-4531.496mil,-2362.205mil) on Top Layer And Track (-4633.858mil,-2307.087mil)(-4548.719mil,-2307.087mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-4588.726mil,-1835.487mil)(-4484.816mil,-1939.397mil) on Power And Via (-4486.63mil,-1902.228mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4862.206mil,-2169.293mil)(-4862.205mil,-2169.291mil) on Top Layer And Track (-4982.367mil,-2149.606mil)(-4862.205mil,-2149.606mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4862.832mil,-2129.294mil)(-4862.205mil,-2129.921mil) on Top Layer And Track (-4982.367mil,-2149.606mil)(-4862.205mil,-2149.606mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4928.967mil,-2228.347mil)(-4862.205mil,-2228.347mil) on Top Layer And Track (-4980.315mil,-2208.662mil)(-4862.205mil,-2208.662mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4941.58mil,-2031.496mil)(-4862.205mil,-2031.496mil) on Top Layer And Track (-4965.76mil,-2051.181mil)(-4862.205mil,-2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4965.76mil,-2051.181mil)(-4862.205mil,-2051.181mil) on Top Layer And Track (-4994.095mil,-2070.866mil)(-4862.205mil,-2070.866mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4965.76mil,-2051.181mil)(-4862.205mil,-2051.181mil) on Top Layer And Track (-5009.559mil,-1963.518mil)(-4941.58mil,-2031.496mil) on Top Layer 
   Violation between Clearance Constraint: (5.915mil < 10mil) Between Track (-4980.315mil,-2208.662mil)(-4862.205mil,-2208.662mil) on Top Layer And Track (-4987.161mil,-2194.294mil)(-4981.843mil,-2188.976mil) on Top Layer 
   Violation between Clearance Constraint: (5.915mil < 10mil) Between Track (-4980.315mil,-2208.662mil)(-4862.205mil,-2208.662mil) on Top Layer And Track (-5028.94mil,-2194.294mil)(-4987.161mil,-2194.294mil) on Top Layer 
   Violation between Clearance Constraint: (5.487mil < 10mil) Between Track (-4981.843mil,-2188.976mil)(-4862.205mil,-2188.976mil) on Top Layer And Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (9.686mil < 10mil) Between Track (-4982.367mil,-2149.606mil)(-4862.205mil,-2149.606mil) on Top Layer And Track (-4998.034mil,-2169.293mil)(-4862.206mil,-2169.293mil) on Top Layer 
   Violation between Clearance Constraint: (5.161mil < 10mil) Between Track (-4982.367mil,-2149.606mil)(-4862.205mil,-2149.606mil) on Top Layer And Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5.487mil < 10mil) Between Track (-4987.161mil,-2194.294mil)(-4981.843mil,-2188.976mil) on Top Layer And Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5.161mil < 10mil) Between Track (-4987.68mil,-2144.294mil)(-4982.367mil,-2149.606mil) on Top Layer And Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-4994.095mil,-2070.866mil)(-4862.205mil,-2070.866mil) on Top Layer And Track (-5013.004mil,-2003.937mil)(-4965.76mil,-2051.181mil) on Top Layer 
   Violation between Clearance Constraint: (9.527mil < 10mil) Between Track (-4994.095mil,-2070.866mil)(-4862.205mil,-2070.866mil) on Top Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (8.9mil < 10mil) Between Track (-4996.612mil,-2129.294mil)(-4862.832mil,-2129.294mil) on Top Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (9.74mil < 10mil) Between Track (-4996.612mil,-2129.294mil)(-4862.832mil,-2129.294mil) on Top Layer And Via (-5023.625mil,-2141.735mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-5011.999mil,-2043.197mil)(-4871.969mil,-2183.227mil) on Bottom Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-5021.842mil,-2007.764mil)(-4820.788mil,-2208.818mil) on Bottom Layer And Via (-5025.591mil,-2039.37mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-5023.625mil,-2144.294mil)(-4987.68mil,-2144.294mil) on Top Layer And Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-5023.701mil,-2102.206mil)(-4996.612mil,-2129.294mil) on Top Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (7.898mil < 10mil) Between Track (-5023.701mil,-2102.206mil)(-4996.612mil,-2129.294mil) on Top Layer And Via (-5023.625mil,-2141.735mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (9.789mil < 10mil) Between Track (-5025.591mil,-2039.37mil)(-4994.095mil,-2070.866mil) on Top Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (5mil < 10mil) Between Track (-5028.94mil,-2194.294mil)(-4987.161mil,-2194.294mil) on Top Layer And Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (7.608mil < 10mil) Between Via (-4998.035mil,-2169.294mil) from Top Layer to Bottom Layer And Via (-5023.625mil,-2141.735mil) from Top Layer to Bottom Layer 
Rule Violations :62

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C18-1(-5091.535mil,-2086.614mil) on Bottom Layer And Pad U3-18(-4862.205mil,-2326.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LVGND Between Pad M2-1(-1253.937mil,-2555.315mil) on Top Layer And Pad M2-2(-1253.937mil,-2505.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LVGND Between Pad M2-2(-1253.937mil,-2505.315mil) on Top Layer And Pad M2-3(-1253.937mil,-2455.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LVGND Between Pad M2-2(-1253.937mil,-2505.315mil) on Top Layer And Via (-1157.477mil,-2496.062mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net W346_VCC Between Track (-4220.472mil,-1555.118mil)(-4106.102mil,-1555.118mil) on Bottom Layer And Pad U2-4(-4104.055mil,-1557.874mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LVGND Between Via (-1551.178mil,-1157.478mil) from Top Layer to Bottom Layer And Track (-1536.343mil,-1211.683mil)(-1527.48mil,-1211.683mil) on Top Layer 
Rule Violations :6

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (HVGND) on GND 
   Violation between Modified Polygon: Polygon Shelved  (LVGND) on GND 
Rule Violations :2

Processing Rule : Width Constraint (Min=5mil) (Max=150mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C10-1(-4303.317mil,-1990.158mil) on Top Layer And Pad C10-2(-4303.317mil,-2043.307mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.465mil < 10mil) Between Pad C10-2(-4303.317mil,-2043.307mil) on Top Layer And Via (-4307.087mil,-2094.488mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C1-1(-3661.417mil,-255.906mil) on Top Layer And Pad C1-2(-3661.417mil,-192.913mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C11-1(-4014.507mil,-2074.803mil) on Top Layer And Pad C11-2(-4067.657mil,-2074.803mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C12-1(-4232.283mil,-2043.307mil) on Top Layer And Pad C12-2(-4232.283mil,-1990.158mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C13-1(-4089.567mil,-1783.465mil) on Top Layer And Pad C13-2(-4036.417mil,-1783.465mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C15-1(-4930.285mil,-1886.762mil) on Top Layer And Pad C15-2(-4983.435mil,-1886.762mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C16-1(-4511.811mil,-2043.307mil) on Bottom Layer And Pad C16-2(-4511.811mil,-2106.299mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C17-1(-4421.26mil,-2106.299mil) on Bottom Layer And Pad C17-2(-4421.26mil,-2169.291mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C18-1(-5091.535mil,-2086.614mil) on Bottom Layer And Pad C18-2(-5038.386mil,-2086.614mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.512mil < 10mil) Between Pad C18-2(-5038.386mil,-2086.614mil) on Bottom Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.559mil < 10mil) Between Pad C18-2(-5038.386mil,-2086.614mil) on Bottom Layer And Via (-5025.591mil,-2039.37mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C19-1(-5087.598mil,-2478.849mil) on Top Layer And Pad C19-2(-5034.449mil,-2478.849mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C20-1(-920.276mil,-1291.339mil) on Top Layer And Pad C20-2(-867.126mil,-1291.339mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C21-1(-1204.725mil,-1811.024mil) on Top Layer And Pad C21-2(-1141.732mil,-1811.024mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C22-1(-1051.014mil,-1766.565mil) on Top Layer And Pad C22-2(-1051.014mil,-1713.415mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.421mil < 10mil) Between Pad C22-2(-1051.014mil,-1713.415mil) on Top Layer And Via (-1098.425mil,-1685.039mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C23-1(-1114.99mil,-1215.118mil) on Top Layer And Pad C23-2(-1114.99mil,-1161.969mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C24-1(-3149.606mil,-2806.102mil) on Top Layer And Pad C24-2(-3149.606mil,-2752.953mil) on Top Layer [Top Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.717mil < 10mil) Between Pad C25-1(-3022.638mil,-2685.039mil) on Bottom Layer And Pad C25-2(-2969.488mil,-2685.039mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C3-1(-3448.819mil,-1084.803mil) on Top Layer And Pad C3-2(-3448.819mil,-1021.811mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C4-1(-3539.37mil,-1082.677mil) on Top Layer And Pad C4-2(-3539.37mil,-1019.685mil) on Top Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.728mil < 10mil) Between Pad L2-1(-4410.433mil,-1976.378mil) on Top Layer And Via (-4413.39mil,-2021.806mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.728mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.978mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-212.594mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.978mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-291.335mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-370.075mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-448.815mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-527.555mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-606.295mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.116mil < 10mil) Between Pad L2-2(-472.441mil,-1130.807mil) on Top Layer And Via (-685.036mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.116mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-1(-1253.937mil,-2555.315mil) on Top Layer And Pad M2-2(-1253.937mil,-2505.315mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-2(-1253.937mil,-2505.315mil) on Top Layer And Pad M2-3(-1253.937mil,-2455.315mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-3(-1253.937mil,-2455.315mil) on Top Layer And Pad M2-4(-1253.937mil,-2405.315mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-5(-1470.472mil,-2405.315mil) on Top Layer And Pad M2-6(-1470.472mil,-2455.315mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-6(-1470.472mil,-2455.315mil) on Top Layer And Pad M2-7(-1470.472mil,-2505.315mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad M2-7(-1470.472mil,-2505.315mil) on Top Layer And Pad M2-8(-1470.472mil,-2555.315mil) on Top Layer [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R10-1(-4546.969mil,-1688.976mil) on Top Layer And Pad R10-2(-4495.788mil,-1688.976mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.724mil < 10mil) Between Pad R10-1(-4546.969mil,-1688.976mil) on Top Layer And Via (-4598.425mil,-1688.976mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R1-1(-4625mil,-1922.939mil) on Top Layer And Pad R1-2(-4625mil,-1871.758mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R11-1(-4779.528mil,-1824.803mil) on Top Layer And Pad R11-2(-4779.528mil,-1875.984mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R12-1(-4858.268mil,-1824.803mil) on Top Layer And Pad R12-2(-4858.268mil,-1875.984mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R13-1(-4979.331mil,-1815.728mil) on Top Layer And Pad R13-2(-4928.15mil,-1815.728mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R14-1(-4551.181mil,-1974.409mil) on Top Layer And Pad R14-2(-4551.181mil,-1923.228mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R17-1(-5427.165mil,-2001.89mil) on Top Layer And Pad R17-2(-5427.165mil,-2053.071mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R18-1(-4478.346mil,-2373.681mil) on Bottom Layer And Pad R18-2(-4427.165mil,-2373.681mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R19-1(-4639.764mil,-2318.898mil) on Bottom Layer And Pad R19-2(-4588.583mil,-2318.898mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R20-1(-4478.346mil,-2444.714mil) on Bottom Layer And Pad R20-2(-4427.165mil,-2444.714mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R21-1(-5427.165mil,-2171.181mil) on Top Layer And Pad R21-2(-5427.165mil,-2120mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.494mil < 10mil) Between Pad R2-2(-3779.528mil,-1015.748mil) on Top Layer And Via (-3834.644mil,-999.998mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R22-1(-4860.236mil,-2368.613mil) on Bottom Layer And Pad R22-2(-4809.055mil,-2368.613mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R23-1(-4809.055mil,-2437.992mil) on Bottom Layer And Pad R23-2(-4860.236mil,-2437.992mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R24-1(-5427.165mil,-2289.291mil) on Top Layer And Pad R24-2(-5427.165mil,-2238.11mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.465mil < 10mil) Between Pad R25-1(-4858.268mil,-2640.748mil) on Bottom Layer And Via (-4858.268mil,-2696.85mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R26-1(-5086.614mil,-1958.326mil) on Top Layer And Pad R26-2(-5035.433mil,-1958.326mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.936mil < 10mil) Between Pad R26-1(-5086.614mil,-1958.326mil) on Top Layer And Via (-5049.213mil,-2003.937mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.91mil < 10mil) Between Pad R26-2(-5035.433mil,-1958.326mil) on Top Layer And Via (-5049.213mil,-2003.937mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.91mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R27-1(-5086.614mil,-2086.614mil) on Top Layer And Pad R27-2(-5035.433mil,-2086.614mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad R27-2(-5035.433mil,-2086.614mil) on Top Layer And Via (-4990.158mil,-2100.394mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad R27-2(-5035.433mil,-2086.614mil) on Top Layer And Via (-5025.591mil,-2039.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R28-1(-5086.614mil,-2407.815mil) on Top Layer And Pad R28-2(-5035.433mil,-2407.815mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R29-1(-5086.614mil,-2200.787mil) on Top Layer And Pad R29-2(-5035.433mil,-2200.787mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R30-1(-5086.614mil,-2265.748mil) on Top Layer And Pad R30-2(-5035.433mil,-2265.748mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R31-1(-5086.614mil,-2336.782mil) on Top Layer And Pad R31-2(-5035.433mil,-2336.782mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R32-1(-1515.748mil,-1274.596mil) on Top Layer And Pad R32-2(-1515.748mil,-1223.415mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R33-1(-1407.48mil,-917.323mil) on Top Layer And Pad R33-2(-1458.661mil,-917.323mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R34-1(-921.506mil,-1220.305mil) on Top Layer And Pad R34-2(-870.325mil,-1220.305mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R35-1(-1061.024mil,-1037.402mil) on Top Layer And Pad R35-2(-1009.843mil,-1037.402mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad R35-1(-1061.024mil,-1037.402mil) on Top Layer And Via (-1043.307mil,-1090.551mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R37-1(-956.693mil,-1494.095mil) on Top Layer And Pad R37-2(-956.693mil,-1442.914mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R38-1(-6253.937mil,-2051.181mil) on Top Layer And Pad R38-2(-6305.118mil,-2051.181mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R39-1(-1043.956mil,-1159.449mil) on Top Layer And Pad R39-2(-1043.956mil,-1210.63mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R40-1(-1051.181mil,-1887.795mil) on Top Layer And Pad R40-2(-1051.181mil,-1836.614mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad R40-1(-1051.181mil,-1887.795mil) on Top Layer And Via (-1051.349mil,-1938.976mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R4-1(-4444.883mil,-2145.916mil) on Top Layer And Pad R4-2(-4444.883mil,-2197.097mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.393mil < 10mil) Between Pad R4-2(-4444.883mil,-2197.097mil) on Top Layer And Via (-4492.126mil,-2228.347mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.393mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R42-1(-2604.331mil,-2755.905mil) on Top Layer And Pad R42-2(-2655.512mil,-2755.905mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R43-1(-2393.701mil,-2549.213mil) on Bottom Layer And Pad R43-2(-2393.701mil,-2600.394mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R8-1(-4090.137mil,-1856.299mil) on Top Layer And Pad R8-2(-4038.956mil,-1856.299mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.716mil < 10mil) Between Pad R9-1(-4387.795mil,-1730.315mil) on Top Layer And Pad R9-2(-4387.795mil,-1679.134mil) on Top Layer [Top Solder] Mask Sliver [7.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.211mil < 10mil) Between Pad T1-1(-4945.276mil,-996.063mil) on Multi-Layer And Via (-5015.747mil,-999.998mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.211mil] / [Bottom Solder] Mask Sliver [6.211mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.527mil < 10mil) Between Pad T2-1(-3122.372mil,-1086.762mil) on Multi-Layer And Via (-3204.722mil,-1078.738mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.527mil] / [Bottom Solder] Mask Sliver [8.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad T2-12(-2122.372mil,-1286.762mil) on Multi-Layer And Via (-2181.099mil,-1236.219mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.269mil] / [Bottom Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.373mil < 10mil) Between Pad T2-3(-3122.372mil,-1486.762mil) on Multi-Layer And Via (-3204.722mil,-1472.439mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.373mil] / [Bottom Solder] Mask Sliver [9.373mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.602mil < 10mil) Between Pad T2-5(-3122.372mil,-2086.762mil) on Multi-Layer And Via (-3204.722mil,-2102.361mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.602mil] / [Bottom Solder] Mask Sliver [9.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.109mil < 10mil) Between Pad T2-7(-2122.372mil,-2286.762mil) on Multi-Layer And Via (-2181.099mil,-2338.581mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.108mil] / [Bottom Solder] Mask Sliver [4.108mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.411mil < 10mil) Between Pad T2-9(-2122.372mil,-1886.762mil) on Multi-Layer And Via (-2181.099mil,-1944.88mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.411mil] / [Bottom Solder] Mask Sliver [8.411mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.362mil < 10mil) Between Pad T3-6(-2522.401mil,-2687.544mil) on Bottom Layer And Via (-2527.559mil,-2755.905mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-1(-4307.717mil,-2448.976mil) on Top Layer And Pad U1-2(-4274.252mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-10(-4069.528mil,-2448.976mil) on Top Layer And Pad U1-11(-4036.063mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-10(-4069.528mil,-2448.976mil) on Top Layer And Pad U1-9(-4095.118mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.047mil < 10mil) Between Pad U1-11(-4036.063mil,-2448.976mil) on Top Layer And Via (-3992.124mil,-2417.322mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.047mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-12(-4022.284mil,-2297.401mil) on Top Layer And Pad U1-13(-4022.284mil,-2267.874mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-12(-4022.284mil,-2297.401mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-13(-4022.284mil,-2267.874mil) on Top Layer And Pad U1-14(-4022.284mil,-2242.283mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-13(-4022.284mil,-2267.874mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-14(-4022.284mil,-2242.283mil) on Top Layer And Pad U1-15(-4022.284mil,-2216.693mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-14(-4022.284mil,-2242.283mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-15(-4022.284mil,-2216.693mil) on Top Layer And Pad U1-16(-4022.284mil,-2187.165mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-15(-4022.284mil,-2216.693mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-16(-4022.284mil,-2187.165mil) on Top Layer And Pad U1-17(-4036.063mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-16(-4022.284mil,-2187.165mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-17(-4036.063mil,-2149.764mil) on Top Layer And Pad U1-18(-4069.528mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-17(-4036.063mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-18(-4069.528mil,-2149.764mil) on Top Layer And Pad U1-19(-4095.118mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-18(-4069.528mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-19(-4095.118mil,-2149.764mil) on Top Layer And Pad U1-20(-4120.709mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-19(-4095.118mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-2(-4274.252mil,-2448.976mil) on Top Layer And Pad U1-3(-4248.662mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-20(-4120.709mil,-2149.764mil) on Top Layer And Pad U1-21(-4146.299mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-20(-4120.709mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-21(-4146.299mil,-2149.764mil) on Top Layer And Pad U1-22(-4171.89mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-21(-4146.299mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-22(-4171.89mil,-2149.764mil) on Top Layer And Pad U1-23(-4197.48mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-22(-4171.89mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-23(-4197.48mil,-2149.764mil) on Top Layer And Pad U1-24(-4223.071mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-23(-4197.48mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-24(-4223.071mil,-2149.764mil) on Top Layer And Pad U1-25(-4248.662mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-24(-4223.071mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-25(-4248.662mil,-2149.764mil) on Top Layer And Pad U1-26(-4274.252mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-25(-4248.662mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-26(-4274.252mil,-2149.764mil) on Top Layer And Pad U1-27(-4307.717mil,-2149.764mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-26(-4274.252mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-27(-4307.717mil,-2149.764mil) on Top Layer And Pad U1-28(-4321.496mil,-2187.165mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Pad U1-27(-4307.717mil,-2149.764mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-28(-4321.496mil,-2187.165mil) on Top Layer And Pad U1-29(-4321.496mil,-2216.693mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-28(-4321.496mil,-2187.165mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.889mil < 10mil) Between Pad U1-28(-4321.496mil,-2187.165mil) on Top Layer And Via (-4370.07mil,-2196.846mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.889mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-29(-4321.496mil,-2216.693mil) on Top Layer And Pad U1-30(-4321.496mil,-2242.283mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-29(-4321.496mil,-2216.693mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.986mil < 10mil) Between Pad U1-29(-4321.496mil,-2216.693mil) on Top Layer And Via (-4370.07mil,-2196.846mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.986mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-3(-4248.662mil,-2448.976mil) on Top Layer And Pad U1-4(-4223.071mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-30(-4321.496mil,-2242.283mil) on Top Layer And Pad U1-31(-4321.496mil,-2267.874mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-30(-4321.496mil,-2242.283mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-31(-4321.496mil,-2267.874mil) on Top Layer And Pad U1-32(-4321.496mil,-2297.401mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-31(-4321.496mil,-2267.874mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad U1-32(-4321.496mil,-2297.401mil) on Top Layer And Pad U1-33(-4171.89mil,-2252.126mil) on Top Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-4(-4223.071mil,-2448.976mil) on Top Layer And Pad U1-5(-4197.48mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-5(-4197.48mil,-2448.976mil) on Top Layer And Pad U1-6(-4171.89mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-6(-4171.89mil,-2448.976mil) on Top Layer And Pad U1-7(-4146.299mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.968mil < 10mil) Between Pad U1-7(-4146.299mil,-2448.976mil) on Top Layer And Pad U1-8(-4120.709mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.969mil < 10mil) Between Pad U1-8(-4120.709mil,-2448.976mil) on Top Layer And Pad U1-9(-4095.118mil,-2448.976mil) on Top Layer [Top Solder] Mask Sliver [1.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.752mil < 10mil) Between Pad U3-20(-4633.858mil,-2346.457mil) on Top Layer And Via (-4602.362mil,-2384.114mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Pad U3-26(-4633.858mil,-2228.347mil) on Top Layer And Via (-4570.866mil,-2240.157mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad U3-28(-4633.858mil,-2188.976mil) on Top Layer And Via (-4570.866mil,-2192.913mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.568mil < 10mil) Between Pad U4-8(-1101.378mil,-1620.079mil) on Top Layer And Via (-1098.425mil,-1685.039mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.568mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.215mil < 10mil) Between Pad X3-1(-275.591mil,-2394.685mil) on Top Layer And Via (-133.854mil,-2259.841mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.215mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.399mil < 10mil) Between Pad X3-1(-275.591mil,-2394.685mil) on Top Layer And Via (-212.594mil,-2574.802mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.399mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.244mil < 10mil) Between Via (-4570.866mil,-2192.913mil) from Top Layer to Bottom Layer And Via (-4570.866mil,-2240.157mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.244mil] / [Bottom Solder] Mask Sliver [7.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.585mil < 10mil) Between Via (-5025.591mil,-2039.37mil) from Top Layer to Bottom Layer And Via (-5049.213mil,-2003.937mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.585mil] / [Bottom Solder] Mask Sliver [2.585mil]
Rule Violations :149

Processing Rule : Silk To Solder Mask (Clearance=5mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 5mil) Between Area Fill (-1799.596mil,-756.493mil) (-1405.896mil,-705.312mil) on Top Overlay And Pad M3-1(-1500.787mil,-650.61mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.141mil < 5mil) Between Area Fill (-1799.596mil,-756.493mil) (-1405.896mil,-705.312mil) on Top Overlay And Pad M3-2(-1600.787mil,-650.61mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.589mil < 5mil) Between Area Fill (-1799.596mil,-756.493mil) (-1405.896mil,-705.312mil) on Top Overlay And Pad M3-3(-1700.787mil,-650.61mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.693mil < 5mil) Between Area Fill (-2559.596mil,-756.493mil) (-2165.896mil,-705.312mil) on Top Overlay And Pad M3-4(-2260.787mil,-650.61mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.141mil < 5mil) Between Area Fill (-2559.596mil,-756.493mil) (-2165.896mil,-705.312mil) on Top Overlay And Pad M3-5(-2360.787mil,-650.61mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.141mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.589mil < 5mil) Between Area Fill (-2559.596mil,-756.493mil) (-2165.896mil,-705.312mil) on Top Overlay And Pad M3-6(-2460.787mil,-650.61mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.917mil < 5mil) Between Area Fill (-3829.161mil,-1785.034mil) (-3435.461mil,-1733.853mil) on Top Overlay And Pad M5-1(-3712.598mil,-1657.48mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 5mil) Between Area Fill (-3829.161mil,-1785.034mil) (-3435.461mil,-1733.853mil) on Top Overlay And Pad M5-2(-3712.598mil,-1757.48mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.813mil < 5mil) Between Area Fill (-3829.161mil,-1785.034mil) (-3435.461mil,-1733.853mil) on Top Overlay And Pad M5-3(-3712.598mil,-1857.48mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-1(-4303.317mil,-1990.158mil) on Top Layer And Track (-4275.758mil,-2071.85mil)(-4275.758mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-1(-4303.317mil,-1990.158mil) on Top Layer And Track (-4330.876mil,-2071.85mil)(-4330.876mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-2(-4303.317mil,-2043.307mil) on Top Layer And Track (-4275.758mil,-2071.85mil)(-4275.758mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C10-2(-4303.317mil,-2043.307mil) on Top Layer And Track (-4330.876mil,-2071.85mil)(-4330.876mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-1(-3661.417mil,-255.906mil) on Top Layer And Track (-3625.984mil,-291.339mil)(-3625.984mil,-157.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C1-1(-3661.417mil,-255.906mil) on Top Layer And Track (-3696.85mil,-224.41mil)(-3625.984mil,-224.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-1(-3661.417mil,-255.906mil) on Top Layer And Track (-3696.85mil,-291.339mil)(-3696.85mil,-157.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-1(-4014.507mil,-2074.803mil) on Top Layer And Track (-4096.2mil,-2047.244mil)(-3985.964mil,-2047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-1(-4014.507mil,-2074.803mil) on Top Layer And Track (-4096.2mil,-2102.362mil)(-3985.964mil,-2102.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-2(-4067.657mil,-2074.803mil) on Top Layer And Track (-4096.2mil,-2047.244mil)(-3985.964mil,-2047.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C11-2(-4067.657mil,-2074.803mil) on Top Layer And Track (-4096.2mil,-2102.362mil)(-3985.964mil,-2102.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-2(-3661.417mil,-192.913mil) on Top Layer And Track (-3625.984mil,-291.339mil)(-3625.984mil,-157.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C1-2(-3661.417mil,-192.913mil) on Top Layer And Track (-3696.85mil,-224.41mil)(-3625.984mil,-224.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C1-2(-3661.417mil,-192.913mil) on Top Layer And Track (-3696.85mil,-291.339mil)(-3696.85mil,-157.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-1(-4232.283mil,-2043.307mil) on Top Layer And Track (-4204.724mil,-2071.85mil)(-4204.724mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-1(-4232.283mil,-2043.307mil) on Top Layer And Track (-4259.843mil,-2071.85mil)(-4259.843mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-2(-4232.283mil,-1990.158mil) on Top Layer And Track (-4204.724mil,-2071.85mil)(-4204.724mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C12-2(-4232.283mil,-1990.158mil) on Top Layer And Track (-4259.843mil,-2071.85mil)(-4259.843mil,-1961.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-1(-4089.567mil,-1783.465mil) on Top Layer And Track (-4118.11mil,-1755.906mil)(-4007.874mil,-1755.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-1(-4089.567mil,-1783.465mil) on Top Layer And Track (-4118.11mil,-1811.024mil)(-4007.874mil,-1811.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-2(-4036.417mil,-1783.465mil) on Top Layer And Track (-4118.11mil,-1755.906mil)(-4007.874mil,-1755.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C13-2(-4036.417mil,-1783.465mil) on Top Layer And Track (-4118.11mil,-1811.024mil)(-4007.874mil,-1811.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-1(-4930.285mil,-1886.762mil) on Top Layer And Track (-5011.978mil,-1859.203mil)(-4901.742mil,-1859.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-1(-4930.285mil,-1886.762mil) on Top Layer And Track (-5011.978mil,-1914.321mil)(-4901.742mil,-1914.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-2(-4983.435mil,-1886.762mil) on Top Layer And Track (-5011.978mil,-1859.203mil)(-4901.742mil,-1859.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C15-2(-4983.435mil,-1886.762mil) on Top Layer And Track (-5011.978mil,-1914.321mil)(-4901.742mil,-1914.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-1(-4511.811mil,-2043.307mil) on Bottom Layer And Track (-4476.378mil,-2141.732mil)(-4476.378mil,-2007.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C16-1(-4511.811mil,-2043.307mil) on Bottom Layer And Track (-4547.244mil,-2074.803mil)(-4476.378mil,-2074.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-1(-4511.811mil,-2043.307mil) on Bottom Layer And Track (-4547.244mil,-2141.732mil)(-4547.244mil,-2007.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-2(-4511.811mil,-2106.299mil) on Bottom Layer And Track (-4476.378mil,-2141.732mil)(-4476.378mil,-2007.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C16-2(-4511.811mil,-2106.299mil) on Bottom Layer And Track (-4547.244mil,-2074.803mil)(-4476.378mil,-2074.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C16-2(-4511.811mil,-2106.299mil) on Bottom Layer And Track (-4547.244mil,-2141.732mil)(-4547.244mil,-2007.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-1(-4421.26mil,-2106.299mil) on Bottom Layer And Track (-4385.827mil,-2204.724mil)(-4385.827mil,-2070.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C17-1(-4421.26mil,-2106.299mil) on Bottom Layer And Track (-4456.693mil,-2137.795mil)(-4385.827mil,-2137.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-1(-4421.26mil,-2106.299mil) on Bottom Layer And Track (-4456.693mil,-2204.724mil)(-4456.693mil,-2070.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-2(-4421.26mil,-2169.291mil) on Bottom Layer And Track (-4385.827mil,-2204.724mil)(-4385.827mil,-2070.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C17-2(-4421.26mil,-2169.291mil) on Bottom Layer And Track (-4456.693mil,-2137.795mil)(-4385.827mil,-2137.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C17-2(-4421.26mil,-2169.291mil) on Bottom Layer And Track (-4456.693mil,-2204.724mil)(-4456.693mil,-2070.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-1(-5091.535mil,-2086.614mil) on Bottom Layer And Track (-5120.079mil,-2059.055mil)(-5009.842mil,-2059.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-1(-5091.535mil,-2086.614mil) on Bottom Layer And Track (-5120.079mil,-2114.173mil)(-5009.842mil,-2114.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-2(-5038.386mil,-2086.614mil) on Bottom Layer And Track (-5120.079mil,-2059.055mil)(-5009.842mil,-2059.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C18-2(-5038.386mil,-2086.614mil) on Bottom Layer And Track (-5120.079mil,-2114.173mil)(-5009.842mil,-2114.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-1(-5087.598mil,-2478.849mil) on Top Layer And Track (-5116.142mil,-2451.29mil)(-5005.905mil,-2451.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-1(-5087.598mil,-2478.849mil) on Top Layer And Track (-5116.142mil,-2506.408mil)(-5005.905mil,-2506.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-2(-5034.449mil,-2478.849mil) on Top Layer And Track (-5116.142mil,-2451.29mil)(-5005.905mil,-2451.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C19-2(-5034.449mil,-2478.849mil) on Top Layer And Track (-5116.142mil,-2506.408mil)(-5005.905mil,-2506.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-1(-920.276mil,-1291.339mil) on Top Layer And Track (-948.819mil,-1263.78mil)(-838.583mil,-1263.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-1(-920.276mil,-1291.339mil) on Top Layer And Track (-948.819mil,-1318.898mil)(-838.583mil,-1318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-2(-867.126mil,-1291.339mil) on Top Layer And Track (-948.819mil,-1263.78mil)(-838.583mil,-1263.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C20-2(-867.126mil,-1291.339mil) on Top Layer And Track (-948.819mil,-1318.898mil)(-838.583mil,-1318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C21-1(-1204.725mil,-1811.024mil) on Top Layer And Track (-1173.228mil,-1846.457mil)(-1173.228mil,-1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-1(-1204.725mil,-1811.024mil) on Top Layer And Track (-1240.158mil,-1775.591mil)(-1106.299mil,-1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-1(-1204.725mil,-1811.024mil) on Top Layer And Track (-1240.158mil,-1846.457mil)(-1106.299mil,-1846.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C21-2(-1141.732mil,-1811.024mil) on Top Layer And Track (-1173.228mil,-1846.457mil)(-1173.228mil,-1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-2(-1141.732mil,-1811.024mil) on Top Layer And Track (-1240.158mil,-1775.591mil)(-1106.299mil,-1775.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C21-2(-1141.732mil,-1811.024mil) on Top Layer And Track (-1240.158mil,-1846.457mil)(-1106.299mil,-1846.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-1(-1051.014mil,-1766.565mil) on Top Layer And Track (-1023.455mil,-1795.108mil)(-1023.455mil,-1684.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-1(-1051.014mil,-1766.565mil) on Top Layer And Track (-1078.573mil,-1795.108mil)(-1078.573mil,-1684.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-2(-1051.014mil,-1713.415mil) on Top Layer And Track (-1023.455mil,-1795.108mil)(-1023.455mil,-1684.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C22-2(-1051.014mil,-1713.415mil) on Top Layer And Track (-1078.573mil,-1795.108mil)(-1078.573mil,-1684.872mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-1(-1114.99mil,-1215.118mil) on Top Layer And Track (-1087.431mil,-1243.661mil)(-1087.431mil,-1133.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-1(-1114.99mil,-1215.118mil) on Top Layer And Track (-1142.549mil,-1243.661mil)(-1142.549mil,-1133.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-2(-1114.99mil,-1161.969mil) on Top Layer And Track (-1087.431mil,-1243.661mil)(-1087.431mil,-1133.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C23-2(-1114.99mil,-1161.969mil) on Top Layer And Track (-1142.549mil,-1243.661mil)(-1142.549mil,-1133.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-1(-3149.606mil,-2806.102mil) on Top Layer And Track (-3122.047mil,-2834.646mil)(-3122.047mil,-2724.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-1(-3149.606mil,-2806.102mil) on Top Layer And Track (-3177.165mil,-2834.646mil)(-3177.165mil,-2724.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-2(-3149.606mil,-2752.953mil) on Top Layer And Track (-3122.047mil,-2834.646mil)(-3122.047mil,-2724.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C24-2(-3149.606mil,-2752.953mil) on Top Layer And Track (-3177.165mil,-2834.646mil)(-3177.165mil,-2724.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-1(-3022.638mil,-2685.039mil) on Bottom Layer And Track (-3051.181mil,-2657.48mil)(-2940.945mil,-2657.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-1(-3022.638mil,-2685.039mil) on Bottom Layer And Track (-3051.181mil,-2712.598mil)(-2940.945mil,-2712.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-2(-2969.488mil,-2685.039mil) on Bottom Layer And Track (-3051.181mil,-2657.48mil)(-2940.945mil,-2657.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C25-2(-2969.488mil,-2685.039mil) on Bottom Layer And Track (-3051.181mil,-2712.598mil)(-2940.945mil,-2712.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(-5954.725mil,-842.52mil) on Bottom Layer And Track (-5994.095mil,-765.748mil)(-5761.811mil,-765.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(-5954.725mil,-842.52mil) on Bottom Layer And Track (-5994.095mil,-803.15mil)(-5994.095mil,-765.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(-5954.725mil,-842.52mil) on Bottom Layer And Track (-5994.095mil,-919.291mil)(-5761.811mil,-919.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-1(-5954.725mil,-842.52mil) on Bottom Layer And Track (-5994.095mil,-919.291mil)(-5994.095mil,-881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(-5801.181mil,-842.52mil) on Bottom Layer And Track (-5761.811mil,-803.15mil)(-5761.811mil,-765.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(-5801.181mil,-842.52mil) on Bottom Layer And Track (-5761.811mil,-919.291mil)(-5761.811mil,-881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(-5801.181mil,-842.52mil) on Bottom Layer And Track (-5994.095mil,-765.748mil)(-5761.811mil,-765.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C27-2(-5801.181mil,-842.52mil) on Bottom Layer And Track (-5994.095mil,-919.291mil)(-5761.811mil,-919.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(-5955.906mil,-1523.622mil) on Bottom Layer And Track (-5995.276mil,-1446.85mil)(-5762.992mil,-1446.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(-5955.906mil,-1523.622mil) on Bottom Layer And Track (-5995.276mil,-1484.252mil)(-5995.276mil,-1446.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(-5955.906mil,-1523.622mil) on Bottom Layer And Track (-5995.276mil,-1600.394mil)(-5762.992mil,-1600.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-1(-5955.906mil,-1523.622mil) on Bottom Layer And Track (-5995.276mil,-1600.394mil)(-5995.276mil,-1562.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(-5802.362mil,-1523.622mil) on Bottom Layer And Track (-5762.992mil,-1484.252mil)(-5762.992mil,-1446.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(-5802.362mil,-1523.622mil) on Bottom Layer And Track (-5762.992mil,-1600.394mil)(-5762.992mil,-1562.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(-5802.362mil,-1523.622mil) on Bottom Layer And Track (-5995.276mil,-1446.85mil)(-5762.992mil,-1446.85mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C28-2(-5802.362mil,-1523.622mil) on Bottom Layer And Track (-5995.276mil,-1600.394mil)(-5762.992mil,-1600.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(-5953.15mil,-1351.181mil) on Bottom Layer And Track (-5992.52mil,-1274.409mil)(-5760.236mil,-1274.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(-5953.15mil,-1351.181mil) on Bottom Layer And Track (-5992.52mil,-1311.811mil)(-5992.52mil,-1274.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(-5953.15mil,-1351.181mil) on Bottom Layer And Track (-5992.52mil,-1427.953mil)(-5760.236mil,-1427.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-1(-5953.15mil,-1351.181mil) on Bottom Layer And Track (-5992.52mil,-1427.953mil)(-5992.52mil,-1390.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(-5799.606mil,-1351.181mil) on Bottom Layer And Track (-5760.236mil,-1311.811mil)(-5760.236mil,-1274.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(-5799.606mil,-1351.181mil) on Bottom Layer And Track (-5760.236mil,-1427.953mil)(-5760.236mil,-1390.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(-5799.606mil,-1351.181mil) on Bottom Layer And Track (-5992.52mil,-1274.409mil)(-5760.236mil,-1274.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C29-2(-5799.606mil,-1351.181mil) on Bottom Layer And Track (-5992.52mil,-1427.953mil)(-5760.236mil,-1427.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(-5953.15mil,-1174.803mil) on Bottom Layer And Track (-5992.52mil,-1098.032mil)(-5760.236mil,-1098.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(-5953.15mil,-1174.803mil) on Bottom Layer And Track (-5992.52mil,-1135.433mil)(-5992.52mil,-1098.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(-5953.15mil,-1174.803mil) on Bottom Layer And Track (-5992.52mil,-1251.575mil)(-5760.236mil,-1251.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-1(-5953.15mil,-1174.803mil) on Bottom Layer And Track (-5992.52mil,-1251.575mil)(-5992.52mil,-1214.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(-5799.606mil,-1174.803mil) on Bottom Layer And Track (-5760.236mil,-1135.433mil)(-5760.236mil,-1098.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(-5799.606mil,-1174.803mil) on Bottom Layer And Track (-5760.236mil,-1251.575mil)(-5760.236mil,-1214.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(-5799.606mil,-1174.803mil) on Bottom Layer And Track (-5992.52mil,-1098.032mil)(-5760.236mil,-1098.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad C30-2(-5799.606mil,-1174.803mil) on Bottom Layer And Track (-5992.52mil,-1251.575mil)(-5760.236mil,-1251.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-1(-3448.819mil,-1084.803mil) on Top Layer And Track (-3413.386mil,-1120.236mil)(-3413.386mil,-986.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C3-1(-3448.819mil,-1084.803mil) on Top Layer And Track (-3484.252mil,-1053.307mil)(-3413.386mil,-1053.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-1(-3448.819mil,-1084.803mil) on Top Layer And Track (-3484.252mil,-1120.236mil)(-3484.252mil,-986.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-2(-3448.819mil,-1021.811mil) on Top Layer And Track (-3413.386mil,-1120.236mil)(-3413.386mil,-986.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C3-2(-3448.819mil,-1021.811mil) on Top Layer And Track (-3484.252mil,-1053.307mil)(-3413.386mil,-1053.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C3-2(-3448.819mil,-1021.811mil) on Top Layer And Track (-3484.252mil,-1120.236mil)(-3484.252mil,-986.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-1(-3539.37mil,-1082.677mil) on Top Layer And Track (-3503.937mil,-1118.11mil)(-3503.937mil,-984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C4-1(-3539.37mil,-1082.677mil) on Top Layer And Track (-3574.803mil,-1051.181mil)(-3503.937mil,-1051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-1(-3539.37mil,-1082.677mil) on Top Layer And Track (-3574.803mil,-1118.11mil)(-3574.803mil,-984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-2(-3539.37mil,-1019.685mil) on Top Layer And Track (-3503.937mil,-1118.11mil)(-3503.937mil,-984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C4-2(-3539.37mil,-1019.685mil) on Top Layer And Track (-3574.803mil,-1051.181mil)(-3503.937mil,-1051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad C4-2(-3539.37mil,-1019.685mil) on Top Layer And Track (-3574.803mil,-1118.11mil)(-3574.803mil,-984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.984mil < 5mil) Between Pad D3-1(-4102.362mil,-1401.378mil) on Bottom Layer And Text "R6" (-4141.732mil,-1350.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-1(-4546.969mil,-1688.976mil) on Top Layer And Track (-4571.378mil,-1668.976mil)(-4571.378mil,-1661.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-1(-4546.969mil,-1688.976mil) on Top Layer And Track (-4571.378mil,-1716.535mil)(-4571.378mil,-1708.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-2(-4495.788mil,-1688.976mil) on Top Layer And Track (-4471.378mil,-1668.976mil)(-4471.378mil,-1661.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R10-2(-4495.788mil,-1688.976mil) on Top Layer And Track (-4471.378mil,-1716.535mil)(-4471.378mil,-1708.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-1(-4625mil,-1922.939mil) on Top Layer And Track (-4605mil,-1947.349mil)(-4597.441mil,-1947.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-1(-4625mil,-1922.939mil) on Top Layer And Track (-4652.559mil,-1947.349mil)(-4645mil,-1947.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-1(-4779.528mil,-1824.803mil) on Top Layer And Track (-4759.528mil,-1800.394mil)(-4751.968mil,-1800.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-1(-4779.528mil,-1824.803mil) on Top Layer And Track (-4807.087mil,-1800.394mil)(-4799.528mil,-1800.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-2(-4779.528mil,-1875.984mil) on Top Layer And Track (-4759.528mil,-1900.394mil)(-4751.968mil,-1900.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R11-2(-4779.528mil,-1875.984mil) on Top Layer And Track (-4807.087mil,-1900.394mil)(-4799.528mil,-1900.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-2(-4625mil,-1871.758mil) on Top Layer And Track (-4605mil,-1847.349mil)(-4597.441mil,-1847.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R1-2(-4625mil,-1871.758mil) on Top Layer And Track (-4652.559mil,-1847.349mil)(-4645mil,-1847.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-1(-4858.268mil,-1824.803mil) on Top Layer And Track (-4838.268mil,-1800.394mil)(-4830.709mil,-1800.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-1(-4858.268mil,-1824.803mil) on Top Layer And Track (-4885.827mil,-1800.394mil)(-4878.268mil,-1800.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-2(-4858.268mil,-1875.984mil) on Top Layer And Track (-4838.268mil,-1900.394mil)(-4830.709mil,-1900.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R12-2(-4858.268mil,-1875.984mil) on Top Layer And Track (-4885.827mil,-1900.394mil)(-4878.268mil,-1900.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-1(-4979.331mil,-1815.728mil) on Top Layer And Track (-5003.74mil,-1795.728mil)(-5003.74mil,-1788.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-1(-4979.331mil,-1815.728mil) on Top Layer And Track (-5003.74mil,-1843.287mil)(-5003.74mil,-1835.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-2(-4928.15mil,-1815.728mil) on Top Layer And Track (-4903.74mil,-1795.728mil)(-4903.74mil,-1788.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R13-2(-4928.15mil,-1815.728mil) on Top Layer And Track (-4903.74mil,-1843.287mil)(-4903.74mil,-1835.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-1(-4551.181mil,-1974.409mil) on Top Layer And Track (-4531.181mil,-1998.819mil)(-4523.622mil,-1998.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-1(-4551.181mil,-1974.409mil) on Top Layer And Track (-4578.74mil,-1998.819mil)(-4571.181mil,-1998.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-2(-4551.181mil,-1923.228mil) on Top Layer And Track (-4531.181mil,-1898.819mil)(-4523.622mil,-1898.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R14-2(-4551.181mil,-1923.228mil) on Top Layer And Track (-4578.74mil,-1898.819mil)(-4571.181mil,-1898.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-1(-5427.165mil,-2001.89mil) on Top Layer And Track (-5407.165mil,-1977.48mil)(-5399.606mil,-1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-1(-5427.165mil,-2001.89mil) on Top Layer And Track (-5454.724mil,-1977.48mil)(-5447.165mil,-1977.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-2(-5427.165mil,-2053.071mil) on Top Layer And Track (-5407.165mil,-2077.48mil)(-5399.606mil,-2077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R17-2(-5427.165mil,-2053.071mil) on Top Layer And Track (-5454.724mil,-2077.48mil)(-5447.165mil,-2077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-1(-4478.346mil,-2373.681mil) on Bottom Layer And Track (-4502.756mil,-2353.681mil)(-4502.756mil,-2346.122mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-1(-4478.346mil,-2373.681mil) on Bottom Layer And Track (-4502.756mil,-2401.24mil)(-4502.756mil,-2393.681mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-2(-4427.165mil,-2373.681mil) on Bottom Layer And Track (-4402.756mil,-2353.681mil)(-4402.756mil,-2346.122mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R18-2(-4427.165mil,-2373.681mil) on Bottom Layer And Track (-4402.756mil,-2401.24mil)(-4402.756mil,-2393.681mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-1(-4639.764mil,-2318.898mil) on Bottom Layer And Track (-4664.173mil,-2298.898mil)(-4664.173mil,-2291.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-1(-4639.764mil,-2318.898mil) on Bottom Layer And Track (-4664.173mil,-2346.457mil)(-4664.173mil,-2338.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-2(-4588.583mil,-2318.898mil) on Bottom Layer And Track (-4564.173mil,-2298.898mil)(-4564.173mil,-2291.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R19-2(-4588.583mil,-2318.898mil) on Bottom Layer And Track (-4564.173mil,-2346.457mil)(-4564.173mil,-2338.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-1(-4478.346mil,-2444.714mil) on Bottom Layer And Track (-4502.756mil,-2424.714mil)(-4502.756mil,-2417.155mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-1(-4478.346mil,-2444.714mil) on Bottom Layer And Track (-4502.756mil,-2472.273mil)(-4502.756mil,-2464.714mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-2(-4427.165mil,-2444.714mil) on Bottom Layer And Track (-4402.756mil,-2424.714mil)(-4402.756mil,-2417.155mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R20-2(-4427.165mil,-2444.714mil) on Bottom Layer And Track (-4402.756mil,-2472.273mil)(-4402.756mil,-2464.714mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-1(-5427.165mil,-2171.181mil) on Top Layer And Track (-5407.165mil,-2195.591mil)(-5399.606mil,-2195.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-1(-5427.165mil,-2171.181mil) on Top Layer And Track (-5454.724mil,-2195.591mil)(-5447.165mil,-2195.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-2(-5427.165mil,-2120mil) on Top Layer And Track (-5407.165mil,-2095.591mil)(-5399.606mil,-2095.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R21-2(-5427.165mil,-2120mil) on Top Layer And Track (-5454.724mil,-2095.591mil)(-5447.165mil,-2095.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-1(-4860.236mil,-2368.613mil) on Bottom Layer And Track (-4884.646mil,-2348.613mil)(-4884.646mil,-2341.053mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-1(-4860.236mil,-2368.613mil) on Bottom Layer And Track (-4884.646mil,-2396.172mil)(-4884.646mil,-2388.613mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-2(-4809.055mil,-2368.613mil) on Bottom Layer And Track (-4784.646mil,-2348.613mil)(-4784.646mil,-2341.053mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R22-2(-4809.055mil,-2368.613mil) on Bottom Layer And Track (-4784.646mil,-2396.172mil)(-4784.646mil,-2388.613mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-1(-4809.055mil,-2437.992mil) on Bottom Layer And Track (-4784.646mil,-2417.992mil)(-4784.646mil,-2410.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-1(-4809.055mil,-2437.992mil) on Bottom Layer And Track (-4784.646mil,-2465.551mil)(-4784.646mil,-2457.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-2(-4860.236mil,-2437.992mil) on Bottom Layer And Track (-4884.646mil,-2417.992mil)(-4884.646mil,-2410.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R23-2(-4860.236mil,-2437.992mil) on Bottom Layer And Track (-4884.646mil,-2465.551mil)(-4884.646mil,-2457.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-1(-5427.165mil,-2289.291mil) on Top Layer And Track (-5407.165mil,-2313.701mil)(-5399.606mil,-2313.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-1(-5427.165mil,-2289.291mil) on Top Layer And Track (-5454.724mil,-2313.701mil)(-5447.165mil,-2313.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-2(-5427.165mil,-2238.11mil) on Top Layer And Track (-5407.165mil,-2213.701mil)(-5399.606mil,-2213.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R24-2(-5427.165mil,-2238.11mil) on Top Layer And Track (-5454.724mil,-2213.701mil)(-5447.165mil,-2213.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-1(-5086.614mil,-1958.326mil) on Top Layer And Track (-5111.024mil,-1938.326mil)(-5111.024mil,-1930.767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-1(-5086.614mil,-1958.326mil) on Top Layer And Track (-5111.024mil,-1985.886mil)(-5111.024mil,-1978.326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-2(-5035.433mil,-1958.326mil) on Top Layer And Track (-5011.024mil,-1938.326mil)(-5011.024mil,-1930.767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R26-2(-5035.433mil,-1958.326mil) on Top Layer And Track (-5011.024mil,-1985.886mil)(-5011.024mil,-1978.326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-1(-5086.614mil,-2086.614mil) on Top Layer And Track (-5111.024mil,-2066.614mil)(-5111.024mil,-2059.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-1(-5086.614mil,-2086.614mil) on Top Layer And Track (-5111.024mil,-2114.173mil)(-5111.024mil,-2106.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-2(-5035.433mil,-2086.614mil) on Top Layer And Track (-5011.024mil,-2066.614mil)(-5011.024mil,-2059.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R27-2(-5035.433mil,-2086.614mil) on Top Layer And Track (-5011.024mil,-2114.173mil)(-5011.024mil,-2106.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-1(-5086.614mil,-2407.815mil) on Top Layer And Track (-5111.024mil,-2387.815mil)(-5111.024mil,-2380.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-1(-5086.614mil,-2407.815mil) on Top Layer And Track (-5111.024mil,-2435.374mil)(-5111.024mil,-2427.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-2(-5035.433mil,-2407.815mil) on Top Layer And Track (-5011.024mil,-2387.815mil)(-5011.024mil,-2380.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R28-2(-5035.433mil,-2407.815mil) on Top Layer And Track (-5011.024mil,-2435.374mil)(-5011.024mil,-2427.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-1(-5086.614mil,-2200.787mil) on Top Layer And Track (-5111.024mil,-2180.787mil)(-5111.024mil,-2173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-1(-5086.614mil,-2200.787mil) on Top Layer And Track (-5111.024mil,-2228.347mil)(-5111.024mil,-2220.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-2(-5035.433mil,-2200.787mil) on Top Layer And Track (-5011.024mil,-2180.787mil)(-5011.024mil,-2173.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R29-2(-5035.433mil,-2200.787mil) on Top Layer And Track (-5011.024mil,-2228.347mil)(-5011.024mil,-2220.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-1(-5086.614mil,-2265.748mil) on Top Layer And Track (-5111.024mil,-2245.748mil)(-5111.024mil,-2238.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-1(-5086.614mil,-2265.748mil) on Top Layer And Track (-5111.024mil,-2293.307mil)(-5111.024mil,-2285.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-2(-5035.433mil,-2265.748mil) on Top Layer And Track (-5011.024mil,-2245.748mil)(-5011.024mil,-2238.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R30-2(-5035.433mil,-2265.748mil) on Top Layer And Track (-5011.024mil,-2293.307mil)(-5011.024mil,-2285.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-1(-5086.614mil,-2336.782mil) on Top Layer And Track (-5111.024mil,-2316.782mil)(-5111.024mil,-2309.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-1(-5086.614mil,-2336.782mil) on Top Layer And Track (-5111.024mil,-2364.341mil)(-5111.024mil,-2356.782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-2(-5035.433mil,-2336.782mil) on Top Layer And Track (-5011.024mil,-2316.782mil)(-5011.024mil,-2309.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R31-2(-5035.433mil,-2336.782mil) on Top Layer And Track (-5011.024mil,-2364.341mil)(-5011.024mil,-2356.782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-1(-1515.748mil,-1274.596mil) on Top Layer And Track (-1495.748mil,-1299.006mil)(-1488.189mil,-1299.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-1(-1515.748mil,-1274.596mil) on Top Layer And Track (-1543.307mil,-1299.006mil)(-1535.748mil,-1299.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-2(-1515.748mil,-1223.415mil) on Top Layer And Track (-1495.748mil,-1199.006mil)(-1488.189mil,-1199.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R32-2(-1515.748mil,-1223.415mil) on Top Layer And Track (-1543.307mil,-1199.006mil)(-1535.748mil,-1199.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-1(-1407.48mil,-917.323mil) on Top Layer And Track (-1383.071mil,-897.323mil)(-1383.071mil,-889.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-1(-1407.48mil,-917.323mil) on Top Layer And Track (-1383.071mil,-944.882mil)(-1383.071mil,-937.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-2(-1458.661mil,-917.323mil) on Top Layer And Track (-1483.071mil,-897.323mil)(-1483.071mil,-889.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R33-2(-1458.661mil,-917.323mil) on Top Layer And Track (-1483.071mil,-944.882mil)(-1483.071mil,-937.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-1(-921.506mil,-1220.305mil) on Top Layer And Track (-945.915mil,-1200.305mil)(-945.915mil,-1192.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-1(-921.506mil,-1220.305mil) on Top Layer And Track (-945.915mil,-1247.864mil)(-945.915mil,-1240.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-2(-870.325mil,-1220.305mil) on Top Layer And Track (-845.915mil,-1200.305mil)(-845.915mil,-1192.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R34-2(-870.325mil,-1220.305mil) on Top Layer And Track (-845.915mil,-1247.864mil)(-845.915mil,-1240.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-1(-1061.024mil,-1037.402mil) on Top Layer And Track (-1085.433mil,-1017.402mil)(-1085.433mil,-1009.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-1(-1061.024mil,-1037.402mil) on Top Layer And Track (-1085.433mil,-1064.961mil)(-1085.433mil,-1057.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-2(-1009.843mil,-1037.402mil) on Top Layer And Track (-985.433mil,-1017.402mil)(-985.433mil,-1009.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R35-2(-1009.843mil,-1037.402mil) on Top Layer And Track (-985.433mil,-1064.961mil)(-985.433mil,-1057.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-1(-956.693mil,-1494.095mil) on Top Layer And Track (-936.693mil,-1518.504mil)(-929.134mil,-1518.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-1(-956.693mil,-1494.095mil) on Top Layer And Track (-984.252mil,-1518.504mil)(-976.693mil,-1518.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-2(-956.693mil,-1442.914mil) on Top Layer And Track (-936.693mil,-1418.504mil)(-929.134mil,-1418.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R37-2(-956.693mil,-1442.914mil) on Top Layer And Track (-984.252mil,-1418.504mil)(-976.693mil,-1418.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-1(-6253.937mil,-2051.181mil) on Top Layer And Track (-6229.528mil,-2031.181mil)(-6229.528mil,-2023.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-1(-6253.937mil,-2051.181mil) on Top Layer And Track (-6229.528mil,-2078.74mil)(-6229.528mil,-2071.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-2(-6305.118mil,-2051.181mil) on Top Layer And Track (-6329.528mil,-2031.181mil)(-6329.528mil,-2023.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R38-2(-6305.118mil,-2051.181mil) on Top Layer And Track (-6329.528mil,-2078.74mil)(-6329.528mil,-2071.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-1(-1043.956mil,-1159.449mil) on Top Layer And Track (-1023.956mil,-1135.039mil)(-1016.397mil,-1135.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-1(-1043.956mil,-1159.449mil) on Top Layer And Track (-1071.515mil,-1135.039mil)(-1063.956mil,-1135.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-2(-1043.956mil,-1210.63mil) on Top Layer And Track (-1023.956mil,-1235.039mil)(-1016.397mil,-1235.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R39-2(-1043.956mil,-1210.63mil) on Top Layer And Track (-1071.515mil,-1235.039mil)(-1063.956mil,-1235.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-1(-1051.181mil,-1887.795mil) on Top Layer And Track (-1031.181mil,-1912.205mil)(-1023.622mil,-1912.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-1(-1051.181mil,-1887.795mil) on Top Layer And Track (-1078.74mil,-1912.205mil)(-1071.181mil,-1912.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-2(-1051.181mil,-1836.614mil) on Top Layer And Track (-1031.181mil,-1812.205mil)(-1023.622mil,-1812.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R40-2(-1051.181mil,-1836.614mil) on Top Layer And Track (-1078.74mil,-1812.205mil)(-1071.181mil,-1812.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-1(-4444.883mil,-2145.916mil) on Top Layer And Track (-4424.883mil,-2121.506mil)(-4417.324mil,-2121.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-1(-4444.883mil,-2145.916mil) on Top Layer And Track (-4472.442mil,-2121.506mil)(-4464.883mil,-2121.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-2(-4444.883mil,-2197.097mil) on Top Layer And Track (-4424.883mil,-2221.506mil)(-4417.324mil,-2221.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R4-2(-4444.883mil,-2197.097mil) on Top Layer And Track (-4472.442mil,-2221.506mil)(-4464.883mil,-2221.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-1(-2604.331mil,-2755.905mil) on Top Layer And Track (-2579.921mil,-2735.905mil)(-2579.921mil,-2728.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-1(-2604.331mil,-2755.905mil) on Top Layer And Track (-2579.921mil,-2783.465mil)(-2579.921mil,-2775.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-2(-2655.512mil,-2755.905mil) on Top Layer And Track (-2679.921mil,-2735.905mil)(-2679.921mil,-2728.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R42-2(-2655.512mil,-2755.905mil) on Top Layer And Track (-2679.921mil,-2783.465mil)(-2679.921mil,-2775.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-1(-2393.701mil,-2549.213mil) on Bottom Layer And Track (-2373.701mil,-2524.803mil)(-2366.142mil,-2524.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-1(-2393.701mil,-2549.213mil) on Bottom Layer And Track (-2421.26mil,-2524.803mil)(-2413.701mil,-2524.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-2(-2393.701mil,-2600.394mil) on Bottom Layer And Track (-2373.701mil,-2624.803mil)(-2366.142mil,-2624.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R43-2(-2393.701mil,-2600.394mil) on Bottom Layer And Track (-2421.26mil,-2624.803mil)(-2413.701mil,-2624.803mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.508mil < 5mil) Between Pad R6-1(-4129.921mil,-1240.158mil) on Bottom Layer And Text "D3" (-4024.913mil,-1310.236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-1(-4090.137mil,-1856.299mil) on Top Layer And Track (-4114.547mil,-1836.299mil)(-4114.547mil,-1828.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-1(-4090.137mil,-1856.299mil) on Top Layer And Track (-4114.547mil,-1883.858mil)(-4114.547mil,-1876.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-2(-4038.956mil,-1856.299mil) on Top Layer And Track (-4014.547mil,-1836.299mil)(-4014.547mil,-1828.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R8-2(-4038.956mil,-1856.299mil) on Top Layer And Track (-4014.547mil,-1883.858mil)(-4014.547mil,-1876.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-1(-4387.795mil,-1730.315mil) on Top Layer And Track (-4367.795mil,-1754.724mil)(-4360.236mil,-1754.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-1(-4387.795mil,-1730.315mil) on Top Layer And Track (-4415.355mil,-1754.724mil)(-4407.795mil,-1754.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-2(-4387.795mil,-1679.134mil) on Top Layer And Track (-4367.795mil,-1654.724mil)(-4360.236mil,-1654.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 5mil) Between Pad R9-2(-4387.795mil,-1679.134mil) on Top Layer And Track (-4415.355mil,-1654.724mil)(-4407.795mil,-1654.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
Rule Violations :259

Processing Rule : Silk to Silk (Clearance=3mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (1.991mil < 3mil) Between Text "D3" (-4024.913mil,-1310.236mil) on Bottom Overlay And Track (-4094.488mil,-1283.465mil)(-4094.488mil,-1271.654mil) on Bottom Overlay Silk Text to Silk Clearance [1.991mil]
   Violation between Silk To Silk Clearance Constraint: (2.095mil < 3mil) Between Text "D3" (-4024.913mil,-1310.236mil) on Bottom Overlay And Track (-4275.591mil,-1283.465mil)(-4094.488mil,-1283.465mil) on Bottom Overlay Silk Text to Silk Clearance [2.095mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 3mil) Between Text "D7" (-6270.913mil,-698.772mil) on Top Overlay And Track (-6340.945mil,-702.362mil)(-6045.669mil,-702.362mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (-1429.134mil,-1527.559mil)(-1377.842mil,-1476.268mil) on Bottom Layer 
   Violation between Net Antennae: Track (-4172.165mil,-1557.874mil)(-4104.055mil,-1557.874mil) on Top Layer 
   Violation between Net Antennae: Via (-1043.307mil,-1090.551mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-1114.99mil,-1091.515mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-1122.047mil,-1478.346mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-1122.047mil,-1521.653mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-1165.354mil,-1478.346mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-1165.354mil,-1521.653mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-1208.661mil,-1478.346mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-2326.772mil,-3267.716mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-3062.992mil,-299.213mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-3358.268mil,-2562.992mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-3362.205mil,-2874.016mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-4043.307mil,-1133.858mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-4413.39mil,-2021.806mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-4598.425mil,-1688.976mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-4755.909mil,-2055.121mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-4858.268mil,-2696.85mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (-956.693mil,-1761.22mil) from Top Layer to Bottom Layer 
Rule Violations :19

Processing Rule : Room U_Enable SSR (Bounding Region = (1228.347mil, 2235.226mil, 2145.669mil, 2577.746mil) (InComponentClass('U_Enable SSR'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1968.504mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01