# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe --main --timing --Mdir /home/forever/sys1-sp24/src/lab0-2/build/verilate --top-module Testbench -o Testbench -CFLAGS -DVL_DEBUG -DTOP=Testbench -std=c++17 /home/forever/sys1-sp24/src/lab0-2/../../repo/sys-project/lab0-2/sim/testbench.v /home/forever/sys1-sp24/src/lab0-2/submit/OR_GATE_4_INPUTS.v /home/forever/sys1-sp24/src/lab0-2/submit/AND_GATE_3_INPUTS.v /home/forever/sys1-sp24/src/lab0-2/submit/main.v +define+TOP_DIR=_/home/forever/sys1-sp24/src/lab0-2/build/verilate_ +define+VERILATE"
S       687  5506527  1709351533   647253987  1709351533   647253987 "/home/forever/sys1-sp24/src/lab0-2/../../repo/sys-project/lab0-2/sim/testbench.v"
T      5199  5518040  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench.cpp"
T      3284  5518039  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench.h"
T      1809  5518053  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench.mk"
T       391  5518038  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__ConstPool_0.cpp"
T      1552  5518036  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__Syms.cpp"
T      1471  5518037  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__Syms.h"
T       308  5518049  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__TraceDecls__0__Slow.cpp"
T      4088  5518050  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__Trace__0.cpp"
T     15873  5518048  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__Trace__0__Slow.cpp"
T      1086  5518042  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench___024root.h"
T      9001  5518047  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench___024root__DepSet_h17da5287__0.cpp"
T      2960  5518045  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench___024root__DepSet_h17da5287__0__Slow.cpp"
T       895  5518046  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0.cpp"
T       765  5518044  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0__Slow.cpp"
T       733  5518043  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench___024root__Slow.cpp"
T      1009  5518051  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__main.cpp"
T       714  5518041  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__pch.h"
T      1848  5518054  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__ver.d"
T         0        0  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench__verFiles.dat"
T      1844  5518052  1709352515   518295162  1709352515   518295162 "/home/forever/sys1-sp24/src/lab0-2/build/verilate/VTestbench_classes.mk"
S      2964  5518031  1709352497   465665222  1709352497   461665082 "/home/forever/sys1-sp24/src/lab0-2/submit/AND_GATE_3_INPUTS.v"
S      3136  5510504  1709352503   561877958  1709352503   549877539 "/home/forever/sys1-sp24/src/lab0-2/submit/OR_GATE_4_INPUTS.v"
S      4317  5510507  1709352440   963692923  1709351259   901889852 "/home/forever/sys1-sp24/src/lab0-2/submit/main.v"
S  13855600  3057199  1709352298   690720493  1709352298   690720493 "/usr/local/bin/verilator_bin"
S      4942  3444981  1709352298   882727211  1709352298   882727211 "/usr/local/share/verilator/include/verilated_std.sv"
