#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Feb  1 14:27:12 2019
# Process ID: 9908
# Current directory: c:/ue/vivado
# Command line: vivado.exe -mode tcl -source synthesis.tcl
# Log file: c:/ue/vivado/vivado.log
# Journal file: c:/ue/vivado\vivado.jou
#-----------------------------------------------------------
source synthesis.tcl
# read_verilog      F:/grey_statis/src/grey_aoi_sel.v
# read_xdc src/template.xdc
# synth_design -top grey_aoi_sel -part xc7a100tfgg484-2
Command: synth_design -top grey_aoi_sel -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 416.773 ; gain = 101.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'grey_aoi_sel' [F:/grey_statis/src/grey_aoi_sel.v:31]
	Parameter SENSOR_DAT_WIDTH bound to: 10 - type: integer 
	Parameter CHANNEL_NUM bound to: 4 - type: integer 
	Parameter GREY_OFFSET_WIDTH bound to: 12 - type: integer 
	Parameter IS_GIGE bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element interrupt_pin_dly_reg was removed.  [F:/grey_statis/src/grey_aoi_sel.v:133]
WARNING: [Synth 8-6014] Unused sequential element interrupt_en_reg was removed.  [F:/grey_statis/src/grey_aoi_sel.v:145]
INFO: [Synth 8-6155] done synthesizing module 'grey_aoi_sel' (1#1) [F:/grey_statis/src/grey_aoi_sel.v:31]
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[11] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[10] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[9] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[8] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[7] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[6] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[5] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[4] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[3] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[2] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[1] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[0] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[11] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[10] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[9] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[8] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[7] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[6] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[5] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[4] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[3] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[2] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[1] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[0] driven by constant 0
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port i_interrupt_en
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[11]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[10]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[9]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[8]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[7]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[6]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[5]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[4]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[3]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[2]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[1]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[0]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[11]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[10]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[9]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[8]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[7]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[6]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[5]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[4]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[3]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[2]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[1]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[0]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port i_interrupt_pin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.816 ; gain = 151.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 466.816 ; gain = 151.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 466.816 ; gain = 151.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ue/vivado/src/template.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_gev'. [c:/ue/vivado/src/template.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_gev]'. [c:/ue/vivado/src/template.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_pix'. [c:/ue/vivado/src/template.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_pix]'. [c:/ue/vivado/src/template.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_osc'. [c:/ue/vivado/src/template.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_osc]'. [c:/ue/vivado/src/template.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_gtx'. [c:/ue/vivado/src/template.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_gtx]'. [c:/ue/vivado/src/template.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_grx'. [c:/ue/vivado/src/template.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_grx]'. [c:/ue/vivado/src/template.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_fb'. [c:/ue/vivado/src/template.xdc:52]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_fb]'. [c:/ue/vivado/src/template.xdc:52]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_sensor'. [c:/ue/vivado/src/template.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_sensor]'. [c:/ue/vivado/src/template.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_axi'. [c:/ue/vivado/src/template.xdc:54]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_axi]'. [c:/ue/vivado/src/template.xdc:54]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/ue/vivado/src/template.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 823.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 823.098 ; gain = 507.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 823.098 ; gain = 507.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 823.098 ; gain = 507.324
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "gige_u3v_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 823.098 ; gain = 507.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module grey_aoi_sel 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[11] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[10] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[9] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[8] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[7] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[6] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[5] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[4] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[3] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[2] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[1] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_width[0] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[11] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[10] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[9] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[8] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[7] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[6] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[5] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[4] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[3] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[2] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[1] driven by constant 0
WARNING: [Synth 8-3917] design grey_aoi_sel has port ov_grey_offset_height[0] driven by constant 0
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port i_interrupt_en
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[11]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[10]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[9]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[8]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[7]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[6]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[5]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[4]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[3]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[2]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[1]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_width[0]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[11]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[10]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[9]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[8]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[7]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[6]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[5]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[4]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[3]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[2]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[1]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port iv_grey_offset_height[0]
WARNING: [Synth 8-3331] design grey_aoi_sel has unconnected port i_interrupt_pin
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\line_pixel_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\line_pixel_cnt_reg[1] )
WARNING: [Synth 8-3332] Sequential element (grey_offset_x_start_reg[1]) is unused and will be removed from module grey_aoi_sel.
WARNING: [Synth 8-3332] Sequential element (grey_offset_x_start_reg[0]) is unused and will be removed from module grey_aoi_sel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 823.098 ; gain = 507.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 824.742 ; gain = 508.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 835.488 ; gain = 519.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     3|
|4     |LUT2   |    91|
|5     |LUT3   |     1|
|6     |LUT4   |    44|
|7     |LUT6   |     2|
|8     |FDRE   |   211|
|9     |IBUF   |    92|
|10    |OBUF   |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   552|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 845.457 ; gain = 529.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 845.457 ; gain = 173.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 845.457 ; gain = 529.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/ue/vivado/src/template.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_gev'. [c:/ue/vivado/src/template.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_gev]'. [c:/ue/vivado/src/template.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_pix'. [c:/ue/vivado/src/template.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_pix]'. [c:/ue/vivado/src/template.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_osc'. [c:/ue/vivado/src/template.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_osc]'. [c:/ue/vivado/src/template.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_gtx'. [c:/ue/vivado/src/template.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_gtx]'. [c:/ue/vivado/src/template.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_grx'. [c:/ue/vivado/src/template.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_grx]'. [c:/ue/vivado/src/template.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_fb'. [c:/ue/vivado/src/template.xdc:52]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_fb]'. [c:/ue/vivado/src/template.xdc:52]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_sensor'. [c:/ue/vivado/src/template.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_sensor]'. [c:/ue/vivado/src/template.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_axi'. [c:/ue/vivado/src/template.xdc:54]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_axi]'. [c:/ue/vivado/src/template.xdc:54]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/ue/vivado/src/template.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 120 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 862.699 ; gain = 559.703
# report_utilization -hierarchical -verbose  -file utilization_summary.rpt
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 862.699 ; gain = 0.000
# report_timing_summary -file timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.199 ; gain = 399.500
INFO: [Common 17-206] Exiting Vivado at Fri Feb  1 14:28:29 2019...
