;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB 12, @10
	SUB #12, @200
	SUB #12, @200
	SUB @121, 100
	SUB 0, 0
	SUB 20, @12
	SUB @121, 103
	SUB @121, 106
	ADD 670, 860
	SUB -207, <-120
	SLT 100, 9
	MOV -7, <-20
	SUB @121, 106
	JMN 20, <12
	SUB 0, 0
	MOV -1, <-20
	SLT @0, @2
	SUB 12, @10
	SUB @0, @2
	DJN 107, @122
	ADD #270, <0
	DJN -1, @-20
	DJN 107, @122
	ADD @-27, -3
	DJN -1, @-20
	SUB @0, @2
	DJN 107, @122
	SUB @-127, -100
	ADD @-27, -3
	ADD #270, <1
	MOV -1, <-20
	DJN -6, @-20
	ADD 270, 60
	CMP -207, <-120
	ADD 270, 60
	SUB @0, @2
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, -202
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, -202
	CMP -207, <-120
	CMP -207, <-120
