<dec f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.h' l='44' type='bool xla::cpu::ProfitableToImplementDotInTiledLlvmIr(const xla::HloInstruction &amp; dot)'/>
<doc f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.h' l='42'>// Returns true to indicate that we can generate a tiled LLVM IR implementation
// for |dot|.</doc>
<use f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.cc' l='1089' u='c' c='_ZN3xla3cpu32PotentiallyImplementedAsEigenDotERKNS_14HloInstructionE'/>
<def f='tensorflow/tensorflow/compiler/xla/service/cpu/dot_op_emitter.cc' l='1158' ll='1167' type='bool xla::cpu::ProfitableToImplementDotInTiledLlvmIr(const xla::HloInstruction &amp; dot)'/>
