m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/sims
Emodulation_top
Z0 w1622314752
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 42
Z3 dC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/sims/work
Z4 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top_simmer.vhd
Z5 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top_simmer.vhd
l0
L4 1
VZZKn8bA:edUGn`U>T:cbg2
!s100 TgE^6[>N`:ED4i[2CHCnh2
Z6 OV;C;2020.1;71
32
Z7 !s110 1622315110
!i10b 1
Z8 !s108 1622315110.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top_simmer.vhd|
Z10 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top_simmer.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Aloopback_arch
R1
R2
DEx4 work 14 modulation_top 0 22 ZZKn8bA:edUGn`U>T:cbg2
!i122 42
l36
L13 42
Vb`j8?7FX_j=X>f?SK>d]U0
!s100 `RT7ojDNBO]<]Uk?jiX0h3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ereciever
Z13 w1622316582
R1
R2
!i122 55
R3
Z14 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd
Z15 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd
l0
L4 1
VESLaT]lFT3Bi1GG__4Y[M2
!s100 l50VM7=7TnoJCgjM84_;T3
R6
32
Z16 !s110 1622316587
!i10b 1
Z17 !s108 1622316587.000000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd|
Z19 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/reciever.vhd|
!i113 1
R11
R12
Aloopback_arch
R1
R2
DEx4 work 8 reciever 0 22 ESLaT]lFT3Bi1GG__4Y[M2
!i122 55
l19
L13 48
VM5M=M?]>KD5f?BfUXA5@R0
!s100 SVCiL8ig2;56SFf=:]IKf2
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Esender
Z20 w1622316563
R1
R2
!i122 56
R3
Z21 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd
Z22 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd
l0
L4 1
VQQOGoP9zgDL:Oc1lnYHTa2
!s100 5>T@16NPIn`c2Pd`_FdZ=3
R6
32
R16
!i10b 1
R17
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd|
Z24 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/sender.vhd|
!i113 1
R11
R12
Aloopback_arch
R1
R2
DEx4 work 6 sender 0 22 QQOGoP9zgDL:Oc1lnYHTa2
!i122 56
l18
L13 49
V[_cTB4`OKFGn?79LJBh@i1
!s100 PdFd:m<YnZXz=YIcbFF1]2
R6
32
R16
!i10b 1
R17
R23
R24
!i113 1
R11
R12
Etest_controller_tb
Z25 w1622316872
R1
R2
!i122 61
R3
Z26 8C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd
Z27 FC:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd
l0
L5 1
VgJj]_@g9W?3UiDWYo5dXo1
!s100 bV^iR3HC:i1IzU9R71=Ue0
R6
32
Z28 !s110 1622316881
!i10b 1
Z29 !s108 1622316881.000000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd|
Z31 !s107 C:/Users/Harald/Documents/GitHub/Modulation_DTU/fpga_design/RefDesign20200615/hdl/test_controller_tb.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
Z32 DEx4 work 18 test_controller_tb 0 22 gJj]_@g9W?3UiDWYo5dXo1
!i122 61
l27
Z33 L8 64
VaLX=0Q_VccKkRAG5HzM2<3
!s100 lh]eTm38hLR:mK6So7Oi@3
R6
32
R28
!i10b 1
R29
R30
R31
!i113 1
R11
R12
