# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE420Lab1.srcs/sources_1/new/Counters.vhd" \
"../../../../ECE420Lab1.srcs/sim_1/new/Counters_TB.vhd" \

# Do not sort compile order
nosort
