INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
