// Seed: 722561476
module module_0 (
    input uwire   id_0
    , id_3,
    input supply1 id_1
);
  always @(posedge -1) begin : LABEL_0
    assume (1);
  end
  wire [-1 : -1] id_4;
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wand id_11,
    input supply1 id_12,
    input uwire id_13,
    input wor id_14,
    output wire id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri0 id_18
    , id_20
);
  assign id_10 = ~1;
  module_0 modCall_1 (
      id_5,
      id_1
  );
endmodule
