library ieee;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
library Packages;
use Packages.vhdl_package.all;

entity main is
port( I: in myint;
	  y: out std_logic_vector(7 downto 0));
end main;

Architecture behave of main is
begin
	y <= convert(I);
end behave;