module partsel_00137(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [1:30] x4;
  wire signed [24:0] x5;
  wire [28:2] x6;
  wire signed [27:4] x7;
  wire [26:5] x8;
  wire signed [7:28] x9;
  wire signed [1:31] x10;
  wire [7:31] x11;
  wire signed [27:7] x12;
  wire [1:26] x13;
  wire [4:30] x14;
  wire [3:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [27:5] p0 = 196909677;
  localparam [27:4] p1 = 864454683;
  localparam [28:0] p2 = 294114863;
  localparam signed [6:30] p3 = 513173435;
  assign x4 = x2;
  assign x5 = ((x2[22 -: 4] + p2[4 + s2]) & x4);
  assign x6 = {2{x0}};
  assign x7 = p3[22];
  assign x8 = x2[31 + s1 -: 1];
  assign x9 = (p0[1 + s2 +: 4] - (p1 & ({2{(x2[9 + s0 -: 1] & p2[8 +: 4])}} & (p2[13 + s3 +: 1] - (p0[7 + s0] & p3)))));
  assign x10 = (({2{(p0 + (x3[9 + s1 -: 6] & ((x2[15 + s2 +: 5] ^ (x2[9 +: 4] - p0[16 + s3 -: 3])) & x3[7 + s2 -: 7])))}} ^ p2[19 -: 4]) ^ p1[1 + s0 -: 5]);
  assign x11 = {{2{{({2{p0}} | (ctrl[0] || !ctrl[0] || ctrl[1] ? p0[28 + s0 +: 8] : x3[19 -: 4])), ((ctrl[3] && ctrl[1] && ctrl[3] ? p0 : p2[19 -: 3]) + x4[1 + s2 -: 5])}}}, x7[10 + s0 -: 1]};
  assign x12 = (p0[17 -: 2] & x8[19 + s0 +: 8]);
  assign x13 = {{2{({2{x3}} | {(x1[11 +: 2] ^ p0), x0[21 -: 3]})}}, p0[18]};
  assign x14 = ((p2[20 -: 2] & (x7 | p1[14 -: 3])) ^ p2[19]);
  assign x15 = {2{(p1[10] ^ x7[4 + s1 +: 8])}};
  assign y0 = ({2{p0[25 + s0 -: 8]}} + {2{(x3[9 +: 1] - ((x15 - x2[12]) | p3[13 +: 1]))}});
  assign y1 = (({2{{{2{p0[16]}}, {x3[4 + s2], p2[15]}}}} & p2[22]) & x6[31 + s0 +: 6]);
  assign y2 = (x2[19 +: 2] | (x15[7 + s0 -: 6] ^ {2{(x9 + {x12[22 + s2 +: 3], x12})}}));
  assign y3 = ((!ctrl[1] || ctrl[1] || ctrl[0] ? ({((p0[13 +: 4] - p1[9 + s1 +: 5]) ^ p3[11 + s1 +: 7]), (!ctrl[0] && !ctrl[1] || !ctrl[0] ? p2[15 +: 1] : p0[13 + s0 +: 7])} - p0) : ((x12[12] & x12[19 -: 4]) & p2[16 -: 4])) ^ {2{{2{(p2[2 + s1 -: 6] + p3)}}}});
endmodule
