10BASE-T/100BASE-TX PHY with RMII Support, 25 MHz input clock, LQFP-48
ETH PHY RMII MII
http://ww1.microchip.com/downloads/en/DeviceDoc/KSZ8081MLX.pdf


	            +-----------+
	        GND |[ 1]   [47]| ~{RST}
	        GND |[ 2]   [46]| NC
	        GND |[ 3]   [45]| NC
	    VDD_1.2 |[ 4]   [44]| TEST/NC
	         NC |[ 5]   [43]| LED1/SPEED
	         NC |[ 6]   [42]| LED0/NWAYEN
	   VDDA_3.3 |[ 7]   [41]| CRS/CONFIG1
	         NC |[ 8]   [40]| COL/CONFIG0
	        RXM |[ 9]   [39]| TXD3
	        RXP |[10]   [38]| TXD2
	        TXM |[11]   [37]| GND
	        TXP |[12]   [36]| TXD1
	        GND |[13]   [35]| TXD0
	         XO |[14]   [34]| TXEN
	         XI |[15]   [33]| TXC
	       REXT |[16]   [32]| INTRP/NAND_TREE#
	        GND |[17]   [31]| VDD_1.2
	       MDIO |[18]   [30]| GND
	        MDC |[19]   [29]| RXER/ISO
	RXD3/PHYAD0 |[20]   [28]| RXC/B-CAST_OFF
	RXD2/PHYAD1 |[21]   [27]| RXDV/CONFIG2
	RXD1/PHYAD2 |[22]   [26]| NC
	RXD0/DUPLEX |[23]   [25]| VDDIO
	            +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/Interface_Ethernet.kicad_sym