% Generated by IEEEtranN.bst, version: 1.14 (2015/08/26)
\begin{thebibliography}{41}
\providecommand{\natexlab}[1]{#1}
\providecommand{\url}[1]{#1}
\csname url@samestyle\endcsname
\providecommand{\newblock}{\relax}
\providecommand{\bibinfo}[2]{#2}
\providecommand{\BIBentrySTDinterwordspacing}{\spaceskip=0pt\relax}
\providecommand{\BIBentryALTinterwordstretchfactor}{4}
\providecommand{\BIBentryALTinterwordspacing}{\spaceskip=\fontdimen2\font plus
\BIBentryALTinterwordstretchfactor\fontdimen3\font minus
  \fontdimen4\font\relax}
\providecommand{\BIBforeignlanguage}[2]{{%
\expandafter\ifx\csname l@#1\endcsname\relax
\typeout{** WARNING: IEEEtranN.bst: No hyphenation pattern has been}%
\typeout{** loaded for the language `#1'. Using the pattern for}%
\typeout{** the default language instead.}%
\else
\language=\csname l@#1\endcsname
\fi
#2}}
\providecommand{\BIBdecl}{\relax}
\BIBdecl

\bibitem[Wang et~al.(2009)Wang, Chang, and Cheng]{wang2009electronic}
L.-T. Wang, Y.-W. Chang, and K.-T.~T. Cheng, \emph{Electronic design
  automation: synthesis, verification, and test}.\hskip 1em plus 0.5em minus
  0.4em\relax Morgan Kaufmann, 2009.

\bibitem[Rabaey et~al.(2002)Rabaey, Chandrakasan, and
  Nikolic]{rabaey2002digital}
J.~M. Rabaey, A.~P. Chandrakasan, and B.~Nikolic, \emph{Digital integrated
  circuits}.\hskip 1em plus 0.5em minus 0.4em\relax Prentice hall Englewood
  Cliffs, 2002, vol.~2.

\bibitem[Mirhoseini et~al.(2021)Mirhoseini, Goldie, Yazgan, Jiang, Songhori,
  Wang, Lee, Johnson, Pathak, Nazi, et~al.]{mirhoseini2021graph}
A.~Mirhoseini, A.~Goldie, M.~Yazgan, J.~W. Jiang, E.~Songhori, S.~Wang, Y.-J.
  Lee, E.~Johnson, O.~Pathak, A.~Nazi \emph{et~al.}, ``A graph placement
  methodology for fast chip design,'' \emph{Nature}, vol. 594, no. 7862, pp.
  207--212, 2021.

\bibitem[Roy et~al.(2006)Roy, Adya, Papa, and Markov]{roy2006min}
J.~A. Roy, S.~N. Adya, D.~A. Papa, and I.~L. Markov, ``Min-cut
  floorplacement,'' \emph{IEEE Transactions on Computer-Aided Design of
  Integrated Circuits and Systems}, vol.~25, no.~7, pp. 1313--1326, 2006.

\bibitem[Khatkhate et~al.(2004)Khatkhate, Li, Agnihotri, Yildiz, Ono, Koh, and
  Madden]{khatkhate2004recursive}
A.~Khatkhate, C.~Li, A.~R. Agnihotri, M.~C. Yildiz, S.~Ono, C.-K. Koh, and
  P.~H. Madden, ``Recursive bisection based mixed block placement,'' in
  \emph{Proceedings of the 2004 international symposium on Physical design},
  2004, pp. 84--89.

\bibitem[Chen et~al.(2008)Chen, Jiang, Hsu, Chen, and Chang]{chen2008ntuplace3}
T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, ``Ntuplace3:
  An analytical placer for large-scale mixed-size designs with preplaced blocks
  and density constraints,'' \emph{IEEE Transactions on Computer-Aided Design
  of Integrated Circuits and Systems}, vol.~27, no.~7, pp. 1228--1240, 2008.

\bibitem[Lu et~al.(2014)Lu, Chen, Chang, Sha, Dennis, Huang, Teng, and
  Cheng]{lu2014eplace}
J.~Lu, P.~Chen, C.-C. Chang, L.~Sha, J.~Dennis, H.~Huang, C.-C. Teng, and C.-K.
  Cheng, ``eplace: Electrostatics based placement using nesterov's method,'' in
  \emph{2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)}.\hskip 1em
  plus 0.5em minus 0.4em\relax IEEE, 2014, pp. 1--6.

\bibitem[Cheng et~al.(2018)Cheng, Kahng, Kang, and Wang]{cheng2018replace}
C.-K. Cheng, A.~B. Kahng, I.~Kang, and L.~Wang, ``Replace: Advancing solution
  quality and routability validation in global placement,'' \emph{IEEE
  Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  vol.~38, no.~9, pp. 1717--1730, 2018.

\bibitem[Lin et~al.(2020)Lin, Jiang, Gu, Li, Dhar, Ren, Khailany, and
  Pan]{lin2020dreamplace}
Y.~Lin, Z.~Jiang, J.~Gu, W.~Li, S.~Dhar, H.~Ren, B.~Khailany, and D.~Z. Pan,
  ``Dreamplace: Deep learning toolkit-enabled gpu acceleration for modern vlsi
  placement,'' \emph{IEEE Transactions on Computer-Aided Design of Integrated
  Circuits and Systems}, vol.~40, no.~4, pp. 748--761, 2020.

\bibitem[Yang et~al.(2000)Yang, Sarrafzadeh, et~al.]{yang2000dragon2000}
X.~Yang, M.~Sarrafzadeh \emph{et~al.}, ``Dragon2000: Standard-cell placement
  tool for large industry circuits,'' in \emph{IEEE/ACM International
  Conference on Computer Aided Design. ICCAD-2000. IEEE/ACM Digest of Technical
  Papers (Cat. No. 00CH37140)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE,
  2000, pp. 260--263.

\bibitem[Vashisht et~al.(2020)Vashisht, Rampal, Liao, Lu, Shanbhag, Fallon, and
  Kara]{vashisht2020placement}
D.~Vashisht, H.~Rampal, H.~Liao, Y.~Lu, D.~Shanbhag, E.~Fallon, and L.~B. Kara,
  ``Placement in integrated circuits using cyclic reinforcement learning and
  simulated annealing,'' \emph{arXiv preprint arXiv:2011.07577}, 2020.

\bibitem[Viswanathan et~al.(2007{\natexlab{a}})Viswanathan, Nam, Alpert,
  Villarrubia, Ren, and Chu]{viswanathan2007rql}
N.~Viswanathan, G.-J. Nam, C.~J. Alpert, P.~Villarrubia, H.~Ren, and C.~Chu,
  ``Rql: Global placement via relaxed quadratic spreading and linearization,''
  in \emph{Proceedings of the 44th annual Design Automation Conference}, 2007,
  pp. 453--458.

\bibitem[Viswanathan et~al.(2007{\natexlab{b}})Viswanathan, Pan, and
  Chu]{viswanathan2007fastplace}
N.~Viswanathan, M.~Pan, and C.~Chu, ``Fastplace 3.0: A fast multilevel
  quadratic placement algorithm with placement congestion control,'' in
  \emph{2007 Asia and South Pacific Design Automation Conference}.\hskip 1em
  plus 0.5em minus 0.4em\relax IEEE, 2007, pp. 135--140.

\bibitem[Kim et~al.(2012)Kim, Viswanathan, Alpert, Markov, and
  Ramji]{kim2012maple}
M.-C. Kim, N.~Viswanathan, C.~J. Alpert, I.~L. Markov, and S.~Ramji, ``Maple:
  Multilevel adaptive placement for mixed-size designs,'' in \emph{Proceedings
  of the 2012 ACM international symposium on International Symposium on
  Physical Design}, 2012, pp. 193--200.

\bibitem[Kim and Markov(2012)]{kim2012complx}
M.-C. Kim and I.~L. Markov, ``Complx: A competitive primal-dual lagrange
  optimization for global placement,'' in \emph{Proceedings of the 49th Annual
  Design Automation Conference}, 2012, pp. 747--752.

\bibitem[Brenner et~al.(2015)Brenner, Hermann, Hoppmann, and
  Ochsendorf]{brenner2015bonnplace}
U.~Brenner, A.~Hermann, N.~Hoppmann, and P.~Ochsendorf, ``Bonnplace: A
  self-stabilizing placement framework,'' in \emph{Proceedings of the 2015
  Symposium on International Symposium on Physical Design}, 2015, pp. 9--16.

\bibitem[Lin et~al.(2013)Lin, Chu, Shinnerl, Bustany, and
  Nedelchev]{lin2013polar}
T.~Lin, C.~Chu, J.~R. Shinnerl, I.~Bustany, and I.~Nedelchev, ``Polar:
  Placement based on novel rough legalization and refinement,'' in \emph{2013
  IEEE/ACM International Conference on Computer-Aided Design (ICCAD)}.\hskip
  1em plus 0.5em minus 0.4em\relax IEEE, 2013, pp. 357--362.

\bibitem[Spindler et~al.(2008)Spindler, Schlichtmann, and
  Johannes]{spindler2008kraftwerk2}
P.~Spindler, U.~Schlichtmann, and F.~M. Johannes, ``Kraftwerk2â€”a fast
  force-directed quadratic placement approach using an accurate net model,''
  \emph{IEEE Transactions on Computer-Aided Design of Integrated Circuits and
  Systems}, vol.~27, no.~8, pp. 1398--1411, 2008.

\bibitem[Chan et~al.(2006)Chan, Cong, Shinnerl, Sze, and Xie]{chan2006mpl6}
T.~F. Chan, J.~Cong, J.~R. Shinnerl, K.~Sze, and M.~Xie, ``mpl6: Enhanced
  multilevel mixed-size placement,'' in \emph{Proceedings of the 2006
  international symposium on Physical design}, 2006, pp. 212--214.

\bibitem[Kahng et~al.(2005)Kahng, Reda, and Wang]{kahng2005aplace}
A.~B. Kahng, S.~Reda, and Q.~Wang, ``Aplace: A general analytic placement
  framework,'' in \emph{Proceedings of the 2005 international symposium on
  Physical design}, 2005, pp. 233--235.

\bibitem[Gu et~al.(2020)Gu, Jiang, Lin, and Pan]{gu2020dreamplace}
J.~Gu, Z.~Jiang, Y.~Lin, and D.~Z. Pan, ``Dreamplace 3.0: Multi-electrostatics
  based robust vlsi placement with region constraints,'' in \emph{2020 IEEE/ACM
  International Conference On Computer Aided Design (ICCAD)}.\hskip 1em plus
  0.5em minus 0.4em\relax IEEE, 2020, pp. 1--9.

\bibitem[Cheng and Yan(2021)]{cheng2021joint}
R.~Cheng and J.~Yan, ``On joint learning for solving placement and routing in
  chip design,'' \emph{Advances in Neural Information Processing Systems},
  vol.~34, 2021.

\bibitem[Jiang et~al.(2021)Jiang, Songhori, Wang, Goldie, Mirhoseini, Jiang,
  Lee, and Pan]{jiang2021delving}
Z.~Jiang, E.~Songhori, S.~Wang, A.~Goldie, A.~Mirhoseini, J.~Jiang, Y.-J. Lee,
  and D.~Z. Pan, ``Delving into macro placement with reinforcement learning,''
  in \emph{2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD
  (MLCAD)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE, 2021, pp. 1--3.

\bibitem[Chen et~al.(2006)Chen, Jiang, Hsu, Chen, and Chang]{chen2006high}
T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, ``A
  high-quality mixed-size analytical placer considering preplaced blocks and
  density constraints,'' in \emph{Proceedings of the 2006 IEEE/ACM
  International Conference on Computer-Aided Design}, 2006, pp. 187--192.

\bibitem[Spindler and Johannes(2007)]{spindler2007fast}
P.~Spindler and F.~M. Johannes, ``Fast and accurate routing demand estimation
  for efficient routability-driven placement,'' in \emph{2007 Design,
  Automation \& Test in Europe Conference \& Exhibition}.\hskip 1em plus 0.5em
  minus 0.4em\relax IEEE, 2007, pp. 1--6.

\bibitem[Sutton and Barto(2018)]{sutton2018reinforcement}
R.~S. Sutton and A.~G. Barto, \emph{Reinforcement learning: An
  introduction}.\hskip 1em plus 0.5em minus 0.4em\relax MIT press, 2018.

\bibitem[Guo et~al.(2021)Guo, Mai, and Lin]{guo2021ultrafast}
Z.~Guo, J.~Mai, and Y.~Lin, ``Ultrafast cpu/gpu kernels for density
  accumulation in placement,'' in \emph{2021 58th ACM/IEEE Design Automation
  Conference (DAC)}.\hskip 1em plus 0.5em minus 0.4em\relax IEEE, 2021, pp.
  1123--1128.

\bibitem[Konda and Tsitsiklis(1999)]{konda1999actor}
V.~Konda and J.~Tsitsiklis, ``Actor-critic algorithms,'' \emph{Advances in
  neural information processing systems}, vol.~12, 1999.

\bibitem[Schulman et~al.(2017)Schulman, Wolski, Dhariwal, Radford, and
  Klimov]{schulman2017proximal}
J.~Schulman, F.~Wolski, P.~Dhariwal, A.~Radford, and O.~Klimov, ``Proximal
  policy optimization algorithms,'' \emph{arXiv preprint arXiv:1707.06347},
  2017.

\bibitem[Nam et~al.(2005)Nam, Alpert, Villarrubia, Winter, and
  Yildiz]{nam2005ispd2005}
G.-J. Nam, C.~J. Alpert, P.~Villarrubia, B.~Winter, and M.~Yildiz, ``The
  ispd2005 placement contest and benchmark suite,'' in \emph{Proceedings of the
  2005 international symposium on Physical design}, 2005, pp. 216--220.

\bibitem[Adya et~al.(2009)Adya, Chaturvedi, and Markov]{adya2009iccad}
S.~Adya, S.~Chaturvedi, and I.~Markov, ``Iccadâ€™04 mixed-size placement
  benchmarks,'' \emph{GSRC Bookshelf}, 2009.

\bibitem[Zaruba and Benini(2019)]{zaruba2019cost}
F.~Zaruba and L.~Benini, ``The cost of application-class processing: Energy and
  performance analysis of a linux-ready 1.7-ghz 64-bit risc-v core in 22-nm
  fdsoi technology,'' \emph{IEEE Transactions on Very Large Scale Integration
  (VLSI) Systems}, vol.~27, no.~11, pp. 2629--2640, 2019.

\bibitem[Cormen et~al.(2022)Cormen, Leiserson, Rivest, and
  Stein]{cormen2022introduction}
T.~H. Cormen, C.~E. Leiserson, R.~L. Rivest, and C.~Stein, \emph{Introduction
  to algorithms}.\hskip 1em plus 0.5em minus 0.4em\relax MIT press, 2022.

\bibitem[Liao et~al.(2020)Liao, Dong, Dong, Zhang, Zhang, Qi, Fallon, and
  Kara]{liao2020attention}
H.~Liao, Q.~Dong, X.~Dong, W.~Zhang, W.~Zhang, W.~Qi, E.~Fallon, and L.~B.
  Kara, ``Attention routing: track-assignment detailed routing using
  attention-based reinforcement learning,'' in \emph{International Design
  Engineering Technical Conferences and Computers and Information in
  Engineering Conference}, vol. 84003.\hskip 1em plus 0.5em minus 0.4em\relax
  American Society of Mechanical Engineers, 2020, p. V11AT11A002.

\bibitem[Kirkpatrick et~al.(1983)Kirkpatrick, Gelatt~Jr, and
  Vecchi]{kirkpatrick1983optimization}
S.~Kirkpatrick, C.~D. Gelatt~Jr, and M.~P. Vecchi, ``Optimization by simulated
  annealing,'' \emph{science}, vol. 220, no. 4598, pp. 671--680, 1983.

\bibitem[Yan et~al.(2022)Yan, Lyu, Cheng, and Lin]{yan2022towards}
J.~Yan, X.~Lyu, R.~Cheng, and Y.~Lin, ``Towards machine learning for placement
  and routing in chip design: a methodological overview,'' \emph{arXiv preprint
  arXiv:2202.13564}, 2022.

\bibitem[Huang et~al.(2019)Huang, Xie, Fang, Yu, Ren, Fang, Chen, and
  Hu]{huang2019routability}
Y.-H. Huang, Z.~Xie, G.-Q. Fang, T.-C. Yu, H.~Ren, S.-Y. Fang, Y.~Chen, and
  J.~Hu, ``Routability-driven macro placement with embedded cnn-based
  prediction model,'' in \emph{2019 Design, Automation \& Test in Europe
  Conference \& Exhibition (DATE)}.\hskip 1em plus 0.5em minus 0.4em\relax
  IEEE, 2019, pp. 180--185.

\bibitem[Kirby et~al.(2021)Kirby, Nottingham, Roy, Godil, and
  Catanzaro]{kirby2021guiding}
R.~Kirby, K.~Nottingham, R.~Roy, S.~Godil, and B.~Catanzaro, ``Guiding global
  placement with reinforcement learning,'' \emph{arXiv preprint
  arXiv:2109.02631}, 2021.

\bibitem[Agnesina et~al.(2020)Agnesina, Chang, and Lim]{agnesina2020vlsi}
A.~Agnesina, K.~Chang, and S.~K. Lim, ``Vlsi placement parameter optimization
  using deep reinforcement learning,'' in \emph{Proceedings of the 39th
  International Conference on Computer-Aided Design}, 2020, pp. 1--9.

\bibitem[Chang et~al.(2022)Chang, Tseng, Yu, Lee, Cioba, Tseng, Shiu, Hsu,
  Wang, Yang, et~al.]{chang2022flexible}
F.-C. Chang, Y.-W. Tseng, Y.-W. Yu, S.-R. Lee, A.~Cioba, I.-L. Tseng, D.-s.
  Shiu, J.-W. Hsu, C.-Y. Wang, C.-Y. Yang \emph{et~al.}, ``Flexible
  multiple-objective reinforcement learning for chip placement,'' \emph{arXiv
  preprint arXiv:2204.06407}, 2022.

\bibitem[Kipf and Welling(2016)]{kipf2016semi}
T.~N. Kipf and M.~Welling, ``Semi-supervised classification with graph
  convolutional networks,'' \emph{arXiv preprint arXiv:1609.02907}, 2016.

\end{thebibliography}
