{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764025328618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764025328618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 17:02:08 2025 " "Processing started: Mon Nov 24 17:02:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764025328618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764025328618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDdisp -c LCDdisp " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDdisp -c LCDdisp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764025328618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764025328881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764025328881 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8192 LCDdisp.v(55) " "Verilog HDL Expression warning at LCDdisp.v(55): truncated literal to match 8192 bits" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1764025333864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisp.v 2 2 " "Found 2 design units, including 2 entities, in source file lcddisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdisp " "Found entity 1: LCDdisp" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764025333874 ""} { "Info" "ISGN_ENTITY_NAME" "2 imgDAT " "Found entity 2: imgDAT" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764025333874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764025333874 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "img packed LCDdisp.v(50) " "Verilog HDL Port Declaration warning at LCDdisp.v(50): port declaration for \"img\" declares packed dimensions but the data type declaration does not" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 50 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1764025333874 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "img LCDdisp.v(49) " "HDL info at LCDdisp.v(49): see declaration for object \"img\"" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 49 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764025333874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDdisp " "Elaborating entity \"LCDdisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764025333884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 LCDdisp.v(27) " "Verilog HDL assignment warning at LCDdisp.v(27): truncated value with size 32 to match size of target (15)" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764025333894 "|LCDdisp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 LCDdisp.v(33) " "Verilog HDL assignment warning at LCDdisp.v(33): truncated value with size 3 to match size of target (1)" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764025333894 "|LCDdisp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Lms LCDdisp.v(4) " "Output port \"Lms\" at LCDdisp.v(4) has no driver" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764025333894 "|LCDdisp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Lss LCDdisp.v(4) " "Output port \"Lss\" at LCDdisp.v(4) has no driver" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764025333894 "|LCDdisp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imgDAT imgDAT:i1 " "Elaborating entity \"imgDAT\" for hierarchy \"imgDAT:i1\"" {  } { { "LCDdisp.v" "i1" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764025334026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8192 1 LCDdisp.v(55) " "Verilog HDL assignment warning at LCDdisp.v(55): truncated value with size 8192 to match size of target (1)" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764025334026 "|LCDdisp|imgDAT:i1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCDdisp.v(54) " "Verilog HDL Case Statement warning at LCDdisp.v(54): incomplete case statement has no default case item" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764025334026 "|LCDdisp|imgDAT:i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "img LCDdisp.v(52) " "Verilog HDL Always Construct warning at LCDdisp.v(52): inferring latch(es) for variable \"img\", which holds its previous value in one or more paths through the always construct" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764025334026 "|LCDdisp|imgDAT:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img LCDdisp.v(52) " "Inferred latch for \"img\" at LCDdisp.v(52)" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764025334026 "|LCDdisp|imgDAT:i1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764025334528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ldata GND " "Pin \"Ldata\" is stuck at GND" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764025334538 "|LCDdisp|Ldata"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lms GND " "Pin \"Lms\" is stuck at GND" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764025334538 "|LCDdisp|Lms"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lss GND " "Pin \"Lss\" is stuck at GND" {  } { { "LCDdisp.v" "" { Text "C:/Users/murphyr1/Downloads/LCDdisp/LCDdisp.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764025334538 "|LCDdisp|Lss"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764025334538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764025334589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764025334831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764025334831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764025334900 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764025334900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764025334900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764025334900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764025334908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 17:02:14 2025 " "Processing ended: Mon Nov 24 17:02:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764025334908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764025334908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764025334908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764025334908 ""}
