
---------- Begin Simulation Statistics ----------
final_tick                               371669708289500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33152                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898468                       # Number of bytes of host memory used
host_op_rate                                    74177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   301.64                       # Real time elapsed on the host
host_tick_rate                               28555447                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008613                       # Number of seconds simulated
sim_ticks                                  8613407000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        207943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       125970                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6275                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       145573                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69680                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       125970                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        56290                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          176698                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17806                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3935                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            716133                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           610310                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6450                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1541354                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       777796                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17004116                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.315838                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.569932                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12300875     72.34%     72.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       714501      4.20%     76.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833260      4.90%     81.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       282812      1.66%     83.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       552633      3.25%     86.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259548      1.53%     87.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       327836      1.93%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191297      1.13%     90.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1541354      9.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17004116                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.722679                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.722679                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13104655                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23423405                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           836791                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2536137                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13044                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        618216                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693468                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1838                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377349                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   701                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              176698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121428                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15893906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10738698                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1189                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26088                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010257                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1200764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87486                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.623372                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17109180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.385581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.884316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13566011     79.29%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108326      0.63%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210866      1.23%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           176745      1.03%     82.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           188259      1.10%     83.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148201      0.87%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224597      1.31%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85168      0.50%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2401007     14.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17109180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697452                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18490995                       # number of floating regfile writes
system.switch_cpus.idleCycles                  117612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8585                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137467                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.350254                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10222003                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377349                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          367610                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7708139                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2444943                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23269934                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7844654                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18136                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23260543                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4333616                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13044                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4343220                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29309                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       545953                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       201362                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       216951                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6874                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1711                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28962076                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23040639                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606294                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17559540                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.337489                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23096788                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21972092                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2035053                       # number of integer regfile writes
system.switch_cpus.ipc                       0.580491                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.580491                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55416      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3794229     16.30%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3664      0.02%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          786      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56509      0.24%     16.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4968      0.02%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5128      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           76      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262548     22.61%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10956      0.05%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855547     16.56%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       898619      3.86%     59.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131000      0.56%     60.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6950889     29.86%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247551      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23278680                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21770889                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42633203                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740582                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21027763                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1024003                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043989                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13150      1.28%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            685      0.07%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       118311     11.55%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       250374     24.45%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87169      8.51%     45.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14683      1.43%     47.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       480667     46.94%     94.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58600      5.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2476378                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22061232                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2300057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3137696                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23265098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23278680                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       895233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3893                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       588820                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17109180                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.360596                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.336016                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11651817     68.10%     68.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       711617      4.16%     72.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       730260      4.27%     76.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       659348      3.85%     80.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891703      5.21%     85.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       703605      4.11%     89.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       782290      4.57%     94.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478398      2.80%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       500142      2.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17109180                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.351307                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1121627                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   278                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21698                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       111763                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7708139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2444943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10728671                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17226792                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4777099                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         238829                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1115395                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2946279                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10233                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68400840                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23343904                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21343543                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2864839                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5171280                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13044                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8338353                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           900375                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34761737                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22101919                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          113                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3776178                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38532014                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46410291                       # The number of ROB writes
system.switch_cpus.timesIdled                    1369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2566                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33513                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68154                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31704                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74572                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       314219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       314219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 314219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8946496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8946496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8946496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106276                       # Request fanout histogram
system.membus.reqLayer2.occupancy           360844000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          588351500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8613407000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72740                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1748                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35653                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2259                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       256448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10094848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10351296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          103720                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2144832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           224486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011435                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 221919     98.86%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2567      1.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             224486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          160969500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177751500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3385500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          862                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13627                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14489                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          862                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13627                       # number of overall hits
system.l2.overall_hits::total                   14489                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       104876                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106277                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       104876                       # number of overall misses
system.l2.overall_misses::total                106277                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    112784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10688201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10800986000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    112784500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10688201500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10800986000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.618077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.885007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880024                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.618077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.885007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880024                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80849.103943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101912.749342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101630.512717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80849.103943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101912.749342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101630.512717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33513                       # number of writebacks
system.l2.writebacks::total                     33513                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       104876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106271                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       104876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106271                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     98834500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9639451500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9738286000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     98834500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9639451500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9738286000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.618077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.885007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.618077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.885007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879974                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70849.103943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91912.844693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91636.344817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70849.103943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91912.844693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91636.344817                       # average overall mshr miss latency
system.l2.replacements                         103720                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1747                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1747                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1747                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1747                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          513                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           513                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3949                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        31704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3139064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3139064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.889238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.889238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99011.607368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99011.607368                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        31704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2822024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2822024000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.889238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.889238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89011.607368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89011.607368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    112784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112784500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2259                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.618077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.618415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80849.103943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80733.357194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     98834500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98834500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.618077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.617530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70849.103943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70849.103943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        73172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7549137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7549137500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.883186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.883192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103169.757558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103164.118017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        73172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6817427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6817427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.883186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93169.894222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93169.894222                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3994.658534                       # Cycle average of tags in use
system.l2.tags.total_refs                      231049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    103720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.227622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.874264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.127925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.182142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    43.714932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3910.759271                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.954775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975258                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1067792                       # Number of tag accesses
system.l2.tags.data_accesses                  1067792                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6712000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6801664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2144832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2144832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       104875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33513                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33513                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10365236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    779250301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             789660119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10365236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10380097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249010873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249010873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249010873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10365236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    779250301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038670993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     33513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    104816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152310250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              218007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31530                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33513                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33513                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1990                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3346304750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  531055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5337761000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31506.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50256.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24753                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106270                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.200647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.012699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.510168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85774     85.58%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8200      8.18%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4427      4.42%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1090      1.09%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          372      0.37%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          164      0.16%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           82      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100226                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.781809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.273220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.544358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1984     98.61%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           24      1.19%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.644632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.614427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1404     69.78%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      2.09%     71.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              458     22.76%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      4.67%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.65%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2012                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6797504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2143296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6801280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2144832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       248.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    789.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8613327000                       # Total gap between requests
system.mem_ctrls.avgGap                      61619.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6708224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2143296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10365236.427350988612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 778811914.960015296936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248832546.749503433704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       104875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33513                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41433000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5296328000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 206575693750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29701.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50501.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6164046.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            366060660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            194543085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           394256520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           94429800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     679791840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3866215380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         51762240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5647059525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.612759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    102951000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    287560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8222885000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            349617240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            185814585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           364090020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           80382780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     679791840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3843703800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         70025280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5573425545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.063995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    153344500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8172491500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8613396000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1118896                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1118904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1118896                       # number of overall hits
system.cpu.icache.overall_hits::total         1118904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2531                       # number of overall misses
system.cpu.icache.overall_misses::total          2533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    139182499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139182499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    139182499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139182499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121437                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121437                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002257                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002257                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54991.109838                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54947.690091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54991.109838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54947.690091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          434                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1748                       # number of writebacks
system.cpu.icache.writebacks::total              1748                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          274                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2257                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2257                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2257                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2257                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    125266999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125266999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    125266999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125266999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55501.550288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55501.550288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55501.550288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55501.550288                       # average overall mshr miss latency
system.cpu.icache.replacements                   1748                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1118896                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1118904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    139182499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139182499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121437                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002257                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54991.109838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54947.690091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    125266999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125266999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55501.550288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55501.550288                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            412.721396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2245133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2245133                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9180436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9180440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9198543                       # number of overall hits
system.cpu.dcache.overall_hits::total         9198547                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176703                       # number of overall misses
system.cpu.dcache.overall_misses::total        176707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15560435362                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15560435362                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15560435362                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15560435362                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9353564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9353572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9375246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9375254                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018848                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89878.213588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89876.137063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88059.825594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88057.832242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2012680                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29886                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.345245                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39227                       # number of writebacks
system.cpu.dcache.writebacks::total             39227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10871776862                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10871776862                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11014962862                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11014962862                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012640                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92996.679885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92996.679885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92950.919909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92950.919909                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117481                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6988134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6988138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137456                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12289011500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12289011500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7125586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7125594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89405.839857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89403.238127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7636466000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7636466000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011403                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 93984.960370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93984.960370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3271423862                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3271423862                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91698.168573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91698.168573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3235310862                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3235310862                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90744.421563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90744.421563                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3575                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3575                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.164883                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.164883                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    143186000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    143186000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89603.254068                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89603.254068                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669708289500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023540                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8906086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.808735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18869013                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18869013                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371693594670500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45098                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898604                       # Number of bytes of host memory used
host_op_rate                                   101253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   886.95                       # Real time elapsed on the host
host_tick_rate                               26930802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023886                       # Number of seconds simulated
sim_ticks                                 23886381000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       285373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        570758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104883                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1915                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120153                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84526                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104883                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20357                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136540                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989358                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1915                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4674852                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400122                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47566129                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.417647                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.648040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33564042     70.56%     70.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2021915      4.25%     74.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2475982      5.21%     80.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       783634      1.65%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1686061      3.54%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       779636      1.64%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       994105      2.09%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       585902      1.23%     90.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4674852      9.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47566129                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.592425                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.592425                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36203692                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307581                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2217221                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7474031                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17722                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1836528                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356586                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4389                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103669                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136540                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250661                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44442500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409023                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35444                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002858                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3288972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99886                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.657467                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47749194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.463770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.948238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37324456     78.17%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310045      0.65%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           640591      1.34%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           514323      1.08%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529142      1.11%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           422467      0.88%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           658526      1.38%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217592      0.46%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7132052     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47749194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107968926                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519399                       # number of floating regfile writes
system.switch_cpus.idleCycles                   23568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1917                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111116                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.452096                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30918282                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103669                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          993224                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366192                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254614                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117582                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23814613                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11974                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69370647                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11724914                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17722                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11752570                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        81536                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1689061                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          700                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412792                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499889                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          700                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86776975                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763964                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606226                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52606480                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.439397                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891844                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63859874                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035783                       # number of integer regfile writes
system.switch_cpus.ipc                       0.627973                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.627973                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712091     14.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7705      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143250      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430923     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007103     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2283241      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283442      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21535324     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820351      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69382623                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67524354                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132226981                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334806                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005660                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3128754                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045094                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1316      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       370051     11.83%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       784013     25.06%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269892      8.63%     45.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34864      1.11%     46.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1493602     47.74%     94.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175016      5.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4864128                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57417224                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798245                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69382623                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1013                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       781930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47749194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.453064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.393396                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31613955     66.21%     66.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2053316      4.30%     70.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2097160      4.39%     74.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1938548      4.06%     78.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2668925      5.59%     84.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2094738      4.39%     88.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2327350      4.87%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1435763      3.01%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1519439      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47749194                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.452347                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250661                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        67708                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284544                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31841357                       # number of misc regfile reads
system.switch_cpus.numCycles                 47772762                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12909100                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         729616                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3056867                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9018514                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         24026                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203776107                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69178891                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62704825                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8444463                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13631480                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17722                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23321042                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1531997                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118214                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63481762                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11390733                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111523684                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847265                       # The number of ROB writes
system.switch_cpus.timesIdled                     258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3892                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             205036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89854                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195519                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80349                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        205036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       856143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       856143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 856143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            285385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  285385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              285385                       # Request fanout histogram
system.membus.reqLayer2.occupancy           979819500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1583563750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23886381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       196738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          340                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          423626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92307                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240681                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28151936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28195456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287374                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5750656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           620702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006270                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078937                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 616810     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3892      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             620702                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          440553000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499485000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        47835                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47944                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        47835                       # number of overall hits
system.l2.overall_hits::total                   47944                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          231                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       285153                       # number of demand (read+write) misses
system.l2.demand_misses::total                 285384                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          231                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       285153                       # number of overall misses
system.l2.overall_misses::total                285384                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  29034715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29055556000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20841000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  29034715000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29055556000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.679412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.856346                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856166                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.679412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.856346                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856166                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90220.779221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101821.530897                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101812.140835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90220.779221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101821.530897                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101812.140835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89854                       # number of writebacks
system.l2.writebacks::total                     89854                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       285153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            285384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       285153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           285384                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     18531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26183175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26201706000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     18531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26183175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26201706000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.679412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.856346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.679412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.856346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.856166                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80220.779221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91821.495829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91812.105794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80220.779221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91821.495829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91812.105794                       # average overall mshr miss latency
system.l2.replacements                         287374                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106884                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106884                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          340                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1891                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1891                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11958                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        80349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80349                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8000325500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8000325500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.870454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99569.695951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99569.695951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        80349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7196835500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7196835500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.870454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89569.695951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89569.695951                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.679412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.679412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90220.779221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90220.779221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     18531000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18531000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.679412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.679412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80220.779221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80220.779221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       204804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21034389500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21034389500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.850935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102704.974024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102704.974024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       204804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18986339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18986339500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.850935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.850935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92704.925197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92704.925197                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      673199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    291470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.309668                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.273435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.839899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4071.886665                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2954006                       # Number of tag accesses
system.l2.tags.data_accesses                  2954006                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23886381000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18249856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18264640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5750656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5750656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       285154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              285385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       618930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    764027669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764646599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       618930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           618930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240750409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240750409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240750409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       618930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    764027669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1005397008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    285119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000097614000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              589227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84553                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      285385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89854                       # Number of write requests accepted
system.mem_ctrls.readBursts                    285385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5463                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9031773000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1426750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14382085500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31651.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50401.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                285385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       273683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.736659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.395259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.389886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       235653     86.10%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22302      8.15%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10698      3.91%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3150      1.15%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1050      0.38%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          492      0.18%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          198      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           86      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       273683                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.926359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.529988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.119767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            14      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           195      3.62%      3.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1033     19.16%     23.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1095     20.31%     43.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1048     19.44%     62.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           857     15.90%     78.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           506      9.39%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           303      5.62%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           115      2.13%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            83      1.54%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           58      1.08%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           29      0.54%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           22      0.41%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.30%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5391                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.665925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.634413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3737     69.32%     69.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.78%     71.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1225     22.72%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              292      5.42%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.69%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5391                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18262400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5750144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18264640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5750656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       764.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23886092000                       # Total gap between requests
system.mem_ctrls.avgGap                      63655.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18247616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5750144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 618930.092423795722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 763933891.869178414345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240728974.389213651419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       285154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8983750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14373101750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 581165859750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38890.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50404.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6467890.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1003941120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            533603565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1053064320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242307180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1885100880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10721872140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143425440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15583314645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.393288                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    285591000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    797420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22803370000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            950198340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            505023420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           984334680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226688940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1885100880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10728376410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        137948160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15417670830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.458633                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    271932750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    797420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22817028250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32499777000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369215                       # number of overall hits
system.cpu.icache.overall_hits::total         4369223                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2873                       # number of overall misses
system.cpu.icache.overall_misses::total          2875                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162245499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162245499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162245499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162245499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372088                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372088                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000657                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000657                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56472.502262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56433.217043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56472.502262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56433.217043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          434                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2088                       # number of writebacks
system.cpu.icache.writebacks::total              2088                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          276                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2597                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2597                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2597                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2597                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    147799999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147799999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    147799999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147799999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56911.820947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56911.820947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56911.820947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56911.820947                       # average overall mshr miss latency
system.cpu.icache.replacements                   2088                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369223                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2875                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162245499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162245499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56472.502262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56433.217043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    147799999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147799999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56911.820947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56911.820947                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.041329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2599                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1682.116968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746795                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37065811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37065815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37126486                       # number of overall hits
system.cpu.dcache.overall_hits::total        37126490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       658124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         658128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       670971                       # number of overall misses
system.cpu.dcache.overall_misses::total        670975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58028858974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58028858974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58028858974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58028858974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37723935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37723943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37797457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37797465                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017446                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017752                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88173.139065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88172.603162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86484.898712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86484.383135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7545346                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            113083                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.723964                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146111                       # number of writebacks
system.cpu.dcache.writebacks::total            146111                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       212076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       212076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       212076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       212076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40577874474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40577874474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41066306974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41066306974                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90971.990624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90971.990624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90957.088788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90957.088788                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450471                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28211155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28211159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       530063                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        530067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46395330500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46395330500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28741218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28741226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87527.955168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87527.294663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       211975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       211975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29074796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29074796000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91404.881668                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91404.881668                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11633528474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11633528474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90843.648527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90843.648527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11503078474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11503078474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89895.893045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89895.893045                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60675                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60675                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12847                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12847                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174737                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174737                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    488432500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    488432500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89735.899320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89735.899320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371693594670500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.089345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37577985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.230124                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.089341                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76046425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76046425                       # Number of data accesses

---------- End Simulation Statistics   ----------
