module Registerfile (clk,we3,wa3,ra1,ra2,wd3,rd1,rd2);

input [7:0]wd3;
input [2:0]wa3,ra1,ra2;
input  we3, clk;

output reg[7:0]rd1,rd2;
reg [7:0]registrador[7:0];

always@(posedge clk)
begin
if(we3==1)
registrador[wa3]<=wd3;
registrador[0]<=2'b00000000;

end
always@(*)
begin
rd1 <= registrador[ra1];
rd2 <= registrador[ra2];
end

endmodule
