P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 200429 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	100457
0.n_loads 		78301
0.n_stores 		22156
0.n_hits 		95671
0.n_misses 		4786
0.hit_rate 		95.24
0.miss_rate 		4.76
0.n_upgrade_miss 	432
0.n_bus_snoops 	4485
0.n_snoop_hits 	292
0.n_writebacks 	0
Memory Traffic:
0.B_written_bus_to_cache 	557312
0.B_written_cache_to_bus_wb 	0
0.B_written_cache_to_bus_wt 	88624
0.B_total_traffic_wb 	557312
0.B_total_traffic_wt 	645936
    *** Results for Core 1 ***
1.n_cpu_accesses 	99972
1.n_loads 		78017
1.n_stores 		21955
1.n_hits 		95487
1.n_misses 		4485
1.hit_rate 		95.51
1.miss_rate 		4.49
1.n_upgrade_miss 	427
1.n_bus_snoops 	4786
1.n_snoop_hits 	357
1.n_writebacks 	0
Memory Traffic:
1.B_written_bus_to_cache 	519424
1.B_written_cache_to_bus_wb 	0
1.B_written_cache_to_bus_wt 	87820
1.B_total_traffic_wb 	519424
1.B_total_traffic_wt 	607244
