
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xazu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1547.605 ; gain = 233.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (2#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uart16550_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uart16550_0_0' (3#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_uart16550_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'baudoutn' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'ddis' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'dtrn' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'out1n' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'out2n' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'rtsn' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'rxrdyn' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7071] port 'txrdyn' of module 'design_1_axi_uart16550_0_0' is unconnected for instance 'axi_uart16550_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
WARNING: [Synth 8-7023] instance 'axi_uart16550_0' of module 'design_1_axi_uart16550_0_0' has 35 connections declared, but only 27 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:195]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uart16550_1_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_uart16550_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uart16550_1_0' (4#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_axi_uart16550_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'baudoutn' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'ddis' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'dtrn' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'out1n' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'out2n' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'rtsn' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'rxrdyn' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7071] port 'txrdyn' of module 'design_1_axi_uart16550_1_0' is unconnected for instance 'axi_uart16550_1' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
WARNING: [Synth 8-7023] instance 'axi_uart16550_1' of module 'design_1_axi_uart16550_1_0' has 35 connections declared, but only 27 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:223]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:428]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1224]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1224]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1356]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (6#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1356]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1488]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (7#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1488]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1620]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (8#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1620]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1752]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (9#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (10#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1752]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (11#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1183]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1183]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:1183]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (12#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (13#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:369]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (14#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (15#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (16#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (17#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (17#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (18#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (19#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/.Xil/Vivado-6724-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:384]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:384]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 43 connections declared, but only 41 given [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:384]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (20#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (21#1) [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1602.508 ; gain = 288.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.379 ; gain = 306.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.379 ; gain = 306.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1620.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0/design_1_axi_uart16550_1_0_in_context.xdc] for cell 'design_1_i/axi_uart16550_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0/design_1_axi_uart16550_1_0_in_context.xdc] for cell 'design_1_i/axi_uart16550_0'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_1_0/design_1_axi_uart16550_1_0/design_1_axi_uart16550_1_0_in_context.xdc] for cell 'design_1_i/axi_uart16550_1'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_1_0/design_1_axi_uart16550_1_0/design_1_axi_uart16550_1_0_in_context.xdc] for cell 'design_1_i/axi_uart16550_1'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/constrs_1/new/rs485.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/constrs_1/new/rs485.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.srcs/constrs_1/new/rs485.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1684.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1684.379 ; gain = 370.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1684.379 ; gain = 370.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uart16550_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1684.379 ; gain = 370.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1684.379 ; gain = 370.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.379 ; gain = 370.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.789 ; gain = 802.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.918 ; gain = 803.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2136.375 ; gain = 822.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_axi_gpio_0_0        |         1|
|4     |design_1_axi_gpio_1_0        |         1|
|5     |design_1_axi_uart16550_0_0   |         1|
|6     |design_1_axi_uart16550_1_0   |         1|
|7     |design_1_rst_ps8_0_99M_0     |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_pc           |     1|
|2     |design_1_axi_gpio_0        |     1|
|3     |design_1_axi_gpio_1        |     1|
|4     |design_1_axi_uart16550_0   |     1|
|5     |design_1_axi_uart16550_1   |     1|
|6     |design_1_rst_ps8_0_99M     |     1|
|7     |design_1_xbar              |     1|
|8     |design_1_zynq_ultra_ps_e_0 |     1|
|9     |IBUF                       |     2|
|10    |OBUF                       |     4|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2143.152 ; gain = 765.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2143.152 ; gain = 829.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2155.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2176.383 ; gain = 1104.508
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/14_rs485_test/vivado/rs485.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 15:41:58 2020...
