Warning (10273): Verilog HDL warning at hpi_io_intf.sv(44): extended using "x" or "z" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/hpi_io_intf.sv Line: 44
Warning (10268): Verilog HDL information at music_modules.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv Line: 18
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(68): created implicit net for "hpi_addr" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 68
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(69): created implicit net for "hpi_data_in" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 69
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(70): created implicit net for "hpi_data_out" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 70
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(71): created implicit net for "hpi_r" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 71
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(72): created implicit net for "hpi_w" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(73): created implicit net for "hpi_cs" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 73
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(74): created implicit net for "hpi_reset" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 74
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(130): created implicit net for "MUS_DONE" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 130
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(138): created implicit net for "is_sprite" File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv Line: 138
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v Line: 682
