{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685629793753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685629793762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 16:29:53 2023 " "Processing started: Thu Jun 01 16:29:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685629793762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629793762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interface_1 -c interface_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off interface_1 -c interface_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629793763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685629794639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685629794639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdata_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wdata_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wdata_interface-behavioral " "Found design unit 1: wdata_interface-behavioral" {  } { { "wdata_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/wdata_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805874 ""} { "Info" "ISGN_ENTITY_NAME" "1 wdata_interface " "Found entity 1: wdata_interface" {  } { { "wdata_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/wdata_interface.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "size_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file size_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 size_interface-behavioral " "Found design unit 1: size_interface-behavioral" {  } { { "size_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/size_interface.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805884 ""} { "Info" "ISGN_ENTITY_NAME" "1 size_interface " "Found entity 1: size_interface" {  } { { "size_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/size_interface.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registergen_prdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registergen_prdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registergen_PRDATA-behavioral " "Found design unit 1: registergen_PRDATA-behavioral" {  } { { "registergen_PRDATA.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/registergen_PRDATA.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805894 ""} { "Info" "ISGN_ENTITY_NAME" "1 registergen_PRDATA " "Found entity 1: registergen_PRDATA" {  } { { "registergen_PRDATA.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/registergen_PRDATA.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registergen_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registergen_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registergen_interface-behavioral " "Found design unit 1: registergen_interface-behavioral" {  } { { "registergen_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/registergen_interface.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805900 ""} { "Info" "ISGN_ENTITY_NAME" "1 registergen_interface " "Found entity 1: registergen_interface" {  } { { "registergen_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/registergen_interface.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1_interface-behavioral " "Found design unit 1: register1_interface-behavioral" {  } { { "register1_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/register1_interface.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805905 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1_interface " "Found entity 1: register1_interface" {  } { { "register1_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/register1_interface.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdata_interface2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rdata_interface2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rdata_interface2-behavioral " "Found design unit 1: rdata_interface2-behavioral" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805912 ""} { "Info" "ISGN_ENTITY_NAME" "1 rdata_interface2 " "Found entity 1: rdata_interface2" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdata_interface1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rdata_interface1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rdata_interface1-behavioral " "Found design unit 1: rdata_interface1-behavioral" {  } { { "rdata_interface1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805918 ""} { "Info" "ISGN_ENTITY_NAME" "1 rdata_interface1 " "Found entity 1: rdata_interface1" {  } { { "rdata_interface1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2togen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2togen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2togen-Behavioral " "Found design unit 1: mux2togen-Behavioral" {  } { { "mux2togen.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/mux2togen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2togen " "Found entity 1: mux2togen" {  } { { "mux2togen.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/mux2togen.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mock_of_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mock_of_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mock_of_memory-behavioral " "Found design unit 1: mock_of_memory-behavioral" {  } { { "mock_of_memory.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/mock_of_memory.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805930 ""} { "Info" "ISGN_ENTITY_NAME" "1 mock_of_memory " "Found entity 1: mock_of_memory" {  } { { "mock_of_memory.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/mock_of_memory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_1_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file interface_1_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_1_pkg " "Found design unit 1: interface_1_pkg" {  } { { "interface_1_pkg.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805936 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interface_1_pkg-body " "Found design unit 2: interface_1_pkg-body" {  } { { "interface_1_pkg.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1_pkg.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_1-behavioral " "Found design unit 1: interface_1-behavioral" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805946 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_1 " "Found entity 1: interface_1" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_interface-behavioral " "Found design unit 1: addr_interface-behavioral" {  } { { "addr_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/addr_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805952 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_interface " "Found entity 1: addr_interface" {  } { { "addr_interface.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/addr_interface.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685629805952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629805952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_1 " "Elaborating entity \"interface_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685629806002 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state interface_1.vhd(284) " "VHDL Process Statement warning at interface_1.vhd(284): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 284 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685629806005 "|interface_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.op2B interface_1.vhd(284) " "Inferred latch for \"next_state.op2B\" at interface_1.vhd(284)" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629806005 "|interface_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.op2A interface_1.vhd(284) " "Inferred latch for \"next_state.op2A\" at interface_1.vhd(284)" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629806005 "|interface_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.op1B interface_1.vhd(284) " "Inferred latch for \"next_state.op1B\" at interface_1.vhd(284)" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629806005 "|interface_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.idle interface_1.vhd(284) " "Inferred latch for \"next_state.idle\" at interface_1.vhd(284)" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629806005 "|interface_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWRITE interface_1.vhd(100) " "Inferred latch for \"PWRITE\" at interface_1.vhd(100)" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629806005 "|interface_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "size_interface size_interface:size_operation " "Elaborating entity \"size_interface\" for hierarchy \"size_interface:size_operation\"" {  } { { "interface_1.vhd" "size_operation" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2togen mux2togen:mux_PSTRB " "Elaborating entity \"mux2togen\" for hierarchy \"mux2togen:mux_PSTRB\"" {  } { { "interface_1.vhd" "mux_PSTRB" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registergen_interface registergen_interface:registergen_PSTRB " "Elaborating entity \"registergen_interface\" for hierarchy \"registergen_interface:registergen_PSTRB\"" {  } { { "interface_1.vhd" "registergen_PSTRB" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1_interface register1_interface:register1_PSTRB " "Elaborating entity \"register1_interface\" for hierarchy \"register1_interface:register1_PSTRB\"" {  } { { "interface_1.vhd" "register1_PSTRB" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdata_interface wdata_interface:wdata_operation " "Elaborating entity \"wdata_interface\" for hierarchy \"wdata_interface:wdata_operation\"" {  } { { "interface_1.vhd" "wdata_operation" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registergen_interface registergen_interface:registergen_PWDATA " "Elaborating entity \"registergen_interface\" for hierarchy \"registergen_interface:registergen_PWDATA\"" {  } { { "interface_1.vhd" "registergen_PWDATA" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2togen mux2togen:mux_PWDATA " "Elaborating entity \"mux2togen\" for hierarchy \"mux2togen:mux_PWDATA\"" {  } { { "interface_1.vhd" "mux_PWDATA" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_interface addr_interface:addr_operation " "Elaborating entity \"addr_interface\" for hierarchy \"addr_interface:addr_operation\"" {  } { { "interface_1.vhd" "addr_operation" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registergen_interface registergen_interface:registergen_addr " "Elaborating entity \"registergen_interface\" for hierarchy \"registergen_interface:registergen_addr\"" {  } { { "interface_1.vhd" "registergen_addr" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2togen mux2togen:mux_addr " "Elaborating entity \"mux2togen\" for hierarchy \"mux2togen:mux_addr\"" {  } { { "interface_1.vhd" "mux_addr" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdata_interface1 rdata_interface1:rdata_operation1 " "Elaborating entity \"rdata_interface1\" for hierarchy \"rdata_interface1:rdata_operation1\"" {  } { { "interface_1.vhd" "rdata_operation1" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registergen_PRDATA registergen_PRDATA:register_PRDATA " "Elaborating entity \"registergen_PRDATA\" for hierarchy \"registergen_PRDATA:register_PRDATA\"" {  } { { "interface_1.vhd" "register_PRDATA" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2togen mux2togen:mux1_PRDATA " "Elaborating entity \"mux2togen\" for hierarchy \"mux2togen:mux1_PRDATA\"" {  } { { "interface_1.vhd" "mux1_PRDATA" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdata_interface2 rdata_interface2:rdata_operation2 " "Elaborating entity \"rdata_interface2\" for hierarchy \"rdata_interface2:rdata_operation2\"" {  } { { "interface_1.vhd" "rdata_operation2" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629806091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALIGNMENT rdata_interface2.vhd(46) " "VHDL Process Statement warning at rdata_interface2.vhd(46): signal \"ALIGNMENT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685629806092 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_i rdata_interface2.vhd(59) " "VHDL Process Statement warning at rdata_interface2.vhd(59): signal \"size_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685629806092 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unsigned_i rdata_interface2.vhd(61) " "VHDL Process Statement warning at rdata_interface2.vhd(61): signal \"unsigned_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685629806092 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unsigned_i rdata_interface2.vhd(63) " "VHDL Process Statement warning at rdata_interface2.vhd(63): signal \"unsigned_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685629806092 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unsigned_i rdata_interface2.vhd(71) " "VHDL Process Statement warning at rdata_interface2.vhd(71): signal \"unsigned_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685629806093 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unsigned_i rdata_interface2.vhd(73) " "VHDL Process Statement warning at rdata_interface2.vhd(73): signal \"unsigned_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685629806093 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdata_o rdata_interface2.vhd(43) " "VHDL Process Statement warning at rdata_interface2.vhd(43): inferring latch(es) for signal or variable \"rdata_o\", which holds its previous value in one or more paths through the process" {  } { { "rdata_interface2.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/rdata_interface2.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685629806094 "|interface_1|rdata_interface2:rdata_operation2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_state.op2A " "Latch current_state.op2A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.op1B " "Ports D and ENA on the latch are fed by the same signal current_state.op1B" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685629806824 ""}  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685629806824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_state.idle " "Latch current_state.idle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.op2B " "Ports D and ENA on the latch are fed by the same signal current_state.op2B" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685629806824 ""}  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685629806824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "current_state.op1B " "Latch current_state.op1B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.idle " "Ports D and ENA on the latch are fed by the same signal current_state.idle" {  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685629806824 ""}  } { { "interface_1.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/RISC-V with VHDL/test/quartustest/interface_1.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685629806824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685629807087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685629807810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685629807810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "104 " "Implemented 104 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685629808009 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685629808009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685629808009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685629808009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685629808025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 16:30:08 2023 " "Processing ended: Thu Jun 01 16:30:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685629808025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685629808025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685629808025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685629808025 ""}
