// Seed: 2062667276
module module_0 ();
  logic [-1 : -1] id_1;
  assign id_1 = id_1 - -1;
  initial
  fork : SymbolIdentifier
  join_any : SymbolIdentifier
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout reg id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  always @(-1 === id_2) begin : LABEL_0
    id_8 <= id_4;
  end
endmodule
