
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: E:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: ADMIN-PC

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06

Modified Files: 10
FID:  path (prevtimestamp, timestamp)
0        E:\Gowin\Gowin_V1.9.1.01Beta\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v (N/A, 2019-05-27 09:30:58)
1        E:\Gowin\Gowin_V1.9.1.01Beta\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v (N/A, 2019-05-27 09:30:58)
2        E:\Gowin\Gowin_V1.9.1.01Beta\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v (N/A, 2019-05-27 09:30:58)
3        E:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\generic\gw1n.v (N/A, 2019-03-21 13:46:02)
4        E:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\hypermods.v (N/A, 2019-03-13 00:06:40)
5        E:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2019-03-13 00:06:40)
6        E:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2019-03-13 00:06:40)
7        E:\Gowin\Gowin_V1.9.1.01Beta\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2019-03-13 00:06:40)
8        H:\Eye_Image_Transmit\trunk\HardWare\Gowin_board\cource\Verilog\uart_gowin_prj\temp\gao\ao_0\gw_ao_parameter.v (N/A, 2019-08-26 18:59:07)
9        H:\Eye_Image_Transmit\trunk\HardWare\Gowin_board\cource\Verilog\uart_gowin_prj\temp\gao\ao_0\gw_ao_top_define.v (N/A, 2019-08-26 18:59:07)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.ao_mem_ctrl.verilog may have changed because the following files changed:
                        E:\Gowin\Gowin_V1.9.1.01Beta\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v (N/A, 2019-05-27 09:30:58) <-- (module definition)
                        E:\Gowin\Gowin_V1.9.1.01Beta\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v (N/A, 2019-05-27 09:30:58) <-- (may instantiate this module)
1        work.ao_top.verilog may have changed because the following files changed:
                        E:\Gowin\Gowin_V1.9.1.01Beta\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v (N/A, 2019-05-27 09:30:58) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
