// Seed: 3574413416
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply1 id_6
);
  wire  id_8;
  wire  id_9;
  logic id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd14
) (
    output supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input wire _id_4
);
  assign id_0 = (-1);
  wire [1 : id_4] id_6;
  assign id_0 = id_1 ? id_6 : -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
