$date
  Thu Nov 18 15:38:53 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test_extension $end
$var reg 32 ! s_inst[31:0] $end
$var reg 32 " s_extout[31:0] $end
$var reg 1 # s_extop $end
$scope module pgen7 $end
$var reg 32 $ inst[31:0] $end
$var reg 1 % extop $end
$var reg 32 & extout[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
0#
b00000000000000000000000000000000 $
0%
b00000000000000000000000000000000 &
#5000000
b00000000000000001000000000000000 !
b11111111111111111000000000000000 "
1#
b00000000000000001000000000000000 $
1%
b11111111111111111000000000000000 &
#10000000
b00000000000000000000000000000000 !
b00000000000000000000000000000000 "
b00000000000000000000000000000000 $
b00000000000000000000000000000000 &
#15000000
