

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 59f8b06852f0bb2a00170460b2ee1e91  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x555a2761f49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_384/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27627270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27627500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27627790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27627a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27627cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27627f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a276281d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27628460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a276286e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27628960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27628be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27628e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a276290e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27629360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a276295e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x555a27629860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a27629a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a27629ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a27629ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762a0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762a300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762a520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762a740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762a960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762ab80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762ada0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762afc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762b1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762b400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762b620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762b840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x555a2762ba60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c3100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c3140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c3180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c31c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c2380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c30e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a2762e900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a2762e920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c30e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a2762e904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x555a278c30f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff7dacf270..

GPGPU-Sim PTX: cudaLaunch for 0x0x555a2761f49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 85931
gpu_sim_insn = 89563520
gpu_ipc =    1042.2725
gpu_tot_sim_cycle = 85931
gpu_tot_sim_insn = 89563520
gpu_tot_ipc =    1042.2725
gpu_tot_issued_cta = 145
gpu_occupancy = 12.4397% 
gpu_tot_occupancy = 12.4397% 
max_total_param_size = 0
gpu_stall_dramfull = 220983
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.7934
partiton_level_parallism_total  =      13.7934
partiton_level_parallism_util =      22.4515
partiton_level_parallism_util_total  =      22.4515
L2_BW  =     499.6518 GB/Sec
L2_BW_total  =     499.6518 GB/Sec
gpu_total_sim_rate=118942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[1]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[2]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[3]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[4]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 902
	L1D_cache_core[5]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[6]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[7]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 585
	L1D_cache_core[8]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[9]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 368
	L1D_cache_core[10]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[13]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[14]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[15]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 984
	L1D_cache_core[16]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[17]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 547
	L1D_cache_core[18]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[19]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 298
	L1D_cache_core[20]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[21]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 499
	L1D_cache_core[22]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[23]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[24]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 630
	L1D_cache_core[25]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[26]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[27]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 717
	L1D_cache_core[29]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 794
	L1D_cache_core[30]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 751
	L1D_cache_core[31]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[32]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 471
	L1D_cache_core[33]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[34]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[35]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[36]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 328
	L1D_cache_core[38]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[39]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[40]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[41]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[43]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 751
	L1D_cache_core[44]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[45]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[46]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[47]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[48]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[49]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 716
	L1D_cache_core[50]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 413
	L1D_cache_core[51]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[52]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[53]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[54]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[55]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 462
	L1D_cache_core[56]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 801
	L1D_cache_core[57]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[58]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 605
	L1D_cache_core[60]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[61]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 375
	L1D_cache_core[62]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[63]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 491
	L1D_cache_core[64]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 578
	L1D_cache_core[65]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 461
	L1D_cache_core[66]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[67]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[68]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[69]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[71]: Access = 13824, Miss = 13824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714
	L1D_cache_core[72]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[73]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 731
	L1D_cache_core[74]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 923
	L1D_cache_core[75]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 475
	L1D_cache_core[76]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 359
	L1D_cache_core[77]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 899
	L1D_cache_core[78]: Access = 16384, Miss = 16384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 541
	L1D_cache_core[79]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713
	L1D_total_cache_accesses = 1185280
	L1D_total_cache_misses = 1185280
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 35792
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.152
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 889344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5127
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30665
ctas_completed 145, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4966, 4966, 4966, 4966, 4966, 4966, 4966, 4966, 
gpgpu_n_tot_thrd_icount = 92165888
gpgpu_n_tot_w_icount = 2880184
gpgpu_n_stall_shd_mem = 1560672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889344
gpgpu_n_mem_write_global = 295936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1778688
gpgpu_n_store_insn = 591872
gpgpu_n_shmem_insn = 8017664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 816384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 417568
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1143104
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11609432	W0_Idle:1850119	W0_Scoreboard:7006269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:568	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2879616
single_issue_nums: WS0:720046	WS1:720046	WS2:720046	WS3:720046	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7114752 {8:889344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837440 {40:295936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35573760 {40:889344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2367488 {8:295936,}
maxmflatency = 3673 
max_icnt2mem_latency = 3378 
maxmrqlatency = 1146 
max_icnt2sh_latency = 994 
averagemflatency = 853 
avg_icnt2mem_latency = 442 
avg_mrq_latency = 97 
avg_icnt2sh_latency = 97 
mrq_lat_table:37915 	27444 	17651 	18563 	36701 	139227 	89718 	75277 	42726 	6119 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38805 	209374 	607683 	306110 	23308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	51986 	75368 	117917 	205197 	340515 	320368 	60205 	13724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	377735 	106588 	80568 	84526 	96317 	122405 	152601 	134020 	30520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	25 	55 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        12        16        16        16        16        16        16        16        20        16        16        16        16 
dram[1]:        16        16        16        12        12        16        16        16        17        17        16        16        20        20        16        16 
dram[2]:        12        13        16        16        16        16        16        12        17        16        16        16        16        16        16        16 
dram[3]:        16        16        16        20        16        16        12        16        16        16        16        16        16        16        16        20 
dram[4]:        16        16        16        16        16        20        20        16        12        16        16        16        16        12        16        16 
dram[5]:        16        16        20        16        16        16        16        20        16        16        20        16        16        12        16        20 
dram[6]:        12        12        20        16        16        16        16        20        16        20        16        16        16        16        20        16 
dram[7]:        12        20        20        15        20        20        16        16        16        16        16        20        16        16        16        16 
dram[8]:        16        16        12        16        12        16        16        16        16        20        16        16        16        16        16        20 
dram[9]:        16        20        16        16        16        20        16        12        16        16        16        16        20        20        20        16 
dram[10]:        16        16        16        12        16        20        16        16        20        20        20        16        20        20        16        20 
dram[11]:        12        12        12        16        20        16        20        12        16        16        16        20        16        16        16        20 
dram[12]:        16        16        12        16        12        16        16        16        16        16        16        16        20        16        16        16 
dram[13]:        16        16        16        16        16        16        20        16        16        20        16        16        20        16        16        16 
dram[14]:        16        12        20        16        16        16        16        16        16        16        20        16        16        20        12        20 
dram[15]:        16        16        16        16        18        16        16        16        16        20        20        16        16        20        16        16 
dram[16]:        16        16        16        12        16        12        16        16        20        16        12        20        16        16        16        16 
dram[17]:        16        20        16        12        16        16        16        16        16        20        16        16        20        20        16        16 
dram[18]:        16        12        16        16        20        16        16        16        16        16        20        16        16        16        20        16 
dram[19]:        16        16        16        16        16        16        20        16        16        16        16        16        16        16        17        16 
dram[20]:        20        16        16        16        16        12        16        16        12        16        16        16        12        16        20        16 
dram[21]:        16        16        16        16        20        16        16        16        16        16        16        20        16        20        20        16 
dram[22]:        16        16        12        20        16        16        16        20        12        12        17        20        16        16        20        16 
dram[23]:        12        16        16        16        16        16        16        16        16        16        20        24        20        16        16        16 
dram[24]:        20        20        19        12        16        12        20        16        16        16        14        12        16        16        16        16 
dram[25]:        16        16        16        16        12        16        16        16        16        20        16        20        16        20        16        16 
dram[26]:        12        16        16        16        12        17        16        16        16        20        16        20        20        20        20        16 
dram[27]:        16        16        16        16        20        16        20        20        16        16        16        16        16        16        20        20 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        20        16        12        16 
dram[29]:        16        20        16        12        16        20        16        20        16        20        16        16        20        12        16        20 
dram[30]:        16        16        12        20        20        20        16        16        16        20        16        20        13        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        20        16        12        20        20        20 
maximum service time to same row:
dram[0]:     12224     12196     11608     11625     11916     12343     12952     11977     11873     12117     11983     12415     12071     13474     11906     12337 
dram[1]:     11701     11701     11945     11998     12097     12953     12283     12760     12147     12424     12162     12147     12722     12328     12657     12550 
dram[2]:     12010     12604     12268     11823     11462     12301     12297     12115     12152     12253     12353     12166     12312     12830     12306     11999 
dram[3]:     11966     11844     11615     11638     11918     11778     12316     12420     12383     12757     12129     12365     12841     12492     12765     12351 
dram[4]:     11955     11650     11847     12111     11729     12554     12364     12795     12302     12389     12558     11926     12240     12536     12267     12423 
dram[5]:     11847     11567     11901     11926     12045     12064     12545     12111     12304     12344     12163     12624     12609     12551     11905     12338 
dram[6]:     12286     12872     11460     11643     12528     12065     12694     12293     12052     12472     12031     12353     12989     12553     11911     12710 
dram[7]:     12501     12413     12388     12677     12463     12516     11822     12346     12249     11967     12480     11902     12111     13252     11993     12549 
dram[8]:     11810     12175     12010     12399     11694     12003     12374     12882     12291     12170     12102     12050     12638     12129     12183     11805 
dram[9]:     11750     12273     11891     12019     11814     12239     12508     12420     11751     12986     11515     12964     12363     12699     11837     11642 
dram[10]:     12314     12232     12077     11936     12112     11974     12220     12609     12537     12694     12368     12636     12631     12685     11981     12306 
dram[11]:     12394     12191     11629     12853     11791     12164     11279     13031     12146     11878     12270     12031     12848     12385     12585     12072 
dram[12]:     12453     12697     11873     11906     12043     12182     11795     12131     12481     12088     12422     12292     12540     12648     12398     12191 
dram[13]:     12010     12253     11978     12000     12249     12326     11479     12461     11946     11777     12658     12573     12630     12197     12788     12248 
dram[14]:     12152     12191     11670     12729     11946     12436     11904     12461     11751     11781     12632     12146     12724     12631     12784     11782 
dram[15]:     12600     12041     11658     12141     11900     11579     12109     12510     12102     12321     12770     12464     12470     12489     11611     12854 
dram[16]:     12139     11861     11585     12928     12059     11944     11403     12425     12644     12120     12628     12513     12702     12284     12309     12091 
dram[17]:     11696     11616     11890     12107     12198     11617     12058     12139     12302     12830     12407     12455     12312     13432     11745     12214 
dram[18]:     11689     11463     12234     12014     11756     11427     11700     12810     11649     12188     12616     11997     12144     12567     12492     12319 
dram[19]:     12144     12498     11348     12570     12481     12200     11681     12476     11941     12522     12440     12654     12717     12408     12307     12821 
dram[20]:     11800     12202     12041     11947     11728     11910     12443     12166     11779     12002     12352     12928     12332     12544     12062     12527 
dram[21]:     11504     12663     11356     12202     12299     12481     12235     12945     12042     11820     12409     11999     12464     12272     12570     12538 
dram[22]:     11368     12163     11818     12712     12469     12452     11993     12415     11857     11990     12256     12227     12014     13153     12254     12186 
dram[23]:     11935     11891     12155     12059     11853     12479     12234     12203     12101     12316     12305     12749     12639     12678     11779     12770 
dram[24]:     11651     12209     12125     11910     12298     12702     11933     12302     11898     12159     12016     12467     12727     13418     11749     11598 
dram[25]:     12063     12400     12273     12814     12144     12032     12270     12311     12436     12258     12436     12042     12768     12554     12646     11983 
dram[26]:     12104     12383     11868     12757     12185     12687     11896     12384     12160     12211     11661     12163     12867     12290     12428     12175 
dram[27]:     11493     12166     11708     12017     11802     12128     12156     12301     11809     13077     12453     12238     12424     12976     12313     12582 
dram[28]:     11954     11758     12123     12829     12275     12617     12022     12439     12052     12440     12035     11850     12773     11946     12081     11895 
dram[29]:     12571     11978     12082     12709     12409     12287     12432     12587     11867     12528     12513     12717     12557     13443     11983     13027 
dram[30]:     11757     12123     12542     12182     12215     12312     12393     12033     12339     12673     12166     12259     12556     12742     12151     12754 
dram[31]:     11473     12279     12259     12351     11964     12389     12495     12382     12686     12038     12440     11835     12556     12001     12102     11916 
average row accesses per activate:
dram[0]:  4.214592  4.196581  4.206897  4.135593  4.058333  4.127119  4.383929  4.594340  4.322034  4.350427  4.409524  4.207207  4.212963  4.174312  4.330189  4.281690 
dram[1]:  4.143460  4.289474  4.070833  3.888446  4.180257  4.234783  4.188034  4.290749  4.396552  4.535714  4.317757  4.078603  4.136364  4.322275  4.403846  4.363636 
dram[2]:  4.075000  4.280702  4.299560  4.066390  4.407240  4.271930  4.234783  4.049793  4.205761  4.305085  4.200000  4.344186  4.183486  4.375000  4.300469  4.312796 
dram[3]:  4.066390  3.959514  4.477064  4.179487  4.234783  4.198276  4.271930  4.447489  4.473684  4.426087  4.277778  4.285714  4.080357  3.956522  4.107623  4.281690 
dram[4]:  4.197425  4.445455  4.357143  4.092050  4.226087  4.271930  4.375000  4.318584  4.303797  4.565022  4.306977  3.940678  4.044248  4.222222  4.547264  4.322275 
dram[5]:  4.197425  4.144068  4.318584  4.109244  4.263158  4.271930  4.346667  4.357143  4.553571  4.277311  4.238532  4.170403  4.163636  4.154545  4.616162  4.427185 
dram[6]:  4.109244  4.144068  4.109704  4.033058  4.162393  4.092437  4.327434  4.109704  4.162601  4.484581  4.170403  4.087719  4.281690  4.213953  4.231482  4.427185 
dram[7]:  4.289474  4.024590  4.135593  4.024692  4.348214  4.092437  4.425339  4.216450  4.223141  4.648402  4.237443  4.217195  4.062500  4.233645  4.760417  4.241860 
dram[8]:  4.188034  4.066390  4.118144  4.024692  4.309734  4.367713  4.188034  4.396396  4.377682  4.369099  4.189189  4.087719  4.460784  4.482759  4.312796  4.145454 
dram[9]:  4.215517  4.161702  3.967480  4.188034  4.263158  4.253275  4.558139  4.225108  4.415585  4.155102  4.189189  4.294931  4.405797  4.252337  4.301887  4.427185 
dram[10]:  4.216450  4.318584  4.028925  4.118144  4.438356  4.109704  3.991837  4.357143  4.330509  4.259414  4.151786  3.915966  4.193548  4.252337  4.312796  4.144796 
dram[11]:  4.109704  4.170940  4.016461  4.327434  4.378378  4.376682  4.527778  4.262009  4.454148  4.268908  4.440191  4.459330  4.212963  4.117647  4.291080  4.373206 
dram[12]:  4.318584  4.161702  4.280702  4.180257  4.244542  4.339286  4.270742  4.337778  4.214876  4.370690  4.133333  4.096491  4.342857  4.504951  4.502463  4.222222 
dram[13]:  4.170940  4.152543  4.161702  4.198276  4.320000  4.427273  4.425339  4.118144  4.250000  4.268908  4.256881  4.000000  4.333333  4.272300  4.221198  4.202765 
dram[14]:  3.991837  3.983740  4.100841  4.100841  4.281939  4.290749  4.206008  4.436364  4.189301  4.426087  4.237443  4.133333  4.183486  4.099099  4.163636  4.352381 
dram[15]:  4.251082  4.126582  4.262009  3.983674  4.438356  4.320000  4.224138  3.983674  4.232365  4.331915  4.428571  4.170403  4.281690  4.504951  4.373206  4.261682 
dram[16]:  4.100419  4.049587  4.289474  4.216450  4.197425  4.058333  4.197425  4.539535  4.286920  4.358974  4.115044  4.276498  4.261682  4.184332  4.135746  4.272300 
dram[17]:  4.179487  4.279476  3.959514  4.041494  4.179487  4.387387  4.376682  4.563380  4.341880  4.322034  4.546341  4.199095  4.071429  4.193548  4.182648  4.252337 
dram[18]:  4.233766  4.161017  3.888446  4.271930  4.308370  4.162393  4.456621  4.050000  4.415585  4.266667  4.284404  4.316279  4.222222  4.334928  4.192660  4.252337 
dram[19]:  4.041322  4.188034  4.033058  4.234783  4.308370  4.008231  4.376682  4.387387  4.232365  4.338983  4.294931  4.237443  4.301887  4.244132  4.173516  4.460784 
dram[20]:  4.161017  4.135021  4.215517  4.234783  4.130802  4.075314  4.206897  4.109244  4.277311  4.369099  4.175676  4.069869  4.117647  4.062500  4.458537  4.252337 
dram[21]:  4.325991  4.214592  4.262009  4.309734  4.161702  4.391892  4.234783  4.327434  4.313560  4.104839  4.106667  4.325582  4.164383  4.155251  4.394231  4.595960 
dram[22]:  4.242424  4.016394  4.083682  4.058333  4.289474  4.357143  4.367713  4.170940  4.232365  4.398268  4.266055  4.179372  4.164383  4.155251  4.458537  4.572865 
dram[23]:  4.135021  4.075000  4.299560  4.290749  4.375000  4.162393  4.290749  4.225108  4.294117  4.190083  4.475962  4.285714  4.363636  4.080718  4.080357  4.439024 
dram[24]:  4.298245  4.252174  4.041322  3.967347  4.161702  4.162393  4.376682  4.327434  4.312236  4.369099  4.296296  4.105727  4.108108  4.407767  4.550000  4.394231 
dram[25]:  4.206008  4.242424  4.033058  4.084033  4.049793  4.271930  4.066667  4.425339  4.582960  4.313560  4.161435  4.334884  4.281690  4.303318  4.550000  4.427185 
dram[26]:  4.049587  4.049587  3.959350  4.144681  4.438356  4.358745  4.135593  4.396396  4.277311  4.484581  4.386793  4.105727  4.384615  4.053571  4.384615  4.311321 
dram[27]:  4.298245  4.117647  4.041494  4.216450  4.449541  4.330357  4.376682  4.118144  4.340425  4.323404  4.417062  4.275229  4.071429  4.450980  4.331754  4.331754 
dram[28]:  4.049587  4.383929  4.300885  4.162393  4.416290  4.144681  4.225108  4.206897  4.358974  4.286920  4.115044  4.198198  4.342857  4.407767  4.331754  4.323810 
dram[29]:  4.260870  4.206008  4.153846  4.170940  4.136170  4.518518  4.243478  4.479263  4.493392  4.341880  4.296296  4.226244  4.322275  4.090090  4.653061  4.492611 
dram[30]:  4.270742  3.935743  4.299560  4.279476  4.271930  4.452055  4.225108  4.318584  4.129032  4.341880  4.151786  4.325582  4.126697  4.344498  4.468293  4.595960 
dram[31]:  3.943548  4.032922  4.436364  4.252174  4.253275  4.387387  4.385650  4.477064  4.223141  4.206612  4.449761  4.356808  3.982533  4.146119  4.220183  4.396135 
average row locality = 491369/115654 = 4.248612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[1]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[2]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[3]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[4]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[5]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[6]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[7]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[8]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[9]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[10]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[11]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[12]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[13]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[14]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[15]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[16]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[17]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[18]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[19]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[20]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[21]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[22]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[23]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[24]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[25]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[26]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[27]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[28]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[29]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[30]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
dram[31]:       896       896       896       896       896       896       896       896       936       936       848       848       832       832       832       832 
total dram reads = 450048
bank skew: 936/832 = 1.12
chip skew: 14064/14064 = 1.00
number of total write accesses:
dram[0]:       344       344       320       320       312       312       344       312       336       328       312       344       312       312       344       320 
dram[1]:       344       328       328       320       312       312       336       312       336       320       304       344       312       320       336       320 
dram[2]:       328       320       320       336       312       312       312       320       344       320       304       344       320       312       336       312 
dram[3]:       336       328       320       328       312       312       312       312       336       328       304       328       328       312       336       320 
dram[4]:       328       328       320       328       304       312       336       320       336       328       312       328       328       320       328       320 
dram[5]:       328       328       320       328       304       312       328       320       336       328       304       328       336       328       328       320 
dram[6]:       328       328       312       320       312       312       328       312       352       328       328       336       320       296       328       320 
dram[7]:       328       344       320       328       312       312       328       312       344       328       320       336       312       296       328       320 
dram[8]:       336       336       320       328       312       312       336       320       336       328       328       336       312       312       312       320 
dram[9]:       328       328       320       336       304       312       336       320       336       328       328       336       320       312       320       320 
dram[10]:       312       320       316       320       304       312       328       320       344       328       328       336       312       312       312       336 
dram[11]:       312       320       320       328       304       320       328       320       336       320       320       336       312       312       328       328 
dram[12]:       320       328       320       312       304       304       328       320       336       312       328       344       320       312       328       320 
dram[13]:       320       336       328       312       304       312       328       320       336       320       320       336       312       312       336       320 
dram[14]:       328       336       320       320       304       312       336       320       328       328       320       328       320       312       336       328 
dram[15]:       344       328       320       320       304       304       336       320       336       328       328       328       320       312       328       320 
dram[16]:       336       336       328       312       328       312       328       320       320       336       328       320       320       304       328       312 
dram[17]:       328       336       328       312       328       312       320       304       320       336       336       320       320       312       336       312 
dram[18]:       328       344       320       312       328       312       320       304       336       352       344       320       320       296       328       312 
dram[19]:       328       336       320       312       328       312       320       312       336       352       336       320       320       288       328       312 
dram[20]:       344       336       328       312       336       312       320       328       328       328       320       336       312       312       328       312 
dram[21]:       344       344       320       312       328       320       312       328       328       328       304       328       320       312       328       312 
dram[22]:       336       336       320       312       328       320       312       320       336       320       328       336       320       312       328       312 
dram[23]:       336       328       320       312       336       312       312       320       344       312       336       328       320       312       328       312 
dram[24]:       336       328       328       304       328       312       320       328       344       328       320       336       320       304       312       328 
dram[25]:       336       336       320       304       320       312       320       328       344       328       320       336       320       304       312       320 
dram[26]:       336       336       312       312       304       304       320       320       328       328       328       336       320       304       320       328 
dram[27]:       336       336       312       312       296       296       320       320       336       320       336       336       320       304       328       328 
dram[28]:       336       344       304       312       320       312       320       320       336       320       328       336       320       304       328       304 
dram[29]:       336       336       304       320       304       320       320       304       336       320       320       344       320       304       320       320 
dram[30]:       328       336       320       336       312       316       320       320       352       320       328       328       320       304       336       312 
dram[31]:       328       336       320       328       312       312       328       320       344       328       328       320       320       304       352       312 
total dram writes = 165304
bank skew: 352/288 = 1.22
chip skew: 5216/5128 = 1.02
average mf latency per bank:
dram[0]:        915       953       933       973       932       967       892       974      6138      5238      1720      1678       894       908       884       913
dram[1]:        941       987       956      1000       984      1031       952       962      5240      6405      1795      2559       924       988       915       953
dram[2]:        936       956       953       957       959       982       937       958      5604      5470      2308      1824       911       956       943       939
dram[3]:        926       979       947       970       947      1019       933       978      5137      5351      1954      1774       917       948       941       932
dram[4]:        915       951       958       932       969       974       904       951      4241      5432      1996      2274       890       938       904       964
dram[5]:        895       944       932       939       951       981       931       933      6067      5337      2474      1719       902       945       924       970
dram[6]:        893       984       930       959       977       972       955       970      5085      5957      1619      1887       889       926       906       928
dram[7]:        932       948       908       952       894       988       887       969      4999      5659      1981      2501       871       920       897       975
dram[8]:        912       954       894       948       909       961       896       934      4712      5095      2319      1699       893       920       906       896
dram[9]:        904       938       914       944       960       949       888       963      5722      4841      1764      1654       856       943       891       890
dram[10]:        955       994       939       969       998      1032       921       971      5128      5947      2115      2384       887       921       930       946
dram[11]:        906       965       923       935       908       929       871       941      4668      6211      2612      1906       847       913       911       921
dram[12]:        947       954       936       981       943      1008       908       926      5298      6256      1710      2054       922       929       910       931
dram[13]:        904       953       906       936       954       986       914       950      5221      4590      1852      2314       908       915       888       914
dram[14]:        902       976       927      1010       978       993       899       961      5544      5321      2441      1823       900       947       916       928
dram[15]:        923       941       914       933       927       964       908       942      5252      4778      1840      1976       880       899       894       926
dram[16]:        884       946       890       968       936       983       927       952      5042      5855      2264      1640       872       909       885       908
dram[17]:        919       942       940       974       973      1015       922       947      4977      4905      1729      1948       874       924       887       893
dram[18]:        926       935       933       952       952       979       927       968      5319      5696      1615      2379       903       906       873       948
dram[19]:        930       959       957       956       990       998       941      1002      5911      5071      2518      1773       898       985       922       958
dram[20]:        894       957       899       944       950       945       901       984      5890      4533      1829      1630       880       927       859       929
dram[21]:        909       918       921       951       965      1010       923       975      4334      5939      1936      2447       885       912       898       924
dram[22]:        959       935       970       993       958      1015       941       977      5251      5054      2286      2035       913       957       914       979
dram[23]:        899       951       910       921       917       980       910       963      4551      5114      1861      1798       877       906       880       908
dram[24]:        930       960       946       948       968      1039       941       948      5993      5036      1741      2355       872       931       929       913
dram[25]:        912       954       914       934       951       981       920       962      4700      6119      2403      1645       884       907       884       939
dram[26]:        904       972       918       979      1006      1020       895       975      5377      5261      1941      1758       853       956       921       915
dram[27]:        906       931       955       967       947      1038       900       962      4924      5236      2052      2520       880       942       874       938
dram[28]:        913       957       902       966       975      1051       908       942      4403      5205      2482      1947       871       889       900       954
dram[29]:        905       940       911       950       990       978       904       961      5759      5259      1791      1725       883       919       910       944
dram[30]:        913       937       891       905       987      1005       904       943      4836      5960      1858      2325       862       936       862       930
dram[31]:        898       894       897       942       947      1004       893       955      4918      5413      2448      1876       874       918       884       940
maximum mf latency per bank:
dram[0]:       2283      2144      2498      2102      2015      2130      2156      2013      3149      2383      1833      1739      2066      2176      2269      1776
dram[1]:       2145      2094      2051      2103      2281      2061      2098      1978      2252      3540      2063      3367      2143      2289      2145      2166
dram[2]:       2014      2173      2047      2073      2133      1943      1976      2134      2957      3118      3494      2038      1920      2105      1992      2042
dram[3]:       2026      2196      2164      2125      1987      2240      2158      2108      2349      2358      2076      2157      2332      2198      2114      2000
dram[4]:       2039      2078      2136      1977      1989      1996      1877      1979      1622      3550      1949      3362      1970      1904      2013      2071
dram[5]:       1862      1876      1911      1963      2028      1819      1733      1873      3165      2444      3496      2021      1941      1995      2067      1969
dram[6]:       1985      2169      2478      2136      2132      2175      2020      2174      3169      2408      2071      2161      2158      2136      2224      2115
dram[7]:       2175      2024      2054      2108      1982      2169      1850      2066      2252      3546      1743      3391      2067      1928      1941      2196
dram[8]:       2069      2026      2128      2168      2154      1997      2101      2234      2023      3521      3503      1905      1728      1984      2151      2051
dram[9]:       2168      2217      2154      2052      2214      2045      2002      2067      3267      2608      2018      1902      2000      2043      2221      2160
dram[10]:       2090      1977      2092      2138      2223      2240      2280      2122      3281      2558      2003      3374      2292      2312      2275      2282
dram[11]:       2036      2141      1987      2180      1923      1967      2220      2200      2176      3673      3579      2104      1914      2198      2156      2131
dram[12]:       2080      2090      2061      2297      2183      2275      2209      2166      2916      3050      2047      2314      2237      2095      2228      2169
dram[13]:       2102      2317      2096      2041      2356      2090      2096      2241      2216      2201      1678      3405      1993      2027      2048      2038
dram[14]:       1953      2009      2039      2140      2020      2154      2133      2099      2324      3524      3468      2280      1982      2080      2034      2070
dram[15]:       2010      1984      2123      2140      2060      2041      2246      2154      3140      2084      1995      1985      2047      2042      2096      2341
dram[16]:       2333      2172      2046      2068      1916      2162      2010      2089      2758      2862      3378      2149      2024      2117      1982      2282
dram[17]:       2335      2093      2125      2261      1972      2223      2093      2099      2122      2224      2162      2144      2235      1838      2015      2094
dram[18]:       2019      2140      2214      2135      2321      2391      2014      2119      2251      3601      2175      3283      2180      2141      2080      2191
dram[19]:       2034      1963      1975      2080      1958      2086      1946      1987      3255      2338      3402      1969      1850      2165      1943      2002
dram[20]:       2145      2160      2021      2201      2145      2106      2214      2196      3260      1840      1902      2757      1957      2054      2127      2230
dram[21]:       2146      2045      1945      2016      1774      1907      1858      2022      1890      3519      1873      3290      1689      1822      1805      1954
dram[22]:       2315      2173      2082      2223      2111      2174      2227      2220      2900      2892      3328      2026      2110      1994      2081      2091
dram[23]:       2317      1970      2073      1979      2083      2113      1955      2293      2180      2533      1954      2266      2228      2135      2029      1886
dram[24]:       2300      2133      2248      2109      2077      2238      2312      2115      3213      2242      1981      3297      2110      2186      2112      2124
dram[25]:       2167      2392      2171      2253      2162      2203      2072      2221      2158      3465      3354      2218      2076      2207      2086      2158
dram[26]:       2048      2125      2245      2018      2108      2282      1984      2059      2692      2999      2038      2069      2113      2115      2065      1959
dram[27]:       2109      2030      2288      2067      2232      2098      2081      2193      2382      2639      2145      3307      2122      2209      2141      1893
dram[28]:       2103      2237      1954      1927      1991      2155      2121      1977      2102      3467      3366      1870      1890      2187      2011      2012
dram[29]:       1976      2056      2125      2361      2113      2086      2090      2045      3220      2676      1895      2057      1851      2166      2044      2137
dram[30]:       2248      2092      2051      2082      2125      2325      2124      2186      3243      2650      2044      3348      1990      2284      2074      2200
dram[31]:       1651      2090      2212      1893      1916      1945      1881      2144      2175      3492      3387      2070      1992      1970      2370      2047
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42936 n_act=3608 n_pre=3592 n_ref_event=0 n_req=15368 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5213 bw_util=0.2988
n_activity=30406 dram_eff=0.634
bk0: 896a 50696i bk1: 896a 50986i bk2: 896a 50372i bk3: 896a 50552i bk4: 896a 50272i bk5: 896a 50407i bk6: 896a 51154i bk7: 896a 52578i bk8: 936a 49739i bk9: 936a 50172i bk10: 848a 51538i bk11: 848a 50276i bk12: 832a 51661i bk13: 832a 51437i bk14: 832a 51093i bk15: 832a 52251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765226
Row_Buffer_Locality_read = 0.815273
Row_Buffer_Locality_write = 0.225460
Bank_Level_Parallism = 7.903990
Bank_Level_Parallism_Col = 5.783537
Bank_Level_Parallism_Ready = 2.568138
write_to_read_ratio_blp_rw_average = 0.343173
GrpLevelPara = 2.971037 

BW Util details:
bwutil = 0.298757 
total_CMD = 64524 
util_bw = 19277 
Wasted_Col = 8635 
Wasted_Row = 1512 
Idle = 35100 

BW Util Bottlenecks: 
RCDc_limit = 9806 
RCDWRc_limit = 2706 
WTRc_limit = 5253 
RTWc_limit = 18632 
CCDLc_limit = 7453 
rwq = 0 
CCDLc_limit_alone = 5244 
WTRc_limit_alone = 4693 
RTWc_limit_alone = 16983 

Commands details: 
total_CMD = 64524 
n_nop = 42936 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5213 
n_act = 3608 
n_pre = 3592 
n_ref = 0 
n_req = 15368 
total_req = 19277 

Dual Bus Interface Util: 
issued_total_row = 7200 
issued_total_col = 19277 
Row_Bus_Util =  0.111586 
CoL_Bus_Util = 0.298757 
Either_Row_CoL_Bus_Util = 0.334573 
Issued_on_Two_Bus_Simul_Util = 0.075770 
issued_two_Eff = 0.226468 
queue_avg = 16.811125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42968 n_act=3626 n_pre=3611 n_ref_event=0 n_req=15360 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=30249 dram_eff=0.6361
bk0: 896a 50084i bk1: 896a 50849i bk2: 896a 50821i bk3: 896a 50143i bk4: 896a 51028i bk5: 896a 49972i bk6: 896a 50544i bk7: 896a 51190i bk8: 936a 50876i bk9: 936a 50587i bk10: 848a 51178i bk11: 848a 51344i bk12: 832a 51607i bk13: 832a 51204i bk14: 832a 50817i bk15: 832a 52265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763852
Row_Buffer_Locality_read = 0.815344
Row_Buffer_Locality_write = 0.204633
Bank_Level_Parallism = 8.000309
Bank_Level_Parallism_Col = 5.836609
Bank_Level_Parallism_Ready = 2.533628
write_to_read_ratio_blp_rw_average = 0.341586
GrpLevelPara = 2.980966 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8445 
Wasted_Row = 1468 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 9718 
RCDWRc_limit = 2811 
WTRc_limit = 4958 
RTWc_limit = 19269 
CCDLc_limit = 7424 
rwq = 0 
CCDLc_limit_alone = 5264 
WTRc_limit_alone = 4473 
RTWc_limit_alone = 17594 

Commands details: 
total_CMD = 64524 
n_nop = 42968 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3626 
n_pre = 3611 
n_ref = 0 
n_req = 15360 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7237 
issued_total_col = 19240 
Row_Bus_Util =  0.112160 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.334077 
Issued_on_Two_Bus_Simul_Util = 0.076266 
issued_two_Eff = 0.228289 
queue_avg = 17.234951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 85997 -   mf: uid=3826730, sid4294967295:w4294967295, part=2, addr=0xc181f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85897), 
Ready @ 86005 -   mf: uid=3826731, sid4294967295:w4294967295, part=2, addr=0xc181f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85905), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42986 n_act=3620 n_pre=3604 n_ref_event=0 n_req=15352 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5152 bw_util=0.2978
n_activity=30178 dram_eff=0.6368
bk0: 896a 51167i bk1: 896a 51008i bk2: 896a 51136i bk3: 896a 50782i bk4: 896a 51654i bk5: 896a 50741i bk6: 896a 51118i bk7: 896a 50716i bk8: 936a 49856i bk9: 936a 50632i bk10: 848a 51844i bk11: 848a 51071i bk12: 832a 51290i bk13: 832a 51828i bk14: 832a 51811i bk15: 832a 51441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764200
Row_Buffer_Locality_read = 0.814491
Row_Buffer_Locality_write = 0.215062
Bank_Level_Parallism = 7.884399
Bank_Level_Parallism_Col = 5.737142
Bank_Level_Parallism_Ready = 2.578372
write_to_read_ratio_blp_rw_average = 0.340996
GrpLevelPara = 2.978934 

BW Util details:
bwutil = 0.297812 
total_CMD = 64524 
util_bw = 19216 
Wasted_Col = 8468 
Wasted_Row = 1442 
Idle = 35398 

BW Util Bottlenecks: 
RCDc_limit = 9727 
RCDWRc_limit = 2721 
WTRc_limit = 4614 
RTWc_limit = 17554 
CCDLc_limit = 7017 
rwq = 0 
CCDLc_limit_alone = 5045 
WTRc_limit_alone = 4138 
RTWc_limit_alone = 16058 

Commands details: 
total_CMD = 64524 
n_nop = 42986 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5152 
n_act = 3620 
n_pre = 3604 
n_ref = 0 
n_req = 15352 
total_req = 19216 

Dual Bus Interface Util: 
issued_total_row = 7224 
issued_total_col = 19216 
Row_Bus_Util =  0.111958 
CoL_Bus_Util = 0.297812 
Either_Row_CoL_Bus_Util = 0.333798 
Issued_on_Two_Bus_Simul_Util = 0.075972 
issued_two_Eff = 0.227598 
queue_avg = 16.984331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43068 n_act=3630 n_pre=3614 n_ref_event=0 n_req=15352 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5152 bw_util=0.2978
n_activity=30187 dram_eff=0.6366
bk0: 896a 51067i bk1: 896a 50506i bk2: 896a 52045i bk3: 896a 50397i bk4: 896a 50546i bk5: 896a 50823i bk6: 896a 51119i bk7: 896a 51247i bk8: 936a 50850i bk9: 936a 49962i bk10: 848a 51393i bk11: 848a 51356i bk12: 832a 50421i bk13: 832a 50661i bk14: 832a 50826i bk15: 832a 51480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763549
Row_Buffer_Locality_read = 0.814206
Row_Buffer_Locality_write = 0.210404
Bank_Level_Parallism = 7.974984
Bank_Level_Parallism_Col = 5.805057
Bank_Level_Parallism_Ready = 2.590341
write_to_read_ratio_blp_rw_average = 0.338745
GrpLevelPara = 2.985603 

BW Util details:
bwutil = 0.297812 
total_CMD = 64524 
util_bw = 19216 
Wasted_Col = 8575 
Wasted_Row = 1430 
Idle = 35303 

BW Util Bottlenecks: 
RCDc_limit = 9759 
RCDWRc_limit = 2795 
WTRc_limit = 5021 
RTWc_limit = 19390 
CCDLc_limit = 7607 
rwq = 0 
CCDLc_limit_alone = 5528 
WTRc_limit_alone = 4539 
RTWc_limit_alone = 17793 

Commands details: 
total_CMD = 64524 
n_nop = 43068 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5152 
n_act = 3630 
n_pre = 3614 
n_ref = 0 
n_req = 15352 
total_req = 19216 

Dual Bus Interface Util: 
issued_total_row = 7244 
issued_total_col = 19216 
Row_Bus_Util =  0.112268 
CoL_Bus_Util = 0.297812 
Either_Row_CoL_Bus_Util = 0.332527 
Issued_on_Two_Bus_Simul_Util = 0.077553 
issued_two_Eff = 0.233221 
queue_avg = 17.175919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43053 n_act=3589 n_pre=3573 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=29931 dram_eff=0.6428
bk0: 896a 50322i bk1: 896a 51456i bk2: 896a 50603i bk3: 896a 50738i bk4: 896a 51515i bk5: 896a 50744i bk6: 896a 51201i bk7: 896a 51663i bk8: 936a 50569i bk9: 936a 50840i bk10: 848a 51219i bk11: 848a 50720i bk12: 832a 50765i bk13: 832a 50998i bk14: 832a 51390i bk15: 832a 51068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766311
Row_Buffer_Locality_read = 0.817051
Row_Buffer_Locality_write = 0.214838
Bank_Level_Parallism = 8.050085
Bank_Level_Parallism_Col = 5.873720
Bank_Level_Parallism_Ready = 2.557069
write_to_read_ratio_blp_rw_average = 0.342009
GrpLevelPara = 3.005507 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8149 
Wasted_Row = 1422 
Idle = 35713 

BW Util Bottlenecks: 
RCDc_limit = 9298 
RCDWRc_limit = 2622 
WTRc_limit = 4614 
RTWc_limit = 18659 
CCDLc_limit = 7062 
rwq = 0 
CCDLc_limit_alone = 5181 
WTRc_limit_alone = 4168 
RTWc_limit_alone = 17224 

Commands details: 
total_CMD = 64524 
n_nop = 43053 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3589 
n_pre = 3573 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7162 
issued_total_col = 19240 
Row_Bus_Util =  0.110997 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.332760 
Issued_on_Two_Bus_Simul_Util = 0.076421 
issued_two_Eff = 0.229659 
queue_avg = 17.249813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43034 n_act=3585 n_pre=3569 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=30249 dram_eff=0.6361
bk0: 896a 50717i bk1: 896a 50675i bk2: 896a 51091i bk3: 896a 50684i bk4: 896a 51183i bk5: 896a 51267i bk6: 896a 52150i bk7: 896a 51397i bk8: 936a 51308i bk9: 936a 50140i bk10: 848a 51302i bk11: 848a 51590i bk12: 832a 50920i bk13: 832a 51042i bk14: 832a 51110i bk15: 832a 51501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766571
Row_Buffer_Locality_read = 0.817051
Row_Buffer_Locality_write = 0.217929
Bank_Level_Parallism = 7.862547
Bank_Level_Parallism_Col = 5.732304
Bank_Level_Parallism_Ready = 2.551819
write_to_read_ratio_blp_rw_average = 0.341685
GrpLevelPara = 2.982132 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8556 
Wasted_Row = 1414 
Idle = 35314 

BW Util Bottlenecks: 
RCDc_limit = 9408 
RCDWRc_limit = 2855 
WTRc_limit = 4891 
RTWc_limit = 19192 
CCDLc_limit = 7451 
rwq = 0 
CCDLc_limit_alone = 5228 
WTRc_limit_alone = 4342 
RTWc_limit_alone = 17518 

Commands details: 
total_CMD = 64524 
n_nop = 43034 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3585 
n_pre = 3569 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7154 
issued_total_col = 19240 
Row_Bus_Util =  0.110873 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.333054 
Issued_on_Two_Bus_Simul_Util = 0.076003 
issued_two_Eff = 0.228199 
queue_avg = 16.849018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.849
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43019 n_act=3662 n_pre=3646 n_ref_event=0 n_req=15354 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2979
n_activity=29993 dram_eff=0.6409
bk0: 896a 50596i bk1: 896a 50776i bk2: 896a 52217i bk3: 896a 50497i bk4: 896a 50483i bk5: 896a 51249i bk6: 896a 50828i bk7: 896a 50380i bk8: 936a 49781i bk9: 936a 50281i bk10: 848a 51086i bk11: 848a 51244i bk12: 832a 51627i bk13: 832a 51370i bk14: 832a 50607i bk15: 832a 52535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761495
Row_Buffer_Locality_read = 0.812642
Row_Buffer_Locality_write = 0.203876
Bank_Level_Parallism = 8.004861
Bank_Level_Parallism_Col = 5.765724
Bank_Level_Parallism_Ready = 2.582917
write_to_read_ratio_blp_rw_average = 0.337645
GrpLevelPara = 2.979906 

BW Util details:
bwutil = 0.297936 
total_CMD = 64524 
util_bw = 19224 
Wasted_Col = 8488 
Wasted_Row = 1293 
Idle = 35519 

BW Util Bottlenecks: 
RCDc_limit = 9701 
RCDWRc_limit = 2853 
WTRc_limit = 4797 
RTWc_limit = 18712 
CCDLc_limit = 7130 
rwq = 0 
CCDLc_limit_alone = 5098 
WTRc_limit_alone = 4313 
RTWc_limit_alone = 17164 

Commands details: 
total_CMD = 64524 
n_nop = 43019 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 3662 
n_pre = 3646 
n_ref = 0 
n_req = 15354 
total_req = 19224 

Dual Bus Interface Util: 
issued_total_row = 7308 
issued_total_col = 19224 
Row_Bus_Util =  0.113260 
CoL_Bus_Util = 0.297936 
Either_Row_CoL_Bus_Util = 0.333287 
Issued_on_Two_Bus_Simul_Util = 0.077909 
issued_two_Eff = 0.233760 
queue_avg = 16.703691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7037
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42976 n_act=3611 n_pre=3595 n_ref_event=0 n_req=15356 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5168 bw_util=0.2981
n_activity=30134 dram_eff=0.6382
bk0: 896a 50845i bk1: 896a 49685i bk2: 896a 50770i bk3: 896a 50502i bk4: 896a 51255i bk5: 896a 50365i bk6: 896a 51970i bk7: 896a 50123i bk8: 936a 49902i bk9: 936a 50975i bk10: 848a 51368i bk11: 848a 50670i bk12: 832a 51378i bk13: 832a 51291i bk14: 832a 52407i bk15: 832a 51099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764848
Row_Buffer_Locality_read = 0.814491
Row_Buffer_Locality_write = 0.224458
Bank_Level_Parallism = 8.041356
Bank_Level_Parallism_Col = 5.834825
Bank_Level_Parallism_Ready = 2.587042
write_to_read_ratio_blp_rw_average = 0.333397
GrpLevelPara = 2.964470 

BW Util details:
bwutil = 0.298060 
total_CMD = 64524 
util_bw = 19232 
Wasted_Col = 8406 
Wasted_Row = 1354 
Idle = 35532 

BW Util Bottlenecks: 
RCDc_limit = 9968 
RCDWRc_limit = 2660 
WTRc_limit = 5400 
RTWc_limit = 17169 
CCDLc_limit = 7564 
rwq = 0 
CCDLc_limit_alone = 5425 
WTRc_limit_alone = 4716 
RTWc_limit_alone = 15714 

Commands details: 
total_CMD = 64524 
n_nop = 42976 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5168 
n_act = 3611 
n_pre = 3595 
n_ref = 0 
n_req = 15356 
total_req = 19232 

Dual Bus Interface Util: 
issued_total_row = 7206 
issued_total_col = 19232 
Row_Bus_Util =  0.111679 
CoL_Bus_Util = 0.298060 
Either_Row_CoL_Bus_Util = 0.333953 
Issued_on_Two_Bus_Simul_Util = 0.075786 
issued_two_Eff = 0.226935 
queue_avg = 17.167023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.167
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 85953 -   mf: uid=3826728, sid4294967295:w4294967295, part=8, addr=0xc17d8e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85853), 
Ready @ 85961 -   mf: uid=3826729, sid4294967295:w4294967295, part=8, addr=0xc17d8e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85861), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42927 n_act=3614 n_pre=3598 n_ref_event=0 n_req=15360 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5184 bw_util=0.2983
n_activity=29676 dram_eff=0.6486
bk0: 896a 50260i bk1: 896a 49712i bk2: 896a 50816i bk3: 896a 49787i bk4: 896a 51132i bk5: 896a 51300i bk6: 896a 50356i bk7: 896a 50447i bk8: 936a 50783i bk9: 936a 50767i bk10: 848a 51271i bk11: 848a 50596i bk12: 832a 52221i bk13: 832a 52159i bk14: 832a 51947i bk15: 832a 52201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764714
Row_Buffer_Locality_read = 0.815202
Row_Buffer_Locality_write = 0.216821
Bank_Level_Parallism = 8.060211
Bank_Level_Parallism_Col = 5.821501
Bank_Level_Parallism_Ready = 2.587438
write_to_read_ratio_blp_rw_average = 0.334554
GrpLevelPara = 2.955940 

BW Util details:
bwutil = 0.298308 
total_CMD = 64524 
util_bw = 19248 
Wasted_Col = 8323 
Wasted_Row = 1211 
Idle = 35742 

BW Util Bottlenecks: 
RCDc_limit = 9679 
RCDWRc_limit = 2788 
WTRc_limit = 4664 
RTWc_limit = 17602 
CCDLc_limit = 7025 
rwq = 0 
CCDLc_limit_alone = 5208 
WTRc_limit_alone = 4232 
RTWc_limit_alone = 16217 

Commands details: 
total_CMD = 64524 
n_nop = 42927 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5184 
n_act = 3614 
n_pre = 3598 
n_ref = 0 
n_req = 15360 
total_req = 19248 

Dual Bus Interface Util: 
issued_total_row = 7212 
issued_total_col = 19248 
Row_Bus_Util =  0.111772 
CoL_Bus_Util = 0.298308 
Either_Row_CoL_Bus_Util = 0.334713 
Issued_on_Two_Bus_Simul_Util = 0.075367 
issued_two_Eff = 0.225170 
queue_avg = 16.703241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43064 n_act=3604 n_pre=3588 n_ref_event=0 n_req=15360 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5184 bw_util=0.2983
n_activity=29877 dram_eff=0.6442
bk0: 896a 50847i bk1: 896a 50577i bk2: 896a 50122i bk3: 896a 50039i bk4: 896a 50986i bk5: 896a 50066i bk6: 896a 50698i bk7: 896a 50377i bk8: 936a 50370i bk9: 936a 50032i bk10: 848a 50970i bk11: 848a 51393i bk12: 832a 51469i bk13: 832a 50956i bk14: 832a 51558i bk15: 832a 51519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765365
Row_Buffer_Locality_read = 0.815344
Row_Buffer_Locality_write = 0.222994
Bank_Level_Parallism = 8.188560
Bank_Level_Parallism_Col = 5.950033
Bank_Level_Parallism_Ready = 2.580684
write_to_read_ratio_blp_rw_average = 0.343421
GrpLevelPara = 3.002114 

BW Util details:
bwutil = 0.298308 
total_CMD = 64524 
util_bw = 19248 
Wasted_Col = 8329 
Wasted_Row = 1215 
Idle = 35732 

BW Util Bottlenecks: 
RCDc_limit = 9678 
RCDWRc_limit = 2589 
WTRc_limit = 4741 
RTWc_limit = 19373 
CCDLc_limit = 7506 
rwq = 0 
CCDLc_limit_alone = 5353 
WTRc_limit_alone = 4241 
RTWc_limit_alone = 17720 

Commands details: 
total_CMD = 64524 
n_nop = 43064 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5184 
n_act = 3604 
n_pre = 3588 
n_ref = 0 
n_req = 15360 
total_req = 19248 

Dual Bus Interface Util: 
issued_total_row = 7192 
issued_total_col = 19248 
Row_Bus_Util =  0.111462 
CoL_Bus_Util = 0.298308 
Either_Row_CoL_Bus_Util = 0.332589 
Issued_on_Two_Bus_Simul_Util = 0.077181 
issued_two_Eff = 0.232060 
queue_avg = 16.907694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9077
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43034 n_act=3661 n_pre=3645 n_ref_event=0 n_req=15349 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5140 bw_util=0.2976
n_activity=30023 dram_eff=0.6396
bk0: 896a 50835i bk1: 896a 50834i bk2: 896a 50174i bk3: 896a 50905i bk4: 896a 51909i bk5: 896a 50450i bk6: 896a 50349i bk7: 896a 51354i bk8: 936a 49855i bk9: 936a 49961i bk10: 848a 50935i bk11: 848a 51087i bk12: 832a 51694i bk13: 832a 51767i bk14: 832a 51519i bk15: 832a 51603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761483
Row_Buffer_Locality_read = 0.812571
Row_Buffer_Locality_write = 0.202335
Bank_Level_Parallism = 8.039210
Bank_Level_Parallism_Col = 5.787385
Bank_Level_Parallism_Ready = 2.513487
write_to_read_ratio_blp_rw_average = 0.354734
GrpLevelPara = 2.988089 

BW Util details:
bwutil = 0.297626 
total_CMD = 64524 
util_bw = 19204 
Wasted_Col = 8476 
Wasted_Row = 1241 
Idle = 35603 

BW Util Bottlenecks: 
RCDc_limit = 9593 
RCDWRc_limit = 2836 
WTRc_limit = 4328 
RTWc_limit = 19892 
CCDLc_limit = 7405 
rwq = 0 
CCDLc_limit_alone = 5323 
WTRc_limit_alone = 3883 
RTWc_limit_alone = 18255 

Commands details: 
total_CMD = 64524 
n_nop = 43034 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5140 
n_act = 3661 
n_pre = 3645 
n_ref = 0 
n_req = 15349 
total_req = 19204 

Dual Bus Interface Util: 
issued_total_row = 7306 
issued_total_col = 19204 
Row_Bus_Util =  0.113229 
CoL_Bus_Util = 0.297626 
Either_Row_CoL_Bus_Util = 0.333054 
Issued_on_Two_Bus_Simul_Util = 0.077801 
issued_two_Eff = 0.233597 
queue_avg = 17.273294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2733
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 85945 -   mf: uid=3826725, sid4294967295:w4294967295, part=11, addr=0xc1821400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85845), 
Ready @ 85953 -   mf: uid=3826727, sid4294967295:w4294967295, part=11, addr=0xc1821480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85853), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42997 n_act=3574 n_pre=3558 n_ref_event=0 n_req=15350 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2977
n_activity=30163 dram_eff=0.6368
bk0: 896a 50705i bk1: 896a 50055i bk2: 896a 50440i bk3: 896a 50797i bk4: 896a 52287i bk5: 896a 51420i bk6: 896a 50820i bk7: 896a 51124i bk8: 936a 50129i bk9: 936a 50079i bk10: 848a 51237i bk11: 848a 51021i bk12: 832a 51022i bk13: 832a 50734i bk14: 832a 51755i bk15: 832a 50966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767166
Row_Buffer_Locality_read = 0.815486
Row_Buffer_Locality_write = 0.238725
Bank_Level_Parallism = 7.979703
Bank_Level_Parallism_Col = 5.819493
Bank_Level_Parallism_Ready = 2.557476
write_to_read_ratio_blp_rw_average = 0.349279
GrpLevelPara = 2.968639 

BW Util details:
bwutil = 0.297688 
total_CMD = 64524 
util_bw = 19208 
Wasted_Col = 8735 
Wasted_Row = 1274 
Idle = 35307 

BW Util Bottlenecks: 
RCDc_limit = 9928 
RCDWRc_limit = 2598 
WTRc_limit = 4682 
RTWc_limit = 19890 
CCDLc_limit = 8033 
rwq = 0 
CCDLc_limit_alone = 5868 
WTRc_limit_alone = 4190 
RTWc_limit_alone = 18217 

Commands details: 
total_CMD = 64524 
n_nop = 42997 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 3574 
n_pre = 3558 
n_ref = 0 
n_req = 15350 
total_req = 19208 

Dual Bus Interface Util: 
issued_total_row = 7132 
issued_total_col = 19208 
Row_Bus_Util =  0.110533 
CoL_Bus_Util = 0.297688 
Either_Row_CoL_Bus_Util = 0.333628 
Issued_on_Two_Bus_Simul_Util = 0.074592 
issued_two_Eff = 0.223580 
queue_avg = 17.057158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0572
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43032 n_act=3587 n_pre=3571 n_ref_event=0 n_req=15348 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2976
n_activity=30486 dram_eff=0.6298
bk0: 896a 50610i bk1: 896a 50278i bk2: 896a 50522i bk3: 896a 51179i bk4: 896a 51057i bk5: 896a 51290i bk6: 896a 50157i bk7: 896a 51011i bk8: 936a 50142i bk9: 936a 50712i bk10: 848a 50851i bk11: 848a 50250i bk12: 832a 51607i bk13: 832a 51572i bk14: 832a 51287i bk15: 832a 51851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766289
Row_Buffer_Locality_read = 0.815131
Row_Buffer_Locality_write = 0.231308
Bank_Level_Parallism = 7.914129
Bank_Level_Parallism_Col = 5.837768
Bank_Level_Parallism_Ready = 2.546719
write_to_read_ratio_blp_rw_average = 0.345148
GrpLevelPara = 3.004152 

BW Util details:
bwutil = 0.297564 
total_CMD = 64524 
util_bw = 19200 
Wasted_Col = 8653 
Wasted_Row = 1633 
Idle = 35038 

BW Util Bottlenecks: 
RCDc_limit = 9661 
RCDWRc_limit = 3009 
WTRc_limit = 4875 
RTWc_limit = 20923 
CCDLc_limit = 7730 
rwq = 0 
CCDLc_limit_alone = 5297 
WTRc_limit_alone = 4286 
RTWc_limit_alone = 19079 

Commands details: 
total_CMD = 64524 
n_nop = 43032 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 3587 
n_pre = 3571 
n_ref = 0 
n_req = 15348 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 7158 
issued_total_col = 19200 
Row_Bus_Util =  0.110935 
CoL_Bus_Util = 0.297564 
Either_Row_CoL_Bus_Util = 0.333085 
Issued_on_Two_Bus_Simul_Util = 0.075414 
issued_two_Eff = 0.226410 
queue_avg = 17.077538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0775
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43002 n_act=3626 n_pre=3610 n_ref_event=0 n_req=15352 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5152 bw_util=0.2978
n_activity=30120 dram_eff=0.638
bk0: 896a 51131i bk1: 896a 51333i bk2: 896a 50586i bk3: 896a 51424i bk4: 896a 51354i bk5: 896a 51360i bk6: 896a 51436i bk7: 896a 51009i bk8: 936a 49689i bk9: 936a 50308i bk10: 848a 51156i bk11: 848a 50672i bk12: 832a 52427i bk13: 832a 51338i bk14: 832a 51829i bk15: 832a 52400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763809
Row_Buffer_Locality_read = 0.816055
Row_Buffer_Locality_write = 0.193323
Bank_Level_Parallism = 7.802447
Bank_Level_Parallism_Col = 5.631714
Bank_Level_Parallism_Ready = 2.446867
write_to_read_ratio_blp_rw_average = 0.339015
GrpLevelPara = 2.967031 

BW Util details:
bwutil = 0.297812 
total_CMD = 64524 
util_bw = 19216 
Wasted_Col = 8661 
Wasted_Row = 1381 
Idle = 35266 

BW Util Bottlenecks: 
RCDc_limit = 9766 
RCDWRc_limit = 2703 
WTRc_limit = 5096 
RTWc_limit = 18118 
CCDLc_limit = 7197 
rwq = 0 
CCDLc_limit_alone = 5361 
WTRc_limit_alone = 4629 
RTWc_limit_alone = 16749 

Commands details: 
total_CMD = 64524 
n_nop = 43002 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5152 
n_act = 3626 
n_pre = 3610 
n_ref = 0 
n_req = 15352 
total_req = 19216 

Dual Bus Interface Util: 
issued_total_row = 7236 
issued_total_col = 19216 
Row_Bus_Util =  0.112144 
CoL_Bus_Util = 0.297812 
Either_Row_CoL_Bus_Util = 0.333550 
Issued_on_Two_Bus_Simul_Util = 0.076406 
issued_two_Eff = 0.229068 
queue_avg = 16.846134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8461
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42938 n_act=3661 n_pre=3645 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=30353 dram_eff=0.6339
bk0: 896a 50111i bk1: 896a 50054i bk2: 896a 51274i bk3: 896a 50248i bk4: 896a 50829i bk5: 896a 50471i bk6: 896a 50656i bk7: 896a 51210i bk8: 936a 50940i bk9: 936a 50228i bk10: 848a 50120i bk11: 848a 50619i bk12: 832a 51467i bk13: 832a 50710i bk14: 832a 50542i bk15: 832a 51585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761623
Row_Buffer_Locality_read = 0.813282
Row_Buffer_Locality_write = 0.200155
Bank_Level_Parallism = 8.087685
Bank_Level_Parallism_Col = 5.893505
Bank_Level_Parallism_Ready = 2.619387
write_to_read_ratio_blp_rw_average = 0.332588
GrpLevelPara = 3.010621 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8675 
Wasted_Row = 1349 
Idle = 35260 

BW Util Bottlenecks: 
RCDc_limit = 9950 
RCDWRc_limit = 2955 
WTRc_limit = 5869 
RTWc_limit = 19495 
CCDLc_limit = 7741 
rwq = 0 
CCDLc_limit_alone = 5593 
WTRc_limit_alone = 5334 
RTWc_limit_alone = 17882 

Commands details: 
total_CMD = 64524 
n_nop = 42938 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3661 
n_pre = 3645 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7306 
issued_total_col = 19240 
Row_Bus_Util =  0.113229 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.334542 
Issued_on_Two_Bus_Simul_Util = 0.076871 
issued_two_Eff = 0.229779 
queue_avg = 16.994591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9946
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43055 n_act=3610 n_pre=3594 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=29647 dram_eff=0.649
bk0: 896a 49979i bk1: 896a 50374i bk2: 896a 51267i bk3: 896a 50353i bk4: 896a 51253i bk5: 896a 51017i bk6: 896a 50429i bk7: 896a 50954i bk8: 936a 50177i bk9: 936a 50214i bk10: 848a 51365i bk11: 848a 50887i bk12: 832a 50689i bk13: 832a 51922i bk14: 832a 52139i bk15: 832a 52077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764943
Row_Buffer_Locality_read = 0.815202
Row_Buffer_Locality_write = 0.218702
Bank_Level_Parallism = 8.123398
Bank_Level_Parallism_Col = 5.954104
Bank_Level_Parallism_Ready = 2.625884
write_to_read_ratio_blp_rw_average = 0.340056
GrpLevelPara = 3.056386 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8072 
Wasted_Row = 1327 
Idle = 35885 

BW Util Bottlenecks: 
RCDc_limit = 9512 
RCDWRc_limit = 2650 
WTRc_limit = 5278 
RTWc_limit = 18205 
CCDLc_limit = 6989 
rwq = 0 
CCDLc_limit_alone = 4852 
WTRc_limit_alone = 4685 
RTWc_limit_alone = 16661 

Commands details: 
total_CMD = 64524 
n_nop = 43055 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3610 
n_pre = 3594 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7204 
issued_total_col = 19240 
Row_Bus_Util =  0.111648 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.332729 
Issued_on_Two_Bus_Simul_Util = 0.077103 
issued_two_Eff = 0.231729 
queue_avg = 16.855665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8557
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42965 n_act=3640 n_pre=3624 n_ref_event=0 n_req=15356 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5168 bw_util=0.2981
n_activity=30144 dram_eff=0.638
bk0: 896a 50692i bk1: 896a 50661i bk2: 896a 51031i bk3: 896a 50510i bk4: 896a 50487i bk5: 896a 50888i bk6: 896a 50246i bk7: 896a 51378i bk8: 936a 50039i bk9: 936a 50875i bk10: 848a 51203i bk11: 848a 50639i bk12: 832a 51495i bk13: 832a 51526i bk14: 832a 51160i bk15: 832a 51498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762959
Row_Buffer_Locality_read = 0.814704
Row_Buffer_Locality_write = 0.199690
Bank_Level_Parallism = 8.018551
Bank_Level_Parallism_Col = 5.817138
Bank_Level_Parallism_Ready = 2.588758
write_to_read_ratio_blp_rw_average = 0.343290
GrpLevelPara = 3.002565 

BW Util details:
bwutil = 0.298060 
total_CMD = 64524 
util_bw = 19232 
Wasted_Col = 8589 
Wasted_Row = 1288 
Idle = 35415 

BW Util Bottlenecks: 
RCDc_limit = 9829 
RCDWRc_limit = 2925 
WTRc_limit = 4722 
RTWc_limit = 19846 
CCDLc_limit = 7217 
rwq = 0 
CCDLc_limit_alone = 5081 
WTRc_limit_alone = 4216 
RTWc_limit_alone = 18216 

Commands details: 
total_CMD = 64524 
n_nop = 42965 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5168 
n_act = 3640 
n_pre = 3624 
n_ref = 0 
n_req = 15356 
total_req = 19232 

Dual Bus Interface Util: 
issued_total_row = 7264 
issued_total_col = 19232 
Row_Bus_Util =  0.112578 
CoL_Bus_Util = 0.298060 
Either_Row_CoL_Bus_Util = 0.334124 
Issued_on_Two_Bus_Simul_Util = 0.076514 
issued_two_Eff = 0.228999 
queue_avg = 16.985510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9855
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42980 n_act=3613 n_pre=3597 n_ref_event=0 n_req=15354 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2979
n_activity=30603 dram_eff=0.6282
bk0: 896a 50961i bk1: 896a 50687i bk2: 896a 50263i bk3: 896a 50003i bk4: 896a 50919i bk5: 896a 51378i bk6: 896a 51107i bk7: 896a 51931i bk8: 936a 50749i bk9: 936a 51086i bk10: 848a 52142i bk11: 848a 51829i bk12: 832a 51290i bk13: 832a 51355i bk14: 832a 50925i bk15: 832a 52106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764687
Row_Buffer_Locality_read = 0.816055
Row_Buffer_Locality_write = 0.204651
Bank_Level_Parallism = 7.760845
Bank_Level_Parallism_Col = 5.647517
Bank_Level_Parallism_Ready = 2.493602
write_to_read_ratio_blp_rw_average = 0.342049
GrpLevelPara = 2.930213 

BW Util details:
bwutil = 0.297936 
total_CMD = 64524 
util_bw = 19224 
Wasted_Col = 8819 
Wasted_Row = 1465 
Idle = 35016 

BW Util Bottlenecks: 
RCDc_limit = 9721 
RCDWRc_limit = 2888 
WTRc_limit = 5700 
RTWc_limit = 17822 
CCDLc_limit = 7445 
rwq = 0 
CCDLc_limit_alone = 5352 
WTRc_limit_alone = 5090 
RTWc_limit_alone = 16339 

Commands details: 
total_CMD = 64524 
n_nop = 42980 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 3613 
n_pre = 3597 
n_ref = 0 
n_req = 15354 
total_req = 19224 

Dual Bus Interface Util: 
issued_total_row = 7210 
issued_total_col = 19224 
Row_Bus_Util =  0.111741 
CoL_Bus_Util = 0.297936 
Either_Row_CoL_Bus_Util = 0.333891 
Issued_on_Two_Bus_Simul_Util = 0.075786 
issued_two_Eff = 0.226977 
queue_avg = 16.950762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9508
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42950 n_act=3627 n_pre=3611 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=30371 dram_eff=0.6335
bk0: 896a 50352i bk1: 896a 50469i bk2: 896a 50093i bk3: 896a 50923i bk4: 896a 51430i bk5: 896a 51477i bk6: 896a 51833i bk7: 896a 50763i bk8: 936a 50852i bk9: 936a 49724i bk10: 848a 51041i bk11: 848a 50676i bk12: 832a 52023i bk13: 832a 51705i bk14: 832a 51964i bk15: 832a 51067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763836
Row_Buffer_Locality_read = 0.812429
Row_Buffer_Locality_write = 0.235703
Bank_Level_Parallism = 7.898331
Bank_Level_Parallism_Col = 5.721331
Bank_Level_Parallism_Ready = 2.558992
write_to_read_ratio_blp_rw_average = 0.346705
GrpLevelPara = 2.981982 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8765 
Wasted_Row = 1286 
Idle = 35233 

BW Util Bottlenecks: 
RCDc_limit = 9934 
RCDWRc_limit = 2721 
WTRc_limit = 4745 
RTWc_limit = 19211 
CCDLc_limit = 7327 
rwq = 0 
CCDLc_limit_alone = 5259 
WTRc_limit_alone = 4198 
RTWc_limit_alone = 17690 

Commands details: 
total_CMD = 64524 
n_nop = 42950 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3627 
n_pre = 3611 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7238 
issued_total_col = 19240 
Row_Bus_Util =  0.112175 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.334356 
Issued_on_Two_Bus_Simul_Util = 0.076003 
issued_two_Eff = 0.227311 
queue_avg = 16.895575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8956
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42978 n_act=3624 n_pre=3608 n_ref_event=0 n_req=15354 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2979
n_activity=30483 dram_eff=0.6306
bk0: 896a 50852i bk1: 896a 50576i bk2: 896a 50358i bk3: 896a 50635i bk4: 896a 50915i bk5: 896a 50504i bk6: 896a 51200i bk7: 896a 50605i bk8: 936a 50973i bk9: 936a 50409i bk10: 848a 51208i bk11: 848a 50977i bk12: 832a 51353i bk13: 832a 51136i bk14: 832a 51056i bk15: 832a 51788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763970
Row_Buffer_Locality_read = 0.814989
Row_Buffer_Locality_write = 0.207752
Bank_Level_Parallism = 7.921496
Bank_Level_Parallism_Col = 5.782156
Bank_Level_Parallism_Ready = 2.553787
write_to_read_ratio_blp_rw_average = 0.344309
GrpLevelPara = 2.984747 

BW Util details:
bwutil = 0.297936 
total_CMD = 64524 
util_bw = 19224 
Wasted_Col = 8785 
Wasted_Row = 1429 
Idle = 35086 

BW Util Bottlenecks: 
RCDc_limit = 9799 
RCDWRc_limit = 2895 
WTRc_limit = 5082 
RTWc_limit = 19535 
CCDLc_limit = 7389 
rwq = 0 
CCDLc_limit_alone = 5283 
WTRc_limit_alone = 4498 
RTWc_limit_alone = 18013 

Commands details: 
total_CMD = 64524 
n_nop = 42978 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 3624 
n_pre = 3608 
n_ref = 0 
n_req = 15354 
total_req = 19224 

Dual Bus Interface Util: 
issued_total_row = 7232 
issued_total_col = 19224 
Row_Bus_Util =  0.112082 
CoL_Bus_Util = 0.297936 
Either_Row_CoL_Bus_Util = 0.333922 
Issued_on_Two_Bus_Simul_Util = 0.076096 
issued_two_Eff = 0.227885 
queue_avg = 17.441092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4411
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42950 n_act=3666 n_pre=3651 n_ref_event=0 n_req=15362 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5180 bw_util=0.2982
n_activity=30669 dram_eff=0.6275
bk0: 896a 50427i bk1: 896a 50509i bk2: 896a 49671i bk3: 896a 50828i bk4: 896a 51021i bk5: 896a 50673i bk6: 896a 50607i bk7: 896a 50635i bk8: 936a 49893i bk9: 936a 50198i bk10: 848a 50923i bk11: 848a 50149i bk12: 832a 51233i bk13: 832a 50652i bk14: 832a 51624i bk15: 832a 51345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761263
Row_Buffer_Locality_read = 0.813638
Row_Buffer_Locality_write = 0.192901
Bank_Level_Parallism = 8.036125
Bank_Level_Parallism_Col = 5.897851
Bank_Level_Parallism_Ready = 2.626637
write_to_read_ratio_blp_rw_average = 0.345041
GrpLevelPara = 2.977189 

BW Util details:
bwutil = 0.298246 
total_CMD = 64524 
util_bw = 19244 
Wasted_Col = 8795 
Wasted_Row = 1497 
Idle = 34988 

BW Util Bottlenecks: 
RCDc_limit = 10017 
RCDWRc_limit = 3019 
WTRc_limit = 5353 
RTWc_limit = 20001 
CCDLc_limit = 7927 
rwq = 0 
CCDLc_limit_alone = 5542 
WTRc_limit_alone = 4711 
RTWc_limit_alone = 18258 

Commands details: 
total_CMD = 64524 
n_nop = 42950 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5180 
n_act = 3666 
n_pre = 3651 
n_ref = 0 
n_req = 15362 
total_req = 19244 

Dual Bus Interface Util: 
issued_total_row = 7317 
issued_total_col = 19244 
Row_Bus_Util =  0.113400 
CoL_Bus_Util = 0.298246 
Either_Row_CoL_Bus_Util = 0.334356 
Issued_on_Two_Bus_Simul_Util = 0.077289 
issued_two_Eff = 0.231158 
queue_avg = 17.462448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4624
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 85937 -   mf: uid=3826721, sid4294967295:w4294967295, part=21, addr=0xc189f380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85837), 
Ready @ 85943 -   mf: uid=3826723, sid4294967295:w4294967295, part=21, addr=0xc189f300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85843), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43049 n_act=3596 n_pre=3580 n_ref_event=0 n_req=15356 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2979
n_activity=29891 dram_eff=0.6431
bk0: 896a 50794i bk1: 896a 50419i bk2: 896a 50978i bk3: 896a 51461i bk4: 896a 50916i bk5: 896a 50989i bk6: 896a 50920i bk7: 896a 50646i bk8: 936a 50251i bk9: 936a 50673i bk10: 848a 50802i bk11: 848a 51346i bk12: 832a 51755i bk13: 832a 51557i bk14: 832a 51132i bk15: 832a 51876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765809
Row_Buffer_Locality_read = 0.817904
Row_Buffer_Locality_write = 0.198296
Bank_Level_Parallism = 8.011607
Bank_Level_Parallism_Col = 5.772853
Bank_Level_Parallism_Ready = 2.531263
write_to_read_ratio_blp_rw_average = 0.344979
GrpLevelPara = 2.969310 

BW Util details:
bwutil = 0.297936 
total_CMD = 64524 
util_bw = 19224 
Wasted_Col = 8343 
Wasted_Row = 1294 
Idle = 35663 

BW Util Bottlenecks: 
RCDc_limit = 9420 
RCDWRc_limit = 2796 
WTRc_limit = 4390 
RTWc_limit = 18617 
CCDLc_limit = 7362 
rwq = 0 
CCDLc_limit_alone = 5470 
WTRc_limit_alone = 3965 
RTWc_limit_alone = 17150 

Commands details: 
total_CMD = 64524 
n_nop = 43049 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 3596 
n_pre = 3580 
n_ref = 0 
n_req = 15356 
total_req = 19224 

Dual Bus Interface Util: 
issued_total_row = 7176 
issued_total_col = 19224 
Row_Bus_Util =  0.111214 
CoL_Bus_Util = 0.297936 
Either_Row_CoL_Bus_Util = 0.332822 
Issued_on_Two_Bus_Simul_Util = 0.076328 
issued_two_Eff = 0.229336 
queue_avg = 17.525650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5257
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 85945 -   mf: uid=3826724, sid4294967295:w4294967295, part=22, addr=0xc18d6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85845), 
Ready @ 85951 -   mf: uid=3826726, sid4294967295:w4294967295, part=22, addr=0xc18d6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85851), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42989 n_act=3618 n_pre=3602 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=29870 dram_eff=0.6441
bk0: 896a 50612i bk1: 896a 50735i bk2: 896a 50467i bk3: 896a 50816i bk4: 896a 50326i bk5: 896a 50831i bk6: 896a 50944i bk7: 896a 51198i bk8: 936a 49654i bk9: 936a 51393i bk10: 848a 50716i bk11: 848a 50569i bk12: 832a 50513i bk13: 832a 51404i bk14: 832a 52629i bk15: 832a 52462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764422
Row_Buffer_Locality_read = 0.815984
Row_Buffer_Locality_write = 0.204019
Bank_Level_Parallism = 8.073380
Bank_Level_Parallism_Col = 5.836028
Bank_Level_Parallism_Ready = 2.612890
write_to_read_ratio_blp_rw_average = 0.344680
GrpLevelPara = 2.981470 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8410 
Wasted_Row = 1145 
Idle = 35729 

BW Util Bottlenecks: 
RCDc_limit = 9631 
RCDWRc_limit = 2808 
WTRc_limit = 4629 
RTWc_limit = 18645 
CCDLc_limit = 7364 
rwq = 0 
CCDLc_limit_alone = 5246 
WTRc_limit_alone = 4093 
RTWc_limit_alone = 17063 

Commands details: 
total_CMD = 64524 
n_nop = 42989 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3618 
n_pre = 3602 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7220 
issued_total_col = 19240 
Row_Bus_Util =  0.111896 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.333752 
Issued_on_Two_Bus_Simul_Util = 0.076328 
issued_two_Eff = 0.228697 
queue_avg = 17.214664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2147
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42974 n_act=3612 n_pre=3597 n_ref_event=0 n_req=15356 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2979
n_activity=30137 dram_eff=0.6379
bk0: 896a 50950i bk1: 896a 50191i bk2: 896a 50889i bk3: 896a 50958i bk4: 896a 51416i bk5: 896a 50885i bk6: 896a 50980i bk7: 896a 51182i bk8: 936a 50088i bk9: 936a 50774i bk10: 848a 51111i bk11: 848a 51253i bk12: 832a 51194i bk13: 832a 51540i bk14: 832a 51396i bk15: 832a 51804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764702
Row_Buffer_Locality_read = 0.814775
Row_Buffer_Locality_write = 0.219210
Bank_Level_Parallism = 7.934056
Bank_Level_Parallism_Col = 5.769946
Bank_Level_Parallism_Ready = 2.528558
write_to_read_ratio_blp_rw_average = 0.348700
GrpLevelPara = 3.006006 

BW Util details:
bwutil = 0.297936 
total_CMD = 64524 
util_bw = 19224 
Wasted_Col = 8559 
Wasted_Row = 1348 
Idle = 35393 

BW Util Bottlenecks: 
RCDc_limit = 9744 
RCDWRc_limit = 2990 
WTRc_limit = 4778 
RTWc_limit = 19620 
CCDLc_limit = 7160 
rwq = 0 
CCDLc_limit_alone = 4997 
WTRc_limit_alone = 4203 
RTWc_limit_alone = 18032 

Commands details: 
total_CMD = 64524 
n_nop = 42974 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 3612 
n_pre = 3597 
n_ref = 0 
n_req = 15356 
total_req = 19224 

Dual Bus Interface Util: 
issued_total_row = 7209 
issued_total_col = 19224 
Row_Bus_Util =  0.111726 
CoL_Bus_Util = 0.297936 
Either_Row_CoL_Bus_Util = 0.333984 
Issued_on_Two_Bus_Simul_Util = 0.075677 
issued_two_Eff = 0.226589 
queue_avg = 16.960712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9607
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42980 n_act=3612 n_pre=3596 n_ref_event=0 n_req=15358 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5176 bw_util=0.2982
n_activity=30298 dram_eff=0.635
bk0: 896a 50172i bk1: 896a 51388i bk2: 896a 50319i bk3: 896a 50697i bk4: 896a 51071i bk5: 896a 50550i bk6: 896a 51098i bk7: 896a 51253i bk8: 936a 50690i bk9: 936a 50196i bk10: 848a 51013i bk11: 848a 50320i bk12: 832a 51575i bk13: 832a 51699i bk14: 832a 51927i bk15: 832a 52086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764813
Row_Buffer_Locality_read = 0.815486
Row_Buffer_Locality_write = 0.214065
Bank_Level_Parallism = 7.924750
Bank_Level_Parallism_Col = 5.758378
Bank_Level_Parallism_Ready = 2.567620
write_to_read_ratio_blp_rw_average = 0.342954
GrpLevelPara = 2.994789 

BW Util details:
bwutil = 0.298184 
total_CMD = 64524 
util_bw = 19240 
Wasted_Col = 8542 
Wasted_Row = 1454 
Idle = 35288 

BW Util Bottlenecks: 
RCDc_limit = 9748 
RCDWRc_limit = 3031 
WTRc_limit = 4893 
RTWc_limit = 19156 
CCDLc_limit = 7159 
rwq = 0 
CCDLc_limit_alone = 5146 
WTRc_limit_alone = 4398 
RTWc_limit_alone = 17638 

Commands details: 
total_CMD = 64524 
n_nop = 42980 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5176 
n_act = 3612 
n_pre = 3596 
n_ref = 0 
n_req = 15358 
total_req = 19240 

Dual Bus Interface Util: 
issued_total_row = 7208 
issued_total_col = 19240 
Row_Bus_Util =  0.111710 
CoL_Bus_Util = 0.298184 
Either_Row_CoL_Bus_Util = 0.333891 
Issued_on_Two_Bus_Simul_Util = 0.076003 
issued_two_Eff = 0.227627 
queue_avg = 17.416481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4165
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43035 n_act=3601 n_pre=3585 n_ref_event=0 n_req=15354 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2979
n_activity=30371 dram_eff=0.633
bk0: 896a 51072i bk1: 896a 50971i bk2: 896a 50719i bk3: 896a 50749i bk4: 896a 51045i bk5: 896a 51189i bk6: 896a 50824i bk7: 896a 51037i bk8: 936a 50573i bk9: 936a 50856i bk10: 848a 52010i bk11: 848a 51891i bk12: 832a 50711i bk13: 832a 51848i bk14: 832a 52714i bk15: 832a 52081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765468
Row_Buffer_Locality_read = 0.816126
Row_Buffer_Locality_write = 0.213178
Bank_Level_Parallism = 7.755319
Bank_Level_Parallism_Col = 5.597815
Bank_Level_Parallism_Ready = 2.495526
write_to_read_ratio_blp_rw_average = 0.342419
GrpLevelPara = 2.941081 

BW Util details:
bwutil = 0.297936 
total_CMD = 64524 
util_bw = 19224 
Wasted_Col = 8737 
Wasted_Row = 1367 
Idle = 35196 

BW Util Bottlenecks: 
RCDc_limit = 9855 
RCDWRc_limit = 2794 
WTRc_limit = 4845 
RTWc_limit = 17855 
CCDLc_limit = 7196 
rwq = 0 
CCDLc_limit_alone = 5299 
WTRc_limit_alone = 4388 
RTWc_limit_alone = 16415 

Commands details: 
total_CMD = 64524 
n_nop = 43035 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 3601 
n_pre = 3585 
n_ref = 0 
n_req = 15354 
total_req = 19224 

Dual Bus Interface Util: 
issued_total_row = 7186 
issued_total_col = 19224 
Row_Bus_Util =  0.111369 
CoL_Bus_Util = 0.297936 
Either_Row_CoL_Bus_Util = 0.333039 
Issued_on_Two_Bus_Simul_Util = 0.076266 
issued_two_Eff = 0.229001 
queue_avg = 16.829908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8299
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43086 n_act=3621 n_pre=3605 n_ref_event=0 n_req=15348 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2976
n_activity=29905 dram_eff=0.642
bk0: 896a 50054i bk1: 896a 50049i bk2: 896a 50458i bk3: 896a 50709i bk4: 896a 51743i bk5: 896a 50748i bk6: 896a 50896i bk7: 896a 51260i bk8: 936a 51269i bk9: 936a 50412i bk10: 848a 51406i bk11: 848a 50884i bk12: 832a 51834i bk13: 832a 51323i bk14: 832a 50979i bk15: 832a 51666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764073
Row_Buffer_Locality_read = 0.814420
Row_Buffer_Locality_write = 0.212617
Bank_Level_Parallism = 8.028301
Bank_Level_Parallism_Col = 5.830565
Bank_Level_Parallism_Ready = 2.629167
write_to_read_ratio_blp_rw_average = 0.338951
GrpLevelPara = 2.994923 

BW Util details:
bwutil = 0.297564 
total_CMD = 64524 
util_bw = 19200 
Wasted_Col = 8513 
Wasted_Row = 1190 
Idle = 35621 

BW Util Bottlenecks: 
RCDc_limit = 9745 
RCDWRc_limit = 2865 
WTRc_limit = 4622 
RTWc_limit = 19434 
CCDLc_limit = 7285 
rwq = 0 
CCDLc_limit_alone = 5231 
WTRc_limit_alone = 4203 
RTWc_limit_alone = 17799 

Commands details: 
total_CMD = 64524 
n_nop = 43086 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 3621 
n_pre = 3605 
n_ref = 0 
n_req = 15348 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 7226 
issued_total_col = 19200 
Row_Bus_Util =  0.111989 
CoL_Bus_Util = 0.297564 
Either_Row_CoL_Bus_Util = 0.332248 
Issued_on_Two_Bus_Simul_Util = 0.077305 
issued_two_Eff = 0.232671 
queue_avg = 17.012383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0124
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43082 n_act=3589 n_pre=3573 n_ref_event=0 n_req=15348 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2976
n_activity=29976 dram_eff=0.6405
bk0: 896a 50979i bk1: 896a 50631i bk2: 896a 50275i bk3: 896a 51259i bk4: 896a 52246i bk5: 896a 50865i bk6: 896a 51829i bk7: 896a 50952i bk8: 936a 50490i bk9: 936a 50679i bk10: 848a 51274i bk11: 848a 51324i bk12: 832a 51408i bk13: 832a 51686i bk14: 832a 51271i bk15: 832a 51673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766158
Row_Buffer_Locality_read = 0.815842
Row_Buffer_Locality_write = 0.221963
Bank_Level_Parallism = 7.878395
Bank_Level_Parallism_Col = 5.722061
Bank_Level_Parallism_Ready = 2.533489
write_to_read_ratio_blp_rw_average = 0.350547
GrpLevelPara = 2.995019 

BW Util details:
bwutil = 0.297564 
total_CMD = 64524 
util_bw = 19200 
Wasted_Col = 8455 
Wasted_Row = 1398 
Idle = 35471 

BW Util Bottlenecks: 
RCDc_limit = 9600 
RCDWRc_limit = 2557 
WTRc_limit = 4459 
RTWc_limit = 18317 
CCDLc_limit = 7140 
rwq = 0 
CCDLc_limit_alone = 5157 
WTRc_limit_alone = 4097 
RTWc_limit_alone = 16696 

Commands details: 
total_CMD = 64524 
n_nop = 43082 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 3589 
n_pre = 3573 
n_ref = 0 
n_req = 15348 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 7162 
issued_total_col = 19200 
Row_Bus_Util =  0.110997 
CoL_Bus_Util = 0.297564 
Either_Row_CoL_Bus_Util = 0.332310 
Issued_on_Two_Bus_Simul_Util = 0.076251 
issued_two_Eff = 0.229456 
queue_avg = 17.110703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1107
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42998 n_act=3601 n_pre=3585 n_ref_event=0 n_req=15350 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2977
n_activity=30082 dram_eff=0.6385
bk0: 896a 49960i bk1: 896a 51370i bk2: 896a 51323i bk3: 896a 51084i bk4: 896a 51876i bk5: 896a 50505i bk6: 896a 50941i bk7: 896a 50667i bk8: 936a 50073i bk9: 936a 50100i bk10: 848a 50171i bk11: 848a 51161i bk12: 832a 51497i bk13: 832a 51618i bk14: 832a 51717i bk15: 832a 51459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765407
Row_Buffer_Locality_read = 0.815486
Row_Buffer_Locality_write = 0.217729
Bank_Level_Parallism = 7.982537
Bank_Level_Parallism_Col = 5.825096
Bank_Level_Parallism_Ready = 2.605945
write_to_read_ratio_blp_rw_average = 0.335305
GrpLevelPara = 2.994920 

BW Util details:
bwutil = 0.297688 
total_CMD = 64524 
util_bw = 19208 
Wasted_Col = 8485 
Wasted_Row = 1397 
Idle = 35434 

BW Util Bottlenecks: 
RCDc_limit = 9703 
RCDWRc_limit = 2849 
WTRc_limit = 5288 
RTWc_limit = 18186 
CCDLc_limit = 7406 
rwq = 0 
CCDLc_limit_alone = 5271 
WTRc_limit_alone = 4651 
RTWc_limit_alone = 16688 

Commands details: 
total_CMD = 64524 
n_nop = 42998 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 3601 
n_pre = 3585 
n_ref = 0 
n_req = 15350 
total_req = 19208 

Dual Bus Interface Util: 
issued_total_row = 7186 
issued_total_col = 19208 
Row_Bus_Util =  0.111369 
CoL_Bus_Util = 0.297688 
Either_Row_CoL_Bus_Util = 0.333612 
Issued_on_Two_Bus_Simul_Util = 0.075445 
issued_two_Eff = 0.226145 
queue_avg = 17.328560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3286
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43059 n_act=3559 n_pre=3543 n_ref_event=0 n_req=15346 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2974
n_activity=30153 dram_eff=0.6365
bk0: 896a 50008i bk1: 896a 50564i bk2: 896a 51161i bk3: 896a 50360i bk4: 896a 51119i bk5: 896a 51517i bk6: 896a 51138i bk7: 896a 51235i bk8: 936a 51024i bk9: 936a 50725i bk10: 848a 52184i bk11: 848a 50384i bk12: 832a 51991i bk13: 832a 50907i bk14: 832a 52291i bk15: 832a 51783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768083
Row_Buffer_Locality_read = 0.818544
Row_Buffer_Locality_write = 0.214509
Bank_Level_Parallism = 7.855151
Bank_Level_Parallism_Col = 5.718411
Bank_Level_Parallism_Ready = 2.506670
write_to_read_ratio_blp_rw_average = 0.344583
GrpLevelPara = 2.981437 

BW Util details:
bwutil = 0.297440 
total_CMD = 64524 
util_bw = 19192 
Wasted_Col = 8597 
Wasted_Row = 1407 
Idle = 35328 

BW Util Bottlenecks: 
RCDc_limit = 9534 
RCDWRc_limit = 2950 
WTRc_limit = 4793 
RTWc_limit = 19258 
CCDLc_limit = 7454 
rwq = 0 
CCDLc_limit_alone = 5314 
WTRc_limit_alone = 4335 
RTWc_limit_alone = 17576 

Commands details: 
total_CMD = 64524 
n_nop = 43059 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 3559 
n_pre = 3543 
n_ref = 0 
n_req = 15346 
total_req = 19192 

Dual Bus Interface Util: 
issued_total_row = 7102 
issued_total_col = 19192 
Row_Bus_Util =  0.110068 
CoL_Bus_Util = 0.297440 
Either_Row_CoL_Bus_Util = 0.332667 
Issued_on_Two_Bus_Simul_Util = 0.074840 
issued_two_Eff = 0.224971 
queue_avg = 17.301407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.3014
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 85934 -   mf: uid=3826719, sid4294967295:w4294967295, part=30, addr=0xc1953100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85834), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=43018 n_act=3592 n_pre=3576 n_ref_event=0 n_req=15361 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5185 bw_util=0.2983
n_activity=30174 dram_eff=0.6379
bk0: 896a 51293i bk1: 896a 50130i bk2: 896a 51582i bk3: 896a 50498i bk4: 896a 50354i bk5: 896a 51062i bk6: 896a 50427i bk7: 896a 51801i bk8: 936a 49509i bk9: 936a 49903i bk10: 848a 51004i bk11: 848a 51360i bk12: 832a 51227i bk13: 832a 51716i bk14: 832a 51790i bk15: 832a 51478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766161
Row_Buffer_Locality_read = 0.816695
Row_Buffer_Locality_write = 0.218196
Bank_Level_Parallism = 7.953838
Bank_Level_Parallism_Col = 5.825105
Bank_Level_Parallism_Ready = 2.574731
write_to_read_ratio_blp_rw_average = 0.333423
GrpLevelPara = 2.990892 

BW Util details:
bwutil = 0.298323 
total_CMD = 64524 
util_bw = 19249 
Wasted_Col = 8570 
Wasted_Row = 1426 
Idle = 35279 

BW Util Bottlenecks: 
RCDc_limit = 9681 
RCDWRc_limit = 2754 
WTRc_limit = 5297 
RTWc_limit = 18431 
CCDLc_limit = 7413 
rwq = 0 
CCDLc_limit_alone = 5287 
WTRc_limit_alone = 4655 
RTWc_limit_alone = 16947 

Commands details: 
total_CMD = 64524 
n_nop = 43018 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5185 
n_act = 3592 
n_pre = 3576 
n_ref = 0 
n_req = 15361 
total_req = 19249 

Dual Bus Interface Util: 
issued_total_row = 7168 
issued_total_col = 19249 
Row_Bus_Util =  0.111090 
CoL_Bus_Util = 0.298323 
Either_Row_CoL_Bus_Util = 0.333302 
Issued_on_Two_Bus_Simul_Util = 0.076111 
issued_two_Eff = 0.228355 
queue_avg = 17.463905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4639
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 85934 -   mf: uid=3826720, sid4294967295:w4294967295, part=31, addr=0xc1780400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85834), 
Ready @ 85941 -   mf: uid=3826722, sid4294967295:w4294967295, part=31, addr=0xc1780480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (85841), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64524 n_nop=42992 n_act=3612 n_pre=3596 n_ref_event=0 n_req=15362 n_rd=14064 n_rd_L2_A=0 n_write=0 n_wr_bk=5192 bw_util=0.2984
n_activity=30262 dram_eff=0.6363
bk0: 896a 49678i bk1: 896a 51086i bk2: 896a 50773i bk3: 896a 50576i bk4: 896a 51304i bk5: 896a 50380i bk6: 896a 51232i bk7: 896a 51254i bk8: 936a 50638i bk9: 936a 50349i bk10: 848a 51841i bk11: 848a 51383i bk12: 832a 50634i bk13: 832a 51762i bk14: 832a 50509i bk15: 832a 51927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764874
Row_Buffer_Locality_read = 0.816055
Row_Buffer_Locality_write = 0.210324
Bank_Level_Parallism = 7.952236
Bank_Level_Parallism_Col = 5.778556
Bank_Level_Parallism_Ready = 2.567148
write_to_read_ratio_blp_rw_average = 0.340028
GrpLevelPara = 2.981691 

BW Util details:
bwutil = 0.298432 
total_CMD = 64524 
util_bw = 19256 
Wasted_Col = 8583 
Wasted_Row = 1388 
Idle = 35297 

BW Util Bottlenecks: 
RCDc_limit = 9771 
RCDWRc_limit = 2780 
WTRc_limit = 4975 
RTWc_limit = 19024 
CCDLc_limit = 7331 
rwq = 0 
CCDLc_limit_alone = 5348 
WTRc_limit_alone = 4456 
RTWc_limit_alone = 17560 

Commands details: 
total_CMD = 64524 
n_nop = 42992 
Read = 14064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5192 
n_act = 3612 
n_pre = 3596 
n_ref = 0 
n_req = 15362 
total_req = 19256 

Dual Bus Interface Util: 
issued_total_row = 7208 
issued_total_col = 19256 
Row_Bus_Util =  0.111710 
CoL_Bus_Util = 0.298432 
Either_Row_CoL_Bus_Util = 0.333705 
Issued_on_Two_Bus_Simul_Util = 0.076437 
issued_two_Eff = 0.229054 
queue_avg = 17.553019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 3313
L2_cache_bank[1]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 188, Reservation_fails = 2325
L2_cache_bank[2]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 199, Reservation_fails = 2889
L2_cache_bank[3]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 182, Reservation_fails = 3037
L2_cache_bank[4]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 168, Reservation_fails = 2642
L2_cache_bank[5]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 192, Reservation_fails = 2940
L2_cache_bank[6]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 180, Reservation_fails = 2744
L2_cache_bank[7]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 181, Reservation_fails = 2738
L2_cache_bank[8]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 189, Reservation_fails = 2843
L2_cache_bank[9]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 1976
L2_cache_bank[10]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 196, Reservation_fails = 3600
L2_cache_bank[11]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 221, Reservation_fails = 2112
L2_cache_bank[12]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 211, Reservation_fails = 3156
L2_cache_bank[13]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 211, Reservation_fails = 1927
L2_cache_bank[14]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 186, Reservation_fails = 2753
L2_cache_bank[15]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 196, Reservation_fails = 2074
L2_cache_bank[16]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 169, Reservation_fails = 1485
L2_cache_bank[17]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 208, Reservation_fails = 1706
L2_cache_bank[18]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 160, Reservation_fails = 1614
L2_cache_bank[19]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 204, Reservation_fails = 2034
L2_cache_bank[20]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 204, Reservation_fails = 2557
L2_cache_bank[21]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 192, Reservation_fails = 2435
L2_cache_bank[22]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 213, Reservation_fails = 2068
L2_cache_bank[23]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 224, Reservation_fails = 2083
L2_cache_bank[24]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 205, Reservation_fails = 3233
L2_cache_bank[25]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 173, Reservation_fails = 2473
L2_cache_bank[26]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 219, Reservation_fails = 2378
L2_cache_bank[27]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 180, Reservation_fails = 3923
L2_cache_bank[28]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 188, Reservation_fails = 2035
L2_cache_bank[29]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 194, Reservation_fails = 2665
L2_cache_bank[30]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 197, Reservation_fails = 2173
L2_cache_bank[31]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 167, Reservation_fails = 2044
L2_cache_bank[32]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 196, Reservation_fails = 1403
L2_cache_bank[33]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 217, Reservation_fails = 1658
L2_cache_bank[34]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 203, Reservation_fails = 2113
L2_cache_bank[35]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 180, Reservation_fails = 1583
L2_cache_bank[36]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 215, Reservation_fails = 2960
L2_cache_bank[37]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 190, Reservation_fails = 1500
L2_cache_bank[38]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 220, Reservation_fails = 2025
L2_cache_bank[39]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 204, Reservation_fails = 2256
L2_cache_bank[40]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 204, Reservation_fails = 2211
L2_cache_bank[41]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 181, Reservation_fails = 1764
L2_cache_bank[42]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 214, Reservation_fails = 2144
L2_cache_bank[43]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 204, Reservation_fails = 1394
L2_cache_bank[44]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 214, Reservation_fails = 2118
L2_cache_bank[45]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 202, Reservation_fails = 1835
L2_cache_bank[46]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 202, Reservation_fails = 1829
L2_cache_bank[47]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 234, Reservation_fails = 2711
L2_cache_bank[48]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 223, Reservation_fails = 2503
L2_cache_bank[49]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 170, Reservation_fails = 1847
L2_cache_bank[50]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 204, Reservation_fails = 1950
L2_cache_bank[51]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 192, Reservation_fails = 1227
L2_cache_bank[52]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 176, Reservation_fails = 751
L2_cache_bank[53]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 183, Reservation_fails = 2189
L2_cache_bank[54]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 201, Reservation_fails = 1592
L2_cache_bank[55]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 176, Reservation_fails = 1227
L2_cache_bank[56]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 180, Reservation_fails = 2603
L2_cache_bank[57]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 213, Reservation_fails = 1667
L2_cache_bank[58]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 209, Reservation_fails = 1675
L2_cache_bank[59]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 203, Reservation_fails = 1702
L2_cache_bank[60]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 226, Reservation_fails = 2116
L2_cache_bank[61]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 209, Reservation_fails = 1712
L2_cache_bank[62]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 201, Reservation_fails = 1947
L2_cache_bank[63]: Access = 18520, Miss = 11656, Miss_rate = 0.629, Pending_hits = 181, Reservation_fails = 1874
L2_total_cache_accesses = 1185280
L2_total_cache_misses = 745984
L2_total_cache_miss_rate = 0.6294
L2_total_cache_pending_hits = 12640
L2_total_cache_reservation_fails = 140061
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 426656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 140061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 337536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 140061
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.082
average_pipeline_duty_cycle=4500.292969
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2784704
	Total NON REG=400896
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2794432
	Total NON REG=400896
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2791456
	Total NON REG=400896
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2796032
	Total NON REG=400896
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2788704
	Total NON REG=400896
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2786720
	Total NON REG=400896
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2791904
	Total NON REG=400896
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789344
	Total NON REG=400896
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2785792
	Total NON REG=400896
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2790880
	Total NON REG=400896
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2778528
	Total NON REG=400896
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2783200
	Total NON REG=400896
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2787424
	Total NON REG=400896
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2787968
	Total NON REG=400896
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1395648
	Total NON REG=200448
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1392128
	Total NON REG=200448
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2791360
	Total NON REG=400896
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2787392
	Total NON REG=400896
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2786496
	Total NON REG=400896
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2781472
	Total NON REG=400896
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2784352
	Total NON REG=400896
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2787712
	Total NON REG=400896
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2785792
	Total NON REG=400896
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1395360
	Total NON REG=200448
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2791392
	Total NON REG=400896
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2787712
	Total NON REG=400896
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1393056
	Total NON REG=200448
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2781440
	Total NON REG=400896
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2788608
	Total NON REG=400896
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1392544
	Total NON REG=200448
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2791200
	Total NON REG=400896
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1393184
	Total NON REG=200448
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1391296
	Total NON REG=200448
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2780736
	Total NON REG=400896
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789984
	Total NON REG=400896
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2794304
	Total NON REG=400896
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2783072
	Total NON REG=400896
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2785696
	Total NON REG=400896
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789536
	Total NON REG=400896
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2784672
	Total NON REG=400896
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2785280
	Total NON REG=400896
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2776800
	Total NON REG=400896
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2786432
	Total NON REG=400896
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2792768
	Total NON REG=400896
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2777024
	Total NON REG=400896
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1393472
	Total NON REG=200448
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2781216
	Total NON REG=400896
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2781024
	Total NON REG=400896
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2790304
	Total NON REG=400896
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1393152
	Total NON REG=200448
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2790784
	Total NON REG=400896
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2782336
	Total NON REG=400896
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2783136
	Total NON REG=400896
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1393856
	Total NON REG=200448
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1392384
	Total NON REG=200448
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2786400
	Total NON REG=400896
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1395168
	Total NON REG=200448
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2790080
	Total NON REG=400896
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2778432
	Total NON REG=400896
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2792992
	Total NON REG=400896
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2788064
	Total NON REG=400896
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2782624
	Total NON REG=400896
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789152
	Total NON REG=400896
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789248
	Total NON REG=400896
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2793216
	Total NON REG=400896
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2790016
	Total NON REG=400896
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2791584
	Total NON REG=400896
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2788160
	Total NON REG=400896
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2790816
	Total NON REG=400896
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2785216
	Total NON REG=400896
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2782976
	Total NON REG=400896
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40272
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31168
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22695936
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=151552
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4736
	Total REG Reads=3841024
	Total REG Writes=2595424
	Total NON REG=397824
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2781248
	Total NON REG=400896
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2793120
	Total NON REG=400896
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1393888
	Total NON REG=200448
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789696
	Total NON REG=400896
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2789568
	Total NON REG=400896
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1392448
	Total NON REG=200448
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=40176
	Total FP Deocded Instructions=6912
	Total INT Deocded Instructions=31072
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22724608
	Total FP Acesses=98816
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=114688
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1743872
	Total MEM Acesses=154624
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4832
	Total REG Reads=3844096
	Total REG Writes=2788256
	Total NON REG=400896
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=20088
	Total FP Deocded Instructions=3456
	Total INT Deocded Instructions=15536
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=11362304
	Total FP Acesses=49408
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=57344
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3145728
	Total SP Acesses=871936
	Total MEM Acesses=77312
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2416
	Total REG Reads=1922048
	Total REG Writes=1395264
	Total NON REG=200448


==========Power Metrics -- Memory==========
Total memory controller accesses: 450048
Total memory controller reads: 450048
Total memory controller writes: 0
!!!Total Shared memory access: 267264
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 889344
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 5127
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 295936
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 30665
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 889344
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 426656
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 12640
	Cache_stats[GLOBAL_ACC_R][MISS] = 112512
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 140061
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 337536
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 73984
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 889344
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

icnt_total_pkts_mem_to_simt=1185280
icnt_total_pkts_simt_to_mem=1185280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1185280
Req_Network_cycles = 85931
Req_Network_injected_packets_per_cycle =      13.7934 
Req_Network_conflicts_per_cycle =      11.2233
Req_Network_conflicts_per_cycle_util =      18.6144
Req_Bank_Level_Parallism =      22.8770
Req_Network_in_buffer_full_per_cycle =       0.4825
Req_Network_in_buffer_avg_util =      66.6129
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       6.5165

Reply_Network_injected_packets_num = 1185280
Reply_Network_cycles = 85931
Reply_Network_injected_packets_per_cycle =       13.7934
Reply_Network_conflicts_per_cycle =       14.5474
Reply_Network_conflicts_per_cycle_util =      22.5178
Reply_Bank_Level_Parallism =      21.3506
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      20.5264
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1724
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 33 sec (753 sec)
gpgpu_simulation_rate = 118942 (inst/sec)
gpgpu_simulation_rate = 114 (cycle/sec)
gpgpu_silicon_slowdown = 9929824x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
