// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFGaussianFilter7x7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        InStream_V_V_TDATA,
        InStream_V_V_TVALID,
        InStream_V_V_TREADY,
        OutStream_V_V_TDATA,
        OutStream_V_V_TVALID,
        OutStream_V_V_TREADY,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 34'd2048;
parameter    ap_ST_fsm_state37 = 34'd4096;
parameter    ap_ST_fsm_state38 = 34'd8192;
parameter    ap_ST_fsm_state39 = 34'd16384;
parameter    ap_ST_fsm_state40 = 34'd32768;
parameter    ap_ST_fsm_state41 = 34'd65536;
parameter    ap_ST_fsm_state42 = 34'd131072;
parameter    ap_ST_fsm_state43 = 34'd262144;
parameter    ap_ST_fsm_state44 = 34'd524288;
parameter    ap_ST_fsm_state45 = 34'd1048576;
parameter    ap_ST_fsm_state46 = 34'd2097152;
parameter    ap_ST_fsm_state47 = 34'd4194304;
parameter    ap_ST_fsm_state48 = 34'd8388608;
parameter    ap_ST_fsm_state49 = 34'd16777216;
parameter    ap_ST_fsm_state50 = 34'd33554432;
parameter    ap_ST_fsm_state51 = 34'd67108864;
parameter    ap_ST_fsm_state52 = 34'd134217728;
parameter    ap_ST_fsm_state53 = 34'd268435456;
parameter    ap_ST_fsm_state54 = 34'd536870912;
parameter    ap_ST_fsm_state55 = 34'd1073741824;
parameter    ap_ST_fsm_state56 = 34'd2147483648;
parameter    ap_ST_fsm_state57 = 34'd4294967296;
parameter    ap_ST_fsm_state58 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] InStream_V_V_TDATA;
input   InStream_V_V_TVALID;
output   InStream_V_V_TREADY;
output  [7:0] OutStream_V_V_TDATA;
output   OutStream_V_V_TVALID;
input   OutStream_V_V_TREADY;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg InStream_V_V_TREADY;
reg[7:0] OutStream_V_V_TDATA;
reg OutStream_V_V_TVALID;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    InStream_V_V_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_1_fu_1523_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_5_fu_1546_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_9_fu_1566_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage0;
wire   [0:0] tmp_21_fu_2162_p2;
reg   [0:0] tmp_20_reg_2411;
reg    OutStream_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter24;
reg   [0:0] switch_reg_2570;
reg   [0:0] switch_reg_2570_pp3_iter23_reg;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
reg   [12:0] t_V_5_reg_522;
reg   [7:0] src_buf7_4_V_reg_533;
reg    ap_predicate_op274_read_state12;
reg    ap_block_state12_pp3_stage0_iter0;
wire    ap_block_state13_pp3_stage0_iter1;
wire    ap_block_state14_pp3_stage0_iter2;
wire    ap_block_state15_pp3_stage0_iter3;
wire    ap_block_state16_pp3_stage0_iter4;
wire    ap_block_state17_pp3_stage0_iter5;
wire    ap_block_state18_pp3_stage0_iter6;
wire    ap_block_state19_pp3_stage0_iter7;
wire    ap_block_state20_pp3_stage0_iter8;
wire    ap_block_state21_pp3_stage0_iter9;
wire    ap_block_state22_pp3_stage0_iter10;
wire    ap_block_state23_pp3_stage0_iter11;
wire    ap_block_state24_pp3_stage0_iter12;
wire    ap_block_state25_pp3_stage0_iter13;
wire    ap_block_state26_pp3_stage0_iter14;
wire    ap_block_state27_pp3_stage0_iter15;
wire    ap_block_state28_pp3_stage0_iter16;
wire    ap_block_state29_pp3_stage0_iter17;
wire    ap_block_state30_pp3_stage0_iter18;
wire    ap_block_state31_pp3_stage0_iter19;
wire    ap_block_state32_pp3_stage0_iter20;
wire    ap_block_state33_pp3_stage0_iter21;
wire    ap_block_state34_pp3_stage0_iter22;
wire    ap_block_state35_pp3_stage0_iter23;
wire    ap_block_state36_pp3_stage0_iter24;
reg    ap_block_state36_io;
reg    ap_block_pp3_stage0_11001;
reg   [7:0] src_buf7_3_V_reg_545;
reg   [7:0] src_buf7_2_V_1_reg_558;
reg   [7:0] src_buf7_1_V_1_reg_571;
reg   [7:0] src_buf7_0_V_reg_584;
reg   [7:0] src_buf7_0_V_reg_584_pp3_iter5_reg;
reg   [7:0] src_buf7_V_reg_597;
reg   [7:0] src_buf6_4_V_reg_610;
reg   [7:0] src_buf6_3_V_reg_622;
reg   [7:0] src_buf6_2_V_1_reg_635;
reg   [7:0] src_buf6_1_V_1_reg_648;
reg   [7:0] src_buf6_0_V_reg_661;
reg   [7:0] src_buf6_0_V_reg_661_pp3_iter5_reg;
reg   [7:0] src_buf6_V_reg_674;
reg   [7:0] src_buf5_4_V_reg_687;
reg   [7:0] src_buf5_3_V_reg_699;
reg   [7:0] src_buf5_2_V_1_reg_712;
reg   [7:0] src_buf5_1_V_1_reg_725;
reg   [7:0] src_buf5_0_V_reg_738;
reg   [7:0] src_buf5_0_V_reg_738_pp3_iter5_reg;
reg   [7:0] src_buf5_V_reg_751;
reg   [7:0] src_buf4_4_V_reg_764;
reg   [7:0] src_buf4_3_V_reg_776;
reg   [7:0] src_buf4_2_V_1_reg_789;
reg   [7:0] src_buf4_1_V_1_reg_802;
reg   [7:0] src_buf4_0_V_reg_815;
reg   [7:0] src_buf4_0_V_reg_815_pp3_iter5_reg;
reg   [7:0] src_buf4_V_reg_828;
reg   [7:0] src_buf3_4_V_reg_841;
reg   [7:0] src_buf3_3_V_reg_853;
reg   [7:0] src_buf3_2_V_1_reg_866;
reg   [7:0] src_buf3_1_V_1_reg_879;
reg   [7:0] src_buf3_0_V_reg_892;
reg   [7:0] src_buf3_0_V_reg_892_pp3_iter5_reg;
reg   [7:0] src_buf3_V_reg_905;
reg   [7:0] src_buf2_4_V_reg_918;
reg   [7:0] src_buf2_3_V_reg_930;
reg   [7:0] src_buf2_2_V_1_reg_943;
reg   [7:0] src_buf2_1_V_1_reg_956;
reg   [7:0] src_buf2_0_V_reg_969;
reg   [7:0] src_buf2_0_V_reg_969_pp3_iter5_reg;
reg   [7:0] src_buf2_V_reg_982;
reg   [7:0] src_buf1_4_V_reg_995;
reg   [7:0] src_buf1_3_V_reg_1007;
reg   [7:0] src_buf1_2_V_1_reg_1020;
reg   [7:0] src_buf1_1_V_1_reg_1033;
reg   [7:0] src_buf1_0_V_reg_1046;
reg   [7:0] src_buf1_0_V_reg_1046_pp3_iter5_reg;
reg   [7:0] src_buf1_V_reg_1059;
wire   [12:0] col_V_fu_1528_p2;
reg    ap_block_state2;
wire   [12:0] col_V_1_fu_1551_p2;
reg    ap_block_state4;
wire   [12:0] col_V_2_fu_1571_p2;
reg    ap_block_state6;
wire   [16:0] op2_assign_fu_1585_p2;
reg   [16:0] op2_assign_reg_2384;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_11_fu_1604_p2;
reg   [0:0] tmp_11_reg_2392;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_4_fu_1595_p2;
wire   [0:0] tmp_12_fu_1610_p2;
reg   [0:0] tmp_12_reg_2399;
wire   [0:0] tmp_13_fu_1616_p2;
reg   [0:0] tmp_13_reg_2405;
wire   [0:0] tmp_20_fu_1622_p2;
wire   [0:0] tmp_14_fu_1627_p2;
reg   [0:0] tmp_14_reg_2415;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_15_fu_1633_p2;
reg   [0:0] tmp_15_reg_2421;
wire   [0:0] tmp_16_fu_1639_p2;
reg   [0:0] tmp_16_reg_2427;
wire   [0:0] sel_tmp6_demorgan_fu_1645_p2;
reg   [0:0] sel_tmp6_demorgan_reg_2432;
wire   [0:0] sel_tmp13_demorgan_fu_1649_p2;
reg   [0:0] sel_tmp13_demorgan_reg_2437;
wire   [0:0] tmp_17_fu_1654_p2;
reg   [0:0] tmp_17_reg_2443;
wire    ap_CS_fsm_state10;
wire   [0:0] sel_tmp2_fu_1665_p2;
reg   [0:0] sel_tmp2_reg_2454;
wire   [0:0] tmp_fu_1670_p2;
reg   [0:0] tmp_reg_2465;
wire   [0:0] sel_tmp5_fu_1690_p2;
reg   [0:0] sel_tmp5_reg_2476;
wire   [0:0] tmp_18_fu_1695_p2;
reg   [0:0] tmp_18_reg_2487;
wire   [0:0] sel_tmp22_demorgan_fu_1701_p2;
reg   [0:0] sel_tmp22_demorgan_reg_2498;
wire   [0:0] sel_tmp11_fu_1716_p2;
reg   [0:0] sel_tmp11_reg_2503;
wire   [2:0] tmp_28_fu_2095_p1;
reg   [2:0] tmp_28_reg_2515;
wire    ap_CS_fsm_state11;
wire   [2:0] tmp_29_fu_2099_p1;
reg   [2:0] tmp_29_reg_2520;
wire   [2:0] tmp_30_fu_2103_p1;
reg   [2:0] tmp_30_reg_2525;
wire   [2:0] tmp_31_fu_2107_p1;
reg   [2:0] tmp_31_reg_2530;
wire   [2:0] tmp_32_fu_2111_p1;
reg   [2:0] tmp_32_reg_2535;
wire   [2:0] tmp_33_fu_2115_p1;
reg   [2:0] tmp_33_reg_2540;
wire   [2:0] tmp_34_fu_2119_p1;
reg   [2:0] tmp_34_reg_2545;
reg   [0:0] tmp_21_reg_2550;
reg   [0:0] tmp_21_reg_2550_pp3_iter1_reg;
reg   [0:0] tmp_21_reg_2550_pp3_iter2_reg;
reg   [0:0] tmp_21_reg_2550_pp3_iter3_reg;
reg   [0:0] tmp_21_reg_2550_pp3_iter4_reg;
reg   [0:0] tmp_21_reg_2550_pp3_iter5_reg;
wire   [12:0] col_V_3_fu_2167_p2;
wire   [63:0] tmp_23_fu_2173_p1;
reg   [63:0] tmp_23_reg_2559;
wire   [0:0] switch_fu_2191_p2;
reg   [0:0] switch_reg_2570_pp3_iter1_reg;
reg   [0:0] switch_reg_2570_pp3_iter2_reg;
reg   [0:0] switch_reg_2570_pp3_iter3_reg;
reg   [0:0] switch_reg_2570_pp3_iter4_reg;
reg   [0:0] switch_reg_2570_pp3_iter5_reg;
reg   [0:0] switch_reg_2570_pp3_iter6_reg;
reg   [0:0] switch_reg_2570_pp3_iter7_reg;
reg   [0:0] switch_reg_2570_pp3_iter8_reg;
reg   [0:0] switch_reg_2570_pp3_iter9_reg;
reg   [0:0] switch_reg_2570_pp3_iter10_reg;
reg   [0:0] switch_reg_2570_pp3_iter11_reg;
reg   [0:0] switch_reg_2570_pp3_iter12_reg;
reg   [0:0] switch_reg_2570_pp3_iter13_reg;
reg   [0:0] switch_reg_2570_pp3_iter14_reg;
reg   [0:0] switch_reg_2570_pp3_iter15_reg;
reg   [0:0] switch_reg_2570_pp3_iter16_reg;
reg   [0:0] switch_reg_2570_pp3_iter17_reg;
reg   [0:0] switch_reg_2570_pp3_iter18_reg;
reg   [0:0] switch_reg_2570_pp3_iter19_reg;
reg   [0:0] switch_reg_2570_pp3_iter20_reg;
reg   [0:0] switch_reg_2570_pp3_iter21_reg;
reg   [0:0] switch_reg_2570_pp3_iter22_reg;
wire   [7:0] buf_0_V_q0;
reg   [7:0] buf_0_V_load_reg_2609;
reg    ap_enable_reg_pp3_iter3;
wire   [7:0] buf_1_V_q0;
reg   [7:0] buf_1_V_load_reg_2620;
wire   [7:0] buf_2_V_q0;
reg   [7:0] buf_2_V_load_reg_2631;
wire   [7:0] buf_3_V_q0;
reg   [7:0] buf_3_V_load_reg_2642;
wire   [7:0] buf_4_V_q0;
reg   [7:0] buf_4_V_load_reg_2653;
wire   [7:0] buf_5_V_q0;
reg   [7:0] buf_5_V_load_reg_2664;
wire   [7:0] buf_6_V_q0;
reg   [7:0] buf_6_V_load_reg_2675;
wire   [7:0] buf0_V_fu_2197_p9;
reg   [7:0] buf0_V_reg_2686;
reg    ap_enable_reg_pp3_iter4;
wire   [7:0] buf1_V_fu_2209_p9;
reg   [7:0] buf1_V_reg_2692;
wire   [7:0] buf2_V_fu_2221_p9;
reg   [7:0] buf2_V_reg_2698;
wire   [7:0] buf3_V_fu_2233_p9;
reg   [7:0] buf3_V_reg_2704;
wire   [7:0] buf4_V_fu_2245_p9;
reg   [7:0] buf4_V_reg_2710;
wire   [7:0] buf5_V_fu_2257_p9;
reg   [7:0] buf5_V_reg_2716;
wire   [7:0] buf6_V_fu_2269_p9;
reg   [7:0] buf6_V_reg_2722;
wire   [12:0] row_ind_V_fu_2281_p2;
reg   [12:0] row_ind_V_reg_2728;
wire    ap_CS_fsm_state37;
wire   [12:0] row_V_fu_2287_p2;
reg   [12:0] row_V_reg_2734;
wire   [0:0] tmp_27_fu_2293_p2;
reg   [0:0] tmp_27_reg_2739;
wire    ap_CS_fsm_state38;
wire   [12:0] p_s_17_fu_2298_p3;
reg   [12:0] p_s_17_reg_2744;
wire    ap_CS_fsm_state39;
wire   [7:0] grp_xfapplygaussian7x7_fu_1072_ap_return;
reg   [7:0] tmp_V_5_reg_2749;
reg    ap_block_pp3_stage0_subdone;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter5;
reg    ap_condition_pp3_exit_iter4_state16;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg    ap_enable_reg_pp3_iter11;
reg    ap_enable_reg_pp3_iter12;
reg    ap_enable_reg_pp3_iter13;
reg    ap_enable_reg_pp3_iter14;
reg    ap_enable_reg_pp3_iter15;
reg    ap_enable_reg_pp3_iter16;
reg    ap_enable_reg_pp3_iter17;
reg    ap_enable_reg_pp3_iter18;
reg    ap_enable_reg_pp3_iter19;
reg    ap_enable_reg_pp3_iter20;
reg    ap_enable_reg_pp3_iter21;
reg    ap_enable_reg_pp3_iter22;
reg    ap_enable_reg_pp3_iter23;
wire   [9:0] buf_0_V_address0;
reg    buf_0_V_ce0;
reg   [9:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
wire   [9:0] buf_1_V_address0;
reg    buf_1_V_ce0;
reg   [9:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [7:0] buf_1_V_d1;
wire   [9:0] buf_2_V_address0;
reg    buf_2_V_ce0;
reg   [9:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
reg   [7:0] buf_2_V_d1;
wire   [9:0] buf_3_V_address0;
reg    buf_3_V_ce0;
reg   [9:0] buf_3_V_address1;
reg    buf_3_V_ce1;
reg    buf_3_V_we1;
reg   [7:0] buf_3_V_d1;
wire   [9:0] buf_4_V_address0;
reg    buf_4_V_ce0;
reg   [9:0] buf_4_V_address1;
reg    buf_4_V_ce1;
reg    buf_4_V_we1;
reg   [7:0] buf_4_V_d1;
wire   [9:0] buf_5_V_address0;
reg    buf_5_V_ce0;
reg   [9:0] buf_5_V_address1;
reg    buf_5_V_ce1;
reg    buf_5_V_we1;
reg   [7:0] buf_5_V_d1;
wire   [9:0] buf_6_V_address0;
reg    buf_6_V_ce0;
reg   [9:0] buf_6_V_address1;
reg    buf_6_V_ce1;
reg    buf_6_V_we1;
reg   [7:0] buf_6_V_d1;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf1_6_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf2_6_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf3_6_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf4_6_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf5_6_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf6_6_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_0_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_1_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_2_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_3_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_4_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_5_V_read;
reg   [7:0] grp_xfapplygaussian7x7_fu_1072_src_buf7_6_V_read;
reg    grp_xfapplygaussian7x7_fu_1072_ap_ce;
reg    ap_block_state12_pp3_stage0_iter0_ignore_call21;
wire    ap_block_state13_pp3_stage0_iter1_ignore_call21;
wire    ap_block_state14_pp3_stage0_iter2_ignore_call21;
wire    ap_block_state15_pp3_stage0_iter3_ignore_call21;
wire    ap_block_state16_pp3_stage0_iter4_ignore_call21;
wire    ap_block_state17_pp3_stage0_iter5_ignore_call21;
wire    ap_block_state18_pp3_stage0_iter6_ignore_call21;
wire    ap_block_state19_pp3_stage0_iter7_ignore_call21;
wire    ap_block_state20_pp3_stage0_iter8_ignore_call21;
wire    ap_block_state21_pp3_stage0_iter9_ignore_call21;
wire    ap_block_state22_pp3_stage0_iter10_ignore_call21;
wire    ap_block_state23_pp3_stage0_iter11_ignore_call21;
wire    ap_block_state24_pp3_stage0_iter12_ignore_call21;
wire    ap_block_state25_pp3_stage0_iter13_ignore_call21;
wire    ap_block_state26_pp3_stage0_iter14_ignore_call21;
wire    ap_block_state27_pp3_stage0_iter15_ignore_call21;
wire    ap_block_state28_pp3_stage0_iter16_ignore_call21;
wire    ap_block_state29_pp3_stage0_iter17_ignore_call21;
wire    ap_block_state30_pp3_stage0_iter18_ignore_call21;
wire    ap_block_state31_pp3_stage0_iter19_ignore_call21;
wire    ap_block_state32_pp3_stage0_iter20_ignore_call21;
wire    ap_block_state33_pp3_stage0_iter21_ignore_call21;
wire    ap_block_state34_pp3_stage0_iter22_ignore_call21;
wire    ap_block_state35_pp3_stage0_iter23_ignore_call21;
wire    ap_block_state36_pp3_stage0_iter24_ignore_call21;
reg    ap_block_pp3_stage0_11001_ignoreCallOp380;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire   [7:0] grp_xfapplygaussian7x7_fu_1367_ap_return;
reg    grp_xfapplygaussian7x7_fu_1367_ap_ce;
reg   [12:0] t_V_reg_465;
reg   [12:0] t_V_1_reg_476;
reg   [12:0] t_V_2_reg_487;
reg   [12:0] t_V_3_reg_498;
reg   [12:0] t_V_4_reg_510;
reg   [7:0] ap_phi_mux_src_buf7_V_phi_fu_601_p4;
reg   [7:0] ap_phi_mux_src_buf6_V_phi_fu_678_p4;
reg   [7:0] ap_phi_mux_src_buf5_V_phi_fu_755_p4;
reg   [7:0] ap_phi_mux_src_buf4_V_phi_fu_832_p4;
reg   [7:0] ap_phi_mux_src_buf3_V_phi_fu_909_p4;
reg   [7:0] ap_phi_mux_src_buf2_V_phi_fu_986_p4;
reg   [7:0] ap_phi_mux_src_buf1_V_phi_fu_1063_p4;
wire   [63:0] tmp_3_fu_1534_p1;
wire   [63:0] tmp_7_fu_1557_p1;
wire   [63:0] tmp_8_fu_1577_p1;
wire   [9:0] buf_0_V_addr_1_gep_fu_363_p3;
wire   [9:0] buf_1_V_addr_1_gep_fu_369_p3;
wire   [9:0] buf_2_V_addr_1_gep_fu_375_p3;
wire   [9:0] buf_3_V_addr_1_gep_fu_381_p3;
wire   [9:0] buf_4_V_addr_1_gep_fu_387_p3;
wire   [9:0] buf_5_V_addr_1_gep_fu_393_p3;
wire   [9:0] buf_6_V_addr_gep_fu_399_p3;
reg   [3:0] p_7_fu_146;
wire   [3:0] p_0620_7_fu_2087_p3;
reg   [3:0] p_6_fu_150;
wire   [3:0] p_0626_7_fu_2048_p3;
reg   [3:0] p_5_fu_154;
wire   [3:0] p_0632_7_fu_2005_p3;
reg   [3:0] p_4_fu_158;
wire   [3:0] p_0638_7_fu_1966_p3;
reg   [3:0] p_3_fu_162;
wire   [3:0] p_0644_7_fu_1923_p3;
reg   [3:0] p_2_fu_166;
wire   [3:0] p_0691_7_fu_1884_p3;
reg   [3:0] p_1_fu_170;
wire   [3:0] p_0799_7_fu_1841_p3;
reg    ap_block_pp3_stage0_01001;
wire   [15:0] tmp_cast_fu_1519_p1;
wire   [15:0] tmp_4_cast_fu_1542_p1;
wire   [15:0] tmp_8_cast_fu_1562_p1;
wire   [16:0] tmp_12_cast_fu_1582_p1;
wire   [16:0] tmp_13_cast_fu_1591_p1;
wire   [15:0] tmp_13_cast1_fu_1600_p1;
wire   [0:0] sel_tmp1_fu_1660_p2;
wire   [0:0] sel_tmp6_fu_1675_p2;
wire   [0:0] sel_tmp4_fu_1685_p2;
wire   [0:0] sel_tmp7_fu_1680_p2;
wire   [0:0] sel_tmp33_demorgan_fu_1705_p2;
wire   [0:0] sel_tmp10_fu_1710_p2;
wire   [3:0] sel_tmp_cast_fu_1791_p3;
wire   [3:0] p_s_fu_1742_p3;
wire   [3:0] sel_tmp8_cast_fu_1805_p3;
wire   [3:0] sel_tmp3_fu_1798_p3;
wire   [0:0] sel_tmp_fu_1819_p2;
wire   [0:0] sel_tmp8_fu_1824_p2;
wire   [0:0] tmp_19_fu_1836_p2;
wire   [3:0] sel_tmp14_cast_fu_1829_p3;
wire   [3:0] sel_tmp9_fu_1812_p3;
wire   [3:0] sel_tmp15_cast_fu_1849_p3;
wire   [3:0] p_1_7_fu_1749_p3;
wire   [3:0] sel_tmp17_cast_fu_1863_p3;
wire   [3:0] sel_tmp12_fu_1856_p3;
wire   [3:0] sel_tmp19_cast_fu_1877_p3;
wire   [3:0] sel_tmp13_fu_1870_p3;
wire   [3:0] sel_tmp20_cast_fu_1892_p3;
wire   [3:0] p_2_8_fu_1756_p3;
wire   [3:0] sel_tmp22_cast_fu_1906_p3;
wire   [3:0] sel_tmp14_fu_1899_p3;
wire   [3:0] sel_tmp16_fu_1920_p1;
wire   [3:0] sel_tmp15_fu_1913_p3;
wire   [3:0] sel_tmp25_cast_fu_1931_p3;
wire   [3:0] p_3_9_fu_1763_p3;
wire   [3:0] sel_tmp27_cast_fu_1945_p3;
wire   [3:0] sel_tmp17_fu_1938_p3;
wire   [3:0] sel_tmp29_cast_fu_1959_p3;
wire   [3:0] sel_tmp18_fu_1952_p3;
wire   [3:0] sel_tmp30_cast_fu_1974_p3;
wire   [3:0] p_4_10_fu_1770_p3;
wire   [3:0] sel_tmp20_fu_1988_p1;
wire   [3:0] sel_tmp19_fu_1981_p3;
wire   [3:0] sel_tmp34_cast_fu_1998_p3;
wire   [3:0] sel_tmp21_fu_1991_p3;
wire   [3:0] sel_tmp35_cast_fu_2013_p3;
wire   [3:0] p_5_11_fu_1777_p3;
wire   [3:0] sel_tmp37_cast_fu_2027_p3;
wire   [3:0] sel_tmp22_fu_2020_p3;
wire   [3:0] sel_tmp39_cast_fu_2041_p3;
wire   [3:0] sel_tmp23_fu_2034_p3;
wire   [3:0] sel_tmp24_fu_2056_p1;
wire   [3:0] p_6_12_fu_1784_p3;
wire   [3:0] sel_tmp42_cast_fu_2066_p3;
wire   [3:0] sel_tmp25_fu_2059_p3;
wire   [3:0] sel_tmp44_cast_fu_2080_p3;
wire   [3:0] sel_tmp26_fu_2073_p3;
wire   [15:0] tmp_24_cast_fu_2158_p1;
reg   [33:0] ap_NS_fsm;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_2105;
reg    ap_condition_2110;
reg    ap_condition_102;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter24 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp3_iter12 = 1'b0;
#0 ap_enable_reg_pp3_iter13 = 1'b0;
#0 ap_enable_reg_pp3_iter14 = 1'b0;
#0 ap_enable_reg_pp3_iter15 = 1'b0;
#0 ap_enable_reg_pp3_iter16 = 1'b0;
#0 ap_enable_reg_pp3_iter17 = 1'b0;
#0 ap_enable_reg_pp3_iter18 = 1'b0;
#0 ap_enable_reg_pp3_iter19 = 1'b0;
#0 ap_enable_reg_pp3_iter20 = 1'b0;
#0 ap_enable_reg_pp3_iter21 = 1'b0;
#0 ap_enable_reg_pp3_iter22 = 1'b0;
#0 ap_enable_reg_pp3_iter23 = 1'b0;
end

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_address0),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_address0),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(buf_1_V_d1)
);

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_address0),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(buf_2_V_d1)
);

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_V_address0),
    .ce0(buf_3_V_ce0),
    .q0(buf_3_V_q0),
    .address1(buf_3_V_address1),
    .ce1(buf_3_V_ce1),
    .we1(buf_3_V_we1),
    .d1(buf_3_V_d1)
);

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_V_address0),
    .ce0(buf_4_V_ce0),
    .q0(buf_4_V_q0),
    .address1(buf_4_V_address1),
    .ce1(buf_4_V_ce1),
    .we1(buf_4_V_we1),
    .d1(buf_4_V_d1)
);

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_V_address0),
    .ce0(buf_5_V_ce0),
    .q0(buf_5_V_q0),
    .address1(buf_5_V_address1),
    .ce1(buf_5_V_ce1),
    .we1(buf_5_V_we1),
    .d1(buf_5_V_d1)
);

xFGaussianFilter7g8j #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
buf_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_V_address0),
    .ce0(buf_6_V_ce0),
    .q0(buf_6_V_q0),
    .address1(buf_6_V_address1),
    .ce1(buf_6_V_ce1),
    .we1(buf_6_V_we1),
    .d1(buf_6_V_d1)
);

xfapplygaussian7x7 grp_xfapplygaussian7x7_fu_1072(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .src_buf1_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_0_V_read),
    .src_buf1_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_1_V_read),
    .src_buf1_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_2_V_read),
    .src_buf1_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_3_V_read),
    .src_buf1_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_4_V_read),
    .src_buf1_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_5_V_read),
    .src_buf1_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf1_6_V_read),
    .src_buf2_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_0_V_read),
    .src_buf2_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_1_V_read),
    .src_buf2_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_2_V_read),
    .src_buf2_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_3_V_read),
    .src_buf2_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_4_V_read),
    .src_buf2_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_5_V_read),
    .src_buf2_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf2_6_V_read),
    .src_buf3_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_0_V_read),
    .src_buf3_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_1_V_read),
    .src_buf3_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_2_V_read),
    .src_buf3_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_3_V_read),
    .src_buf3_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_4_V_read),
    .src_buf3_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_5_V_read),
    .src_buf3_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf3_6_V_read),
    .src_buf4_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_0_V_read),
    .src_buf4_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_1_V_read),
    .src_buf4_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_2_V_read),
    .src_buf4_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_3_V_read),
    .src_buf4_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_4_V_read),
    .src_buf4_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_5_V_read),
    .src_buf4_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf4_6_V_read),
    .src_buf5_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_0_V_read),
    .src_buf5_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_1_V_read),
    .src_buf5_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_2_V_read),
    .src_buf5_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_3_V_read),
    .src_buf5_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_4_V_read),
    .src_buf5_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_5_V_read),
    .src_buf5_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf5_6_V_read),
    .src_buf6_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_0_V_read),
    .src_buf6_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_1_V_read),
    .src_buf6_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_2_V_read),
    .src_buf6_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_3_V_read),
    .src_buf6_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_4_V_read),
    .src_buf6_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_5_V_read),
    .src_buf6_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf6_6_V_read),
    .src_buf7_0_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_0_V_read),
    .src_buf7_1_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_1_V_read),
    .src_buf7_2_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_2_V_read),
    .src_buf7_3_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_3_V_read),
    .src_buf7_4_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_4_V_read),
    .src_buf7_5_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_5_V_read),
    .src_buf7_6_V_read(grp_xfapplygaussian7x7_fu_1072_src_buf7_6_V_read),
    .ap_return(grp_xfapplygaussian7x7_fu_1072_ap_return),
    .ap_ce(grp_xfapplygaussian7x7_fu_1072_ap_ce)
);

xfapplygaussian7x7 grp_xfapplygaussian7x7_fu_1367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .src_buf1_0_V_read(src_buf1_0_V_reg_1046),
    .src_buf1_1_V_read(src_buf1_1_V_1_reg_1033),
    .src_buf1_2_V_read(src_buf1_2_V_1_reg_1020),
    .src_buf1_3_V_read(src_buf1_3_V_reg_1007),
    .src_buf1_4_V_read(src_buf1_4_V_reg_995),
    .src_buf1_5_V_read(8'd0),
    .src_buf1_6_V_read(8'd0),
    .src_buf2_0_V_read(src_buf2_0_V_reg_969),
    .src_buf2_1_V_read(src_buf2_1_V_1_reg_956),
    .src_buf2_2_V_read(src_buf2_2_V_1_reg_943),
    .src_buf2_3_V_read(src_buf2_3_V_reg_930),
    .src_buf2_4_V_read(src_buf2_4_V_reg_918),
    .src_buf2_5_V_read(8'd0),
    .src_buf2_6_V_read(8'd0),
    .src_buf3_0_V_read(src_buf3_0_V_reg_892),
    .src_buf3_1_V_read(src_buf3_1_V_1_reg_879),
    .src_buf3_2_V_read(src_buf3_2_V_1_reg_866),
    .src_buf3_3_V_read(src_buf3_3_V_reg_853),
    .src_buf3_4_V_read(src_buf3_4_V_reg_841),
    .src_buf3_5_V_read(8'd0),
    .src_buf3_6_V_read(8'd0),
    .src_buf4_0_V_read(src_buf4_0_V_reg_815),
    .src_buf4_1_V_read(src_buf4_1_V_1_reg_802),
    .src_buf4_2_V_read(src_buf4_2_V_1_reg_789),
    .src_buf4_3_V_read(src_buf4_3_V_reg_776),
    .src_buf4_4_V_read(src_buf4_4_V_reg_764),
    .src_buf4_5_V_read(8'd0),
    .src_buf4_6_V_read(8'd0),
    .src_buf5_0_V_read(src_buf5_0_V_reg_738),
    .src_buf5_1_V_read(src_buf5_1_V_1_reg_725),
    .src_buf5_2_V_read(src_buf5_2_V_1_reg_712),
    .src_buf5_3_V_read(src_buf5_3_V_reg_699),
    .src_buf5_4_V_read(src_buf5_4_V_reg_687),
    .src_buf5_5_V_read(8'd0),
    .src_buf5_6_V_read(8'd0),
    .src_buf6_0_V_read(src_buf6_0_V_reg_661),
    .src_buf6_1_V_read(src_buf6_1_V_1_reg_648),
    .src_buf6_2_V_read(src_buf6_2_V_1_reg_635),
    .src_buf6_3_V_read(src_buf6_3_V_reg_622),
    .src_buf6_4_V_read(src_buf6_4_V_reg_610),
    .src_buf6_5_V_read(8'd0),
    .src_buf6_6_V_read(8'd0),
    .src_buf7_0_V_read(src_buf7_0_V_reg_584),
    .src_buf7_1_V_read(src_buf7_1_V_1_reg_571),
    .src_buf7_2_V_read(src_buf7_2_V_1_reg_558),
    .src_buf7_3_V_read(src_buf7_3_V_reg_545),
    .src_buf7_4_V_read(src_buf7_4_V_reg_533),
    .src_buf7_5_V_read(8'd0),
    .src_buf7_6_V_read(8'd0),
    .ap_return(grp_xfapplygaussian7x7_fu_1367_ap_return),
    .ap_ce(grp_xfapplygaussian7x7_fu_1367_ap_ce)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U64(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_29_reg_2520),
    .dout(buf0_V_fu_2197_p9)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U65(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_30_reg_2525),
    .dout(buf1_V_fu_2209_p9)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U66(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_31_reg_2530),
    .dout(buf2_V_fu_2221_p9)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U67(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_32_reg_2535),
    .dout(buf3_V_fu_2233_p9)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U68(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_33_reg_2540),
    .dout(buf4_V_fu_2245_p9)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U69(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_34_reg_2545),
    .dout(buf5_V_fu_2257_p9)
);

gaussian_filter_ancg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
gaussian_filter_ancg_U70(
    .din0(buf_0_V_load_reg_2609),
    .din1(buf_1_V_load_reg_2620),
    .din2(buf_2_V_load_reg_2631),
    .din3(buf_3_V_load_reg_2642),
    .din4(buf_4_V_load_reg_2653),
    .din5(buf_5_V_load_reg_2664),
    .din6(buf_6_V_load_reg_2675),
    .din7(tmp_28_reg_2515),
    .dout(buf6_V_fu_2269_p9)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone) & (tmp_21_fu_2162_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter12 <= ap_enable_reg_pp3_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter13 <= ap_enable_reg_pp3_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter14 <= ap_enable_reg_pp3_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter15 <= ap_enable_reg_pp3_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter16 <= ap_enable_reg_pp3_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter17 <= ap_enable_reg_pp3_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter18 <= ap_enable_reg_pp3_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter19 <= ap_enable_reg_pp3_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter20 <= ap_enable_reg_pp3_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter21 <= ap_enable_reg_pp3_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter22 <= ap_enable_reg_pp3_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter23 <= ap_enable_reg_pp3_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter24 <= ap_enable_reg_pp3_iter23;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter24 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter4_state16)) begin
                ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf1_0_V_reg_1046 <= src_buf1_1_V_1_reg_1033;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf1_0_V_reg_1046 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf1_1_V_1_reg_1033 <= src_buf1_2_V_1_reg_1020;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf1_1_V_1_reg_1033 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf1_2_V_1_reg_1020 <= src_buf1_3_V_reg_1007;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf1_2_V_1_reg_1020 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf1_3_V_reg_1007 <= src_buf1_4_V_reg_995;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf1_3_V_reg_1007 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf1_4_V_reg_995 <= buf0_V_reg_2686;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf1_4_V_reg_995 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf1_V_reg_1059 <= src_buf1_0_V_reg_1046_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf1_V_reg_1059 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf2_0_V_reg_969 <= src_buf2_1_V_1_reg_956;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf2_0_V_reg_969 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf2_1_V_1_reg_956 <= src_buf2_2_V_1_reg_943;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf2_1_V_1_reg_956 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf2_2_V_1_reg_943 <= src_buf2_3_V_reg_930;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf2_2_V_1_reg_943 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf2_3_V_reg_930 <= src_buf2_4_V_reg_918;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf2_3_V_reg_930 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf2_4_V_reg_918 <= buf1_V_reg_2692;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf2_4_V_reg_918 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf2_V_reg_982 <= src_buf2_0_V_reg_969_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf2_V_reg_982 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf3_0_V_reg_892 <= src_buf3_1_V_1_reg_879;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf3_0_V_reg_892 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf3_1_V_1_reg_879 <= src_buf3_2_V_1_reg_866;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf3_1_V_1_reg_879 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf3_2_V_1_reg_866 <= src_buf3_3_V_reg_853;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf3_2_V_1_reg_866 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf3_3_V_reg_853 <= src_buf3_4_V_reg_841;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf3_3_V_reg_853 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf3_4_V_reg_841 <= buf2_V_reg_2698;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf3_4_V_reg_841 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf3_V_reg_905 <= src_buf3_0_V_reg_892_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf3_V_reg_905 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf4_0_V_reg_815 <= src_buf4_1_V_1_reg_802;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf4_0_V_reg_815 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf4_1_V_1_reg_802 <= src_buf4_2_V_1_reg_789;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf4_1_V_1_reg_802 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf4_2_V_1_reg_789 <= src_buf4_3_V_reg_776;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf4_2_V_1_reg_789 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf4_3_V_reg_776 <= src_buf4_4_V_reg_764;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf4_3_V_reg_776 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf4_4_V_reg_764 <= buf3_V_reg_2704;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf4_4_V_reg_764 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf4_V_reg_828 <= src_buf4_0_V_reg_815_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf4_V_reg_828 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf5_0_V_reg_738 <= src_buf5_1_V_1_reg_725;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf5_0_V_reg_738 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf5_1_V_1_reg_725 <= src_buf5_2_V_1_reg_712;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf5_1_V_1_reg_725 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf5_2_V_1_reg_712 <= src_buf5_3_V_reg_699;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf5_2_V_1_reg_712 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf5_3_V_reg_699 <= src_buf5_4_V_reg_687;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf5_3_V_reg_699 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf5_4_V_reg_687 <= buf4_V_reg_2710;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf5_4_V_reg_687 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf5_V_reg_751 <= src_buf5_0_V_reg_738_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf5_V_reg_751 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf6_0_V_reg_661 <= src_buf6_1_V_1_reg_648;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf6_0_V_reg_661 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf6_1_V_1_reg_648 <= src_buf6_2_V_1_reg_635;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf6_1_V_1_reg_648 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf6_2_V_1_reg_635 <= src_buf6_3_V_reg_622;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf6_2_V_1_reg_635 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf6_3_V_reg_622 <= src_buf6_4_V_reg_610;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf6_3_V_reg_622 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf6_4_V_reg_610 <= buf5_V_reg_2716;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf6_4_V_reg_610 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf6_V_reg_674 <= src_buf6_0_V_reg_661_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf6_V_reg_674 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf7_0_V_reg_584 <= src_buf7_1_V_1_reg_571;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf7_0_V_reg_584 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf7_1_V_1_reg_571 <= src_buf7_2_V_1_reg_558;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf7_1_V_1_reg_571 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf7_2_V_1_reg_558 <= src_buf7_3_V_reg_545;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf7_2_V_1_reg_558 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf7_3_V_reg_545 <= src_buf7_4_V_reg_533;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf7_3_V_reg_545 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf7_4_V_reg_533 <= buf6_V_reg_2722;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf7_4_V_reg_533 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        src_buf7_V_reg_597 <= src_buf7_0_V_reg_584_pp3_iter5_reg;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        src_buf7_V_reg_597 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_1_reg_476 <= 13'd0;
    end else if ((~((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_5_fu_1546_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        t_V_1_reg_476 <= col_V_1_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_V_2_reg_487 <= 13'd0;
    end else if ((~((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_9_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        t_V_2_reg_487 <= col_V_2_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        t_V_3_reg_498 <= 13'd6;
    end else if (((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state58))) begin
        t_V_3_reg_498 <= p_s_17_reg_2744;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        t_V_4_reg_510 <= 13'd3;
    end else if (((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state58))) begin
        t_V_4_reg_510 <= row_V_reg_2734;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        t_V_5_reg_522 <= col_V_3_fu_2167_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        t_V_5_reg_522 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_465 <= col_V_fu_1528_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_465 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf0_V_reg_2686 <= buf0_V_fu_2197_p9;
        buf1_V_reg_2692 <= buf1_V_fu_2209_p9;
        buf2_V_reg_2698 <= buf2_V_fu_2221_p9;
        buf3_V_reg_2704 <= buf3_V_fu_2233_p9;
        buf4_V_reg_2710 <= buf4_V_fu_2245_p9;
        buf5_V_reg_2716 <= buf5_V_fu_2257_p9;
        buf6_V_reg_2722 <= buf6_V_fu_2269_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_reg_2550_pp3_iter2_reg == 1'd1) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buf_0_V_load_reg_2609 <= buf_0_V_q0;
        buf_1_V_load_reg_2620 <= buf_1_V_q0;
        buf_2_V_load_reg_2631 <= buf_2_V_q0;
        buf_3_V_load_reg_2642 <= buf_3_V_q0;
        buf_4_V_load_reg_2653 <= buf_4_V_q0;
        buf_5_V_load_reg_2664 <= buf_5_V_q0;
        buf_6_V_load_reg_2675 <= buf_6_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        op2_assign_reg_2384 <= op2_assign_fu_1585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_1_fu_170 <= p_0799_7_fu_1841_p3;
        p_2_fu_166 <= p_0691_7_fu_1884_p3;
        p_3_fu_162 <= p_0644_7_fu_1923_p3;
        p_4_fu_158 <= p_0638_7_fu_1966_p3;
        p_5_fu_154 <= p_0632_7_fu_2005_p3;
        p_6_fu_150 <= p_0626_7_fu_2048_p3;
        p_7_fu_146 <= p_0620_7_fu_2087_p3;
        tmp_28_reg_2515 <= tmp_28_fu_2095_p1;
        tmp_29_reg_2520 <= tmp_29_fu_2099_p1;
        tmp_30_reg_2525 <= tmp_30_fu_2103_p1;
        tmp_31_reg_2530 <= tmp_31_fu_2107_p1;
        tmp_32_reg_2535 <= tmp_32_fu_2111_p1;
        tmp_33_reg_2540 <= tmp_33_fu_2115_p1;
        tmp_34_reg_2545 <= tmp_34_fu_2119_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_s_17_reg_2744 <= p_s_17_fu_2298_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        row_V_reg_2734 <= row_V_fu_2287_p2;
        row_ind_V_reg_2728 <= row_ind_V_fu_2281_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sel_tmp11_reg_2503 <= sel_tmp11_fu_1716_p2;
        sel_tmp22_demorgan_reg_2498 <= sel_tmp22_demorgan_fu_1701_p2;
        sel_tmp2_reg_2454 <= sel_tmp2_fu_1665_p2;
        sel_tmp5_reg_2476 <= sel_tmp5_fu_1690_p2;
        tmp_17_reg_2443 <= tmp_17_fu_1654_p2;
        tmp_18_reg_2487 <= tmp_18_fu_1695_p2;
        tmp_reg_2465 <= tmp_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sel_tmp13_demorgan_reg_2437 <= sel_tmp13_demorgan_fu_1649_p2;
        sel_tmp6_demorgan_reg_2432 <= sel_tmp6_demorgan_fu_1645_p2;
        tmp_14_reg_2415 <= tmp_14_fu_1627_p2;
        tmp_15_reg_2421 <= tmp_15_fu_1633_p2;
        tmp_16_reg_2427 <= tmp_16_fu_1639_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        src_buf1_0_V_reg_1046_pp3_iter5_reg <= src_buf1_0_V_reg_1046;
        src_buf2_0_V_reg_969_pp3_iter5_reg <= src_buf2_0_V_reg_969;
        src_buf3_0_V_reg_892_pp3_iter5_reg <= src_buf3_0_V_reg_892;
        src_buf4_0_V_reg_815_pp3_iter5_reg <= src_buf4_0_V_reg_815;
        src_buf5_0_V_reg_738_pp3_iter5_reg <= src_buf5_0_V_reg_738;
        src_buf6_0_V_reg_661_pp3_iter5_reg <= src_buf6_0_V_reg_661;
        src_buf7_0_V_reg_584_pp3_iter5_reg <= src_buf7_0_V_reg_584;
        switch_reg_2570_pp3_iter10_reg <= switch_reg_2570_pp3_iter9_reg;
        switch_reg_2570_pp3_iter11_reg <= switch_reg_2570_pp3_iter10_reg;
        switch_reg_2570_pp3_iter12_reg <= switch_reg_2570_pp3_iter11_reg;
        switch_reg_2570_pp3_iter13_reg <= switch_reg_2570_pp3_iter12_reg;
        switch_reg_2570_pp3_iter14_reg <= switch_reg_2570_pp3_iter13_reg;
        switch_reg_2570_pp3_iter15_reg <= switch_reg_2570_pp3_iter14_reg;
        switch_reg_2570_pp3_iter16_reg <= switch_reg_2570_pp3_iter15_reg;
        switch_reg_2570_pp3_iter17_reg <= switch_reg_2570_pp3_iter16_reg;
        switch_reg_2570_pp3_iter18_reg <= switch_reg_2570_pp3_iter17_reg;
        switch_reg_2570_pp3_iter19_reg <= switch_reg_2570_pp3_iter18_reg;
        switch_reg_2570_pp3_iter20_reg <= switch_reg_2570_pp3_iter19_reg;
        switch_reg_2570_pp3_iter21_reg <= switch_reg_2570_pp3_iter20_reg;
        switch_reg_2570_pp3_iter22_reg <= switch_reg_2570_pp3_iter21_reg;
        switch_reg_2570_pp3_iter23_reg <= switch_reg_2570_pp3_iter22_reg;
        switch_reg_2570_pp3_iter2_reg <= switch_reg_2570_pp3_iter1_reg;
        switch_reg_2570_pp3_iter3_reg <= switch_reg_2570_pp3_iter2_reg;
        switch_reg_2570_pp3_iter4_reg <= switch_reg_2570_pp3_iter3_reg;
        switch_reg_2570_pp3_iter5_reg <= switch_reg_2570_pp3_iter4_reg;
        switch_reg_2570_pp3_iter6_reg <= switch_reg_2570_pp3_iter5_reg;
        switch_reg_2570_pp3_iter7_reg <= switch_reg_2570_pp3_iter6_reg;
        switch_reg_2570_pp3_iter8_reg <= switch_reg_2570_pp3_iter7_reg;
        switch_reg_2570_pp3_iter9_reg <= switch_reg_2570_pp3_iter8_reg;
        tmp_21_reg_2550_pp3_iter2_reg <= tmp_21_reg_2550_pp3_iter1_reg;
        tmp_21_reg_2550_pp3_iter3_reg <= tmp_21_reg_2550_pp3_iter2_reg;
        tmp_21_reg_2550_pp3_iter4_reg <= tmp_21_reg_2550_pp3_iter3_reg;
        tmp_21_reg_2550_pp3_iter5_reg <= tmp_21_reg_2550_pp3_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_21_fu_2162_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        switch_reg_2570 <= switch_fu_2191_p2;
        tmp_23_reg_2559[12 : 0] <= tmp_23_fu_2173_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        switch_reg_2570_pp3_iter1_reg <= switch_reg_2570;
        tmp_21_reg_2550 <= tmp_21_fu_2162_p2;
        tmp_21_reg_2550_pp3_iter1_reg <= tmp_21_reg_2550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_11_reg_2392 <= tmp_11_fu_1604_p2;
        tmp_12_reg_2399 <= tmp_12_fu_1610_p2;
        tmp_13_reg_2405 <= tmp_13_fu_1616_p2;
        tmp_20_reg_2411 <= tmp_20_fu_1622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_27_reg_2739 <= tmp_27_fu_2293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state57))) begin
        tmp_V_5_reg_2749 <= grp_xfapplygaussian7x7_fu_1072_ap_return;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((tmp_9_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_5_fu_1546_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        InStream_V_V_TDATA_blk_n = InStream_V_V_TVALID;
    end else begin
        InStream_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op274_read_state12 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001)) | (~((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_9_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_5_fu_1546_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        InStream_V_V_TREADY = 1'b1;
    end else begin
        InStream_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        OutStream_V_V_TDATA = tmp_V_5_reg_2749;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        OutStream_V_V_TDATA = grp_xfapplygaussian7x7_fu_1367_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state56) | ((1'b0 == ap_block_pp3_stage0_01001) & (ap_enable_reg_pp3_iter24 == 1'b1) & (switch_reg_2570_pp3_iter23_reg == 1'd0)))) begin
        OutStream_V_V_TDATA = grp_xfapplygaussian7x7_fu_1072_ap_return;
    end else begin
        OutStream_V_V_TDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter24 == 1'b1) & (switch_reg_2570_pp3_iter23_reg == 1'd0)))) begin
        OutStream_V_V_TDATA_blk_n = OutStream_V_V_TREADY;
    end else begin
        OutStream_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state58)) | ((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state57)) | ((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state56)) | ((ap_enable_reg_pp3_iter24 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (switch_reg_2570_pp3_iter23_reg == 1'd0)))) begin
        OutStream_V_V_TVALID = 1'b1;
    end else begin
        OutStream_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b1) & (ap_enable_reg_pp3_iter3 == 1'b0))) begin
        ap_condition_pp3_exit_iter4_state16 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter4_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state8) & (tmp_4_fu_1595_p2 == 1'd0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter23 == 1'b0) & (ap_enable_reg_pp3_iter22 == 1'b0) & (ap_enable_reg_pp3_iter21 == 1'b0) & (ap_enable_reg_pp3_iter20 == 1'b0) & (ap_enable_reg_pp3_iter19 == 1'b0) & (ap_enable_reg_pp3_iter18 == 1'b0) & (ap_enable_reg_pp3_iter17 == 1'b0) & (ap_enable_reg_pp3_iter16 == 1'b0) & (ap_enable_reg_pp3_iter15 == 1'b0) & (ap_enable_reg_pp3_iter14 == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b0) & (ap_enable_reg_pp3_iter12 == 1'b0) & (ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter24 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf1_V_phi_fu_1063_p4 = src_buf1_0_V_reg_1046_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf1_V_phi_fu_1063_p4 = src_buf1_V_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf2_V_phi_fu_986_p4 = src_buf2_0_V_reg_969_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf2_V_phi_fu_986_p4 = src_buf2_V_reg_982;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf3_V_phi_fu_909_p4 = src_buf3_0_V_reg_892_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf3_V_phi_fu_909_p4 = src_buf3_V_reg_905;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf4_V_phi_fu_832_p4 = src_buf4_0_V_reg_815_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf4_V_phi_fu_832_p4 = src_buf4_V_reg_828;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf5_V_phi_fu_755_p4 = src_buf5_0_V_reg_738_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf5_V_phi_fu_755_p4 = src_buf5_V_reg_751;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf6_V_phi_fu_678_p4 = src_buf6_0_V_reg_661_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf6_V_phi_fu_678_p4 = src_buf6_V_reg_674;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter5_reg == 1'd1) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        ap_phi_mux_src_buf7_V_phi_fu_601_p4 = src_buf7_0_V_reg_584_pp3_iter5_reg;
    end else begin
        ap_phi_mux_src_buf7_V_phi_fu_601_p4 = src_buf7_V_reg_597;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_4_fu_1595_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd0))) begin
        buf_0_V_address1 = buf_0_V_addr_1_gep_fu_363_p3;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd0) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_0_V_address1 = tmp_23_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_0_V_address1 = tmp_3_fu_1534_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd0) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd0)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd0))) begin
        buf_0_V_d1 = InStream_V_V_TDATA;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd0) & (tmp_20_reg_2411 == 1'd0)))) begin
        buf_0_V_d1 = 8'd0;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd0) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd0)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd1))) begin
        buf_1_V_address1 = buf_1_V_addr_1_gep_fu_369_p3;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd1) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_1_V_address1 = tmp_23_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_1_V_address1 = tmp_3_fu_1534_p1;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd1) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd1)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd1))) begin
        buf_1_V_d1 = InStream_V_V_TDATA;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd1) & (tmp_20_reg_2411 == 1'd0)))) begin
        buf_1_V_d1 = 8'd0;
    end else begin
        buf_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd1) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd1)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd2))) begin
        buf_2_V_address1 = buf_2_V_addr_1_gep_fu_375_p3;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd2) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_2_V_address1 = tmp_23_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2_V_address1 = tmp_3_fu_1534_p1;
    end else begin
        buf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd2) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd2)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd2))) begin
        buf_2_V_d1 = InStream_V_V_TDATA;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd2) & (tmp_20_reg_2411 == 1'd0)))) begin
        buf_2_V_d1 = 8'd0;
    end else begin
        buf_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd2) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd2)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd3))) begin
        buf_3_V_address1 = buf_3_V_addr_1_gep_fu_381_p3;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd3) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_3_V_address1 = tmp_23_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_3_V_address1 = tmp_3_fu_1534_p1;
    end else begin
        buf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_3_V_ce0 = 1'b1;
    end else begin
        buf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd3) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd3)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_3_V_ce1 = 1'b1;
    end else begin
        buf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd3) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_3_V_d1 = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd3)))) begin
        buf_3_V_d1 = InStream_V_V_TDATA;
    end else begin
        buf_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd3) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd3)) | (~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        buf_3_V_we1 = 1'b1;
    end else begin
        buf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd4))) begin
        buf_4_V_address1 = buf_4_V_addr_1_gep_fu_387_p3;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd4) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_4_V_address1 = tmp_23_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_4_V_address1 = tmp_7_fu_1557_p1;
    end else begin
        buf_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_4_V_ce0 = 1'b1;
    end else begin
        buf_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd4) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd4)) | (~((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (1'b1 == ap_CS_fsm_state4)))) begin
        buf_4_V_ce1 = 1'b1;
    end else begin
        buf_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd4) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_4_V_d1 = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd4)))) begin
        buf_4_V_d1 = InStream_V_V_TDATA;
    end else begin
        buf_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd4) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd4)) | (~((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_5_fu_1546_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        buf_4_V_we1 = 1'b1;
    end else begin
        buf_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd5))) begin
        buf_5_V_address1 = buf_5_V_addr_1_gep_fu_393_p3;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd5) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_5_V_address1 = tmp_23_fu_2173_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_5_V_address1 = tmp_8_fu_1577_p1;
    end else begin
        buf_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_5_V_ce0 = 1'b1;
    end else begin
        buf_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd5) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd5)) | (~((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (1'b1 == ap_CS_fsm_state6)))) begin
        buf_5_V_ce1 = 1'b1;
    end else begin
        buf_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd5) & (tmp_20_reg_2411 == 1'd0))) begin
        buf_5_V_d1 = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp3_stage0) & (tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (tmp_28_reg_2515 == 3'd5)))) begin
        buf_5_V_d1 = InStream_V_V_TDATA;
    end else begin
        buf_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd5) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (tmp_28_reg_2515 == 3'd5)) | (~((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_9_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        buf_5_V_we1 = 1'b1;
    end else begin
        buf_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_102)) begin
        if ((1'b1 == ap_condition_2110)) begin
            buf_6_V_address1 = buf_6_V_addr_gep_fu_399_p3;
        end else if ((1'b1 == ap_condition_2105)) begin
            buf_6_V_address1 = tmp_23_fu_2173_p1;
        end else begin
            buf_6_V_address1 = 'bx;
        end
    end else begin
        buf_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buf_6_V_ce0 = 1'b1;
    end else begin
        buf_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd6)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd7)))) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (((tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd6) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd7) & (tmp_20_reg_2411 == 1'd0)))))) begin
        buf_6_V_ce1 = 1'b1;
    end else begin
        buf_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_102)) begin
        if ((1'b1 == ap_condition_2110)) begin
            buf_6_V_d1 = InStream_V_V_TDATA;
        end else if ((1'b1 == ap_condition_2105)) begin
            buf_6_V_d1 = 8'd0;
        end else begin
            buf_6_V_d1 = 'bx;
        end
    end else begin
        buf_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd6)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd7)))) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (((tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd6) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd7) & (tmp_20_reg_2411 == 1'd0)))))) begin
        buf_6_V_we1 = 1'b1;
    end else begin
        buf_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_block_pp3_stage0_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state57)) | ((1'b0 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state56)))) begin
        grp_xfapplygaussian7x7_fu_1072_ap_ce = 1'b0;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_0_V_read = src_buf1_1_V_1_reg_1033;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_0_V_read = src_buf1_V_reg_1059;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_0_V_read = ap_phi_mux_src_buf1_V_phi_fu_1063_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_1_V_read = src_buf1_2_V_1_reg_1020;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_1_V_read = src_buf1_0_V_reg_1046;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_2_V_read = src_buf1_3_V_reg_1007;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_2_V_read = src_buf1_1_V_1_reg_1033;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_3_V_read = src_buf1_4_V_reg_995;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_3_V_read = src_buf1_2_V_1_reg_1020;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_4_V_read = src_buf1_3_V_reg_1007;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_5_V_read = src_buf1_4_V_reg_995;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_6_V_read = buf0_V_reg_2686;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf1_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_0_V_read = src_buf2_1_V_1_reg_956;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_0_V_read = src_buf2_V_reg_982;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_0_V_read = ap_phi_mux_src_buf2_V_phi_fu_986_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_1_V_read = src_buf2_2_V_1_reg_943;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_1_V_read = src_buf2_0_V_reg_969;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_2_V_read = src_buf2_3_V_reg_930;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_2_V_read = src_buf2_1_V_1_reg_956;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_3_V_read = src_buf2_4_V_reg_918;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_3_V_read = src_buf2_2_V_1_reg_943;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_4_V_read = src_buf2_3_V_reg_930;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_5_V_read = src_buf2_4_V_reg_918;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_6_V_read = buf1_V_reg_2692;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf2_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_0_V_read = src_buf3_1_V_1_reg_879;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_0_V_read = src_buf3_V_reg_905;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_0_V_read = ap_phi_mux_src_buf3_V_phi_fu_909_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_1_V_read = src_buf3_2_V_1_reg_866;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_1_V_read = src_buf3_0_V_reg_892;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_2_V_read = src_buf3_3_V_reg_853;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_2_V_read = src_buf3_1_V_1_reg_879;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_3_V_read = src_buf3_4_V_reg_841;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_3_V_read = src_buf3_2_V_1_reg_866;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_4_V_read = src_buf3_3_V_reg_853;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_5_V_read = src_buf3_4_V_reg_841;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_6_V_read = buf2_V_reg_2698;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf3_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_0_V_read = src_buf4_1_V_1_reg_802;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_0_V_read = src_buf4_V_reg_828;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_0_V_read = ap_phi_mux_src_buf4_V_phi_fu_832_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_1_V_read = src_buf4_2_V_1_reg_789;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_1_V_read = src_buf4_0_V_reg_815;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_2_V_read = src_buf4_3_V_reg_776;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_2_V_read = src_buf4_1_V_1_reg_802;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_3_V_read = src_buf4_4_V_reg_764;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_3_V_read = src_buf4_2_V_1_reg_789;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_4_V_read = src_buf4_3_V_reg_776;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_5_V_read = src_buf4_4_V_reg_764;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_6_V_read = buf3_V_reg_2704;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf4_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_0_V_read = src_buf5_1_V_1_reg_725;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_0_V_read = src_buf5_V_reg_751;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_0_V_read = ap_phi_mux_src_buf5_V_phi_fu_755_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_1_V_read = src_buf5_2_V_1_reg_712;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_1_V_read = src_buf5_0_V_reg_738;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_2_V_read = src_buf5_3_V_reg_699;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_2_V_read = src_buf5_1_V_1_reg_725;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_3_V_read = src_buf5_4_V_reg_687;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_3_V_read = src_buf5_2_V_1_reg_712;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_4_V_read = src_buf5_3_V_reg_699;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_5_V_read = src_buf5_4_V_reg_687;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_6_V_read = buf4_V_reg_2710;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf5_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_0_V_read = src_buf6_1_V_1_reg_648;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_0_V_read = src_buf6_V_reg_674;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_0_V_read = ap_phi_mux_src_buf6_V_phi_fu_678_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_1_V_read = src_buf6_2_V_1_reg_635;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_1_V_read = src_buf6_0_V_reg_661;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_2_V_read = src_buf6_3_V_reg_622;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_2_V_read = src_buf6_1_V_1_reg_648;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_3_V_read = src_buf6_4_V_reg_610;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_3_V_read = src_buf6_2_V_1_reg_635;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_4_V_read = src_buf6_3_V_reg_622;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_5_V_read = src_buf6_4_V_reg_610;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_6_V_read = buf5_V_reg_2716;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf6_6_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_0_V_read = src_buf7_1_V_1_reg_571;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_0_V_read = src_buf7_V_reg_597;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_0_V_read = ap_phi_mux_src_buf7_V_phi_fu_601_p4;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_0_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_1_V_read = src_buf7_2_V_1_reg_558;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_1_V_read = src_buf7_0_V_reg_584;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_1_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_2_V_read = src_buf7_3_V_reg_545;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_2_V_read = src_buf7_1_V_1_reg_571;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_2_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_3_V_read = src_buf7_4_V_reg_533;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_3_V_read = src_buf7_2_V_1_reg_558;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_3_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_4_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_4_V_read = src_buf7_3_V_reg_545;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_4_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_5_V_read = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1)))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_5_V_read = src_buf7_4_V_reg_533;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_5_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_6_V_read = 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0) & (tmp_21_reg_2550_pp3_iter4_reg == 1'd1) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_6_V_read = buf6_V_reg_2722;
    end else begin
        grp_xfapplygaussian7x7_fu_1072_src_buf7_6_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((1'b0 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state57)) | ((1'b0 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state56)))) begin
        grp_xfapplygaussian7x7_fu_1367_ap_ce = 1'b0;
    end else begin
        grp_xfapplygaussian7x7_fu_1367_ap_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_1_fu_1523_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if ((~((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_5_fu_1546_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_5_fu_1546_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if ((~((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_9_fu_1566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID)) & (tmp_9_fu_1566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_4_fu_1595_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter4 == 1'b1) & (ap_enable_reg_pp3_iter5 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b0)) & ~((ap_enable_reg_pp3_iter24 == 1'b1) & (ap_enable_reg_pp3_iter23 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter4 == 1'b1) & (ap_enable_reg_pp3_iter5 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b0)) | ((ap_enable_reg_pp3_iter24 == 1'b1) & (ap_enable_reg_pp3_iter23 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == OutStream_V_V_TREADY) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_predicate_op274_read_state12 == 1'b1) & (1'b0 == InStream_V_V_TVALID) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((ap_predicate_op274_read_state12 == 1'b1) & (1'b0 == InStream_V_V_TVALID) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp3_iter24 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_11001_ignoreCallOp380 = (((ap_predicate_op274_read_state12 == 1'b1) & (1'b0 == InStream_V_V_TVALID) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp3_iter24 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((ap_predicate_op274_read_state12 == 1'b1) & (1'b0 == InStream_V_V_TVALID) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp3_iter24 == 1'b1)));
end

always @ (*) begin
    ap_block_state12_pp3_stage0_iter0 = ((ap_predicate_op274_read_state12 == 1'b1) & (1'b0 == InStream_V_V_TVALID));
end

always @ (*) begin
    ap_block_state12_pp3_stage0_iter0_ignore_call21 = ((ap_predicate_op274_read_state12 == 1'b1) & (1'b0 == InStream_V_V_TVALID));
end

assign ap_block_state13_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp3_stage0_iter1_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp3_stage0_iter2_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter3_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter4_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp3_stage0_iter5_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp3_stage0_iter6_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp3_stage0_iter7_ignore_call21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((tmp_1_fu_1523_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID));
end

assign ap_block_state20_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp3_stage0_iter8_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp3_stage0_iter9_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp3_stage0_iter10_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp3_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp3_stage0_iter11_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp3_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp3_stage0_iter12_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp3_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp3_stage0_iter13_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp3_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp3_stage0_iter14_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp3_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp3_stage0_iter15_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp3_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp3_stage0_iter16_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp3_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp3_stage0_iter17_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp3_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp3_stage0_iter18_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp3_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp3_stage0_iter19_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp3_stage0_iter20_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp3_stage0_iter21_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter22_ignore_call21 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage0_iter23_ignore_call21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_io = ((1'b0 == OutStream_V_V_TREADY) & (switch_reg_2570_pp3_iter23_reg == 1'd0));
end

assign ap_block_state36_pp3_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage0_iter24_ignore_call21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((tmp_5_fu_1546_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID));
end

always @ (*) begin
    ap_block_state6 = ((tmp_9_fu_1566_p2 == 1'd1) & (1'b0 == InStream_V_V_TVALID));
end

always @ (*) begin
    ap_condition_102 = ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

always @ (*) begin
    ap_condition_2105 = (((tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd6) & (tmp_20_reg_2411 == 1'd0)) | ((tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd7) & (tmp_20_reg_2411 == 1'd0)));
end

always @ (*) begin
    ap_condition_2110 = (((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd6)) | ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1) & (tmp_28_reg_2515 == 3'd7)));
end

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_predicate_op274_read_state12 = ((tmp_20_reg_2411 == 1'd1) & (tmp_21_fu_2162_p2 == 1'd1));
end

assign buf_0_V_addr_1_gep_fu_363_p3 = tmp_23_fu_2173_p1;

assign buf_0_V_address0 = tmp_23_reg_2559;

assign buf_1_V_addr_1_gep_fu_369_p3 = tmp_23_fu_2173_p1;

assign buf_1_V_address0 = tmp_23_reg_2559;

assign buf_2_V_addr_1_gep_fu_375_p3 = tmp_23_fu_2173_p1;

assign buf_2_V_address0 = tmp_23_reg_2559;

assign buf_3_V_addr_1_gep_fu_381_p3 = tmp_23_fu_2173_p1;

assign buf_3_V_address0 = tmp_23_reg_2559;

assign buf_4_V_addr_1_gep_fu_387_p3 = tmp_23_fu_2173_p1;

assign buf_4_V_address0 = tmp_23_reg_2559;

assign buf_5_V_addr_1_gep_fu_393_p3 = tmp_23_fu_2173_p1;

assign buf_5_V_address0 = tmp_23_reg_2559;

assign buf_6_V_addr_gep_fu_399_p3 = tmp_23_fu_2173_p1;

assign buf_6_V_address0 = tmp_23_reg_2559;

assign col_V_1_fu_1551_p2 = (t_V_1_reg_476 + 13'd1);

assign col_V_2_fu_1571_p2 = (t_V_2_reg_487 + 13'd1);

assign col_V_3_fu_2167_p2 = (t_V_5_reg_522 + 13'd1);

assign col_V_fu_1528_p2 = (t_V_reg_465 + 13'd1);

assign op2_assign_fu_1585_p2 = (tmp_12_cast_fu_1582_p1 + 17'd3);

assign p_0620_7_fu_2087_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp44_cast_fu_2080_p3 : sel_tmp26_fu_2073_p3);

assign p_0626_7_fu_2048_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp39_cast_fu_2041_p3 : sel_tmp23_fu_2034_p3);

assign p_0632_7_fu_2005_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp34_cast_fu_1998_p3 : sel_tmp21_fu_1991_p3);

assign p_0638_7_fu_1966_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp29_cast_fu_1959_p3 : sel_tmp18_fu_1952_p3);

assign p_0644_7_fu_1923_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp16_fu_1920_p1 : sel_tmp15_fu_1913_p3);

assign p_0691_7_fu_1884_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp19_cast_fu_1877_p3 : sel_tmp13_fu_1870_p3);

assign p_0799_7_fu_1841_p3 = ((tmp_19_fu_1836_p2[0:0] === 1'b1) ? sel_tmp14_cast_fu_1829_p3 : sel_tmp9_fu_1812_p3);

assign p_1_7_fu_1749_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd1 : p_2_fu_166);

assign p_2_8_fu_1756_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd2 : p_3_fu_162);

assign p_3_9_fu_1763_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd3 : p_4_fu_158);

assign p_4_10_fu_1770_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd4 : p_5_fu_154);

assign p_5_11_fu_1777_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd5 : p_6_fu_150);

assign p_6_12_fu_1784_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd6 : p_7_fu_146);

assign p_s_17_fu_2298_p3 = ((tmp_27_reg_2739[0:0] === 1'b1) ? 13'd0 : row_ind_V_reg_2728);

assign p_s_fu_1742_p3 = ((tmp_17_reg_2443[0:0] === 1'b1) ? 4'd0 : p_1_fu_170);

assign row_V_fu_2287_p2 = (t_V_4_reg_510 + 13'd1);

assign row_ind_V_fu_2281_p2 = (t_V_3_reg_498 + 13'd1);

assign sel_tmp10_fu_1710_p2 = (sel_tmp33_demorgan_fu_1705_p2 ^ 1'd1);

assign sel_tmp11_fu_1716_p2 = (tmp_16_reg_2427 & sel_tmp10_fu_1710_p2);

assign sel_tmp12_fu_1856_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp15_cast_fu_1849_p3 : p_1_7_fu_1749_p3);

assign sel_tmp13_demorgan_fu_1649_p2 = (tmp_13_reg_2405 | sel_tmp6_demorgan_fu_1645_p2);

assign sel_tmp13_fu_1870_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp17_cast_fu_1863_p3 : sel_tmp12_fu_1856_p3);

assign sel_tmp14_cast_fu_1829_p3 = ((sel_tmp11_reg_2503[0:0] === 1'b1) ? 4'd6 : 4'd5);

assign sel_tmp14_fu_1899_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp20_cast_fu_1892_p3 : p_2_8_fu_1756_p3);

assign sel_tmp15_cast_fu_1849_p3 = ((sel_tmp2_reg_2454[0:0] === 1'b1) ? 4'd3 : 4'd2);

assign sel_tmp15_fu_1913_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp22_cast_fu_1906_p3 : sel_tmp14_fu_1899_p3);

assign sel_tmp16_fu_1920_p1 = sel_tmp11_reg_2503;

assign sel_tmp17_cast_fu_1863_p3 = ((sel_tmp5_reg_2476[0:0] === 1'b1) ? 4'd5 : 4'd4);

assign sel_tmp17_fu_1938_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp25_cast_fu_1931_p3 : p_3_9_fu_1763_p3);

assign sel_tmp18_fu_1952_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp27_cast_fu_1945_p3 : sel_tmp17_fu_1938_p3);

assign sel_tmp19_cast_fu_1877_p3 = ((sel_tmp11_reg_2503[0:0] === 1'b1) ? 4'd0 : 4'd6);

assign sel_tmp19_fu_1981_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp30_cast_fu_1974_p3 : p_4_10_fu_1770_p3);

assign sel_tmp1_fu_1660_p2 = (tmp_11_reg_2392 ^ 1'd1);

assign sel_tmp20_cast_fu_1892_p3 = ((sel_tmp2_reg_2454[0:0] === 1'b1) ? 4'd4 : 4'd3);

assign sel_tmp20_fu_1988_p1 = sel_tmp5_reg_2476;

assign sel_tmp21_fu_1991_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp20_fu_1988_p1 : sel_tmp19_fu_1981_p3);

assign sel_tmp22_cast_fu_1906_p3 = ((sel_tmp5_reg_2476[0:0] === 1'b1) ? 4'd6 : 4'd5);

assign sel_tmp22_demorgan_fu_1701_p2 = (tmp_14_reg_2415 | sel_tmp13_demorgan_reg_2437);

assign sel_tmp22_fu_2020_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp35_cast_fu_2013_p3 : p_5_11_fu_1777_p3);

assign sel_tmp23_fu_2034_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp37_cast_fu_2027_p3 : sel_tmp22_fu_2020_p3);

assign sel_tmp24_fu_2056_p1 = sel_tmp2_reg_2454;

assign sel_tmp25_cast_fu_1931_p3 = ((sel_tmp2_reg_2454[0:0] === 1'b1) ? 4'd5 : 4'd4);

assign sel_tmp25_fu_2059_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp24_fu_2056_p1 : p_6_12_fu_1784_p3);

assign sel_tmp26_fu_2073_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp42_cast_fu_2066_p3 : sel_tmp25_fu_2059_p3);

assign sel_tmp27_cast_fu_1945_p3 = ((sel_tmp5_reg_2476[0:0] === 1'b1) ? 4'd0 : 4'd6);

assign sel_tmp29_cast_fu_1959_p3 = ((sel_tmp11_reg_2503[0:0] === 1'b1) ? 4'd2 : 4'd1);

assign sel_tmp2_fu_1665_p2 = (tmp_12_reg_2399 & sel_tmp1_fu_1660_p2);

assign sel_tmp30_cast_fu_1974_p3 = ((sel_tmp2_reg_2454[0:0] === 1'b1) ? 4'd6 : 4'd5);

assign sel_tmp33_demorgan_fu_1705_p2 = (tmp_15_reg_2421 | sel_tmp22_demorgan_fu_1701_p2);

assign sel_tmp34_cast_fu_1998_p3 = ((sel_tmp11_reg_2503[0:0] === 1'b1) ? 4'd3 : 4'd2);

assign sel_tmp35_cast_fu_2013_p3 = ((sel_tmp2_reg_2454[0:0] === 1'b1) ? 4'd0 : 4'd6);

assign sel_tmp37_cast_fu_2027_p3 = ((sel_tmp5_reg_2476[0:0] === 1'b1) ? 4'd2 : 4'd1);

assign sel_tmp39_cast_fu_2041_p3 = ((sel_tmp11_reg_2503[0:0] === 1'b1) ? 4'd4 : 4'd3);

assign sel_tmp3_fu_1798_p3 = ((tmp_reg_2465[0:0] === 1'b1) ? sel_tmp_cast_fu_1791_p3 : p_s_fu_1742_p3);

assign sel_tmp42_cast_fu_2066_p3 = ((sel_tmp5_reg_2476[0:0] === 1'b1) ? 4'd3 : 4'd2);

assign sel_tmp44_cast_fu_2080_p3 = ((sel_tmp11_reg_2503[0:0] === 1'b1) ? 4'd5 : 4'd4);

assign sel_tmp4_fu_1685_p2 = (sel_tmp13_demorgan_reg_2437 ^ 1'd1);

assign sel_tmp5_fu_1690_p2 = (tmp_14_reg_2415 & sel_tmp4_fu_1685_p2);

assign sel_tmp6_demorgan_fu_1645_p2 = (tmp_12_reg_2399 | tmp_11_reg_2392);

assign sel_tmp6_fu_1675_p2 = (sel_tmp6_demorgan_reg_2432 ^ 1'd1);

assign sel_tmp7_fu_1680_p2 = (tmp_13_reg_2405 & sel_tmp6_fu_1675_p2);

assign sel_tmp8_cast_fu_1805_p3 = ((sel_tmp5_reg_2476[0:0] === 1'b1) ? 4'd4 : 4'd3);

assign sel_tmp8_fu_1824_p2 = (tmp_15_reg_2421 & sel_tmp_fu_1819_p2);

assign sel_tmp9_fu_1812_p3 = ((tmp_18_reg_2487[0:0] === 1'b1) ? sel_tmp8_cast_fu_1805_p3 : sel_tmp3_fu_1798_p3);

assign sel_tmp_cast_fu_1791_p3 = ((sel_tmp2_reg_2454[0:0] === 1'b1) ? 4'd2 : 4'd1);

assign sel_tmp_fu_1819_p2 = (sel_tmp22_demorgan_reg_2498 ^ 1'd1);

assign switch_fu_2191_p2 = ((t_V_5_reg_522 < 13'd3) ? 1'b1 : 1'b0);

assign tmp_11_fu_1604_p2 = ((t_V_3_reg_498 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_12_cast_fu_1582_p1 = img_height;

assign tmp_12_fu_1610_p2 = ((t_V_3_reg_498 == 13'd1) ? 1'b1 : 1'b0);

assign tmp_13_cast1_fu_1600_p1 = t_V_4_reg_510;

assign tmp_13_cast_fu_1591_p1 = t_V_4_reg_510;

assign tmp_13_fu_1616_p2 = ((t_V_3_reg_498 == 13'd2) ? 1'b1 : 1'b0);

assign tmp_14_fu_1627_p2 = ((t_V_3_reg_498 == 13'd3) ? 1'b1 : 1'b0);

assign tmp_15_fu_1633_p2 = ((t_V_3_reg_498 == 13'd4) ? 1'b1 : 1'b0);

assign tmp_16_fu_1639_p2 = ((t_V_3_reg_498 == 13'd5) ? 1'b1 : 1'b0);

assign tmp_17_fu_1654_p2 = ((t_V_3_reg_498 == 13'd6) ? 1'b1 : 1'b0);

assign tmp_18_fu_1695_p2 = (sel_tmp7_fu_1680_p2 | sel_tmp5_fu_1690_p2);

assign tmp_19_fu_1836_p2 = (sel_tmp8_fu_1824_p2 | sel_tmp11_reg_2503);

assign tmp_1_fu_1523_p2 = ((tmp_cast_fu_1519_p1 < img_width) ? 1'b1 : 1'b0);

assign tmp_20_fu_1622_p2 = ((tmp_13_cast1_fu_1600_p1 < img_height) ? 1'b1 : 1'b0);

assign tmp_21_fu_2162_p2 = ((tmp_24_cast_fu_2158_p1 < img_width) ? 1'b1 : 1'b0);

assign tmp_23_fu_2173_p1 = t_V_5_reg_522;

assign tmp_24_cast_fu_2158_p1 = t_V_5_reg_522;

assign tmp_27_fu_2293_p2 = ((row_ind_V_reg_2728 == 13'd7) ? 1'b1 : 1'b0);

assign tmp_28_fu_2095_p1 = p_0620_7_fu_2087_p3[2:0];

assign tmp_29_fu_2099_p1 = p_0799_7_fu_1841_p3[2:0];

assign tmp_30_fu_2103_p1 = p_0691_7_fu_1884_p3[2:0];

assign tmp_31_fu_2107_p1 = p_0644_7_fu_1923_p3[2:0];

assign tmp_32_fu_2111_p1 = p_0638_7_fu_1966_p3[2:0];

assign tmp_33_fu_2115_p1 = p_0632_7_fu_2005_p3[2:0];

assign tmp_34_fu_2119_p1 = p_0626_7_fu_2048_p3[2:0];

assign tmp_3_fu_1534_p1 = t_V_reg_465;

assign tmp_4_cast_fu_1542_p1 = t_V_1_reg_476;

assign tmp_4_fu_1595_p2 = ((tmp_13_cast_fu_1591_p1 < op2_assign_reg_2384) ? 1'b1 : 1'b0);

assign tmp_5_fu_1546_p2 = ((tmp_4_cast_fu_1542_p1 < img_width) ? 1'b1 : 1'b0);

assign tmp_7_fu_1557_p1 = t_V_1_reg_476;

assign tmp_8_cast_fu_1562_p1 = t_V_2_reg_487;

assign tmp_8_fu_1577_p1 = t_V_2_reg_487;

assign tmp_9_fu_1566_p2 = ((tmp_8_cast_fu_1562_p1 < img_width) ? 1'b1 : 1'b0);

assign tmp_cast_fu_1519_p1 = t_V_reg_465;

assign tmp_fu_1670_p2 = (tmp_11_reg_2392 | sel_tmp2_fu_1665_p2);

always @ (posedge ap_clk) begin
    tmp_23_reg_2559[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //xFGaussianFilter7x7
