// Seed: 3108938263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_5;
  assign id_1 = 1;
  wor id_6;
  id_7 :
  assert property (@(posedge {1, id_6 == id_5, 1'b0, id_6, 1, id_3} - id_5) 1 - 0)
  else $display(1 >> 1, 1);
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_3,
      id_6,
      id_3,
      id_6,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3
  );
  assign id_5 = 1;
endmodule
