5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp1.13.vcd) 2 -o (multi_exp1.13.cdd) 2 -v (multi_exp1.13.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 multi_exp1.13.v 1 30 1
2 1 1 5 140014 2 100c 0 0 1 1 d
2 2 1 5 f000f 1 1008 0 0 1 1 c
2 3 1 5 a000a 2 100c 0 0 1 1 b
2 4 8 5 a000f 2 128c 2 3 1 18 0 1 1 0 1 0
2 5 8 5 a0014 2 124c 1 4 1 18 0 1 1 1 1 0
2 6 1 5 50006 0 1410 0 0 1 1 a0
2 7 36 5 50014 3 e 5 6
2 8 1 6 140014 2 100c 0 0 1 1 d
2 9 1 6 f000f 1 1008 0 0 1 1 c
2 10 1 6 a000a 2 100c 0 0 1 1 b
2 11 18 6 a000f 2 128c 9 10 1 18 0 1 1 0 1 0
2 12 18 6 a0014 2 124c 8 11 1 18 0 1 1 1 1 0
2 13 1 6 50006 0 1410 0 0 1 1 a1
2 14 36 6 50014 3 e 12 13
2 15 1 7 140014 2 100c 0 0 1 1 g
2 16 1 7 f000f 1 1004 0 0 1 1 f
2 17 1 7 a000a 2 100c 0 0 1 1 e
2 18 9 7 a000f 2 114c 16 17 1 18 0 1 1 0 1 0
2 19 9 7 a0014 2 124c 15 18 1 18 0 1 1 1 1 0
2 20 1 7 50006 0 1410 0 0 1 1 a2
2 21 36 7 50014 3 e 19 20
2 22 1 8 140014 2 100c 0 0 1 1 g
2 23 1 8 f000f 1 1004 0 0 1 1 f
2 24 1 8 a000a 2 100c 0 0 1 1 e
2 25 17 8 a000f 2 114c 23 24 1 18 0 1 1 0 1 0
2 26 17 8 a0014 2 124c 22 25 1 18 0 1 1 1 1 0
2 27 1 8 50006 0 1410 0 0 1 1 a3
2 28 36 8 50014 3 e 26 27
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 0 1 0
1 c 2 3 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 d 3 3 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 e 4 3 7000e 1 0 0 0 1 17 0 1 0 1 0 0
1 f 5 3 70011 1 0 0 0 1 17 0 1 0 0 0 0
1 g 6 3 70014 1 0 0 0 1 17 0 1 0 1 0 0
1 a0 7 5 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 a1 8 6 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 a2 9 7 60005 1 0 0 0 1 17 1 1 0 1 0 0
1 a3 10 8 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 7 5 5 f 7 7 7
4 14 6 5 f 14 14 14
4 21 7 5 f 21 21 21
4 28 8 5 f 28 28 28
3 1 main.$u0 "main.$u0" 0 multi_exp1.13.v 0 28 1
