

================================================================
== Vitis HLS Report for 'mmult_hw'
================================================================
* Date:           Sun Mar  6 15:33:18 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        accel
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  29020446|  29020446|  0.290 sec|  0.290 sec|  29020447|  29020447|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1  |         5|         5|         1|          -|          -|     5|        no|
        |- LOAD_W_1    |      1300|      1300|       130|          -|          -|    10|        no|
        | + LOAD_W_2   |       128|       128|         1|          -|          -|   128|        no|
        |- LOAD_I_1    |    133120|    133120|       130|          -|          -|  1024|        no|
        | + LOAD_I_2   |       128|       128|         1|          -|          -|   128|        no|
        |- L1          |  28868608|  28868608|     28192|          -|          -|  1024|        no|
        | + L2         |     28190|     28190|      2819|          -|          -|    10|        no|
        |  ++ L3       |      2816|      2816|        11|          -|          -|   256|        no|
        |- STORE_O_1   |     17408|     17408|        17|          -|          -|  1024|        no|
        | + STORE_O_2  |        15|        15|         3|          -|          -|     5|        no|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    592|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     384|    751|    -|
|Memory           |      552|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    376|    -|
|Register         |        -|    -|     492|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      552|    5|     940|   1724|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      197|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CONTROL_BUS_s_axi_U                |CONTROL_BUS_s_axi               |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  384|  751|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+--------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+--------+-----+------+-------------+
    |in_buf_U      |in_buf      |      512|   0|   0|    0|  262144|   32|     1|      8388608|
    |offset_buf_U  |offset_buf  |        0|  64|   5|    0|      10|   32|     1|          320|
    |out_buf_U     |out_buf     |       32|   0|   0|    0|   10240|   32|     1|       327680|
    |weight_buf_U  |weight_buf  |        8|   0|   0|    0|    2560|   32|     1|        81920|
    +--------------+------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total         |            |      552|  64|   5|    0|  274954|  128|     4|      8798528|
    +--------------+------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_557_p2     |         +|   0|  0|  13|           4|           2|
    |add_ln42_fu_551_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln49_1_fu_688_p2   |         +|   0|  0|  12|          11|           8|
    |add_ln49_2_fu_682_p2   |         +|   0|  0|  12|          11|           8|
    |add_ln49_fu_607_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln51_fu_633_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln53_fu_639_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln54_fu_617_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln61_1_fu_793_p2   |         +|   0|  0|  25|          18|           8|
    |add_ln61_2_fu_787_p2   |         +|   0|  0|  25|          18|           8|
    |add_ln61_fu_712_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln63_fu_738_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln65_fu_744_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln66_fu_722_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln73_fu_799_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln76_fu_849_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln80_fu_888_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln81_1_fu_912_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln81_fu_902_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln83_1_fu_872_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln83_fu_837_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln89_1_fu_1024_p2  |         +|   0|  0|  14|          13|           3|
    |add_ln89_2_fu_1018_p2  |         +|   0|  0|  14|          13|           3|
    |add_ln89_fu_960_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln91_fu_986_p2     |         +|   0|  0|  13|           4|           2|
    |add_ln93_1_fu_970_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln93_fu_948_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln94_fu_1002_p2    |         +|   0|  0|  17|          14|          14|
    |add_ln95_fu_1012_p2    |         +|   0|  0|  14|          13|           1|
    |ap_block_state2        |       and|   0|  0|   2|           1|           1|
    |ap_block_state4        |       and|   0|  0|   2|           1|           1|
    |ap_block_state6        |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_545_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln49_fu_601_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln51_fu_627_p2    |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln61_fu_706_p2    |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln63_fu_732_p2    |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln73_fu_843_p2    |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln76_fu_882_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln80_fu_922_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln89_fu_954_p2    |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln91_fu_980_p2    |      icmp|   0|  0|  12|          13|          13|
    |or_ln44_fu_582_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln55_fu_663_p2      |        or|   0|  0|   8|           8|           1|
    |or_ln67_fu_768_p2      |        or|   0|  0|   8|           8|           1|
    |or_ln94_fu_992_p2      |        or|   0|  0|   4|           4|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 592|         457|         292|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  113|         25|    1|         25|
    |i_1_reg_336             |    9|          2|    4|          8|
    |i_2_reg_393             |    9|          2|   11|         22|
    |i_3_reg_426             |    9|          2|   11|         22|
    |i_4_reg_482             |    9|          2|   11|         22|
    |i_reg_290               |    9|          2|    4|          8|
    |in_buf_address0         |   14|          3|   18|         54|
    |in_stream_TDATA_blk_n   |    9|          2|    1|          2|
    |indvars_iv153_reg_493   |    9|          2|   13|         26|
    |indvars_iv197_reg_381   |    9|          2|   18|         36|
    |indvars_iv203_reg_324   |    9|          2|   11|         22|
    |is_idx_1_reg_312        |    9|          2|   11|         22|
    |is_idx_2_reg_369        |    9|          2|   18|         36|
    |is_idx_3_reg_359        |    9|          2|   11|         22|
    |is_idx_4_reg_416        |    9|          2|   18|         36|
    |is_idx_reg_301          |    9|          2|    3|          6|
    |j_1_reg_405             |    9|          2|    9|         18|
    |j_2_reg_437             |    9|          2|    4|          8|
    |j_3_reg_515             |    9|          2|    4|          8|
    |j_reg_348               |    9|          2|    9|         18|
    |k_reg_448               |    9|          2|    9|         18|
    |offset_buf_address0     |   14|          3|    4|         12|
    |os_idx_1_reg_505        |    9|          2|   13|         26|
    |os_idx_reg_470          |    9|          2|   13|         26|
    |out_buf_address0        |   14|          3|   14|         42|
    |out_stream_TDATA_blk_n  |    9|          2|    1|          2|
    |tmp_1_reg_459           |    9|          2|   32|         64|
    |weight_buf_address0     |   14|          3|   12|         36|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  376|         83|  288|        647|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln49_reg_1078         |   4|   0|    4|          0|
    |add_ln61_reg_1114         |  11|   0|   11|          0|
    |add_ln73_reg_1142         |  11|   0|   11|          0|
    |add_ln76_reg_1160         |   4|   0|    4|          0|
    |add_ln80_reg_1188         |   9|   0|    9|          0|
    |add_ln83_reg_1152         |  13|   0|   14|          1|
    |add_ln89_reg_1235         |  11|   0|   11|          0|
    |add_ln91_reg_1248         |   4|   0|    4|          0|
    |add_ln93_reg_1226         |  13|   0|   14|          1|
    |add_ln95_reg_1258         |  13|   0|   13|          0|
    |ap_CS_fsm                 |  24|   0|   24|          0|
    |i_1_reg_336               |   4|   0|    4|          0|
    |i_2_reg_393               |  11|   0|   11|          0|
    |i_3_reg_426               |  11|   0|   11|          0|
    |i_4_reg_482               |  11|   0|   11|          0|
    |i_reg_290                 |   4|   0|    4|          0|
    |in_buf_load_reg_1206      |  32|   0|   32|          0|
    |indvars_iv153_reg_493     |  13|   0|   13|          0|
    |indvars_iv197_reg_381     |  18|   0|   18|          0|
    |indvars_iv203_reg_324     |  11|   0|   11|          0|
    |is_idx_1_reg_312          |  11|   0|   11|          0|
    |is_idx_2_reg_369          |  18|   0|   18|          0|
    |is_idx_3_reg_359          |  11|   0|   11|          0|
    |is_idx_4_reg_416          |  18|   0|   18|          0|
    |is_idx_reg_301            |   3|   0|    3|          0|
    |j_1_reg_405               |   9|   0|    9|          0|
    |j_2_reg_437               |   4|   0|    4|          0|
    |j_3_reg_515               |   4|   0|    4|          0|
    |j_reg_348                 |   9|   0|    9|          0|
    |k_reg_448                 |   9|   0|    9|          0|
    |mul_reg_1216              |  32|   0|   32|          0|
    |os_idx_1_reg_505          |  13|   0|   13|          0|
    |os_idx_reg_470            |  13|   0|   13|          0|
    |out_buf_addr_2_reg_1170   |  14|   0|   14|          0|
    |tmp_1_reg_459             |  32|   0|   32|          0|
    |tmp_3_reg_1070            |   4|   0|   12|          8|
    |tmp_4_cast_reg_1106       |  10|   0|   18|          8|
    |tmp_6_cast_reg_1147       |  10|   0|   18|          8|
    |tmp_6_reg_1165            |   4|   0|   12|          8|
    |weight_buf_load_reg_1211  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 492|   0|  526|         34|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|in_stream_TDATA            |   in|   64|        axis|     in_stream|       pointer|
|in_stream_TVALID           |   in|    1|        axis|     in_stream|       pointer|
|in_stream_TREADY           |  out|    1|        axis|     in_stream|       pointer|
|out_stream_TDATA           |  out|  128|        axis|    out_stream|       pointer|
|out_stream_TVALID          |  out|    1|        axis|    out_stream|       pointer|
|out_stream_TREADY          |   in|    1|        axis|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

