Warning (10268): Verilog HDL information at unidade_controle.v(71): always construct contains both blocking and non-blocking assignments File: C:/Projetos/T2BA3_2025/Exp4/Quartus/circuito_exp4_restored/unidade_controle.v Line: 71
