##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Tue Apr 28 14:50:59 2020
##  Generated by MIG Version 4.0
##
##################################################################################################
##  File name :       memctl.xdc
##  Details :     Constraints file
##                    FPGA Family:       ZYNQ
##                    FPGA Part:         XC7Z045-FFG900
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         400 MHz
##                    Time Period:       2500 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->SODIMMs->MT8JTF12864HZ-1G6
## Data Width: 64
## Time Period: 2500
## Data Mask: 1
##################################################################################################

create_clock -period 5.000 [get_ports sys_clk_p]

############## NET - IOSTANDARD ##################


# PadFunction: IO_L1N_T0_AD0N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[0]}]
set_property SLEW FAST [get_ports {ddr3_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[0]}]
set_property PACKAGE_PIN L14 [get_ports {ddr3_dq[0]}]

# PadFunction: IO_L2P_T0_AD8P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[1]}]
set_property SLEW FAST [get_ports {ddr3_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[1]}]
set_property PACKAGE_PIN J13 [get_ports {ddr3_dq[1]}]

# PadFunction: IO_L2N_T0_AD8N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[2]}]
set_property SLEW FAST [get_ports {ddr3_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[2]}]
set_property PACKAGE_PIN H13 [get_ports {ddr3_dq[2]}]

# PadFunction: IO_L4P_T0_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[3]}]
set_property SLEW FAST [get_ports {ddr3_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[3]}]
set_property PACKAGE_PIN J14 [get_ports {ddr3_dq[3]}]

# PadFunction: IO_L4N_T0_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[4]}]
set_property SLEW FAST [get_ports {ddr3_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[4]}]
set_property PACKAGE_PIN H14 [get_ports {ddr3_dq[4]}]

# PadFunction: IO_L5P_T0_AD9P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[5]}]
set_property SLEW FAST [get_ports {ddr3_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[5]}]
set_property PACKAGE_PIN K15 [get_ports {ddr3_dq[5]}]

# PadFunction: IO_L5N_T0_AD9N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[6]}]
set_property SLEW FAST [get_ports {ddr3_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[6]}]
set_property PACKAGE_PIN J15 [get_ports {ddr3_dq[6]}]

# PadFunction: IO_L6P_T0_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[7]}]
set_property SLEW FAST [get_ports {ddr3_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[7]}]
set_property PACKAGE_PIN J16 [get_ports {ddr3_dq[7]}]

# PadFunction: IO_L7N_T1_AD2N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[8]}]
set_property SLEW FAST [get_ports {ddr3_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[8]}]
set_property PACKAGE_PIN G16 [get_ports {ddr3_dq[8]}]

# PadFunction: IO_L8P_T1_AD10P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[9]}]
set_property SLEW FAST [get_ports {ddr3_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[9]}]
set_property PACKAGE_PIN G15 [get_ports {ddr3_dq[9]}]

# PadFunction: IO_L8N_T1_AD10N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[10]}]
set_property SLEW FAST [get_ports {ddr3_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[10]}]
set_property PACKAGE_PIN G14 [get_ports {ddr3_dq[10]}]

# PadFunction: IO_L10P_T1_AD11P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[11]}]
set_property SLEW FAST [get_ports {ddr3_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[11]}]
set_property PACKAGE_PIN F13 [get_ports {ddr3_dq[11]}]

# PadFunction: IO_L10N_T1_AD11N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[12]}]
set_property SLEW FAST [get_ports {ddr3_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[12]}]
set_property PACKAGE_PIN E12 [get_ports {ddr3_dq[12]}]

# PadFunction: IO_L11P_T1_SRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[13]}]
set_property SLEW FAST [get_ports {ddr3_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[13]}]
set_property PACKAGE_PIN E13 [get_ports {ddr3_dq[13]}]

# PadFunction: IO_L11N_T1_SRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[14]}]
set_property SLEW FAST [get_ports {ddr3_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[14]}]
set_property PACKAGE_PIN D13 [get_ports {ddr3_dq[14]}]

# PadFunction: IO_L12P_T1_MRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[15]}]
set_property SLEW FAST [get_ports {ddr3_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[15]}]
set_property PACKAGE_PIN F15 [get_ports {ddr3_dq[15]}]

# PadFunction: IO_L13P_T2_MRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[16]}]
set_property SLEW FAST [get_ports {ddr3_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[16]}]
set_property PACKAGE_PIN E16 [get_ports {ddr3_dq[16]}]

# PadFunction: IO_L13N_T2_MRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[17]}]
set_property SLEW FAST [get_ports {ddr3_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[17]}]
set_property PACKAGE_PIN E15 [get_ports {ddr3_dq[17]}]

# PadFunction: IO_L14P_T2_AD4P_SRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[18]}]
set_property SLEW FAST [get_ports {ddr3_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[18]}]
set_property PACKAGE_PIN D15 [get_ports {ddr3_dq[18]}]

# PadFunction: IO_L14N_T2_AD4N_SRCC_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[19]}]
set_property SLEW FAST [get_ports {ddr3_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[19]}]
set_property PACKAGE_PIN D14 [get_ports {ddr3_dq[19]}]

# PadFunction: IO_L16N_T2_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[20]}]
set_property SLEW FAST [get_ports {ddr3_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[20]}]
set_property PACKAGE_PIN C16 [get_ports {ddr3_dq[20]}]

# PadFunction: IO_L17P_T2_AD5P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[21]}]
set_property SLEW FAST [get_ports {ddr3_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[21]}]
set_property PACKAGE_PIN C17 [get_ports {ddr3_dq[21]}]

# PadFunction: IO_L17N_T2_AD5N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[22]}]
set_property SLEW FAST [get_ports {ddr3_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[22]}]
set_property PACKAGE_PIN B16 [get_ports {ddr3_dq[22]}]

# PadFunction: IO_L18P_T2_AD13P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[23]}]
set_property SLEW FAST [get_ports {ddr3_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[23]}]
set_property PACKAGE_PIN B17 [get_ports {ddr3_dq[23]}]

# PadFunction: IO_L20P_T3_AD6P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[24]}]
set_property SLEW FAST [get_ports {ddr3_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[24]}]
set_property PACKAGE_PIN C12 [get_ports {ddr3_dq[24]}]

# PadFunction: IO_L20N_T3_AD6N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[25]}]
set_property SLEW FAST [get_ports {ddr3_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[25]}]
set_property PACKAGE_PIN B12 [get_ports {ddr3_dq[25]}]

# PadFunction: IO_L22P_T3_AD7P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[26]}]
set_property SLEW FAST [get_ports {ddr3_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[26]}]
set_property PACKAGE_PIN C11 [get_ports {ddr3_dq[26]}]

# PadFunction: IO_L22N_T3_AD7N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[27]}]
set_property SLEW FAST [get_ports {ddr3_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[27]}]
set_property PACKAGE_PIN B11 [get_ports {ddr3_dq[27]}]

# PadFunction: IO_L23P_T3_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[28]}]
set_property SLEW FAST [get_ports {ddr3_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[28]}]
set_property PACKAGE_PIN B14 [get_ports {ddr3_dq[28]}]

# PadFunction: IO_L23N_T3_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[29]}]
set_property SLEW FAST [get_ports {ddr3_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[29]}]
set_property PACKAGE_PIN A14 [get_ports {ddr3_dq[29]}]

# PadFunction: IO_L24P_T3_AD15P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[30]}]
set_property SLEW FAST [get_ports {ddr3_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[30]}]
set_property PACKAGE_PIN A13 [get_ports {ddr3_dq[30]}]

# PadFunction: IO_L24N_T3_AD15N_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[31]}]
set_property SLEW FAST [get_ports {ddr3_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[31]}]
set_property PACKAGE_PIN A12 [get_ports {ddr3_dq[31]}]

# PadFunction: IO_L1N_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[32]}]
set_property SLEW FAST [get_ports {ddr3_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[32]}]
set_property PACKAGE_PIN J3 [get_ports {ddr3_dq[32]}]

# PadFunction: IO_L2P_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[33]}]
set_property SLEW FAST [get_ports {ddr3_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[33]}]
set_property PACKAGE_PIN L1 [get_ports {ddr3_dq[33]}]

# PadFunction: IO_L2N_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[34]}]
set_property SLEW FAST [get_ports {ddr3_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[34]}]
set_property PACKAGE_PIN K1 [get_ports {ddr3_dq[34]}]

# PadFunction: IO_L4P_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[35]}]
set_property SLEW FAST [get_ports {ddr3_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[35]}]
set_property PACKAGE_PIN L3 [get_ports {ddr3_dq[35]}]

# PadFunction: IO_L4N_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[36]}]
set_property SLEW FAST [get_ports {ddr3_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[36]}]
set_property PACKAGE_PIN L2 [get_ports {ddr3_dq[36]}]

# PadFunction: IO_L5P_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[37]}]
set_property SLEW FAST [get_ports {ddr3_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[37]}]
set_property PACKAGE_PIN K5 [get_ports {ddr3_dq[37]}]

# PadFunction: IO_L5N_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[38]}]
set_property SLEW FAST [get_ports {ddr3_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[38]}]
set_property PACKAGE_PIN J5 [get_ports {ddr3_dq[38]}]

# PadFunction: IO_L6P_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[39]}]
set_property SLEW FAST [get_ports {ddr3_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[39]}]
set_property PACKAGE_PIN K6 [get_ports {ddr3_dq[39]}]

# PadFunction: IO_L7N_T1_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[40]}]
set_property SLEW FAST [get_ports {ddr3_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[40]}]
set_property PACKAGE_PIN F2 [get_ports {ddr3_dq[40]}]

# PadFunction: IO_L8P_T1_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[41]}]
set_property SLEW FAST [get_ports {ddr3_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[41]}]
set_property PACKAGE_PIN H6 [get_ports {ddr3_dq[41]}]

# PadFunction: IO_L8N_T1_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[42]}]
set_property SLEW FAST [get_ports {ddr3_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[42]}]
set_property PACKAGE_PIN G6 [get_ports {ddr3_dq[42]}]

# PadFunction: IO_L10P_T1_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[43]}]
set_property SLEW FAST [get_ports {ddr3_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[43]}]
set_property PACKAGE_PIN H2 [get_ports {ddr3_dq[43]}]

# PadFunction: IO_L10N_T1_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[44]}]
set_property SLEW FAST [get_ports {ddr3_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[44]}]
set_property PACKAGE_PIN G1 [get_ports {ddr3_dq[44]}]

# PadFunction: IO_L11P_T1_SRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[45]}]
set_property SLEW FAST [get_ports {ddr3_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[45]}]
set_property PACKAGE_PIN H4 [get_ports {ddr3_dq[45]}]

# PadFunction: IO_L11N_T1_SRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[46]}]
set_property SLEW FAST [get_ports {ddr3_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[46]}]
set_property PACKAGE_PIN H3 [get_ports {ddr3_dq[46]}]

# PadFunction: IO_L12P_T1_MRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[47]}]
set_property SLEW FAST [get_ports {ddr3_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[47]}]
set_property PACKAGE_PIN G5 [get_ports {ddr3_dq[47]}]

# PadFunction: IO_L13P_T2_MRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[48]}]
set_property SLEW FAST [get_ports {ddr3_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[48]}]
set_property PACKAGE_PIN F5 [get_ports {ddr3_dq[48]}]

# PadFunction: IO_L13N_T2_MRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[49]}]
set_property SLEW FAST [get_ports {ddr3_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[49]}]
set_property PACKAGE_PIN E5 [get_ports {ddr3_dq[49]}]

# PadFunction: IO_L14P_T2_SRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[50]}]
set_property SLEW FAST [get_ports {ddr3_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[50]}]
set_property PACKAGE_PIN F4 [get_ports {ddr3_dq[50]}]

# PadFunction: IO_L14N_T2_SRCC_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[51]}]
set_property SLEW FAST [get_ports {ddr3_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[51]}]
set_property PACKAGE_PIN F3 [get_ports {ddr3_dq[51]}]

# PadFunction: IO_L16N_T2_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[52]}]
set_property SLEW FAST [get_ports {ddr3_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[52]}]
set_property PACKAGE_PIN D3 [get_ports {ddr3_dq[52]}]

# PadFunction: IO_L17P_T2_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[53]}]
set_property SLEW FAST [get_ports {ddr3_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[53]}]
set_property PACKAGE_PIN E3 [get_ports {ddr3_dq[53]}]

# PadFunction: IO_L17N_T2_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[54]}]
set_property SLEW FAST [get_ports {ddr3_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[54]}]
set_property PACKAGE_PIN E2 [get_ports {ddr3_dq[54]}]

# PadFunction: IO_L18P_T2_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[55]}]
set_property SLEW FAST [get_ports {ddr3_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[55]}]
set_property PACKAGE_PIN E1 [get_ports {ddr3_dq[55]}]

# PadFunction: IO_L20P_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[56]}]
set_property SLEW FAST [get_ports {ddr3_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[56]}]
set_property PACKAGE_PIN B5 [get_ports {ddr3_dq[56]}]

# PadFunction: IO_L20N_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[57]}]
set_property SLEW FAST [get_ports {ddr3_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[57]}]
set_property PACKAGE_PIN B4 [get_ports {ddr3_dq[57]}]

# PadFunction: IO_L22P_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[58]}]
set_property SLEW FAST [get_ports {ddr3_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[58]}]
set_property PACKAGE_PIN C2 [get_ports {ddr3_dq[58]}]

# PadFunction: IO_L22N_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[59]}]
set_property SLEW FAST [get_ports {ddr3_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[59]}]
set_property PACKAGE_PIN C1 [get_ports {ddr3_dq[59]}]

# PadFunction: IO_L23P_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[60]}]
set_property SLEW FAST [get_ports {ddr3_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[60]}]
set_property PACKAGE_PIN B2 [get_ports {ddr3_dq[60]}]

# PadFunction: IO_L23N_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[61]}]
set_property SLEW FAST [get_ports {ddr3_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[61]}]
set_property PACKAGE_PIN B1 [get_ports {ddr3_dq[61]}]

# PadFunction: IO_L24P_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[62]}]
set_property SLEW FAST [get_ports {ddr3_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[62]}]
set_property PACKAGE_PIN A3 [get_ports {ddr3_dq[62]}]

# PadFunction: IO_L24N_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dq[63]}]
set_property SLEW FAST [get_ports {ddr3_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_dq[63]}]
set_property PACKAGE_PIN A2 [get_ports {ddr3_dq[63]}]

# PadFunction: IO_L7P_T1_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[13]}]
set_property SLEW FAST [get_ports {ddr3_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[13]}]
set_property PACKAGE_PIN J11 [get_ports {ddr3_addr[13]}]

# PadFunction: IO_L7N_T1_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[12]}]
set_property SLEW FAST [get_ports {ddr3_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[12]}]
set_property PACKAGE_PIN H11 [get_ports {ddr3_addr[12]}]

# PadFunction: IO_L8P_T1_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[11]}]
set_property SLEW FAST [get_ports {ddr3_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[11]}]
set_property PACKAGE_PIN E11 [get_ports {ddr3_addr[11]}]

# PadFunction: IO_L8N_T1_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[10]}]
set_property SLEW FAST [get_ports {ddr3_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[10]}]
set_property PACKAGE_PIN D11 [get_ports {ddr3_addr[10]}]

# PadFunction: IO_L9P_T1_DQS_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[9]}]
set_property SLEW FAST [get_ports {ddr3_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[9]}]
set_property PACKAGE_PIN H12 [get_ports {ddr3_addr[9]}]

# PadFunction: IO_L9N_T1_DQS_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[8]}]
set_property SLEW FAST [get_ports {ddr3_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[8]}]
set_property PACKAGE_PIN G11 [get_ports {ddr3_addr[8]}]

# PadFunction: IO_L10P_T1_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[7]}]
set_property SLEW FAST [get_ports {ddr3_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[7]}]
set_property PACKAGE_PIN E10 [get_ports {ddr3_addr[7]}]

# PadFunction: IO_L10N_T1_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[6]}]
set_property SLEW FAST [get_ports {ddr3_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[6]}]
set_property PACKAGE_PIN D10 [get_ports {ddr3_addr[6]}]

# PadFunction: IO_L11P_T1_SRCC_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[5]}]
set_property SLEW FAST [get_ports {ddr3_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[5]}]
set_property PACKAGE_PIN G10 [get_ports {ddr3_addr[5]}]

# PadFunction: IO_L11N_T1_SRCC_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[4]}]
set_property SLEW FAST [get_ports {ddr3_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[4]}]
set_property PACKAGE_PIN F10 [get_ports {ddr3_addr[4]}]

# PadFunction: IO_L12P_T1_MRCC_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[3]}]
set_property SLEW FAST [get_ports {ddr3_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[3]}]
set_property PACKAGE_PIN D9 [get_ports {ddr3_addr[3]}]

# PadFunction: IO_L12N_T1_MRCC_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[2]}]
set_property SLEW FAST [get_ports {ddr3_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[2]}]
set_property PACKAGE_PIN D8 [get_ports {ddr3_addr[2]}]

# PadFunction: IO_L19P_T3_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[1]}]
set_property SLEW FAST [get_ports {ddr3_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[1]}]
set_property PACKAGE_PIN L7 [get_ports {ddr3_addr[1]}]

# PadFunction: IO_L19N_T3_VREF_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_addr[0]}]
set_property SLEW FAST [get_ports {ddr3_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[0]}]
set_property PACKAGE_PIN K7 [get_ports {ddr3_addr[0]}]

# PadFunction: IO_L20P_T3_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_ba[2]}]
set_property SLEW FAST [get_ports {ddr3_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[2]}]
set_property PACKAGE_PIN J10 [get_ports {ddr3_ba[2]}]

# PadFunction: IO_L20N_T3_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_ba[1]}]
set_property SLEW FAST [get_ports {ddr3_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[1]}]
set_property PACKAGE_PIN J9 [get_ports {ddr3_ba[1]}]

# PadFunction: IO_L22P_T3_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_ba[0]}]
set_property SLEW FAST [get_ports {ddr3_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[0]}]
set_property PACKAGE_PIN K11 [get_ports {ddr3_ba[0]}]

# PadFunction: IO_L22N_T3_34
set_property VCCAUX_IO NORMAL [get_ports ddr3_ras_n]
set_property SLEW FAST [get_ports ddr3_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_ras_n]
set_property PACKAGE_PIN K10 [get_ports ddr3_ras_n]

# PadFunction: IO_L23P_T3_34
set_property VCCAUX_IO NORMAL [get_ports ddr3_cas_n]
set_property SLEW FAST [get_ports ddr3_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_cas_n]
set_property PACKAGE_PIN L10 [get_ports ddr3_cas_n]

# PadFunction: IO_L23N_T3_34
set_property VCCAUX_IO NORMAL [get_ports ddr3_we_n]
set_property SLEW FAST [get_ports ddr3_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_we_n]
set_property PACKAGE_PIN L9 [get_ports ddr3_we_n]

# PadFunction: IO_L12N_T1_MRCC_35
set_property VCCAUX_IO NORMAL [get_ports ddr3_reset_n]
set_property SLEW FAST [get_ports ddr3_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports ddr3_reset_n]
set_property PACKAGE_PIN F14 [get_ports ddr3_reset_n]

# PadFunction: IO_L15P_T2_DQS_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_cke[0]}]
set_property SLEW FAST [get_ports {ddr3_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cke[0]}]
set_property PACKAGE_PIN J8 [get_ports {ddr3_cke[0]}]

# PadFunction: IO_L15N_T2_DQS_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_odt[0]}]
set_property SLEW FAST [get_ports {ddr3_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_odt[0]}]
set_property PACKAGE_PIN H8 [get_ports {ddr3_odt[0]}]

# PadFunction: IO_L24P_T3_34
set_property VCCAUX_IO NORMAL [get_ports {ddr3_cs_n[0]}]
set_property SLEW FAST [get_ports {ddr3_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_cs_n[0]}]
set_property PACKAGE_PIN L12 [get_ports {ddr3_cs_n[0]}]

# PadFunction: IO_L1P_T0_AD0P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[0]}]
set_property SLEW FAST [get_ports {ddr3_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[0]}]
set_property PACKAGE_PIN L15 [get_ports {ddr3_dm[0]}]

# PadFunction: IO_L7P_T1_AD2P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[1]}]
set_property SLEW FAST [get_ports {ddr3_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[1]}]
set_property PACKAGE_PIN G17 [get_ports {ddr3_dm[1]}]

# PadFunction: IO_L16P_T2_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[2]}]
set_property SLEW FAST [get_ports {ddr3_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[2]}]
set_property PACKAGE_PIN D16 [get_ports {ddr3_dm[2]}]

# PadFunction: IO_L19P_T3_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[3]}]
set_property SLEW FAST [get_ports {ddr3_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[3]}]
set_property PACKAGE_PIN C14 [get_ports {ddr3_dm[3]}]

# PadFunction: IO_L1P_T0_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[4]}]
set_property SLEW FAST [get_ports {ddr3_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[4]}]
set_property PACKAGE_PIN J4 [get_ports {ddr3_dm[4]}]

# PadFunction: IO_L7P_T1_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[5]}]
set_property SLEW FAST [get_ports {ddr3_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[5]}]
set_property PACKAGE_PIN G2 [get_ports {ddr3_dm[5]}]

# PadFunction: IO_L16P_T2_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[6]}]
set_property SLEW FAST [get_ports {ddr3_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[6]}]
set_property PACKAGE_PIN D4 [get_ports {ddr3_dm[6]}]

# PadFunction: IO_L19P_T3_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[7]}]
set_property SLEW FAST [get_ports {ddr3_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[7]}]
set_property PACKAGE_PIN C4 [get_ports {ddr3_dm[7]}]

# PadFunction: IO_L14P_T2_SRCC_34
set_property VCCAUX_IO DONTCARE [get_ports sys_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_p]

# PadFunction: IO_L14N_T2_SRCC_34
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_clk_n]
set_property PACKAGE_PIN F9 [get_ports sys_clk_p]
set_property PACKAGE_PIN E8 [get_ports sys_clk_n]

# PadFunction: IO_L3P_T0_DQS_AD1P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[0]}]

# PadFunction: IO_L3N_T0_DQS_AD1N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[0]}]
set_property PACKAGE_PIN L13 [get_ports {ddr3_dqs_p[0]}]
set_property PACKAGE_PIN K13 [get_ports {ddr3_dqs_n[0]}]

# PadFunction: IO_L9P_T1_DQS_AD3P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[1]}]

# PadFunction: IO_L9N_T1_DQS_AD3N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[1]}]
set_property PACKAGE_PIN G12 [get_ports {ddr3_dqs_p[1]}]
set_property PACKAGE_PIN F12 [get_ports {ddr3_dqs_n[1]}]

# PadFunction: IO_L15P_T2_DQS_AD12P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[2]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[2]}]

# PadFunction: IO_L15N_T2_DQS_AD12N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[2]}]
set_property PACKAGE_PIN F17 [get_ports {ddr3_dqs_p[2]}]
set_property PACKAGE_PIN E17 [get_ports {ddr3_dqs_n[2]}]

# PadFunction: IO_L21P_T3_DQS_AD14P_35
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[3]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[3]}]

# PadFunction: IO_L21N_T3_DQS_AD14N_35
set_property SLEW FAST [get_ports {ddr3_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[3]}]
set_property PACKAGE_PIN B15 [get_ports {ddr3_dqs_p[3]}]
set_property PACKAGE_PIN A15 [get_ports {ddr3_dqs_n[3]}]

# PadFunction: IO_L3P_T0_DQS_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[4]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[4]}]

# PadFunction: IO_L3N_T0_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[4]}]
set_property PACKAGE_PIN K3 [get_ports {ddr3_dqs_p[4]}]
set_property PACKAGE_PIN K2 [get_ports {ddr3_dqs_n[4]}]

# PadFunction: IO_L9P_T1_DQS_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[5]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[5]}]

# PadFunction: IO_L9N_T1_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[5]}]
set_property PACKAGE_PIN J1 [get_ports {ddr3_dqs_p[5]}]
set_property PACKAGE_PIN H1 [get_ports {ddr3_dqs_n[5]}]

# PadFunction: IO_L15P_T2_DQS_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[6]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[6]}]

# PadFunction: IO_L15N_T2_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[6]}]
set_property PACKAGE_PIN E6 [get_ports {ddr3_dqs_p[6]}]
set_property PACKAGE_PIN D5 [get_ports {ddr3_dqs_n[6]}]

# PadFunction: IO_L21P_T3_DQS_33
set_property VCCAUX_IO NORMAL [get_ports {ddr3_dqs_p[7]}]
set_property SLEW FAST [get_ports {ddr3_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_p[7]}]

# PadFunction: IO_L21N_T3_DQS_33
set_property SLEW FAST [get_ports {ddr3_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_dqs_n[7]}]
set_property PACKAGE_PIN A5 [get_ports {ddr3_dqs_p[7]}]
set_property PACKAGE_PIN A4 [get_ports {ddr3_dqs_n[7]}]

# PadFunction: IO_L21P_T3_DQS_34
set_property VCCAUX_IO NORMAL [get_ports ddr3_ck_p]
set_property SLEW FAST [get_ports ddr3_ck_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddr3_ck_p]

# PadFunction: IO_L21N_T3_DQS_34
set_property SLEW FAST [get_ports ddr3_ck_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddr3_ck_n]
set_property PACKAGE_PIN L8 [get_ports ddr3_ck_p]
set_property PACKAGE_PIN K8 [get_ports ddr3_ck_n]



set_property LOC PHASER_OUT_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]

set_property LOC PHASER_IN_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y20 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]



set_property LOC OUT_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y20 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]

set_property LOC IN_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]

set_property LOC PHY_CONTROL_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]

set_property LOC PHASER_REF_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]

set_property LOC OLOGIC_X1Y243 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y231 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y219 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y207 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y343 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y331 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y319 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y307 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]

set_property LOC PLLE2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i}]

set_property IODELAY_GROUP MEMCTL_IODELAY_MIG0 [get_cells -hier -filter {NAME =~ *.idelaye2}]

###### TODO edit below, these were here for a reason

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] #                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] #                    -setup 6

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] #                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] #                    -hold 5

set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20.000
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 5.000
set_false_path -through [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20.000


set_property PACKAGE_PIN W21 [get_ports init_calib_complete]
set_property IOSTANDARD LVCMOS25 [get_ports init_calib_complete]
#set_property PACKAGE_PIN A8 [get_ports sys_rst]
set_property PULLUP TRUE [get_ports sys_rst]
#set_property IOSTANDARD LVCMOS15 [get_ports sys_rst]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list poc_top_i/poc_design_0/inst/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 512 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {poc_top_i/poc_design_0/inst/phy_rd_data[0]} {poc_top_i/poc_design_0/inst/phy_rd_data[1]} {poc_top_i/poc_design_0/inst/phy_rd_data[2]} {poc_top_i/poc_design_0/inst/phy_rd_data[3]} {poc_top_i/poc_design_0/inst/phy_rd_data[4]} {poc_top_i/poc_design_0/inst/phy_rd_data[5]} {poc_top_i/poc_design_0/inst/phy_rd_data[6]} {poc_top_i/poc_design_0/inst/phy_rd_data[7]} {poc_top_i/poc_design_0/inst/phy_rd_data[8]} {poc_top_i/poc_design_0/inst/phy_rd_data[9]} {poc_top_i/poc_design_0/inst/phy_rd_data[10]} {poc_top_i/poc_design_0/inst/phy_rd_data[11]} {poc_top_i/poc_design_0/inst/phy_rd_data[12]} {poc_top_i/poc_design_0/inst/phy_rd_data[13]} {poc_top_i/poc_design_0/inst/phy_rd_data[14]} {poc_top_i/poc_design_0/inst/phy_rd_data[15]} {poc_top_i/poc_design_0/inst/phy_rd_data[16]} {poc_top_i/poc_design_0/inst/phy_rd_data[17]} {poc_top_i/poc_design_0/inst/phy_rd_data[18]} {poc_top_i/poc_design_0/inst/phy_rd_data[19]} {poc_top_i/poc_design_0/inst/phy_rd_data[20]} {poc_top_i/poc_design_0/inst/phy_rd_data[21]} {poc_top_i/poc_design_0/inst/phy_rd_data[22]} {poc_top_i/poc_design_0/inst/phy_rd_data[23]} {poc_top_i/poc_design_0/inst/phy_rd_data[24]} {poc_top_i/poc_design_0/inst/phy_rd_data[25]} {poc_top_i/poc_design_0/inst/phy_rd_data[26]} {poc_top_i/poc_design_0/inst/phy_rd_data[27]} {poc_top_i/poc_design_0/inst/phy_rd_data[28]} {poc_top_i/poc_design_0/inst/phy_rd_data[29]} {poc_top_i/poc_design_0/inst/phy_rd_data[30]} {poc_top_i/poc_design_0/inst/phy_rd_data[31]} {poc_top_i/poc_design_0/inst/phy_rd_data[32]} {poc_top_i/poc_design_0/inst/phy_rd_data[33]} {poc_top_i/poc_design_0/inst/phy_rd_data[34]} {poc_top_i/poc_design_0/inst/phy_rd_data[35]} {poc_top_i/poc_design_0/inst/phy_rd_data[36]} {poc_top_i/poc_design_0/inst/phy_rd_data[37]} {poc_top_i/poc_design_0/inst/phy_rd_data[38]} {poc_top_i/poc_design_0/inst/phy_rd_data[39]} {poc_top_i/poc_design_0/inst/phy_rd_data[40]} {poc_top_i/poc_design_0/inst/phy_rd_data[41]} {poc_top_i/poc_design_0/inst/phy_rd_data[42]} {poc_top_i/poc_design_0/inst/phy_rd_data[43]} {poc_top_i/poc_design_0/inst/phy_rd_data[44]} {poc_top_i/poc_design_0/inst/phy_rd_data[45]} {poc_top_i/poc_design_0/inst/phy_rd_data[46]} {poc_top_i/poc_design_0/inst/phy_rd_data[47]} {poc_top_i/poc_design_0/inst/phy_rd_data[48]} {poc_top_i/poc_design_0/inst/phy_rd_data[49]} {poc_top_i/poc_design_0/inst/phy_rd_data[50]} {poc_top_i/poc_design_0/inst/phy_rd_data[51]} {poc_top_i/poc_design_0/inst/phy_rd_data[52]} {poc_top_i/poc_design_0/inst/phy_rd_data[53]} {poc_top_i/poc_design_0/inst/phy_rd_data[54]} {poc_top_i/poc_design_0/inst/phy_rd_data[55]} {poc_top_i/poc_design_0/inst/phy_rd_data[56]} {poc_top_i/poc_design_0/inst/phy_rd_data[57]} {poc_top_i/poc_design_0/inst/phy_rd_data[58]} {poc_top_i/poc_design_0/inst/phy_rd_data[59]} {poc_top_i/poc_design_0/inst/phy_rd_data[60]} {poc_top_i/poc_design_0/inst/phy_rd_data[61]} {poc_top_i/poc_design_0/inst/phy_rd_data[62]} {poc_top_i/poc_design_0/inst/phy_rd_data[63]} {poc_top_i/poc_design_0/inst/phy_rd_data[64]} {poc_top_i/poc_design_0/inst/phy_rd_data[65]} {poc_top_i/poc_design_0/inst/phy_rd_data[66]} {poc_top_i/poc_design_0/inst/phy_rd_data[67]} {poc_top_i/poc_design_0/inst/phy_rd_data[68]} {poc_top_i/poc_design_0/inst/phy_rd_data[69]} {poc_top_i/poc_design_0/inst/phy_rd_data[70]} {poc_top_i/poc_design_0/inst/phy_rd_data[71]} {poc_top_i/poc_design_0/inst/phy_rd_data[72]} {poc_top_i/poc_design_0/inst/phy_rd_data[73]} {poc_top_i/poc_design_0/inst/phy_rd_data[74]} {poc_top_i/poc_design_0/inst/phy_rd_data[75]} {poc_top_i/poc_design_0/inst/phy_rd_data[76]} {poc_top_i/poc_design_0/inst/phy_rd_data[77]} {poc_top_i/poc_design_0/inst/phy_rd_data[78]} {poc_top_i/poc_design_0/inst/phy_rd_data[79]} {poc_top_i/poc_design_0/inst/phy_rd_data[80]} {poc_top_i/poc_design_0/inst/phy_rd_data[81]} {poc_top_i/poc_design_0/inst/phy_rd_data[82]} {poc_top_i/poc_design_0/inst/phy_rd_data[83]} {poc_top_i/poc_design_0/inst/phy_rd_data[84]} {poc_top_i/poc_design_0/inst/phy_rd_data[85]} {poc_top_i/poc_design_0/inst/phy_rd_data[86]} {poc_top_i/poc_design_0/inst/phy_rd_data[87]} {poc_top_i/poc_design_0/inst/phy_rd_data[88]} {poc_top_i/poc_design_0/inst/phy_rd_data[89]} {poc_top_i/poc_design_0/inst/phy_rd_data[90]} {poc_top_i/poc_design_0/inst/phy_rd_data[91]} {poc_top_i/poc_design_0/inst/phy_rd_data[92]} {poc_top_i/poc_design_0/inst/phy_rd_data[93]} {poc_top_i/poc_design_0/inst/phy_rd_data[94]} {poc_top_i/poc_design_0/inst/phy_rd_data[95]} {poc_top_i/poc_design_0/inst/phy_rd_data[96]} {poc_top_i/poc_design_0/inst/phy_rd_data[97]} {poc_top_i/poc_design_0/inst/phy_rd_data[98]} {poc_top_i/poc_design_0/inst/phy_rd_data[99]} {poc_top_i/poc_design_0/inst/phy_rd_data[100]} {poc_top_i/poc_design_0/inst/phy_rd_data[101]} {poc_top_i/poc_design_0/inst/phy_rd_data[102]} {poc_top_i/poc_design_0/inst/phy_rd_data[103]} {poc_top_i/poc_design_0/inst/phy_rd_data[104]} {poc_top_i/poc_design_0/inst/phy_rd_data[105]} {poc_top_i/poc_design_0/inst/phy_rd_data[106]} {poc_top_i/poc_design_0/inst/phy_rd_data[107]} {poc_top_i/poc_design_0/inst/phy_rd_data[108]} {poc_top_i/poc_design_0/inst/phy_rd_data[109]} {poc_top_i/poc_design_0/inst/phy_rd_data[110]} {poc_top_i/poc_design_0/inst/phy_rd_data[111]} {poc_top_i/poc_design_0/inst/phy_rd_data[112]} {poc_top_i/poc_design_0/inst/phy_rd_data[113]} {poc_top_i/poc_design_0/inst/phy_rd_data[114]} {poc_top_i/poc_design_0/inst/phy_rd_data[115]} {poc_top_i/poc_design_0/inst/phy_rd_data[116]} {poc_top_i/poc_design_0/inst/phy_rd_data[117]} {poc_top_i/poc_design_0/inst/phy_rd_data[118]} {poc_top_i/poc_design_0/inst/phy_rd_data[119]} {poc_top_i/poc_design_0/inst/phy_rd_data[120]} {poc_top_i/poc_design_0/inst/phy_rd_data[121]} {poc_top_i/poc_design_0/inst/phy_rd_data[122]} {poc_top_i/poc_design_0/inst/phy_rd_data[123]} {poc_top_i/poc_design_0/inst/phy_rd_data[124]} {poc_top_i/poc_design_0/inst/phy_rd_data[125]} {poc_top_i/poc_design_0/inst/phy_rd_data[126]} {poc_top_i/poc_design_0/inst/phy_rd_data[127]} {poc_top_i/poc_design_0/inst/phy_rd_data[128]} {poc_top_i/poc_design_0/inst/phy_rd_data[129]} {poc_top_i/poc_design_0/inst/phy_rd_data[130]} {poc_top_i/poc_design_0/inst/phy_rd_data[131]} {poc_top_i/poc_design_0/inst/phy_rd_data[132]} {poc_top_i/poc_design_0/inst/phy_rd_data[133]} {poc_top_i/poc_design_0/inst/phy_rd_data[134]} {poc_top_i/poc_design_0/inst/phy_rd_data[135]} {poc_top_i/poc_design_0/inst/phy_rd_data[136]} {poc_top_i/poc_design_0/inst/phy_rd_data[137]} {poc_top_i/poc_design_0/inst/phy_rd_data[138]} {poc_top_i/poc_design_0/inst/phy_rd_data[139]} {poc_top_i/poc_design_0/inst/phy_rd_data[140]} {poc_top_i/poc_design_0/inst/phy_rd_data[141]} {poc_top_i/poc_design_0/inst/phy_rd_data[142]} {poc_top_i/poc_design_0/inst/phy_rd_data[143]} {poc_top_i/poc_design_0/inst/phy_rd_data[144]} {poc_top_i/poc_design_0/inst/phy_rd_data[145]} {poc_top_i/poc_design_0/inst/phy_rd_data[146]} {poc_top_i/poc_design_0/inst/phy_rd_data[147]} {poc_top_i/poc_design_0/inst/phy_rd_data[148]} {poc_top_i/poc_design_0/inst/phy_rd_data[149]} {poc_top_i/poc_design_0/inst/phy_rd_data[150]} {poc_top_i/poc_design_0/inst/phy_rd_data[151]} {poc_top_i/poc_design_0/inst/phy_rd_data[152]} {poc_top_i/poc_design_0/inst/phy_rd_data[153]} {poc_top_i/poc_design_0/inst/phy_rd_data[154]} {poc_top_i/poc_design_0/inst/phy_rd_data[155]} {poc_top_i/poc_design_0/inst/phy_rd_data[156]} {poc_top_i/poc_design_0/inst/phy_rd_data[157]} {poc_top_i/poc_design_0/inst/phy_rd_data[158]} {poc_top_i/poc_design_0/inst/phy_rd_data[159]} {poc_top_i/poc_design_0/inst/phy_rd_data[160]} {poc_top_i/poc_design_0/inst/phy_rd_data[161]} {poc_top_i/poc_design_0/inst/phy_rd_data[162]} {poc_top_i/poc_design_0/inst/phy_rd_data[163]} {poc_top_i/poc_design_0/inst/phy_rd_data[164]} {poc_top_i/poc_design_0/inst/phy_rd_data[165]} {poc_top_i/poc_design_0/inst/phy_rd_data[166]} {poc_top_i/poc_design_0/inst/phy_rd_data[167]} {poc_top_i/poc_design_0/inst/phy_rd_data[168]} {poc_top_i/poc_design_0/inst/phy_rd_data[169]} {poc_top_i/poc_design_0/inst/phy_rd_data[170]} {poc_top_i/poc_design_0/inst/phy_rd_data[171]} {poc_top_i/poc_design_0/inst/phy_rd_data[172]} {poc_top_i/poc_design_0/inst/phy_rd_data[173]} {poc_top_i/poc_design_0/inst/phy_rd_data[174]} {poc_top_i/poc_design_0/inst/phy_rd_data[175]} {poc_top_i/poc_design_0/inst/phy_rd_data[176]} {poc_top_i/poc_design_0/inst/phy_rd_data[177]} {poc_top_i/poc_design_0/inst/phy_rd_data[178]} {poc_top_i/poc_design_0/inst/phy_rd_data[179]} {poc_top_i/poc_design_0/inst/phy_rd_data[180]} {poc_top_i/poc_design_0/inst/phy_rd_data[181]} {poc_top_i/poc_design_0/inst/phy_rd_data[182]} {poc_top_i/poc_design_0/inst/phy_rd_data[183]} {poc_top_i/poc_design_0/inst/phy_rd_data[184]} {poc_top_i/poc_design_0/inst/phy_rd_data[185]} {poc_top_i/poc_design_0/inst/phy_rd_data[186]} {poc_top_i/poc_design_0/inst/phy_rd_data[187]} {poc_top_i/poc_design_0/inst/phy_rd_data[188]} {poc_top_i/poc_design_0/inst/phy_rd_data[189]} {poc_top_i/poc_design_0/inst/phy_rd_data[190]} {poc_top_i/poc_design_0/inst/phy_rd_data[191]} {poc_top_i/poc_design_0/inst/phy_rd_data[192]} {poc_top_i/poc_design_0/inst/phy_rd_data[193]} {poc_top_i/poc_design_0/inst/phy_rd_data[194]} {poc_top_i/poc_design_0/inst/phy_rd_data[195]} {poc_top_i/poc_design_0/inst/phy_rd_data[196]} {poc_top_i/poc_design_0/inst/phy_rd_data[197]} {poc_top_i/poc_design_0/inst/phy_rd_data[198]} {poc_top_i/poc_design_0/inst/phy_rd_data[199]} {poc_top_i/poc_design_0/inst/phy_rd_data[200]} {poc_top_i/poc_design_0/inst/phy_rd_data[201]} {poc_top_i/poc_design_0/inst/phy_rd_data[202]} {poc_top_i/poc_design_0/inst/phy_rd_data[203]} {poc_top_i/poc_design_0/inst/phy_rd_data[204]} {poc_top_i/poc_design_0/inst/phy_rd_data[205]} {poc_top_i/poc_design_0/inst/phy_rd_data[206]} {poc_top_i/poc_design_0/inst/phy_rd_data[207]} {poc_top_i/poc_design_0/inst/phy_rd_data[208]} {poc_top_i/poc_design_0/inst/phy_rd_data[209]} {poc_top_i/poc_design_0/inst/phy_rd_data[210]} {poc_top_i/poc_design_0/inst/phy_rd_data[211]} {poc_top_i/poc_design_0/inst/phy_rd_data[212]} {poc_top_i/poc_design_0/inst/phy_rd_data[213]} {poc_top_i/poc_design_0/inst/phy_rd_data[214]} {poc_top_i/poc_design_0/inst/phy_rd_data[215]} {poc_top_i/poc_design_0/inst/phy_rd_data[216]} {poc_top_i/poc_design_0/inst/phy_rd_data[217]} {poc_top_i/poc_design_0/inst/phy_rd_data[218]} {poc_top_i/poc_design_0/inst/phy_rd_data[219]} {poc_top_i/poc_design_0/inst/phy_rd_data[220]} {poc_top_i/poc_design_0/inst/phy_rd_data[221]} {poc_top_i/poc_design_0/inst/phy_rd_data[222]} {poc_top_i/poc_design_0/inst/phy_rd_data[223]} {poc_top_i/poc_design_0/inst/phy_rd_data[224]} {poc_top_i/poc_design_0/inst/phy_rd_data[225]} {poc_top_i/poc_design_0/inst/phy_rd_data[226]} {poc_top_i/poc_design_0/inst/phy_rd_data[227]} {poc_top_i/poc_design_0/inst/phy_rd_data[228]} {poc_top_i/poc_design_0/inst/phy_rd_data[229]} {poc_top_i/poc_design_0/inst/phy_rd_data[230]} {poc_top_i/poc_design_0/inst/phy_rd_data[231]} {poc_top_i/poc_design_0/inst/phy_rd_data[232]} {poc_top_i/poc_design_0/inst/phy_rd_data[233]} {poc_top_i/poc_design_0/inst/phy_rd_data[234]} {poc_top_i/poc_design_0/inst/phy_rd_data[235]} {poc_top_i/poc_design_0/inst/phy_rd_data[236]} {poc_top_i/poc_design_0/inst/phy_rd_data[237]} {poc_top_i/poc_design_0/inst/phy_rd_data[238]} {poc_top_i/poc_design_0/inst/phy_rd_data[239]} {poc_top_i/poc_design_0/inst/phy_rd_data[240]} {poc_top_i/poc_design_0/inst/phy_rd_data[241]} {poc_top_i/poc_design_0/inst/phy_rd_data[242]} {poc_top_i/poc_design_0/inst/phy_rd_data[243]} {poc_top_i/poc_design_0/inst/phy_rd_data[244]} {poc_top_i/poc_design_0/inst/phy_rd_data[245]} {poc_top_i/poc_design_0/inst/phy_rd_data[246]} {poc_top_i/poc_design_0/inst/phy_rd_data[247]} {poc_top_i/poc_design_0/inst/phy_rd_data[248]} {poc_top_i/poc_design_0/inst/phy_rd_data[249]} {poc_top_i/poc_design_0/inst/phy_rd_data[250]} {poc_top_i/poc_design_0/inst/phy_rd_data[251]} {poc_top_i/poc_design_0/inst/phy_rd_data[252]} {poc_top_i/poc_design_0/inst/phy_rd_data[253]} {poc_top_i/poc_design_0/inst/phy_rd_data[254]} {poc_top_i/poc_design_0/inst/phy_rd_data[255]} {poc_top_i/poc_design_0/inst/phy_rd_data[256]} {poc_top_i/poc_design_0/inst/phy_rd_data[257]} {poc_top_i/poc_design_0/inst/phy_rd_data[258]} {poc_top_i/poc_design_0/inst/phy_rd_data[259]} {poc_top_i/poc_design_0/inst/phy_rd_data[260]} {poc_top_i/poc_design_0/inst/phy_rd_data[261]} {poc_top_i/poc_design_0/inst/phy_rd_data[262]} {poc_top_i/poc_design_0/inst/phy_rd_data[263]} {poc_top_i/poc_design_0/inst/phy_rd_data[264]} {poc_top_i/poc_design_0/inst/phy_rd_data[265]} {poc_top_i/poc_design_0/inst/phy_rd_data[266]} {poc_top_i/poc_design_0/inst/phy_rd_data[267]} {poc_top_i/poc_design_0/inst/phy_rd_data[268]} {poc_top_i/poc_design_0/inst/phy_rd_data[269]} {poc_top_i/poc_design_0/inst/phy_rd_data[270]} {poc_top_i/poc_design_0/inst/phy_rd_data[271]} {poc_top_i/poc_design_0/inst/phy_rd_data[272]} {poc_top_i/poc_design_0/inst/phy_rd_data[273]} {poc_top_i/poc_design_0/inst/phy_rd_data[274]} {poc_top_i/poc_design_0/inst/phy_rd_data[275]} {poc_top_i/poc_design_0/inst/phy_rd_data[276]} {poc_top_i/poc_design_0/inst/phy_rd_data[277]} {poc_top_i/poc_design_0/inst/phy_rd_data[278]} {poc_top_i/poc_design_0/inst/phy_rd_data[279]} {poc_top_i/poc_design_0/inst/phy_rd_data[280]} {poc_top_i/poc_design_0/inst/phy_rd_data[281]} {poc_top_i/poc_design_0/inst/phy_rd_data[282]} {poc_top_i/poc_design_0/inst/phy_rd_data[283]} {poc_top_i/poc_design_0/inst/phy_rd_data[284]} {poc_top_i/poc_design_0/inst/phy_rd_data[285]} {poc_top_i/poc_design_0/inst/phy_rd_data[286]} {poc_top_i/poc_design_0/inst/phy_rd_data[287]} {poc_top_i/poc_design_0/inst/phy_rd_data[288]} {poc_top_i/poc_design_0/inst/phy_rd_data[289]} {poc_top_i/poc_design_0/inst/phy_rd_data[290]} {poc_top_i/poc_design_0/inst/phy_rd_data[291]} {poc_top_i/poc_design_0/inst/phy_rd_data[292]} {poc_top_i/poc_design_0/inst/phy_rd_data[293]} {poc_top_i/poc_design_0/inst/phy_rd_data[294]} {poc_top_i/poc_design_0/inst/phy_rd_data[295]} {poc_top_i/poc_design_0/inst/phy_rd_data[296]} {poc_top_i/poc_design_0/inst/phy_rd_data[297]} {poc_top_i/poc_design_0/inst/phy_rd_data[298]} {poc_top_i/poc_design_0/inst/phy_rd_data[299]} {poc_top_i/poc_design_0/inst/phy_rd_data[300]} {poc_top_i/poc_design_0/inst/phy_rd_data[301]} {poc_top_i/poc_design_0/inst/phy_rd_data[302]} {poc_top_i/poc_design_0/inst/phy_rd_data[303]} {poc_top_i/poc_design_0/inst/phy_rd_data[304]} {poc_top_i/poc_design_0/inst/phy_rd_data[305]} {poc_top_i/poc_design_0/inst/phy_rd_data[306]} {poc_top_i/poc_design_0/inst/phy_rd_data[307]} {poc_top_i/poc_design_0/inst/phy_rd_data[308]} {poc_top_i/poc_design_0/inst/phy_rd_data[309]} {poc_top_i/poc_design_0/inst/phy_rd_data[310]} {poc_top_i/poc_design_0/inst/phy_rd_data[311]} {poc_top_i/poc_design_0/inst/phy_rd_data[312]} {poc_top_i/poc_design_0/inst/phy_rd_data[313]} {poc_top_i/poc_design_0/inst/phy_rd_data[314]} {poc_top_i/poc_design_0/inst/phy_rd_data[315]} {poc_top_i/poc_design_0/inst/phy_rd_data[316]} {poc_top_i/poc_design_0/inst/phy_rd_data[317]} {poc_top_i/poc_design_0/inst/phy_rd_data[318]} {poc_top_i/poc_design_0/inst/phy_rd_data[319]} {poc_top_i/poc_design_0/inst/phy_rd_data[320]} {poc_top_i/poc_design_0/inst/phy_rd_data[321]} {poc_top_i/poc_design_0/inst/phy_rd_data[322]} {poc_top_i/poc_design_0/inst/phy_rd_data[323]} {poc_top_i/poc_design_0/inst/phy_rd_data[324]} {poc_top_i/poc_design_0/inst/phy_rd_data[325]} {poc_top_i/poc_design_0/inst/phy_rd_data[326]} {poc_top_i/poc_design_0/inst/phy_rd_data[327]} {poc_top_i/poc_design_0/inst/phy_rd_data[328]} {poc_top_i/poc_design_0/inst/phy_rd_data[329]} {poc_top_i/poc_design_0/inst/phy_rd_data[330]} {poc_top_i/poc_design_0/inst/phy_rd_data[331]} {poc_top_i/poc_design_0/inst/phy_rd_data[332]} {poc_top_i/poc_design_0/inst/phy_rd_data[333]} {poc_top_i/poc_design_0/inst/phy_rd_data[334]} {poc_top_i/poc_design_0/inst/phy_rd_data[335]} {poc_top_i/poc_design_0/inst/phy_rd_data[336]} {poc_top_i/poc_design_0/inst/phy_rd_data[337]} {poc_top_i/poc_design_0/inst/phy_rd_data[338]} {poc_top_i/poc_design_0/inst/phy_rd_data[339]} {poc_top_i/poc_design_0/inst/phy_rd_data[340]} {poc_top_i/poc_design_0/inst/phy_rd_data[341]} {poc_top_i/poc_design_0/inst/phy_rd_data[342]} {poc_top_i/poc_design_0/inst/phy_rd_data[343]} {poc_top_i/poc_design_0/inst/phy_rd_data[344]} {poc_top_i/poc_design_0/inst/phy_rd_data[345]} {poc_top_i/poc_design_0/inst/phy_rd_data[346]} {poc_top_i/poc_design_0/inst/phy_rd_data[347]} {poc_top_i/poc_design_0/inst/phy_rd_data[348]} {poc_top_i/poc_design_0/inst/phy_rd_data[349]} {poc_top_i/poc_design_0/inst/phy_rd_data[350]} {poc_top_i/poc_design_0/inst/phy_rd_data[351]} {poc_top_i/poc_design_0/inst/phy_rd_data[352]} {poc_top_i/poc_design_0/inst/phy_rd_data[353]} {poc_top_i/poc_design_0/inst/phy_rd_data[354]} {poc_top_i/poc_design_0/inst/phy_rd_data[355]} {poc_top_i/poc_design_0/inst/phy_rd_data[356]} {poc_top_i/poc_design_0/inst/phy_rd_data[357]} {poc_top_i/poc_design_0/inst/phy_rd_data[358]} {poc_top_i/poc_design_0/inst/phy_rd_data[359]} {poc_top_i/poc_design_0/inst/phy_rd_data[360]} {poc_top_i/poc_design_0/inst/phy_rd_data[361]} {poc_top_i/poc_design_0/inst/phy_rd_data[362]} {poc_top_i/poc_design_0/inst/phy_rd_data[363]} {poc_top_i/poc_design_0/inst/phy_rd_data[364]} {poc_top_i/poc_design_0/inst/phy_rd_data[365]} {poc_top_i/poc_design_0/inst/phy_rd_data[366]} {poc_top_i/poc_design_0/inst/phy_rd_data[367]} {poc_top_i/poc_design_0/inst/phy_rd_data[368]} {poc_top_i/poc_design_0/inst/phy_rd_data[369]} {poc_top_i/poc_design_0/inst/phy_rd_data[370]} {poc_top_i/poc_design_0/inst/phy_rd_data[371]} {poc_top_i/poc_design_0/inst/phy_rd_data[372]} {poc_top_i/poc_design_0/inst/phy_rd_data[373]} {poc_top_i/poc_design_0/inst/phy_rd_data[374]} {poc_top_i/poc_design_0/inst/phy_rd_data[375]} {poc_top_i/poc_design_0/inst/phy_rd_data[376]} {poc_top_i/poc_design_0/inst/phy_rd_data[377]} {poc_top_i/poc_design_0/inst/phy_rd_data[378]} {poc_top_i/poc_design_0/inst/phy_rd_data[379]} {poc_top_i/poc_design_0/inst/phy_rd_data[380]} {poc_top_i/poc_design_0/inst/phy_rd_data[381]} {poc_top_i/poc_design_0/inst/phy_rd_data[382]} {poc_top_i/poc_design_0/inst/phy_rd_data[383]} {poc_top_i/poc_design_0/inst/phy_rd_data[384]} {poc_top_i/poc_design_0/inst/phy_rd_data[385]} {poc_top_i/poc_design_0/inst/phy_rd_data[386]} {poc_top_i/poc_design_0/inst/phy_rd_data[387]} {poc_top_i/poc_design_0/inst/phy_rd_data[388]} {poc_top_i/poc_design_0/inst/phy_rd_data[389]} {poc_top_i/poc_design_0/inst/phy_rd_data[390]} {poc_top_i/poc_design_0/inst/phy_rd_data[391]} {poc_top_i/poc_design_0/inst/phy_rd_data[392]} {poc_top_i/poc_design_0/inst/phy_rd_data[393]} {poc_top_i/poc_design_0/inst/phy_rd_data[394]} {poc_top_i/poc_design_0/inst/phy_rd_data[395]} {poc_top_i/poc_design_0/inst/phy_rd_data[396]} {poc_top_i/poc_design_0/inst/phy_rd_data[397]} {poc_top_i/poc_design_0/inst/phy_rd_data[398]} {poc_top_i/poc_design_0/inst/phy_rd_data[399]} {poc_top_i/poc_design_0/inst/phy_rd_data[400]} {poc_top_i/poc_design_0/inst/phy_rd_data[401]} {poc_top_i/poc_design_0/inst/phy_rd_data[402]} {poc_top_i/poc_design_0/inst/phy_rd_data[403]} {poc_top_i/poc_design_0/inst/phy_rd_data[404]} {poc_top_i/poc_design_0/inst/phy_rd_data[405]} {poc_top_i/poc_design_0/inst/phy_rd_data[406]} {poc_top_i/poc_design_0/inst/phy_rd_data[407]} {poc_top_i/poc_design_0/inst/phy_rd_data[408]} {poc_top_i/poc_design_0/inst/phy_rd_data[409]} {poc_top_i/poc_design_0/inst/phy_rd_data[410]} {poc_top_i/poc_design_0/inst/phy_rd_data[411]} {poc_top_i/poc_design_0/inst/phy_rd_data[412]} {poc_top_i/poc_design_0/inst/phy_rd_data[413]} {poc_top_i/poc_design_0/inst/phy_rd_data[414]} {poc_top_i/poc_design_0/inst/phy_rd_data[415]} {poc_top_i/poc_design_0/inst/phy_rd_data[416]} {poc_top_i/poc_design_0/inst/phy_rd_data[417]} {poc_top_i/poc_design_0/inst/phy_rd_data[418]} {poc_top_i/poc_design_0/inst/phy_rd_data[419]} {poc_top_i/poc_design_0/inst/phy_rd_data[420]} {poc_top_i/poc_design_0/inst/phy_rd_data[421]} {poc_top_i/poc_design_0/inst/phy_rd_data[422]} {poc_top_i/poc_design_0/inst/phy_rd_data[423]} {poc_top_i/poc_design_0/inst/phy_rd_data[424]} {poc_top_i/poc_design_0/inst/phy_rd_data[425]} {poc_top_i/poc_design_0/inst/phy_rd_data[426]} {poc_top_i/poc_design_0/inst/phy_rd_data[427]} {poc_top_i/poc_design_0/inst/phy_rd_data[428]} {poc_top_i/poc_design_0/inst/phy_rd_data[429]} {poc_top_i/poc_design_0/inst/phy_rd_data[430]} {poc_top_i/poc_design_0/inst/phy_rd_data[431]} {poc_top_i/poc_design_0/inst/phy_rd_data[432]} {poc_top_i/poc_design_0/inst/phy_rd_data[433]} {poc_top_i/poc_design_0/inst/phy_rd_data[434]} {poc_top_i/poc_design_0/inst/phy_rd_data[435]} {poc_top_i/poc_design_0/inst/phy_rd_data[436]} {poc_top_i/poc_design_0/inst/phy_rd_data[437]} {poc_top_i/poc_design_0/inst/phy_rd_data[438]} {poc_top_i/poc_design_0/inst/phy_rd_data[439]} {poc_top_i/poc_design_0/inst/phy_rd_data[440]} {poc_top_i/poc_design_0/inst/phy_rd_data[441]} {poc_top_i/poc_design_0/inst/phy_rd_data[442]} {poc_top_i/poc_design_0/inst/phy_rd_data[443]} {poc_top_i/poc_design_0/inst/phy_rd_data[444]} {poc_top_i/poc_design_0/inst/phy_rd_data[445]} {poc_top_i/poc_design_0/inst/phy_rd_data[446]} {poc_top_i/poc_design_0/inst/phy_rd_data[447]} {poc_top_i/poc_design_0/inst/phy_rd_data[448]} {poc_top_i/poc_design_0/inst/phy_rd_data[449]} {poc_top_i/poc_design_0/inst/phy_rd_data[450]} {poc_top_i/poc_design_0/inst/phy_rd_data[451]} {poc_top_i/poc_design_0/inst/phy_rd_data[452]} {poc_top_i/poc_design_0/inst/phy_rd_data[453]} {poc_top_i/poc_design_0/inst/phy_rd_data[454]} {poc_top_i/poc_design_0/inst/phy_rd_data[455]} {poc_top_i/poc_design_0/inst/phy_rd_data[456]} {poc_top_i/poc_design_0/inst/phy_rd_data[457]} {poc_top_i/poc_design_0/inst/phy_rd_data[458]} {poc_top_i/poc_design_0/inst/phy_rd_data[459]} {poc_top_i/poc_design_0/inst/phy_rd_data[460]} {poc_top_i/poc_design_0/inst/phy_rd_data[461]} {poc_top_i/poc_design_0/inst/phy_rd_data[462]} {poc_top_i/poc_design_0/inst/phy_rd_data[463]} {poc_top_i/poc_design_0/inst/phy_rd_data[464]} {poc_top_i/poc_design_0/inst/phy_rd_data[465]} {poc_top_i/poc_design_0/inst/phy_rd_data[466]} {poc_top_i/poc_design_0/inst/phy_rd_data[467]} {poc_top_i/poc_design_0/inst/phy_rd_data[468]} {poc_top_i/poc_design_0/inst/phy_rd_data[469]} {poc_top_i/poc_design_0/inst/phy_rd_data[470]} {poc_top_i/poc_design_0/inst/phy_rd_data[471]} {poc_top_i/poc_design_0/inst/phy_rd_data[472]} {poc_top_i/poc_design_0/inst/phy_rd_data[473]} {poc_top_i/poc_design_0/inst/phy_rd_data[474]} {poc_top_i/poc_design_0/inst/phy_rd_data[475]} {poc_top_i/poc_design_0/inst/phy_rd_data[476]} {poc_top_i/poc_design_0/inst/phy_rd_data[477]} {poc_top_i/poc_design_0/inst/phy_rd_data[478]} {poc_top_i/poc_design_0/inst/phy_rd_data[479]} {poc_top_i/poc_design_0/inst/phy_rd_data[480]} {poc_top_i/poc_design_0/inst/phy_rd_data[481]} {poc_top_i/poc_design_0/inst/phy_rd_data[482]} {poc_top_i/poc_design_0/inst/phy_rd_data[483]} {poc_top_i/poc_design_0/inst/phy_rd_data[484]} {poc_top_i/poc_design_0/inst/phy_rd_data[485]} {poc_top_i/poc_design_0/inst/phy_rd_data[486]} {poc_top_i/poc_design_0/inst/phy_rd_data[487]} {poc_top_i/poc_design_0/inst/phy_rd_data[488]} {poc_top_i/poc_design_0/inst/phy_rd_data[489]} {poc_top_i/poc_design_0/inst/phy_rd_data[490]} {poc_top_i/poc_design_0/inst/phy_rd_data[491]} {poc_top_i/poc_design_0/inst/phy_rd_data[492]} {poc_top_i/poc_design_0/inst/phy_rd_data[493]} {poc_top_i/poc_design_0/inst/phy_rd_data[494]} {poc_top_i/poc_design_0/inst/phy_rd_data[495]} {poc_top_i/poc_design_0/inst/phy_rd_data[496]} {poc_top_i/poc_design_0/inst/phy_rd_data[497]} {poc_top_i/poc_design_0/inst/phy_rd_data[498]} {poc_top_i/poc_design_0/inst/phy_rd_data[499]} {poc_top_i/poc_design_0/inst/phy_rd_data[500]} {poc_top_i/poc_design_0/inst/phy_rd_data[501]} {poc_top_i/poc_design_0/inst/phy_rd_data[502]} {poc_top_i/poc_design_0/inst/phy_rd_data[503]} {poc_top_i/poc_design_0/inst/phy_rd_data[504]} {poc_top_i/poc_design_0/inst/phy_rd_data[505]} {poc_top_i/poc_design_0/inst/phy_rd_data[506]} {poc_top_i/poc_design_0/inst/phy_rd_data[507]} {poc_top_i/poc_design_0/inst/phy_rd_data[508]} {poc_top_i/poc_design_0/inst/phy_rd_data[509]} {poc_top_i/poc_design_0/inst/phy_rd_data[510]} {poc_top_i/poc_design_0/inst/phy_rd_data[511]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {poc_top_i/poc_design_0/inst/phy/init_calib_complete_reg_rep__14[0]} {poc_top_i/poc_design_0/inst/phy/init_calib_complete_reg_rep__14[1]} {poc_top_i/poc_design_0/inst/phy/init_calib_complete_reg_rep__14[2]} {poc_top_i/poc_design_0/inst/phy/init_calib_complete_reg_rep__14[3]} {poc_top_i/poc_design_0/inst/phy/init_calib_complete_reg_rep__14[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list poc_top_i/poc_design_0/inst/phy_rddata_valid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_rstdiv0_sync_r1_reg_rep__23_0]
