============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.12906/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Wed Jul 24 11:22:25 2019

   Run on =     ANLOGIC-SUYANG
============================================================
RUN-1002 : start command "open_project Running_LED.al"
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
RUN-1002 : start command "elaborate -top rst_int"
HDL-1007 : elaborate module rst_int in rst.v(9)
HDL-1200 : Current top model is rst_int
HDL-1100 : Inferred 0 RAMs.
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
RUN-1002 : start command "elaborate -top Running_led"
HDL-1007 : elaborate module Running_led in Running_led.v(14)
HDL-1007 : elaborate module debounce(N=5) in debounce.v(14)
HDL-1007 : elaborate module rst_int in rst.v(9)
HDL-1200 : Current top model is Running_led
HDL-1100 : Inferred 0 RAMs.
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
RUN-1002 : start command "elaborate -top Running_led"
HDL-1007 : elaborate module Running_led in Running_led.v(14)
HDL-1007 : elaborate module debounce(N=5) in debounce.v(14)
HDL-1007 : elaborate module rst_int in rst.v(9)
HDL-1200 : Current top model is Running_led
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc runled.adc"
RUN-1002 : start command "set_pin_assignment clk_24M  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led[15]  LOCATION = T13;  "
RUN-1002 : start command "set_pin_assignment led[14]  LOCATION = T12;  "
RUN-1002 : start command "set_pin_assignment led[13]  LOCATION = R12;  "
RUN-1002 : start command "set_pin_assignment led[12]  LOCATION = M7;  "
RUN-1002 : start command "set_pin_assignment led[11]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment led[10]  LOCATION = T8;  "
RUN-1002 : start command "set_pin_assignment led[9]  LOCATION = T7;  "
RUN-1002 : start command "set_pin_assignment led[8]  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment led[7]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment led[6]  LOCATION = N5;  "
RUN-1002 : start command "set_pin_assignment led[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment led[4]  LOCATION = M5;  "
RUN-1002 : start command "set_pin_assignment led[3]  LOCATION = N4;  "
RUN-1002 : start command "set_pin_assignment led[2]  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment led[1]  LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment led[0]  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment btn[0]  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment btn[1]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment btn[2]  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment btn[3]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment btn[4]  LOCATION = L12;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Running_led"
SYN-1012 : SanityCheck: Model "debounce(N=5)"
SYN-1012 : SanityCheck: Model "rst_int"
SYN-1011 : Flatten model Running_led
SYN-1011 : Flatten model debounce(N=5)
SYN-1011 : Flatten model rst_int
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 87/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 94 better
SYN-1014 : Optimize round 2
SYN-1032 : 59/18 useful/useless nets, 49/35 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 34 better
SYN-1014 : Optimize round 3
SYN-1032 : 59/1 useful/useless nets, 49/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 117/0 useful/useless nets, 92/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 5 better
SYN-1014 : Optimize round 2
SYN-1032 : 111/6 useful/useless nets, 86/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 17/0 useful/useless nets, 13/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 13/4 useful/useless nets, 9/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Running_LED_rtl.area"
RUN-1001 : standard
***Report Model: Running_led***

IO Statistics
#IO                    22
  #input                6
  #output              16
  #inout                0

Gate Statistics
#Basic gates          114
  #and                 20
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 30
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 60
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               2
#MACRO_MUX             19

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |Running_led |54     |60     |23     |
|  ux_btn |debounce    |24     |39     |2      |
|  ux_rst |rst_int     |0      |5      |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Running_LED_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Running_LED_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 22 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 76/1 useful/useless nets, 67/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/1 useful/useless nets, 67/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 76/1 useful/useless nets, 67/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 116/0 useful/useless nets, 91/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 142/0 useful/useless nets, 117/0 useful/useless insts
SYN-2501 : Optimize round 1, 19 better
SYN-2501 : Optimize round 2
SYN-1032 : 142/0 useful/useless nets, 117/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 162/0 useful/useless nets, 137/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 13/0 useful/useless nets, 9/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 20/0 useful/useless nets, 16/0 useful/useless insts
SYN-2501 : Optimize round 1, 4 better
SYN-2501 : Optimize round 2
SYN-1032 : 20/0 useful/useless nets, 16/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 25/0 useful/useless nets, 21/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 5 (2.60), #lev = 2 (0.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 5 (2.60), #lev = 2 (0.29)
SYN-2581 : Mapping with K=3, #lut = 5 (2.60), #lev = 2 (0.29)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 30 instances into 21 LUTs, name keeping = 95%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 34 (2.50), #lev = 3 (2.41)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 34 (2.50), #lev = 3 (2.41)
SYN-2581 : Mapping with K=4, #lut = 34 (2.50), #lev = 3 (2.41)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 188.96 sec
SYN-3001 : Mapper mapped 70 instances into 34 LUTs, name keeping = 73%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-2581 : Mapping with K=4, #lut = 1 (4.00), #lev = 1 (0.33)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 189.01 sec
SYN-3001 : Mapper mapped 8 instances into 1 LUTs, name keeping = 100%.
SYN-1001 : Packing model "Running_led" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 67/0 useful/useless nets, 58/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 16 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 21 LUT to BLE ...
SYN-4008 : Packed 21 LUT and 16 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Running_led" (AL_USER_NORMAL) with 21/42 primitive instances ...
SYN-1001 : Packing model "debounce(N=5)" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 125/0 useful/useless nets, 100/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 39 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 34 LUT to BLE ...
SYN-4008 : Packed 34 LUT and 19 SEQ to BLE.
SYN-4003 : Packing 20 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (20 nodes)...
SYN-4004 : #1: Packed 9 SEQ (68 nodes)...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 6 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "debounce(N=5)" (AL_USER_NORMAL) with 45/57 primitive instances ...
SYN-1001 : Packing model "rst_int" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 17/0 useful/useless nets, 13/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 5 adder to BLE ...
SYN-4008 : Packed 5 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "rst_int" (AL_USER_NORMAL) with 1/6 primitive instances ...
RUN-1002 : start command "report_area -file Running_LED_gate.area"
RUN-1001 : standard
***Report Model: Running_led***

IO Statistics
#IO                    22
  #input                6
  #output              16
  #inout                0

Utilization Statistics
#lut                   72   out of  19600    0.37%
#reg                   60   out of  19600    0.31%
#le                    83
  #lut only            23   out of     83   27.71%
  #reg only            11   out of     83   13.25%
  #lut&reg             49   out of     83   59.04%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   22   out of    188   11.70%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |Running_led   |83    |72    |60    |
|  ux_btn |debounce(N=5) |55    |44    |39    |
|  ux_rst |rst_int       |7     |7     |5     |
+---------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'ux_btn'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'ux_rst'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model Running_led
SYN-1011 : Flatten model debounce(N=5)
SYN-1011 : Flatten model rst_int
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "export_db Running_LED_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4024 : Net "clk_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24M_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 68 instances
RUN-1001 : 23 mslices, 20 lslices, 22 pads, 0 brams, 0 dsps
RUN-1001 : There are total 136 nets
RUN-1001 : 66 nets have 2 pins
RUN-1001 : 65 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 66 instances, 43 slices, 2 macros(8 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Running_led.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 423, tnet num: 134, tinst num: 66, tnode num: 567, tedge num: 661.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 134 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 72 clock pins, and constraint 144 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011895s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 34327.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 23672.3, overlap = 0
PHY-3002 : Step(2): len = 19995.4, overlap = 0
PHY-3002 : Step(3): len = 18426.4, overlap = 0
PHY-3002 : Step(4): len = 16868.2, overlap = 0
PHY-3002 : Step(5): len = 15811.8, overlap = 0
PHY-3002 : Step(6): len = 14596.3, overlap = 0
PHY-3002 : Step(7): len = 13427.7, overlap = 0
PHY-3002 : Step(8): len = 12518.2, overlap = 0
PHY-3002 : Step(9): len = 11877.4, overlap = 0
PHY-3002 : Step(10): len = 11205.9, overlap = 0
PHY-3002 : Step(11): len = 10486.7, overlap = 0
PHY-3002 : Step(12): len = 9886.2, overlap = 0
PHY-3002 : Step(13): len = 8973.2, overlap = 0
PHY-3002 : Step(14): len = 8623.6, overlap = 0
PHY-3002 : Step(15): len = 8241, overlap = 0
PHY-3002 : Step(16): len = 7930.7, overlap = 0
PHY-3002 : Step(17): len = 7827.6, overlap = 0
PHY-3002 : Step(18): len = 7816.9, overlap = 0
PHY-3002 : Step(19): len = 7716.6, overlap = 0
PHY-3002 : Step(20): len = 7643.8, overlap = 0
PHY-3002 : Step(21): len = 7588.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003485s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(22): len = 7492.2, overlap = 0
PHY-3002 : Step(23): len = 7491.6, overlap = 0
PHY-3002 : Step(24): len = 7506.1, overlap = 0
PHY-3002 : Step(25): len = 7457.7, overlap = 0
PHY-3002 : Step(26): len = 7381.4, overlap = 0
PHY-3002 : Step(27): len = 7347.9, overlap = 0
PHY-3002 : Step(28): len = 7289.4, overlap = 0
PHY-3002 : Step(29): len = 7285.6, overlap = 0
PHY-3002 : Step(30): len = 7285.2, overlap = 0
PHY-3002 : Step(31): len = 7243.1, overlap = 0
PHY-3002 : Step(32): len = 7245.2, overlap = 0
PHY-3002 : Step(33): len = 7187.5, overlap = 0
PHY-3002 : Step(34): len = 7176.3, overlap = 0
PHY-3002 : Step(35): len = 7119.4, overlap = 0
PHY-3002 : Step(36): len = 7048.8, overlap = 0
PHY-3002 : Step(37): len = 7032, overlap = 0
PHY-3002 : Step(38): len = 7025.9, overlap = 0
PHY-3002 : Step(39): len = 6976.9, overlap = 0
PHY-3002 : Step(40): len = 6796.6, overlap = 0
PHY-3002 : Step(41): len = 6635, overlap = 0
PHY-3002 : Step(42): len = 6541.6, overlap = 0
PHY-3002 : Step(43): len = 6489.2, overlap = 0
PHY-3002 : Step(44): len = 6375.9, overlap = 0
PHY-3002 : Step(45): len = 6328.5, overlap = 0
PHY-3002 : Step(46): len = 6317.7, overlap = 0
PHY-3002 : Step(47): len = 6335.5, overlap = 0
PHY-3002 : Step(48): len = 6292, overlap = 0
PHY-3002 : Step(49): len = 6267.8, overlap = 0
PHY-3002 : Step(50): len = 6232.8, overlap = 0
PHY-3002 : Step(51): len = 6202.7, overlap = 0
PHY-3002 : Step(52): len = 6075.3, overlap = 0
PHY-3002 : Step(53): len = 5922.6, overlap = 0
PHY-3002 : Step(54): len = 5809.3, overlap = 0
PHY-3002 : Step(55): len = 5735.5, overlap = 0
PHY-3002 : Step(56): len = 5730.7, overlap = 0
PHY-3002 : Step(57): len = 5700.1, overlap = 0
PHY-3002 : Step(58): len = 5706.3, overlap = 0
PHY-3002 : Step(59): len = 5634.5, overlap = 0
PHY-3002 : Step(60): len = 5589.6, overlap = 0
PHY-3002 : Step(61): len = 5596.3, overlap = 0
PHY-3002 : Step(62): len = 5549.7, overlap = 0
PHY-3002 : Step(63): len = 5535.4, overlap = 0
PHY-3002 : Step(64): len = 5510, overlap = 0
PHY-3002 : Step(65): len = 5418.5, overlap = 0
PHY-3002 : Step(66): len = 5378.5, overlap = 0
PHY-3002 : Step(67): len = 5316.9, overlap = 0
PHY-3002 : Step(68): len = 5288.7, overlap = 0
PHY-3002 : Step(69): len = 5127.6, overlap = 0
PHY-3002 : Step(70): len = 5038.7, overlap = 0
PHY-3002 : Step(71): len = 5036.2, overlap = 0
PHY-3002 : Step(72): len = 4953.1, overlap = 0
PHY-3002 : Step(73): len = 4955.1, overlap = 0
PHY-3002 : Step(74): len = 4914.7, overlap = 0
PHY-3002 : Step(75): len = 4903.3, overlap = 0
PHY-3002 : Step(76): len = 4857.9, overlap = 0
PHY-3002 : Step(77): len = 4825.1, overlap = 0
PHY-3002 : Step(78): len = 4816.4, overlap = 0
PHY-3002 : Step(79): len = 4817.5, overlap = 0
PHY-3002 : Step(80): len = 4836.8, overlap = 0
PHY-3002 : Step(81): len = 4763.3, overlap = 0
PHY-3002 : Step(82): len = 4732.9, overlap = 0
PHY-3002 : Step(83): len = 4723, overlap = 0
PHY-3002 : Step(84): len = 4730, overlap = 0
PHY-3002 : Step(85): len = 4734.3, overlap = 0
PHY-3002 : Step(86): len = 4740, overlap = 0
PHY-3002 : Step(87): len = 4741.3, overlap = 0
PHY-3002 : Step(88): len = 4727.1, overlap = 0
PHY-3002 : Step(89): len = 4691.2, overlap = 0
PHY-3002 : Step(90): len = 4674.4, overlap = 0
PHY-3002 : Step(91): len = 4679.7, overlap = 0
PHY-3002 : Step(92): len = 4681.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(93): len = 4652.9, overlap = 3.25
PHY-3002 : Step(94): len = 4652.9, overlap = 3.25
PHY-3002 : Step(95): len = 4660.5, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018160s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (172.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(96): len = 5682.4, overlap = 0
PHY-3002 : Step(97): len = 5310.9, overlap = 1.5
PHY-3002 : Step(98): len = 5080.1, overlap = 2.5
PHY-3002 : Step(99): len = 4896.2, overlap = 2
PHY-3002 : Step(100): len = 4809.6, overlap = 2.5
PHY-3002 : Step(101): len = 4783, overlap = 2.25
PHY-3002 : Step(102): len = 4781.3, overlap = 2.25
PHY-3002 : Step(103): len = 4761.1, overlap = 2.25
PHY-3002 : Step(104): len = 4761.1, overlap = 2.25
PHY-3002 : Step(105): len = 4734.5, overlap = 2.5
PHY-3002 : Step(106): len = 4734.5, overlap = 2.5
PHY-3002 : Step(107): len = 4716.3, overlap = 2.5
PHY-3002 : Step(108): len = 4716.3, overlap = 2.5
PHY-3002 : Step(109): len = 4701.8, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005241s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5465.2, Over = 0
PHY-3001 : Final: Len = 5465.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 6632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010895s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.4%)

RUN-1003 : finish command "place" in  1.799611s wall, 2.171875s user + 1.343750s system = 3.515625s CPU (195.4%)

RUN-1004 : used memory is 162 MB, reserved memory is 107 MB, peak memory is 173 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 30 to 26
PHY-1001 : Pin misalignment score is improved from 26 to 25
PHY-1001 : Pin misalignment score is improved from 25 to 25
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 68 instances
RUN-1001 : 23 mslices, 20 lslices, 22 pads, 0 brams, 0 dsps
RUN-1001 : There are total 136 nets
RUN-1001 : 66 nets have 2 pins
RUN-1001 : 65 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 6632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010779s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (289.9%)

PHY-1001 : End global routing;  0.074531s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24M_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003280s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (952.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 77% nets.
PHY-1002 : len = 12264, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12264
PHY-1001 : End Routed; 0.405794s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (115.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24M_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.180485s wall, 6.031250s user + 0.484375s system = 6.515625s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.339469s wall, 6.203125s user + 0.515625s system = 6.718750s CPU (106.0%)

RUN-1004 : used memory is 261 MB, reserved memory is 210 MB, peak memory is 693 MB
RUN-1002 : start command "report_area -io_info -file Running_LED_phy.area"
RUN-1001 : standard
***Report Model: Running_led***

IO Statistics
#IO                    22
  #input                6
  #output              16
  #inout                0

Utilization Statistics
#lut                   72   out of  19600    0.37%
#reg                   60   out of  19600    0.31%
#le                    83
  #lut only            23   out of     83   27.71%
  #reg only            11   out of     83   13.25%
  #lut&reg             49   out of     83   59.04%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   22   out of    188   11.70%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db Running_LED_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Running_LED.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 68
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 136, pip num: 859
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 271 valid insts, and 2559 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Running_LED.bit.
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
RUN-1002 : start command "elaborate -top Running_led"
HDL-1007 : elaborate module Running_led in Running_led.v(14)
HDL-1007 : elaborate module rst_int in rst.v(9)
HDL-1200 : Current top model is Running_led
HDL-1100 : Inferred 0 RAMs.
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file rst.v
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file rst.v
RUN-1002 : start command "elaborate -top Running_led"
HDL-1007 : elaborate module Running_led in Running_led.v(14)
HDL-1007 : elaborate module rst_int in rst.v(9)
HDL-1200 : Current top model is Running_led
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc runled.adc"
RUN-1002 : start command "set_pin_assignment clk_24M  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led[15]  LOCATION = T13;  "
RUN-1002 : start command "set_pin_assignment led[14]  LOCATION = T12;  "
RUN-1002 : start command "set_pin_assignment led[13]  LOCATION = R12;  "
RUN-1002 : start command "set_pin_assignment led[12]  LOCATION = M7;  "
RUN-1002 : start command "set_pin_assignment led[11]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment led[10]  LOCATION = T8;  "
RUN-1002 : start command "set_pin_assignment led[9]  LOCATION = T7;  "
RUN-1002 : start command "set_pin_assignment led[8]  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment led[7]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment led[6]  LOCATION = N5;  "
RUN-1002 : start command "set_pin_assignment led[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment led[4]  LOCATION = M5;  "
RUN-1002 : start command "set_pin_assignment led[3]  LOCATION = N4;  "
RUN-1002 : start command "set_pin_assignment led[2]  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment led[1]  LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment led[0]  LOCATION = M3;  "
RUN-1002 : start command "set_pin_assignment btn[0]  LOCATION = H14;  "
USR-8052 ERROR: Cannot find pin btn[0] in the model Running_led.
USR-8064 ERROR: Read runled.adc error-out.
GUI-8309 ERROR: Failed to read adc runled.adc.
HDL-1007 : analyze verilog file Running_led.v
HDL-1007 : analyze verilog file rst.v
RUN-1002 : start command "elaborate -top Running_led"
HDL-1007 : elaborate module Running_led in Running_led.v(14)
HDL-1007 : elaborate module rst_int in rst.v(9)
HDL-1200 : Current top model is Running_led
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc runled.adc"
RUN-1002 : start command "set_pin_assignment clk_24M  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment led[15]  LOCATION = T13;  "
RUN-1002 : start command "set_pin_assignment led[14]  LOCATION = T12;  "
RUN-1002 : start command "set_pin_assignment led[13]  LOCATION = R12;  "
RUN-1002 : start command "set_pin_assignment led[12]  LOCATION = M7;  "
RUN-1002 : start command "set_pin_assignment led[11]  LOCATION = T9;  "
RUN-1002 : start command "set_pin_assignment led[10]  LOCATION = T8;  "
RUN-1002 : start command "set_pin_assignment led[9]  LOCATION = T7;  "
RUN-1002 : start command "set_pin_assignment led[8]  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment led[7]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment led[6]  LOCATION = N5;  "
RUN-1002 : start command "set_pin_assignment led[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment led[4]  LOCATION = M5;  "
RUN-1002 : start command "set_pin_assignment led[3]  LOCATION = N4;  "
RUN-1002 : start command "set_pin_assignment led[2]  LOCATION = N3;  "
RUN-1002 : start command "set_pin_assignment led[1]  LOCATION = M4;  "
RUN-1002 : start command "set_pin_assignment led[0]  LOCATION = M3;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Running_led"
SYN-1012 : SanityCheck: Model "rst_int"
SYN-1011 : Flatten model Running_led
SYN-1011 : Flatten model rst_int
SYN-1014 : Optimize round 1
SYN-1032 : 149/0 useful/useless nets, 124/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 43 better
SYN-1014 : Optimize round 2
SYN-1032 : 106/45 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 17/0 useful/useless nets, 13/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 13/4 useful/useless nets, 9/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Running_LED_rtl.area"
RUN-1001 : standard
***Report Model: Running_led***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Gate Statistics
#Basic gates           44
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 42
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               2
#MACRO_MUX             32

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |Running_led |2      |42     |3      |
+----------------------------------------------+

RUN-1002 : start command "export_db Running_LED_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Running_LED_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 17 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 126/0 useful/useless nets, 102/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 176/0 useful/useless nets, 152/0 useful/useless insts
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-1032 : 176/0 useful/useless nets, 152/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 202/0 useful/useless nets, 178/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.37), #lev = 4 (3.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.37), #lev = 4 (3.33)
SYN-2581 : Mapping with K=4, #lut = 63 (3.37), #lev = 4 (3.33)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 89 instances into 63 LUTs, name keeping = 30%.
SYN-1001 : Packing model "Running_led" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 175/0 useful/useless nets, 151/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 42 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 63 LUT to BLE ...
SYN-4008 : Packed 63 LUT and 17 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 25 single SEQ's are left
SYN-4011 : Packing model "Running_led" (AL_USER_NORMAL) with 80/107 primitive instances ...
RUN-1002 : start command "report_area -file Running_LED_gate.area"
RUN-1001 : standard
***Report Model: Running_led***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Utilization Statistics
#lut                   77   out of  19600    0.39%
#reg                   42   out of  19600    0.21%
#le                    94
  #lut only            52   out of     94   55.32%
  #reg only            17   out of     94   18.09%
  #lut&reg             25   out of     94   26.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |Running_led |94    |77    |42    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Running_led
RUN-1002 : start command "export_db Running_LED_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4024 : Net "clk_24M_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24M_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 68 instances
RUN-1001 : 24 mslices, 24 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 139 nets
RUN-1001 : 90 nets have 2 pins
RUN-1001 : 26 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 66 instances, 48 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Running_led.
TMR-2506 : Build timing graph completely. Port num: 2, tpin num: 500, tnet num: 137, tinst num: 66, tnode num: 604, tedge num: 811.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 137 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 62 clock pins, and constraint 104 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012432s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (251.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 39589.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(110): len = 29390.4, overlap = 0
PHY-3002 : Step(111): len = 23417.7, overlap = 0
PHY-3002 : Step(112): len = 20765, overlap = 0
PHY-3002 : Step(113): len = 18706.5, overlap = 0
PHY-3002 : Step(114): len = 17045.3, overlap = 0
PHY-3002 : Step(115): len = 15990, overlap = 0
PHY-3002 : Step(116): len = 14935.9, overlap = 0
PHY-3002 : Step(117): len = 14002.9, overlap = 0
PHY-3002 : Step(118): len = 13215.6, overlap = 0
PHY-3002 : Step(119): len = 12390.7, overlap = 0
PHY-3002 : Step(120): len = 11650.9, overlap = 0
PHY-3002 : Step(121): len = 10894, overlap = 0
PHY-3002 : Step(122): len = 10277.8, overlap = 0
PHY-3002 : Step(123): len = 9762.2, overlap = 0
PHY-3002 : Step(124): len = 9091, overlap = 0
PHY-3002 : Step(125): len = 8628.2, overlap = 0
PHY-3002 : Step(126): len = 8143.2, overlap = 0
PHY-3002 : Step(127): len = 7315.6, overlap = 0
PHY-3002 : Step(128): len = 7048.5, overlap = 0
PHY-3002 : Step(129): len = 6618.3, overlap = 0
PHY-3002 : Step(130): len = 6521, overlap = 0
PHY-3002 : Step(131): len = 6415.3, overlap = 0
PHY-3002 : Step(132): len = 6415.3, overlap = 0
PHY-3002 : Step(133): len = 6355.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(134): len = 6335.7, overlap = 0.5
PHY-3002 : Step(135): len = 6335.7, overlap = 0.5
PHY-3002 : Step(136): len = 6302.9, overlap = 0.5
PHY-3002 : Step(137): len = 6302.9, overlap = 0.5
PHY-3002 : Step(138): len = 6291.6, overlap = 0.5
PHY-3002 : Step(139): len = 6291.6, overlap = 0.5
PHY-3002 : Step(140): len = 6273.1, overlap = 0.5
PHY-3002 : Step(141): len = 6281, overlap = 0.5
PHY-3002 : Step(142): len = 6277.2, overlap = 0.5
PHY-3002 : Step(143): len = 6113, overlap = 0
PHY-3002 : Step(144): len = 6083.8, overlap = 0.25
PHY-3002 : Step(145): len = 6082, overlap = 0
PHY-3002 : Step(146): len = 5953.4, overlap = 0
PHY-3002 : Step(147): len = 5819.6, overlap = 0
PHY-3002 : Step(148): len = 5381.5, overlap = 2.5
PHY-3002 : Step(149): len = 5358.7, overlap = 2.25
PHY-3002 : Step(150): len = 5278.7, overlap = 1.25
PHY-3002 : Step(151): len = 5257.5, overlap = 0.5
PHY-3002 : Step(152): len = 5078.5, overlap = 1
PHY-3002 : Step(153): len = 4992.8, overlap = 1
PHY-3002 : Step(154): len = 4940.3, overlap = 1.25
PHY-3002 : Step(155): len = 4889.3, overlap = 1.5
PHY-3002 : Step(156): len = 4884.1, overlap = 2
PHY-3002 : Step(157): len = 4892.6, overlap = 2.5
PHY-3002 : Step(158): len = 4779.2, overlap = 3
PHY-3002 : Step(159): len = 4676.8, overlap = 2.75
PHY-3002 : Step(160): len = 4614.7, overlap = 2.75
PHY-3002 : Step(161): len = 4591.3, overlap = 1.5
PHY-3002 : Step(162): len = 4432, overlap = 0.25
PHY-3002 : Step(163): len = 4370.4, overlap = 0.75
PHY-3002 : Step(164): len = 4332.4, overlap = 1
PHY-3002 : Step(165): len = 4310.9, overlap = 1.25
PHY-3002 : Step(166): len = 4290.3, overlap = 1.75
PHY-3002 : Step(167): len = 4240.1, overlap = 2.25
PHY-3002 : Step(168): len = 4222.4, overlap = 2.25
PHY-3002 : Step(169): len = 4132.9, overlap = 1.75
PHY-3002 : Step(170): len = 4010.3, overlap = 1
PHY-3002 : Step(171): len = 3896.3, overlap = 1.75
PHY-3002 : Step(172): len = 3741.6, overlap = 1
PHY-3002 : Step(173): len = 3542, overlap = 0
PHY-3002 : Step(174): len = 3434.7, overlap = 0
PHY-3002 : Step(175): len = 3308.6, overlap = 0
PHY-3002 : Step(176): len = 3397.5, overlap = 0
PHY-3002 : Step(177): len = 3214.6, overlap = 0
PHY-3002 : Step(178): len = 2927.1, overlap = 0
PHY-3002 : Step(179): len = 2768.4, overlap = 0.5
PHY-3002 : Step(180): len = 2657.7, overlap = 0.5
PHY-3002 : Step(181): len = 2646.7, overlap = 0.5
PHY-3002 : Step(182): len = 2606.4, overlap = 0.5
PHY-3002 : Step(183): len = 2593, overlap = 0.5
PHY-3002 : Step(184): len = 2530.4, overlap = 0.5
PHY-3002 : Step(185): len = 2506.4, overlap = 0.25
PHY-3002 : Step(186): len = 2523.1, overlap = 0.25
PHY-3002 : Step(187): len = 2474.5, overlap = 0
PHY-3002 : Step(188): len = 2377.8, overlap = 0
PHY-3002 : Step(189): len = 2334.8, overlap = 0
PHY-3002 : Step(190): len = 2320.3, overlap = 0
PHY-3002 : Step(191): len = 2272.1, overlap = 0
PHY-3002 : Step(192): len = 2272.5, overlap = 0
PHY-3002 : Step(193): len = 2281.4, overlap = 0
PHY-3002 : Step(194): len = 2253.4, overlap = 0
PHY-3002 : Step(195): len = 2237.3, overlap = 0
PHY-3002 : Step(196): len = 2248.3, overlap = 0
PHY-3002 : Step(197): len = 2235.2, overlap = 0
PHY-3002 : Step(198): len = 2212.2, overlap = 0
PHY-3002 : Step(199): len = 2181.1, overlap = 0
PHY-3002 : Step(200): len = 2181.1, overlap = 0
PHY-3002 : Step(201): len = 2161.3, overlap = 0
PHY-3002 : Step(202): len = 2161.3, overlap = 0
PHY-3002 : Step(203): len = 2161.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.73191e-05
PHY-3002 : Step(204): len = 2167.6, overlap = 5.5
PHY-3002 : Step(205): len = 2167.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134638
PHY-3002 : Step(206): len = 2181.1, overlap = 5.5
PHY-3002 : Step(207): len = 2211.4, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269276
PHY-3002 : Step(208): len = 2205.2, overlap = 3.5
PHY-3002 : Step(209): len = 2258.7, overlap = 2.75
PHY-3002 : Step(210): len = 2195.4, overlap = 2.75
PHY-3002 : Step(211): len = 2194.2, overlap = 2.75
PHY-3002 : Step(212): len = 2194.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (195.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(213): len = 3355.7, overlap = 0
PHY-3002 : Step(214): len = 2821.4, overlap = 2.25
PHY-3002 : Step(215): len = 2527.9, overlap = 3.75
PHY-3002 : Step(216): len = 2369.4, overlap = 3.5
PHY-3002 : Step(217): len = 2345.3, overlap = 4.25
PHY-3002 : Step(218): len = 2283.4, overlap = 4.5
PHY-3002 : Step(219): len = 2262.2, overlap = 5.25
PHY-3002 : Step(220): len = 2192.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00117181
PHY-3002 : Step(221): len = 2193.4, overlap = 5.25
PHY-3002 : Step(222): len = 2200.1, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00234361
PHY-3002 : Step(223): len = 2189.7, overlap = 5
PHY-3002 : Step(224): len = 2189.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005207s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (300.1%)

PHY-3001 : Legalized: Len = 3098.8, Over = 0
PHY-3001 : Final: Len = 3098.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 3896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "place" in  1.875732s wall, 2.156250s user + 1.421875s system = 3.578125s CPU (190.8%)

RUN-1004 : used memory is 278 MB, reserved memory is 229 MB, peak memory is 693 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 61 to 45
PHY-1001 : Pin misalignment score is improved from 45 to 43
PHY-1001 : Pin misalignment score is improved from 43 to 43
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 68 instances
RUN-1001 : 24 mslices, 24 lslices, 17 pads, 0 brams, 0 dsps
RUN-1001 : There are total 139 nets
RUN-1001 : 90 nets have 2 pins
RUN-1001 : 26 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 3896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.071327s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24M_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003342s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (935.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 8376, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.091098s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (102.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 8344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (220.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 8360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 8360
PHY-1001 : End DR Iter 2; 0.006745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24M_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.186614s wall, 1.859375s user + 0.406250s system = 2.265625s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.342242s wall, 2.015625s user + 0.421875s system = 2.437500s CPU (104.1%)

RUN-1004 : used memory is 275 MB, reserved memory is 223 MB, peak memory is 706 MB
RUN-1002 : start command "report_area -io_info -file Running_LED_phy.area"
RUN-1001 : standard
***Report Model: Running_led***

IO Statistics
#IO                    17
  #input                1
  #output              16
  #inout                0

Utilization Statistics
#lut                   77   out of  19600    0.39%
#reg                   42   out of  19600    0.21%
#le                    94
  #lut only            52   out of     94   55.32%
  #reg only            17   out of     94   18.09%
  #lut&reg             25   out of     94   26.60%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   17   out of    188    9.04%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db Running_LED_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Running_LED.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 68
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 139, pip num: 914
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 148 valid insts, and 2821 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Running_LED.bit.
RUN-1002 : start command "download -bit Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit Running_LED.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit Running_LED.bit" in  1.467574s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.1%)

RUN-1004 : used memory is 416 MB, reserved memory is 367 MB, peak memory is 706 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.644125s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 445 MB, reserved memory is 398 MB, peak memory is 706 MB
RUN-1003 : finish command "download -bit Running_LED.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.642551s wall, 1.843750s user + 0.140625s system = 1.984375s CPU (23.0%)

RUN-1004 : used memory is 305 MB, reserved memory is 252 MB, peak memory is 706 MB
GUI-1001 : Download success!
