@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO225 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":124:4:124:9|There are no possible illegal states for state machine state[3:0] (in view: work.lzy_fsm_100(verilog)); safe FSM implementation is not required.
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
