-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (14 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (14 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv28_11CA : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000111001010";
    constant ap_const_lv27_F27 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000111100100111";
    constant ap_const_lv26_726 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000011100100110";
    constant ap_const_lv27_891 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100010010001";
    constant ap_const_lv28_10EB : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000011101011";
    constant ap_const_lv27_83E : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000111110";
    constant ap_const_lv27_D6C : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000110101101100";
    constant ap_const_lv28_100B : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000001011";
    constant ap_const_lv26_42D : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000101101";
    constant ap_const_lv27_AF7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000101011110111";
    constant ap_const_lv28_1B47 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001101101000111";
    constant ap_const_lv28_1016 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000010110";
    constant ap_const_lv28_16BB : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001011010111011";
    constant ap_const_lv28_1068 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000001101000";
    constant ap_const_lv27_CD1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000110011010001";
    constant ap_const_lv27_AF5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000101011110101";
    constant ap_const_lv27_4078000 : STD_LOGIC_VECTOR (26 downto 0) := "100000001111000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv27_5E90000 : STD_LOGIC_VECTOR (26 downto 0) := "101111010010000000000000000";
    constant ap_const_lv28_ED90000 : STD_LOGIC_VECTOR (27 downto 0) := "1110110110010000000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv26_C30000 : STD_LOGIC_VECTOR (25 downto 0) := "00110000110000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv27_3E8000 : STD_LOGIC_VECTOR (26 downto 0) := "000001111101000000000000000";
    constant ap_const_lv28_BFE8000 : STD_LOGIC_VECTOR (27 downto 0) := "1011111111101000000000000000";
    constant ap_const_lv28_F7A0000 : STD_LOGIC_VECTOR (27 downto 0) := "1111011110100000000000000000";
    constant ap_const_lv29_1EAA0000 : STD_LOGIC_VECTOR (28 downto 0) := "11110101010100000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv27_6808000 : STD_LOGIC_VECTOR (26 downto 0) := "110100000001000000000000000";
    constant ap_const_lv27_7A18000 : STD_LOGIC_VECTOR (26 downto 0) := "111101000011000000000000000";
    constant ap_const_lv29_1E718000 : STD_LOGIC_VECTOR (28 downto 0) := "11110011100011000000000000000";
    constant ap_const_lv28_EB48000 : STD_LOGIC_VECTOR (27 downto 0) := "1110101101001000000000000000";
    constant ap_const_lv28_C230000 : STD_LOGIC_VECTOR (27 downto 0) := "1100001000110000000000000000";
    constant ap_const_lv28_F538000 : STD_LOGIC_VECTOR (27 downto 0) := "1111010100111000000000000000";
    constant ap_const_lv28_E450000 : STD_LOGIC_VECTOR (27 downto 0) := "1110010001010000000000000000";
    constant ap_const_lv28_E3D0000 : STD_LOGIC_VECTOR (27 downto 0) := "1110001111010000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal mul_ln73_15_fu_228_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_15_fu_228_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_fu_229_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_fu_229_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_9_fu_230_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_9_fu_230_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_4_fu_231_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_4_fu_231_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_5_fu_232_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_5_fu_232_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_1_fu_233_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_1_fu_233_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_6_fu_234_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_6_fu_234_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_11_fu_235_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_11_fu_235_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_3_fu_236_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_3_fu_236_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_8_fu_237_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_8_fu_237_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_10_fu_238_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_10_fu_238_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_12_fu_239_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_12_fu_239_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_7_fu_240_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_7_fu_240_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_13_fu_241_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_13_fu_241_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_14_fu_242_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_14_fu_242_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_2_fu_243_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_2_fu_243_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_fu_229_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln54_fu_1386_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln_fu_1392_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_1_fu_233_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln54_1_fu_1411_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln54_1_fu_1417_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_2_fu_243_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln54_fu_1436_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_2_fu_1440_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_2_fu_1446_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_3_fu_236_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln54_3_fu_1465_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_1471_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_4_fu_231_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln54_4_fu_1490_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_s_fu_1496_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_5_fu_232_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_5_fu_1515_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_5_fu_1521_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_6_fu_234_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln54_1_fu_1540_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_6_fu_1544_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_6_fu_1550_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_7_fu_240_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln54_2_fu_1569_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln54_7_fu_1573_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln54_7_fu_1579_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_8_fu_237_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln54_8_fu_1598_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln54_8_fu_1604_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_9_fu_230_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln54_3_fu_1623_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln54_9_fu_1627_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln54_9_fu_1633_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_10_fu_238_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln54_4_fu_1652_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln54_10_fu_1656_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln54_s_fu_1662_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_11_fu_235_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_11_fu_1681_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_3_fu_1687_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_12_fu_239_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_12_fu_1706_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_4_fu_1712_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_13_fu_241_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_13_fu_1731_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_10_fu_1737_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_14_fu_242_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln54_5_fu_1756_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_14_fu_1760_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_11_fu_1766_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_15_fu_228_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln54_15_fu_1785_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln54_12_fu_1791_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln54_fu_1402_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_1_fu_1427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_2_fu_1456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln54_6_fu_1481_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln54_7_fu_1506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_3_fu_1531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_4_fu_1560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_5_fu_1589_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_6_fu_1614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_7_fu_1643_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_8_fu_1672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_9_fu_1697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_10_fu_1722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_11_fu_1747_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_12_fu_1776_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln54_13_fu_1801_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_10_fu_238_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_11_fu_235_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_12_fu_239_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_13_fu_241_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_14_fu_242_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_15_fu_228_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_1_fu_233_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_2_fu_243_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_3_fu_236_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_4_fu_231_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_5_fu_232_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_6_fu_234_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_7_fu_240_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln73_8_fu_237_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln73_9_fu_230_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln73_fu_229_p00 : STD_LOGIC_VECTOR (26 downto 0);

    component myproject_mul_15ns_14ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_15ns_13ns_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_15ns_12ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;



begin
    mul_15ns_14ns_28_1_1_U2047 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_15_fu_228_p0,
        din1 => mul_ln73_15_fu_228_p1,
        dout => mul_ln73_15_fu_228_p2);

    mul_15ns_13ns_27_1_1_U2048 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_fu_229_p0,
        din1 => mul_ln73_fu_229_p1,
        dout => mul_ln73_fu_229_p2);

    mul_15ns_12ns_26_1_1_U2049 : component myproject_mul_15ns_12ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 12,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln73_9_fu_230_p0,
        din1 => mul_ln73_9_fu_230_p1,
        dout => mul_ln73_9_fu_230_p2);

    mul_15ns_13ns_27_1_1_U2050 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_4_fu_231_p0,
        din1 => mul_ln73_4_fu_231_p1,
        dout => mul_ln73_4_fu_231_p2);

    mul_15ns_14ns_28_1_1_U2051 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_5_fu_232_p0,
        din1 => mul_ln73_5_fu_232_p1,
        dout => mul_ln73_5_fu_232_p2);

    mul_15ns_13ns_27_1_1_U2052 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_1_fu_233_p0,
        din1 => mul_ln73_1_fu_233_p1,
        dout => mul_ln73_1_fu_233_p2);

    mul_15ns_13ns_27_1_1_U2053 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_6_fu_234_p0,
        din1 => mul_ln73_6_fu_234_p1,
        dout => mul_ln73_6_fu_234_p2);

    mul_15ns_14ns_28_1_1_U2054 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_11_fu_235_p0,
        din1 => mul_ln73_11_fu_235_p1,
        dout => mul_ln73_11_fu_235_p2);

    mul_15ns_12ns_26_1_1_U2055 : component myproject_mul_15ns_12ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 12,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln73_3_fu_236_p0,
        din1 => mul_ln73_3_fu_236_p1,
        dout => mul_ln73_3_fu_236_p2);

    mul_15ns_13ns_27_1_1_U2056 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_8_fu_237_p0,
        din1 => mul_ln73_8_fu_237_p1,
        dout => mul_ln73_8_fu_237_p2);

    mul_15ns_14ns_28_1_1_U2057 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_10_fu_238_p0,
        din1 => mul_ln73_10_fu_238_p1,
        dout => mul_ln73_10_fu_238_p2);

    mul_15ns_14ns_28_1_1_U2058 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_12_fu_239_p0,
        din1 => mul_ln73_12_fu_239_p1,
        dout => mul_ln73_12_fu_239_p2);

    mul_15ns_14ns_28_1_1_U2059 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_7_fu_240_p0,
        din1 => mul_ln73_7_fu_240_p1,
        dout => mul_ln73_7_fu_240_p2);

    mul_15ns_14ns_28_1_1_U2060 : component myproject_mul_15ns_14ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln73_13_fu_241_p0,
        din1 => mul_ln73_13_fu_241_p1,
        dout => mul_ln73_13_fu_241_p2);

    mul_15ns_13ns_27_1_1_U2061 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_14_fu_242_p0,
        din1 => mul_ln73_14_fu_242_p1,
        dout => mul_ln73_14_fu_242_p2);

    mul_15ns_13ns_27_1_1_U2062 : component myproject_mul_15ns_13ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 13,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln73_2_fu_243_p0,
        din1 => mul_ln73_2_fu_243_p1,
        dout => mul_ln73_2_fu_243_p2);




    add_ln54_10_fu_1656_p2 <= std_logic_vector(unsigned(zext_ln54_4_fu_1652_p1) + unsigned(ap_const_lv29_1E718000));
    add_ln54_11_fu_1681_p2 <= std_logic_vector(unsigned(mul_ln73_11_fu_235_p2) + unsigned(ap_const_lv28_EB48000));
    add_ln54_12_fu_1706_p2 <= std_logic_vector(unsigned(mul_ln73_12_fu_239_p2) + unsigned(ap_const_lv28_C230000));
    add_ln54_13_fu_1731_p2 <= std_logic_vector(unsigned(mul_ln73_13_fu_241_p2) + unsigned(ap_const_lv28_F538000));
    add_ln54_14_fu_1760_p2 <= std_logic_vector(unsigned(zext_ln54_5_fu_1756_p1) + unsigned(ap_const_lv28_E450000));
    add_ln54_15_fu_1785_p2 <= std_logic_vector(unsigned(mul_ln73_15_fu_228_p2) + unsigned(ap_const_lv28_E3D0000));
    add_ln54_1_fu_1411_p2 <= std_logic_vector(unsigned(mul_ln73_1_fu_233_p2) + unsigned(ap_const_lv27_5E90000));
    add_ln54_2_fu_1440_p2 <= std_logic_vector(unsigned(zext_ln54_fu_1436_p1) + unsigned(ap_const_lv28_ED90000));
    add_ln54_3_fu_1465_p2 <= std_logic_vector(unsigned(mul_ln73_3_fu_236_p2) + unsigned(ap_const_lv26_C30000));
    add_ln54_4_fu_1490_p2 <= std_logic_vector(unsigned(mul_ln73_4_fu_231_p2) + unsigned(ap_const_lv27_3E8000));
    add_ln54_5_fu_1515_p2 <= std_logic_vector(unsigned(mul_ln73_5_fu_232_p2) + unsigned(ap_const_lv28_BFE8000));
    add_ln54_6_fu_1544_p2 <= std_logic_vector(unsigned(zext_ln54_1_fu_1540_p1) + unsigned(ap_const_lv28_F7A0000));
    add_ln54_7_fu_1573_p2 <= std_logic_vector(unsigned(zext_ln54_2_fu_1569_p1) + unsigned(ap_const_lv29_1EAA0000));
    add_ln54_8_fu_1598_p2 <= std_logic_vector(unsigned(mul_ln73_8_fu_237_p2) + unsigned(ap_const_lv27_6808000));
    add_ln54_9_fu_1627_p2 <= std_logic_vector(unsigned(zext_ln54_3_fu_1623_p1) + unsigned(ap_const_lv27_7A18000));
    add_ln54_fu_1386_p2 <= std_logic_vector(unsigned(mul_ln73_fu_229_p2) + unsigned(ap_const_lv27_4078000));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= sext_ln54_fu_1402_p1;
    ap_return_1 <= sext_ln54_1_fu_1427_p1;
    ap_return_10 <= sext_ln54_8_fu_1672_p1;
    ap_return_11 <= sext_ln54_9_fu_1697_p1;
    ap_return_12 <= sext_ln54_10_fu_1722_p1;
    ap_return_13 <= sext_ln54_11_fu_1747_p1;
    ap_return_14 <= sext_ln54_12_fu_1776_p1;
    ap_return_15 <= sext_ln54_13_fu_1801_p1;
    ap_return_2 <= sext_ln54_2_fu_1456_p1;
    ap_return_3 <= zext_ln54_6_fu_1481_p1;
    ap_return_4 <= zext_ln54_7_fu_1506_p1;
    ap_return_5 <= sext_ln54_3_fu_1531_p1;
    ap_return_6 <= sext_ln54_4_fu_1560_p1;
    ap_return_7 <= sext_ln54_5_fu_1589_p1;
    ap_return_8 <= sext_ln54_6_fu_1614_p1;
    ap_return_9 <= sext_ln54_7_fu_1643_p1;
    mul_ln73_10_fu_238_p0 <= mul_ln73_10_fu_238_p00(15 - 1 downto 0);
    mul_ln73_10_fu_238_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_10_val),28));
    mul_ln73_10_fu_238_p1 <= ap_const_lv28_1B47(14 - 1 downto 0);
    mul_ln73_11_fu_235_p0 <= mul_ln73_11_fu_235_p00(15 - 1 downto 0);
    mul_ln73_11_fu_235_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_11_val),28));
    mul_ln73_11_fu_235_p1 <= ap_const_lv28_100B(14 - 1 downto 0);
    mul_ln73_12_fu_239_p0 <= mul_ln73_12_fu_239_p00(15 - 1 downto 0);
    mul_ln73_12_fu_239_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_12_val),28));
    mul_ln73_12_fu_239_p1 <= ap_const_lv28_1016(14 - 1 downto 0);
    mul_ln73_13_fu_241_p0 <= mul_ln73_13_fu_241_p00(15 - 1 downto 0);
    mul_ln73_13_fu_241_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_13_val),28));
    mul_ln73_13_fu_241_p1 <= ap_const_lv28_1068(14 - 1 downto 0);
    mul_ln73_14_fu_242_p0 <= mul_ln73_14_fu_242_p00(15 - 1 downto 0);
    mul_ln73_14_fu_242_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_14_val),27));
    mul_ln73_14_fu_242_p1 <= ap_const_lv27_CD1(13 - 1 downto 0);
    mul_ln73_15_fu_228_p0 <= mul_ln73_15_fu_228_p00(15 - 1 downto 0);
    mul_ln73_15_fu_228_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_15_val),28));
    mul_ln73_15_fu_228_p1 <= ap_const_lv28_11CA(14 - 1 downto 0);
    mul_ln73_1_fu_233_p0 <= mul_ln73_1_fu_233_p00(15 - 1 downto 0);
    mul_ln73_1_fu_233_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_1_val),27));
    mul_ln73_1_fu_233_p1 <= ap_const_lv27_83E(13 - 1 downto 0);
    mul_ln73_2_fu_243_p0 <= mul_ln73_2_fu_243_p00(15 - 1 downto 0);
    mul_ln73_2_fu_243_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_2_val),27));
    mul_ln73_2_fu_243_p1 <= ap_const_lv27_AF5(13 - 1 downto 0);
    mul_ln73_3_fu_236_p0 <= mul_ln73_3_fu_236_p00(15 - 1 downto 0);
    mul_ln73_3_fu_236_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_3_val),26));
    mul_ln73_3_fu_236_p1 <= ap_const_lv26_42D(12 - 1 downto 0);
    mul_ln73_4_fu_231_p0 <= mul_ln73_4_fu_231_p00(15 - 1 downto 0);
    mul_ln73_4_fu_231_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_4_val),27));
    mul_ln73_4_fu_231_p1 <= ap_const_lv27_891(13 - 1 downto 0);
    mul_ln73_5_fu_232_p0 <= mul_ln73_5_fu_232_p00(15 - 1 downto 0);
    mul_ln73_5_fu_232_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_5_val),28));
    mul_ln73_5_fu_232_p1 <= ap_const_lv28_10EB(14 - 1 downto 0);
    mul_ln73_6_fu_234_p0 <= mul_ln73_6_fu_234_p00(15 - 1 downto 0);
    mul_ln73_6_fu_234_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_6_val),27));
    mul_ln73_6_fu_234_p1 <= ap_const_lv27_D6C(13 - 1 downto 0);
    mul_ln73_7_fu_240_p0 <= mul_ln73_7_fu_240_p00(15 - 1 downto 0);
    mul_ln73_7_fu_240_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_7_val),28));
    mul_ln73_7_fu_240_p1 <= ap_const_lv28_16BB(14 - 1 downto 0);
    mul_ln73_8_fu_237_p0 <= mul_ln73_8_fu_237_p00(15 - 1 downto 0);
    mul_ln73_8_fu_237_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_8_val),27));
    mul_ln73_8_fu_237_p1 <= ap_const_lv27_AF7(13 - 1 downto 0);
    mul_ln73_9_fu_230_p0 <= mul_ln73_9_fu_230_p00(15 - 1 downto 0);
    mul_ln73_9_fu_230_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_9_val),26));
    mul_ln73_9_fu_230_p1 <= ap_const_lv26_726(12 - 1 downto 0);
    mul_ln73_fu_229_p0 <= mul_ln73_fu_229_p00(15 - 1 downto 0);
    mul_ln73_fu_229_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_0_val),27));
    mul_ln73_fu_229_p1 <= ap_const_lv27_F27(13 - 1 downto 0);
        sext_ln54_10_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_4_fu_1712_p4),16));

        sext_ln54_11_fu_1747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_10_fu_1737_p4),16));

        sext_ln54_12_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_11_fu_1766_p4),16));

        sext_ln54_13_fu_1801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_12_fu_1791_p4),16));

        sext_ln54_1_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_1_fu_1417_p4),16));

        sext_ln54_2_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_2_fu_1446_p4),16));

        sext_ln54_3_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_5_fu_1521_p4),16));

        sext_ln54_4_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_6_fu_1550_p4),16));

        sext_ln54_5_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_7_fu_1579_p4),16));

        sext_ln54_6_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_8_fu_1604_p4),16));

        sext_ln54_7_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_9_fu_1633_p4),16));

        sext_ln54_8_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_s_fu_1662_p4),16));

        sext_ln54_9_fu_1697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_3_fu_1687_p4),16));

        sext_ln54_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_1392_p4),16));

    tmp_fu_1471_p4 <= add_ln54_3_fu_1465_p2(25 downto 15);
    tmp_s_fu_1496_p4 <= add_ln54_4_fu_1490_p2(26 downto 15);
    trunc_ln54_10_fu_1737_p4 <= add_ln54_13_fu_1731_p2(27 downto 15);
    trunc_ln54_11_fu_1766_p4 <= add_ln54_14_fu_1760_p2(27 downto 15);
    trunc_ln54_12_fu_1791_p4 <= add_ln54_15_fu_1785_p2(27 downto 15);
    trunc_ln54_1_fu_1417_p4 <= add_ln54_1_fu_1411_p2(26 downto 15);
    trunc_ln54_2_fu_1446_p4 <= add_ln54_2_fu_1440_p2(27 downto 15);
    trunc_ln54_3_fu_1687_p4 <= add_ln54_11_fu_1681_p2(27 downto 15);
    trunc_ln54_4_fu_1712_p4 <= add_ln54_12_fu_1706_p2(27 downto 15);
    trunc_ln54_5_fu_1521_p4 <= add_ln54_5_fu_1515_p2(27 downto 15);
    trunc_ln54_6_fu_1550_p4 <= add_ln54_6_fu_1544_p2(27 downto 15);
    trunc_ln54_7_fu_1579_p4 <= add_ln54_7_fu_1573_p2(28 downto 15);
    trunc_ln54_8_fu_1604_p4 <= add_ln54_8_fu_1598_p2(26 downto 15);
    trunc_ln54_9_fu_1633_p4 <= add_ln54_9_fu_1627_p2(26 downto 15);
    trunc_ln54_s_fu_1662_p4 <= add_ln54_10_fu_1656_p2(28 downto 15);
    trunc_ln_fu_1392_p4 <= add_ln54_fu_1386_p2(26 downto 15);
    zext_ln54_1_fu_1540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_6_fu_234_p2),28));
    zext_ln54_2_fu_1569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_7_fu_240_p2),29));
    zext_ln54_3_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_9_fu_230_p2),27));
    zext_ln54_4_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_10_fu_238_p2),29));
    zext_ln54_5_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_14_fu_242_p2),28));
    zext_ln54_6_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1471_p4),16));
    zext_ln54_7_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1496_p4),16));
    zext_ln54_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln73_2_fu_243_p2),28));
end behav;
