\hypertarget{struct_eic}{}\section{Eic Struct Reference}
\label{struct_eic}\index{Eic@{Eic}}


E\+IC hardware registers.  




{\ttfamily \#include $<$eic.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___c_t_r_l___type}{E\+I\+C\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_aaa4da602167c0d59c46db45ee8c3ac6f}{C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 8) Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_e_i_c___s_t_a_t_u_s___type}{E\+I\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_a6dae0aa228e8159f984922f8242f6615}{S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x01 (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___n_m_i_c_t_r_l___type}{E\+I\+C\+\_\+\+N\+M\+I\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_a6c2af75a17a20061bd5b4563fb0ae083}{N\+M\+I\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 8) Non-\/\+Maskable Interrupt Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___n_m_i_f_l_a_g___type}{E\+I\+C\+\_\+\+N\+M\+I\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_ae46ec4ce22a99ebcc1e9c145eb709d08}{N\+M\+I\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x03 (R/W 8) Non-\/\+Maskable Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___e_v_c_t_r_l___type}{E\+I\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_a2a8a3f11520e68984482b92a83f5c480}{E\+V\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Event Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_e_n_c_l_r___type}{E\+I\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_adb470536bf51d4bf9373eafef91f0017}{I\+N\+T\+E\+N\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_e_n_s_e_t___type}{E\+I\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_a0be003d42a915e612f605948e929f416}{I\+N\+T\+E\+N\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 32) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_f_l_a_g___type}{E\+I\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_a594641dd707e461963d9b7ce17b10dd9}{I\+N\+T\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___w_a_k_e_u_p___type}{E\+I\+C\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_ac9247c83eaea1b7fcd50accc7ab23e71}{W\+A\+K\+E\+UP}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Wake-\/\+Up Enable. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___c_o_n_f_i_g___type}{E\+I\+C\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_eic_a86c9951c506093ec184628833fa0b8f3}{C\+O\+N\+F\+IG}} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) Configuration n. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+IC hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_eic_a86c9951c506093ec184628833fa0b8f3}\label{struct_eic_a86c9951c506093ec184628833fa0b8f3}} 
\index{Eic@{Eic}!CONFIG@{CONFIG}}
\index{CONFIG@{CONFIG}!Eic@{Eic}}
\subsubsection{\texorpdfstring{CONFIG}{CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___c_o_n_f_i_g___type}{E\+I\+C\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+Type}} C\+O\+N\+F\+IG\mbox{[}2\mbox{]}}



Offset\+: 0x18 (R/W 32) Configuration n. 

\mbox{\Hypertarget{struct_eic_aaa4da602167c0d59c46db45ee8c3ac6f}\label{struct_eic_aaa4da602167c0d59c46db45ee8c3ac6f}} 
\index{Eic@{Eic}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!Eic@{Eic}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___c_t_r_l___type}{E\+I\+C\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} C\+T\+RL}



Offset\+: 0x00 (R/W 8) Control. 

\mbox{\Hypertarget{struct_eic_a2a8a3f11520e68984482b92a83f5c480}\label{struct_eic_a2a8a3f11520e68984482b92a83f5c480}} 
\index{Eic@{Eic}!EVCTRL@{EVCTRL}}
\index{EVCTRL@{EVCTRL}!Eic@{Eic}}
\subsubsection{\texorpdfstring{EVCTRL}{EVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___e_v_c_t_r_l___type}{E\+I\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} E\+V\+C\+T\+RL}



Offset\+: 0x04 (R/W 32) Event Control. 

\mbox{\Hypertarget{struct_eic_adb470536bf51d4bf9373eafef91f0017}\label{struct_eic_adb470536bf51d4bf9373eafef91f0017}} 
\index{Eic@{Eic}!INTENCLR@{INTENCLR}}
\index{INTENCLR@{INTENCLR}!Eic@{Eic}}
\subsubsection{\texorpdfstring{INTENCLR}{INTENCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_e_n_c_l_r___type}{E\+I\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} I\+N\+T\+E\+N\+C\+LR}



Offset\+: 0x08 (R/W 32) Interrupt Enable Clear. 

\mbox{\Hypertarget{struct_eic_a0be003d42a915e612f605948e929f416}\label{struct_eic_a0be003d42a915e612f605948e929f416}} 
\index{Eic@{Eic}!INTENSET@{INTENSET}}
\index{INTENSET@{INTENSET}!Eic@{Eic}}
\subsubsection{\texorpdfstring{INTENSET}{INTENSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_e_n_s_e_t___type}{E\+I\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} I\+N\+T\+E\+N\+S\+ET}



Offset\+: 0x0C (R/W 32) Interrupt Enable Set. 

\mbox{\Hypertarget{struct_eic_a594641dd707e461963d9b7ce17b10dd9}\label{struct_eic_a594641dd707e461963d9b7ce17b10dd9}} 
\index{Eic@{Eic}!INTFLAG@{INTFLAG}}
\index{INTFLAG@{INTFLAG}!Eic@{Eic}}
\subsubsection{\texorpdfstring{INTFLAG}{INTFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___i_n_t_f_l_a_g___type}{E\+I\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} I\+N\+T\+F\+L\+AG}



Offset\+: 0x10 (R/W 32) Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_eic_a6c2af75a17a20061bd5b4563fb0ae083}\label{struct_eic_a6c2af75a17a20061bd5b4563fb0ae083}} 
\index{Eic@{Eic}!NMICTRL@{NMICTRL}}
\index{NMICTRL@{NMICTRL}!Eic@{Eic}}
\subsubsection{\texorpdfstring{NMICTRL}{NMICTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___n_m_i_c_t_r_l___type}{E\+I\+C\+\_\+\+N\+M\+I\+C\+T\+R\+L\+\_\+\+Type}} N\+M\+I\+C\+T\+RL}



Offset\+: 0x02 (R/W 8) Non-\/\+Maskable Interrupt Control. 

\mbox{\Hypertarget{struct_eic_ae46ec4ce22a99ebcc1e9c145eb709d08}\label{struct_eic_ae46ec4ce22a99ebcc1e9c145eb709d08}} 
\index{Eic@{Eic}!NMIFLAG@{NMIFLAG}}
\index{NMIFLAG@{NMIFLAG}!Eic@{Eic}}
\subsubsection{\texorpdfstring{NMIFLAG}{NMIFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___n_m_i_f_l_a_g___type}{E\+I\+C\+\_\+\+N\+M\+I\+F\+L\+A\+G\+\_\+\+Type}} N\+M\+I\+F\+L\+AG}



Offset\+: 0x03 (R/W 8) Non-\/\+Maskable Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_eic_a6dae0aa228e8159f984922f8242f6615}\label{struct_eic_a6dae0aa228e8159f984922f8242f6615}} 
\index{Eic@{Eic}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!Eic@{Eic}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_e_i_c___s_t_a_t_u_s___type}{E\+I\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} S\+T\+A\+T\+US}



Offset\+: 0x01 (R/ 8) Status. 

\mbox{\Hypertarget{struct_eic_ac9247c83eaea1b7fcd50accc7ab23e71}\label{struct_eic_ac9247c83eaea1b7fcd50accc7ab23e71}} 
\index{Eic@{Eic}!WAKEUP@{WAKEUP}}
\index{WAKEUP@{WAKEUP}!Eic@{Eic}}
\subsubsection{\texorpdfstring{WAKEUP}{WAKEUP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_e_i_c___w_a_k_e_u_p___type}{E\+I\+C\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+Type}} W\+A\+K\+E\+UP}



Offset\+: 0x14 (R/W 32) Wake-\/\+Up Enable. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2eic_8h}{eic.\+h}}\end{DoxyCompactItemize}
