
*** Running vivado
    with args -log Zybo_Z7_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zybo_Z7_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Zybo_Z7_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 520.273 ; gain = 215.941
Command: read_checkpoint -auto_incremental -incremental C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/utils_1/imports/synth_1/ecen5593_startercode_ca_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/utils_1/imports/synth_1/ecen5593_startercode_ca_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Zybo_Z7_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1356.648 ; gain = 440.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zybo_Z7_top' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/new/Zybo_Z7_top.v:23]
INFO: [Synth 8-3876] $readmem data file 'my_program.mem' is read successfully [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/new/Zybo_Z7_top.v:165]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_top' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_if_code_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_if_code_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_if_code_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_if_code_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_ldst_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_ldst_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_ldst_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_ldst_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_stall_clr_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_stall_clr_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized0' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
	Parameter BIT_WIDTH bound to: 4 - type: integer 
	Parameter DEFAULT_VALUE bound to: 4'b0000 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized0' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized1' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
	Parameter BIT_WIDTH bound to: 2 - type: integer 
	Parameter DEFAULT_VALUE bound to: 2'b00 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized1' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized2' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VALUE bound to: 1'b0 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized2' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized3' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
	Parameter BIT_WIDTH bound to: 3 - type: integer 
	Parameter DEFAULT_VALUE bound to: 3'b000 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized3' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized4' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter DEFAULT_VALUE bound to: 5'b00000 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_stall_clr_t__parameterized4' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_t__parameterized0' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VALUE bound to: 1'b1 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_t__parameterized0' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_t__parameterized1' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VALUE bound to: 1'b0 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_t__parameterized1' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_we_t__parameterized2' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT_VALUE bound to: 4172 - type: integer 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_we_t__parameterized2' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_rf_xpr_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_rf_xpr_t.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_rf_xpr_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_rf_xpr_t.v:26]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_pipeline_control_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipeline_control_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_pipeline_control_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipeline_control_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_wb_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_wb_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_wb_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_wb_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_reset_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_reset_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_reset_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_reset_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_ex_memory_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_memory_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_ex_memory_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_memory_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_ex_output_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_output_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_ex_output_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_output_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_id_output_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_output_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_id_output_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_output_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_if_output_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_if_output_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_if_output_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_if_output_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_me_memory_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_memory_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_me_memory_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_memory_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_me_output_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_output_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_me_output_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_output_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_ex_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_ex_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_fe_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_fe_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_fe_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_fe_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_id_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_id_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_me_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_me_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_main_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_main_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_main_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_main_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_dec_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_dec_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_dec_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_dec_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_pipe_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipe_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_pipe_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipe_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'ecen5593_startercode_ca_core_codasip_startup_ctrl_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_codasip_startup_ctrl_t.v:20]
INFO: [Synth 8-6157] synthesizing module 'd_ff_rst_t' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_t.v:20]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT_VALUE bound to: 1'b0 
	Parameter RESET_LEVEL bound to: 1'b0 
	Parameter RESET_SYNC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_ff_rst_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_codasip_startup_ctrl_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_codasip_startup_ctrl_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_core_t' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_t.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ecen5593_startercode_ca_top' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'ahb3lite_sram1rw' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/ahb3lite_memory/rtl/verilog/ahb3lite_sram1rw.sv:72]
INFO: [Synth 8-6157] synthesizing module 'rl_ram_1r1w' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w.sv:69]
	Parameter ABITS bound to: 8 - type: integer 
	Parameter DBITS bound to: 32 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-251] INFO   : No memory technology specified. Using generic inferred memory () [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w.sv:207]
INFO: [Synth 8-6157] synthesizing module 'rl_ram_1r1w_generic' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_generic.sv:67]
	Parameter WRITE_ABITS bound to: 8 - type: integer 
	Parameter WRITE_DBITS bound to: 32 - type: integer 
	Parameter READ_ABITS bound to: 8 - type: integer 
	Parameter READ_DBITS bound to: 32 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'rl_ram_1r1w_generic' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_generic.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'rl_ram_1r1w' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ahb3lite_sram1rw' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/third-party/ahb3lite_memory/rtl/verilog/ahb3lite_sram1rw.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Zybo_Z7_top' (0#1) [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/new/Zybo_Z7_top.v:23]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  mem_array_reg with 32768 registers
WARNING: [Synth 8-7129] Port rst_ni in module rl_ram_1r1w_generic is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[31] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[30] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[29] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[28] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[27] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[26] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[25] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[24] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[23] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[22] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[21] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[20] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[19] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[18] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[17] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[16] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[15] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[14] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[13] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[12] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[11] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[10] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HPROT[3] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HPROT[2] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HPROT[1] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port HPROT[0] in module ahb3lite_sram1rw is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_code_HREADY in module ecen5593_startercode_ca_core_id_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port if_code_HRESP in module ecen5593_startercode_ca_core_id_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module Zybo_Z7_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.367 ; gain = 711.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.367 ; gain = 711.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.367 ; gain = 711.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1627.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Zybo_Z7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Zybo_Z7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1739.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1739.230 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Zybo_Z7_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Zybo_Z7_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 56    
	                8 Bit    Registers := 2050  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 62    
	   8 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 557   
	  10 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ja[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jc[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port jd[0] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[7] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[6] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[5] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[4] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[3] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[2] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[1] in module Zybo_Z7_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[0] in module Zybo_Z7_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|Zybo_Z7_top | instructions | 64x28         | LUT            | 
|Zybo_Z7_top | p_0_out      | 64x28         | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:32 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    54|
|3     |LUT1   |     4|
|4     |LUT2   |   231|
|5     |LUT3   |    98|
|6     |LUT4   |   557|
|7     |LUT5   |  2315|
|8     |LUT6   |  5523|
|9     |MUXF7  |  2296|
|10    |MUXF8  |  1020|
|11    |FDCE   |  1656|
|12    |FDPE   |     5|
|13    |FDRE   | 15861|
|14    |IBUF   |     2|
|15    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1739.230 ; gain = 823.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:40 . Memory (MB): peak = 1739.230 ; gain = 711.297
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:45 . Memory (MB): peak = 1739.230 ; gain = 823.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1739.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1739.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 4e38089b
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:51 . Memory (MB): peak = 1739.230 ; gain = 1214.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1739.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/synth_1/Zybo_Z7_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zybo_Z7_top_utilization_synth.rpt -pb Zybo_Z7_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 12:52:31 2024...
