$date
	Fri Jan 23 15:26:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 3 " I [2:0] $end
$var reg 1 # en $end
$scope module DUT $end
$var wire 3 $ I [2:0] $end
$var wire 1 # en $end
$var wire 8 % Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b111 $
0#
b111 "
b0 !
$end
#10
b10000000 !
b10000000 %
1#
#20
b1000000 !
b1000000 %
b110 "
b110 $
#30
b100000 !
b100000 %
b101 "
b101 $
#40
b10000 !
b10000 %
b100 "
b100 $
#50
b1000 !
b1000 %
b11 "
b11 $
#60
b0 !
b0 %
0#
#70
b100 !
b100 %
1#
b10 "
b10 $
#80
b10 !
b10 %
b1 "
b1 $
#90
b1 !
b1 %
b0 "
b0 $
#100
