--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DIVIDER.twx DIVIDER.ncd -o DIVIDER.twr DIVIDER.pcf

Design file:              DIVIDER.ncd
Physical constraint file: DIVIDER.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D<0>        |    8.385(R)|   -0.374(R)|CLK_BUFGP         |   0.000|
D<1>        |    8.738(R)|   -0.845(R)|CLK_BUFGP         |   0.000|
D<2>        |    8.089(R)|   -0.367(R)|CLK_BUFGP         |   0.000|
D<3>        |    8.056(R)|   -0.593(R)|CLK_BUFGP         |   0.000|
D<4>        |    8.433(R)|   -0.297(R)|CLK_BUFGP         |   0.000|
D<5>        |    8.719(R)|   -0.134(R)|CLK_BUFGP         |   0.000|
D<6>        |    8.509(R)|   -0.103(R)|CLK_BUFGP         |   0.000|
D<7>        |    8.688(R)|   -1.230(R)|CLK_BUFGP         |   0.000|
D<8>        |    8.527(R)|   -0.755(R)|CLK_BUFGP         |   0.000|
D<9>        |    8.997(R)|   -0.761(R)|CLK_BUFGP         |   0.000|
D<10>       |    9.757(R)|   -0.467(R)|CLK_BUFGP         |   0.000|
D<11>       |    9.909(R)|   -1.081(R)|CLK_BUFGP         |   0.000|
D<12>       |    8.554(R)|    0.244(R)|CLK_BUFGP         |   0.000|
D<13>       |    9.114(R)|   -0.096(R)|CLK_BUFGP         |   0.000|
D<14>       |    8.735(R)|   -0.377(R)|CLK_BUFGP         |   0.000|
D<15>       |    8.432(R)|    0.448(R)|CLK_BUFGP         |   0.000|
D<16>       |    9.150(R)|   -1.084(R)|CLK_BUFGP         |   0.000|
D<17>       |    9.761(R)|   -0.593(R)|CLK_BUFGP         |   0.000|
D<18>       |    8.990(R)|   -0.243(R)|CLK_BUFGP         |   0.000|
D<19>       |    8.838(R)|   -1.611(R)|CLK_BUFGP         |   0.000|
D<20>       |    8.489(R)|   -0.697(R)|CLK_BUFGP         |   0.000|
D<21>       |    8.449(R)|   -0.643(R)|CLK_BUFGP         |   0.000|
D<22>       |    9.242(R)|   -0.818(R)|CLK_BUFGP         |   0.000|
D<23>       |    8.261(R)|   -0.267(R)|CLK_BUFGP         |   0.000|
D<24>       |    8.454(R)|   -0.113(R)|CLK_BUFGP         |   0.000|
D<25>       |    8.918(R)|   -0.593(R)|CLK_BUFGP         |   0.000|
D<26>       |    7.885(R)|   -0.325(R)|CLK_BUFGP         |   0.000|
D<27>       |    8.794(R)|   -0.717(R)|CLK_BUFGP         |   0.000|
D<28>       |    8.274(R)|   -0.581(R)|CLK_BUFGP         |   0.000|
D<29>       |    8.917(R)|   -0.864(R)|CLK_BUFGP         |   0.000|
D<30>       |    8.415(R)|   -0.803(R)|CLK_BUFGP         |   0.000|
D<31>       |    8.171(R)|   -1.286(R)|CLK_BUFGP         |   0.000|
N<0>        |    2.459(R)|   -0.691(R)|CLK_BUFGP         |   0.000|
N<1>        |    2.082(R)|   -0.389(R)|CLK_BUFGP         |   0.000|
N<2>        |    2.238(R)|   -0.514(R)|CLK_BUFGP         |   0.000|
N<3>        |    1.877(R)|   -0.225(R)|CLK_BUFGP         |   0.000|
N<4>        |    1.599(R)|   -0.003(R)|CLK_BUFGP         |   0.000|
N<5>        |    1.664(R)|   -0.055(R)|CLK_BUFGP         |   0.000|
N<6>        |    1.568(R)|    0.022(R)|CLK_BUFGP         |   0.000|
N<7>        |    1.736(R)|   -0.112(R)|CLK_BUFGP         |   0.000|
N<8>        |    1.608(R)|   -0.010(R)|CLK_BUFGP         |   0.000|
N<9>        |    1.817(R)|   -0.177(R)|CLK_BUFGP         |   0.000|
N<10>       |    1.618(R)|   -0.018(R)|CLK_BUFGP         |   0.000|
N<11>       |    1.815(R)|   -0.175(R)|CLK_BUFGP         |   0.000|
N<12>       |    1.936(R)|   -0.272(R)|CLK_BUFGP         |   0.000|
N<13>       |    2.144(R)|   -0.439(R)|CLK_BUFGP         |   0.000|
N<14>       |    2.055(R)|   -0.367(R)|CLK_BUFGP         |   0.000|
N<15>       |    2.245(R)|   -0.519(R)|CLK_BUFGP         |   0.000|
N<16>       |    2.094(R)|   -0.399(R)|CLK_BUFGP         |   0.000|
N<17>       |    2.035(R)|   -0.351(R)|CLK_BUFGP         |   0.000|
N<18>       |    1.998(R)|   -0.322(R)|CLK_BUFGP         |   0.000|
N<19>       |    2.433(R)|   -0.670(R)|CLK_BUFGP         |   0.000|
N<20>       |    2.571(R)|   -0.780(R)|CLK_BUFGP         |   0.000|
N<21>       |    2.475(R)|   -0.703(R)|CLK_BUFGP         |   0.000|
N<22>       |    2.187(R)|   -0.473(R)|CLK_BUFGP         |   0.000|
N<23>       |    2.312(R)|   -0.573(R)|CLK_BUFGP         |   0.000|
N<24>       |    2.196(R)|   -0.480(R)|CLK_BUFGP         |   0.000|
N<25>       |    2.345(R)|   -0.599(R)|CLK_BUFGP         |   0.000|
N<26>       |    2.491(R)|   -0.716(R)|CLK_BUFGP         |   0.000|
N<27>       |    2.218(R)|   -0.498(R)|CLK_BUFGP         |   0.000|
N<28>       |    1.963(R)|   -0.294(R)|CLK_BUFGP         |   0.000|
N<29>       |    2.236(R)|   -0.512(R)|CLK_BUFGP         |   0.000|
N<30>       |    2.036(R)|   -0.352(R)|CLK_BUFGP         |   0.000|
N<31>       |    2.075(R)|   -0.383(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DONE        |    8.316(R)|CLK_BUFGP         |   0.000|
ERROR       |    6.403(R)|CLK_BUFGP         |   0.000|
Q<0>        |    8.929(R)|CLK_BUFGP         |   0.000|
Q<1>        |    9.307(R)|CLK_BUFGP         |   0.000|
Q<2>        |    8.285(R)|CLK_BUFGP         |   0.000|
Q<3>        |    8.074(R)|CLK_BUFGP         |   0.000|
Q<4>        |    8.538(R)|CLK_BUFGP         |   0.000|
Q<5>        |    8.424(R)|CLK_BUFGP         |   0.000|
Q<6>        |    8.415(R)|CLK_BUFGP         |   0.000|
Q<7>        |    8.747(R)|CLK_BUFGP         |   0.000|
Q<8>        |    9.147(R)|CLK_BUFGP         |   0.000|
Q<9>        |    8.829(R)|CLK_BUFGP         |   0.000|
Q<10>       |    8.833(R)|CLK_BUFGP         |   0.000|
Q<11>       |    8.372(R)|CLK_BUFGP         |   0.000|
Q<12>       |    9.048(R)|CLK_BUFGP         |   0.000|
Q<13>       |    8.539(R)|CLK_BUFGP         |   0.000|
Q<14>       |    8.989(R)|CLK_BUFGP         |   0.000|
Q<15>       |    8.523(R)|CLK_BUFGP         |   0.000|
Q<16>       |    9.244(R)|CLK_BUFGP         |   0.000|
Q<17>       |    9.224(R)|CLK_BUFGP         |   0.000|
Q<18>       |    9.380(R)|CLK_BUFGP         |   0.000|
Q<19>       |    8.321(R)|CLK_BUFGP         |   0.000|
Q<20>       |    9.194(R)|CLK_BUFGP         |   0.000|
Q<21>       |    9.174(R)|CLK_BUFGP         |   0.000|
Q<22>       |    9.423(R)|CLK_BUFGP         |   0.000|
Q<23>       |    8.078(R)|CLK_BUFGP         |   0.000|
Q<24>       |    9.753(R)|CLK_BUFGP         |   0.000|
Q<25>       |    9.416(R)|CLK_BUFGP         |   0.000|
Q<26>       |    8.562(R)|CLK_BUFGP         |   0.000|
Q<27>       |    9.015(R)|CLK_BUFGP         |   0.000|
Q<28>       |    8.318(R)|CLK_BUFGP         |   0.000|
Q<29>       |    8.127(R)|CLK_BUFGP         |   0.000|
Q<30>       |    9.369(R)|CLK_BUFGP         |   0.000|
Q<31>       |    8.112(R)|CLK_BUFGP         |   0.000|
R<0>        |   10.369(R)|CLK_BUFGP         |   0.000|
R<1>        |    9.169(R)|CLK_BUFGP         |   0.000|
R<2>        |    9.304(R)|CLK_BUFGP         |   0.000|
R<3>        |    9.966(R)|CLK_BUFGP         |   0.000|
R<4>        |    9.615(R)|CLK_BUFGP         |   0.000|
R<5>        |    9.601(R)|CLK_BUFGP         |   0.000|
R<6>        |    9.749(R)|CLK_BUFGP         |   0.000|
R<7>        |    9.667(R)|CLK_BUFGP         |   0.000|
R<8>        |    9.066(R)|CLK_BUFGP         |   0.000|
R<9>        |    9.203(R)|CLK_BUFGP         |   0.000|
R<10>       |    8.975(R)|CLK_BUFGP         |   0.000|
R<11>       |    9.648(R)|CLK_BUFGP         |   0.000|
R<12>       |    8.913(R)|CLK_BUFGP         |   0.000|
R<13>       |    8.521(R)|CLK_BUFGP         |   0.000|
R<14>       |    8.788(R)|CLK_BUFGP         |   0.000|
R<15>       |    8.852(R)|CLK_BUFGP         |   0.000|
R<16>       |    9.573(R)|CLK_BUFGP         |   0.000|
R<17>       |    8.610(R)|CLK_BUFGP         |   0.000|
R<18>       |    9.112(R)|CLK_BUFGP         |   0.000|
R<19>       |    8.357(R)|CLK_BUFGP         |   0.000|
R<20>       |    8.640(R)|CLK_BUFGP         |   0.000|
R<21>       |    8.650(R)|CLK_BUFGP         |   0.000|
R<22>       |    8.928(R)|CLK_BUFGP         |   0.000|
R<23>       |    9.820(R)|CLK_BUFGP         |   0.000|
R<24>       |    8.963(R)|CLK_BUFGP         |   0.000|
R<25>       |    8.729(R)|CLK_BUFGP         |   0.000|
R<26>       |    8.657(R)|CLK_BUFGP         |   0.000|
R<27>       |    9.323(R)|CLK_BUFGP         |   0.000|
R<28>       |    9.309(R)|CLK_BUFGP         |   0.000|
R<29>       |    8.801(R)|CLK_BUFGP         |   0.000|
R<30>       |    8.621(R)|CLK_BUFGP         |   0.000|
R<31>       |    8.732(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.567|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 15 17:59:57 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4489 MB



