[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMC6482AIMX/NOPB production of NATIONAL SEMICONDUCTORS from the text:3V \n0V \nC001 A1      ±0.18 V \n500mV 50\x1ds \n3V \n0V \nC002 A2      ±0.18 V \n500mV 50\x1ds \nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nLMC6482 CMOS DualRail-to-Rail InputandOutput Operational Amplifier\n11Features\n1•Specifications aretypical unless otherwise noted\n•Rail-to-rail input common-mode voltage range\n(specified over temperature)\n•Rail-to-rail output swing (within 20-mV ofsupply\nrail,100-kΩload)\n•Specified 3-V, 5-V, and15-V performance\n•Excellent CMRR andPSRR: 82dB\n•Ultra-low input current: 20fA\n•High voltage gain (RL=500kΩ):130dB\n•Specified for2-kΩand600-Ωloads\n•Power-good output\n•Packages: PDIP, SOIC, andVSSOP\n2Applications\n•Data acquisition (DAQ)\n•Currency counter\n•Oscilloscope (DSO)\n•Intra-DC interconnect (METRO)\n•Macro remote radio unit(RRU)\n•Multiparameter patient monitor\n•Merchant telecom rectifiers\n•Train control andmanagement\n•Process analytics (pH, gas, concentration, force,\nandhumidity)\n•Three phase UPS\n•Improved replacement forTLC272, TLC2773Description\nThe LMC6482 device provides acommon-mode\nrange thatextends toboth supply rails. This rail-to-rail\nperformance combined with excellent accuracy, due\ntoahigh CMRR, makes this device unique among\nrail-to-rail input amplifiers. The device isanexcellent\nchoice forsystems, such asdata acquisition, that\nrequire alarge input signal range. The LMC6482 is\nalso anexcellent upgrade forcircuits using limited\ncommon-mode range amplifiers, such astheTLC272\nandTLC277.\nMaximum dynamic signal range isprovided inlow\nvoltage and single supply systems bytherail-to-rail\noutput swing oftheLMC6482. The rail-to-rail output\nswing ismaintained forloads down to600Ωofthe\ndevice. Specified low-voltage characteristics andlow-\npower dissipation make theLMC6482 agreat choice\nforbattery-operated systems.\nThe LMC6482 isavailable in8-pin PDIP and SOIC\npackages. The device isalso available inaVSSOP\npackage, almost half thesize ofaSOIC-8 device.\nSee theLMC6484 foraquad CMOS operational\namplifier with these same features.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMC6482SOIC (8) 4.90 mm×3.91 mm\nVSSOP (8) 3.00 mm×3.00 mm\nPDIP (8) 9.81 mm×6.35 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\nRail-to-Rail Input Rail-to-Rail Output\n2LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics forV+=5V....................... 4\n6.6 Electrical Characteristics forV+=3V....................... 7\n6.7 Typical Characteristics .............................................. 9\n7Detailed Description ............................................ 18\n7.1 Overview ................................................................. 18\n7.2 Functional Block Diagram ....................................... 187.3 Feature Description ................................................. 18\n7.4 Device Functional Modes ........................................ 19\n8Application andImplementation ........................ 20\n8.1 Application Information ............................................ 20\n8.2 Typical Applications ............................................... 22\n9Power Supply Recommendations ...................... 28\n10Layout ................................................................... 28\n10.1 Layout Guidelines ................................................. 28\n10.2 Layout Example .................................................... 28\n11Device andDocumentation Support ................. 30\n11.1 Receiving Notification ofDocumentation Updates 30\n11.2 Support Resources ............................................... 30\n11.3 Trademarks ........................................................... 30\n11.4 Electrostatic Discharge Caution ............................ 30\n11.5 Glossary ................................................................ 30\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(April 2020) toRevision G Page\n•Deleted oldnote 4from Electrical Characteristics forV+=5Vtable. ................................................................................... 4\nChanges from Revision E(April 2015) toRevision F Page\n•Changed junction temperature max value from –85°Cto85°C(typo) inRecommended Operating Conditions table .......... 4\nChanges from Revision D(March 2013) toRevision E Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision C(March 2013) toRevision D Page\n•Changed layout ofNational Semiconductor Data Sheet toTIformat .................................................................................. 27\n3LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated5PinConfiguration andFunctions\nD,DGK, andPPackages\n8-Pin SOIC, VSSOP, andPDIP\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1 OUTPUT A O Output forAmplifier A\n2 INVERTING INPUT A I Inverting input forAmplifier A\n3 NONINVERTING INPUT A I Noninverting input forAmplifier A\n4 V–P Negative supply voltage input\n5 NONINVERTING INPUT B I Noninverting input forAmplifier B\n6 INVERTING INPUT B I Inverting input forAmplifier B\n7 OUTPUT B O Output forAmplifier B\n8 V+P Positive supply voltage input\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTISales Office/Distributors foravailability andspecifications.\n(3) Limiting input pincurrent isonly necessary forinput voltages thatexceed absolute maximum input voltage ratings.\n(4) Applies toboth single-supply andsplit-supply operation. Continuous short circuit operation atelevated ambient temperature canresult in\nexceeding themaximum allowed junction temperature of150°C.Output currents inexcess of±30mAover long term may adversely\naffect reliability.\n(5) Donotshort circuit output toV+,when V+isgreater than 13Vorreliability willbeadversely affected.\n(6) Themaximum power dissipation isafunction ofTJ(max) ,RθJA,andTA.Themaximum allowable power dissipation atanyambient\ntemperature isPD=(TJ(max)−TA)/θJA.Allnumbers apply forpackages soldered directly intoaPCboard.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nDifferential input voltage ±Supply Voltage\nVoltage atinput/output pin (V−)–0.3 (V+)+0.3 V\nSupply voltage (V+−V−) 16 V\nCurrent atinput pin(3)−5 5 mA\nCurrent atoutput pin(4)(5)–30 30 mA\nCurrent atpower supply pin 40 mA\nLead temperature (soldering, 10sec.) 260 °C\nJunction temperature(6)150 °C\nTstg Storage temperature –65 150 °C\n4LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500 V\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage 3 15.5 V\nJunction temperatureLMC6482AM –55 125 °C\nLMC6482AI, LMC6482I –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .6.4 Thermal Information\nTHERMAL METRIC(1)LMC6482 LMC6482 LMC6482\nUNIT D(SOIC) DGK (VSSOP) P(PDIP)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 155 194 90 °C/W\n(1) SeeRecommended Operating Conditions foroperating temperature ranges.\n(2) Typical values represent themost likely parametric norm.\n(3) Alllimits arespecified bytesting orstatistical analysis.6.5 Electrical Characteristics forV+=5V\nunless otherwise specified, alllimits specified forTJ=25°C,V+=5V,V−=0V,VCM=VO=V+/2andRL>1MΩ.\nPARAMETER TEST CONDITIONSTJ=25°CATTEMPERATURE\nEXTREMES(1)UNIT\nMIN TYP(2)MAX(3)MIN TYP(2)MAX(3)\nDCELECTRICAL CHARACTERISTICS\nVOSInput offset\nvoltageLMC6482AI 0.11 0.75 1.35\nmV LMC6482I 0.11 3 3.7\nLMC6482M 0.11 3 3.8\nTCV OS Input offset\nvoltage\naverage drift1\nμV/°C\nIB Input currentLMC6482AI 0.02 4\npA LMC6482I 0.02 4\nLMC6482M 0.02 10\nIOSInput offset\ncurrentLMC6482AI 0.01 2\npA LMC6482I 0.01 2\nLMC6482M 0.01 5\nCIN Common-\nmode input\ncapacitance3\npF\nRIN Input\nresistance10TeraΩ\n5LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedElectrical Characteristics forV+=5V(continued)\nunless otherwise specified, alllimits specified forTJ=25°C,V+=5V,V−=0V,VCM=VO=V+/2andRL>1MΩ.\nPARAMETER TEST CONDITIONSTJ=25°CATTEMPERATURE\nEXTREMES(1)UNIT\nMIN TYP(2)MAX(3)MIN TYP(2)MAX(3)\n(4) V+=15V,VCM=7.5VandRLconnected to7.5V.Forsourcing tests, 7.5V≤VO≤11.5 V.Forsinking tests, 3.5V≤VO≤7.5V.CMRRCommon-\nmode rejection\nratio0V≤VCM≤15V\nV+=15VLMC6482AI 70 82 67\ndBLMC6482I 65 82 62\nLMC6482M 65 82 60\n0V≤VCM≤5V\nV+=5VLMC6482AI 70 82 67\nLMC6482I 65 82 62\nLMC6482M 65 82 60\n+PSRRPositive power\nsupply\nrejection ratio5V≤V+≤15V,\nV−=0V\nVO=2.5VLMC6482AI 70 82 67\ndB LMC6482I 65 82 62\nLMC6482M 65 82 60\n−PSRRNegative\npower supply\nrejection ratio−5V≤V−≤−15V,\nV+=0V\nVO=−2.5VLMC6482AI 70 82 67\ndB LMC6482I 65 82 62\nLMC6482M 65 82 60\nVCMInput\ncommon-\nmode voltageV+=5Vand15V\nForCMRR≥50dBLMC6482AI V−−0.3−0.25 0\nV LMC6482I V−−0.3−0.25 0\nLMC6482M V−−0.3−0.25 0\nLMC6482AI V++\n0.25V++0.3 V+\nVLMC6482I V++\n0.25V++0.3 V+\nLMC6482M V++\n0.25V++0.3 V+\nAVLarge signal\nvoltage gainRL=2kΩ(4)SourcingLMC6482AI 140 666 84\nV/mV LMC6482I 120 666 72\nLMC6482M 120 666 60\nSinkingLMC6482AI 35 75 20\nV/mV LMC6482I 35 75 20\nLMC6482M 35 75 18\nRL=600Ω(4)SourcingLMC6482AI 80 300 48\nV/mV LMC6482I 50 300 30\nLMC6482M 50 300 25\nSinkingLMC6482AI 20 35 13\nV/mV LMC6482I 15 35 10\nLMC6482M 15 35 8\n6LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedElectrical Characteristics forV+=5V(continued)\nunless otherwise specified, alllimits specified forTJ=25°C,V+=5V,V−=0V,VCM=VO=V+/2andRL>1MΩ.\nPARAMETER TEST CONDITIONSTJ=25°CATTEMPERATURE\nEXTREMES(1)UNIT\nMIN TYP(2)MAX(3)MIN TYP(2)MAX(3)\n(5) Donotshort circuit output toV+,when V+isgreater than 13Vorreliability willbeadversely affected.VO Output swingV+=5V\nRL=2kΩtoV+/2LMC6482AI 4.8 4.9 4.7\nVLMC6482I 4.8 4.9 4.7\nLMC6482M 4.8 4.9 4.7\nLMC6482AI 0.1 0.18 0.24\nLMC6482I 0.1 0.18 0.24\nLMC6482M 0.1 0.18 0.24\nV+=5V\nRL=600ΩtoV+/2LMC6482AI 4.5 4.7 4.24\nVLMC6482I 4.5 4.7 4.24\nLMC6482M 4.5 4.7 4.24\nLMC6482AI 0.3 0.5 0.65\nLMC6482I 0.3 0.5 0.65\nLMC6482M 0.3 0.5 0.65\nV+=15V\nRL=2kΩtoV+/2LMC6482AI 14.4 14.7 14.2\nVLMC6482I 14.4 14.7 14.2\nLMC6482M 14.4 14.7 14.2\nLMC6482AI 0.16 0.32 0.45\nLMC6482I 0.16 0.32 0.45\nLMC6482M 0.16 0.32 0.45\nV+=15V\nRL=600ΩtoV+/2LMC6482AI 13.4 14.1 13\nVLMC6482I 13.4 14.1 13\nLMC6482M 13.4 14.1 13\nLMC6482AI 0.5 1 1.3\nLMC6482I 0.5 1 1.3\nLMC6482M 0.5 1 1.3\nISCOutput short\ncircuit current\nV+=5VSourcing, VO=0VLMC6482AI 16 20 12\nmA LMC6482I 16 20 12\nLMC6482M 16 20 10\nSinking, VO=5VLMC6482AI 11 15 9.5\nmA LMC6482I 11 15 9.5\nLMC6482M 11 15 8\nISCOutput short\ncircuit current\nV+=15VSourcing, VO=0VLMC6482AI 28 30 22\nmA LMC6482I 28 30 22\nLMC6482M 28 30 20\nSinking,\nVO=12V(5)LMC6482AI 30 30 24\nmA LMC6482I 30 30 24\nLMC6482M 30 30 22\nIS Supply currentBoth Amplifiers\nV+=+5V,\nVO=V+/2LMC6482AI 1 1.4 1.8\nmA LMC6482I 1 1.4 1.8\nLMC6482M 1 1.4 1.9\nBoth Amplifiers\nV+=15V,\nVO=V+/2LMC6482AI 1.3 1.6 1.9\nmA LMC6482I 1.3 1.6 1.9\nLMC6482M 1.3 1.6 2\n7LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedElectrical Characteristics forV+=5V(continued)\nunless otherwise specified, alllimits specified forTJ=25°C,V+=5V,V−=0V,VCM=VO=V+/2andRL>1MΩ.\nPARAMETER TEST CONDITIONSTJ=25°CATTEMPERATURE\nEXTREMES(1)UNIT\nMIN TYP(2)MAX(3)MIN TYP(2)MAX(3)\n(6) V+=15V. Connected asvoltage follower with 10-V step input. Number specified istheslower ofeither thepositive ornegative slew\nrates.\n(7) Input referred, V+=15VandRL=100kΩconnected to7.5V.Each amp excited inturnwith 1kHztoproduce VO=12VPP.ACELECTRICAL CHARACTERISTICS\nSR Slew rate(6)LMC6482AI 1 1.3 0.7\nV/μs LMC6482I 0.9 1.3 0.63\nLMC6482M 0.9 1.3 0.54\nGBWGain-\nbandwidth\nproductV+=15V\n1.5 MHz\nφm Phase margin 50 Deg\nGm Gain margin 15 dB\nAmp-to-amp\nisolationSee(7)\n150 dB\nenInput-referred\nvoltage noiseF=1kHz\nVcm=1V37 nV/√Hz\nInInput-referred\ncurrent noiseF=1kHz0.03 pA/√Hz\nT.H.D.Total\nharmonic\ndistortionF=10kHz, AV=−2\nRL=10kΩ,\nVO=4.1VPP0.01%\nF=10kHz, AV=−2\nRL=10kΩ,\nVO=8.5VPP\nV+=10V0.01%\n(1) SeeRecommended Operating Conditions foroperating temperature ranges.\n(2) Typical values represent themost likely parametric norm.\n(3) Alllimits arespecified bytesting orstatistical analysis.6.6 Electrical Characteristics forV+=3V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=3V,V−=0V,VCM=VO=V+/2andRL>1MΩ.\nPARAMETER TEST CONDITIONSTJ=25°CATTEMPERATURE\nEXTREMES(1)UNIT\nMIN TYP(2)MAX(3)MIN TYP(2)MAX(3)\nDCELECTRICAL CHARACTERISTICS\nVOSInput offset\nvoltageLMC6482AI 0.9 2 2.7\nmV LMC6482I 0.9 3 3.7\nLMC6482M 0.9 3 3.8\nTCV OSInput offset\nvoltage\naverage drift2 μV/°C\nIBInput bias\ncurrent0.02pA\nIOSInput offset\ncurrent0.01pA\nCMRRCommon\nmode rejection\nratio0V≤VCM≤3VLMC6482AI 64 74\ndB LMC6482I 60 74\nLMC6482M 60 74\n8LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedElectrical Characteristics forV+=3V(continued)\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=3V,V−=0V,VCM=VO=V+/2andRL>1MΩ.\nPARAMETER TEST CONDITIONSTJ=25°CATTEMPERATURE\nEXTREMES(1)UNIT\nMIN TYP(2)MAX(3)MIN TYP(2)MAX(3)\n(4) Connected asvoltage follower with 2-Vstep input. Number specified istheslower ofeither thepositive ornegative slew rates.PSRRPower supply\nrejection ratio3V≤V+≤15V,\nV−=0VLMC6482AI 68 80\ndB LMC6482I 60 80\nLMC6482M 60 80\nVCMInput common-\nmode voltageForCMRR≥50\ndBLMC6482AI V−−0.25 0\nV LMC6482I V−−0.25 0\nLMC6482M V−−0.25 0\nLMC6482AI V+V++0.25\nV LMC6482I V+V++0.25\nLMC6482M V+V++0.25\nVO Output swingRL=2kΩtoV+/22.8\nV0.2\nRL=600Ωto\nV+/2LMC6482AI 2.5 2.7\nLMC6482I 2.5 2.7\nLMC6482M 2.5 2.7\nLMC6482AI 0.37 0.6\nLMC6482I 0.37 0.6\nLMC6482M 0.37 0.6\nIS Supply current Both amplifiersLMC6482AI 0.825 1.2 1.5\nmA LMC6482I 0.825 1.2 1.5\nLMC6482M 0.825 1.2 1.6\nACELECTRICAL CHARACTERISTICS\nSR Slew rate See(4)0.9 V/μs\nGBWGain-\nbandwidth\nproduct1\nMHz\nT.H.D.Total harmonic\ndistortionf=10kHz, AV=−2\nRL=10kΩ,VO=2VPP0.01%\n9LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated6.7 Typical Characteristics\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 1.Supply Current vsSupply VoltageFigure 2.Input Current vsTemperature\nFigure 3.Sourcing Current vsOutput Voltage Figure 4.Sourcing Current vsOutput Voltage\nFigure 5.Sourcing Current vsOutput Voltage Figure 6.Sinking Current vsOutput Voltage\n10LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 7.Sinking Current vsOutput Voltage Figure 8.Sinking Current vsOutput Voltage\nFigure 9.Output Voltage Swing vsSupply VoltageFigure 10.Input Voltage Noise vsFrequency\nFigure 11.Input Voltage Noise vsInput Voltage Figure 12.Input Voltage Noise vsInput Voltage\n11LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 13.Input Voltage Noise vsInput VoltageFigure 14.Crosstalk Rejection vsFrequency\nFigure 15.Crosstalk Rejection vsFrequency Figure 16.Positive PSRR vsFrequency\nFigure 17.Negative PSRR vsFrequency Figure 18.CMRR vsFrequency\n12LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 19.CMRR vsInput Voltage Figure 20.CMRR vsInput Voltage\nFigure 21.CMRR vsInput Voltage Figure 22.ΔvOSvsCMR\nFigure 23.ΔvOSvsCMR Figure 24.Input Voltage vsOutput Voltage\n13LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 25.Input Voltage vsOutput VoltageFigure 26.Open-Loop Frequency Response\nFigure 27.Open-Loop Frequency Response Figure 28.Open-Loop Frequency Response vsTemperature\nFigure 29.Maximum Output Swing vsFrequencyFigure 30.Gain andPhase vsCapacitive Load\n14LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 31.Gain andPhase vsCapacitive Load Figure 32.Open-Loop Output Impedance vsFrequency\nFigure 33.Open-Loop Output Impedance vsFrequencyFigure 34.Slew Rate vsSupply Voltage\nFigure 35.Noninverting Large Signal Pulse Response Figure 36.Noninverting Large Signal Pulse Response\n15LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 37.Noninverting Large Signal Pulse Response Figure 38.Noninverting Small Signal Pulse Response\nFigure 39.Noninverting Small Signal Pulse Response Figure 40.Noninverting Small Signal Pulse Response\nFigure 41.Inverting Large Signal Pulse Response Figure 42.Inverting Large Signal Pulse Response\n16LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 43.Inverting Large Signal Pulse Response Figure 44.Inverting Small Signal Pulse Response\nFigure 45.Inverting Small Signal Pulse Response Figure 46.Inverting Small Signal Pulse Response\nFigure 47.Stability vsCapacitive Load Figure 48.Stability vsCapacitive Load\n17LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natVS=15V,single supply, andTA=25°C(unless otherwise specified)\nFigure 49.Stability vsCapacitive Load Figure 50.Stability vsCapacitive Load\nFigure 51.Stability vsCapacitive Load Figure 52.Stability vsCapacitive Load\n18LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMC6482 isadual CMOS operational amplifier thatsupports both rail-to-rail inputs andoutputs. The device\ncanbeoperated inboth dual-supply mode andsingle-supply mode.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Amplifier Topology\nThe LMC6482 incorporates specially designed wide-compliance range current mirrors and thebody effect to\nextend input common-mode range toeach supply rail.Complementary paralleled differential input stages, likethe\ntype used inother CMOS and bipolar rail-to-rail input amplifiers, were notused because oftheir inherent\naccuracy problems duetoCMRR, crossover distortion, andopen-loop gain variation.\nThe LMC6482s input stage design iscomplemented byanoutput stage capable ofrail-to-rail output swing even\nwhen driving alarge load. Rail-to-rail output swing isobtained bytaking theoutput directly from theinternal\nintegrator instead ofanoutput buffer stage.\n7.3.2 Input Common-Mode Voltage Range\nUnlike Bi-FET amplifier designs, theLMC6482 does notexhibit phase inversion when aninput voltage exceeds\nthenegative supply voltage. Figure 53shows aninput voltage exceeding both supplies with noresulting phase\ninversion ontheoutput.\nAninput voltage signal exceeds thelMC6482 power supply voltages with nooutput phase inversion.\nFigure 53.Input Voltage\n19LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedFeature Description (continued)\nThe absolute maximum input voltage is300mVbeyond either supply railatroom temperature. Voltages greatly\nexceeding thisabsolute maximum rating, asinFigure 54,cancause excessive current toflow inoroutofthe\ninput pins possibly affecting reliability.\nNOTE: A±7.5-V input signal greatly exceeds the3-Vsupply inFigure 55causing nophase inversion duetoRI.\nFigure 54.Input Signal\nApplications that exceed this rating must externally limit themaximum input current to±5mAwith aninput\nresistor (RI)asshown inFigure 55.\nNOTE: RIinput current protection forvoltages exceeding thesupply voltages.\nFigure 55.RIInput Current Protection for\nVoltages Exceeding theSupply Voltages\n7.3.3 Rail-to-Rail Output\nTheapproximated output resistance oftheLMC6482 is180-Ωsourcing and13-0Ωsinking atVS=3Vand110-Ω\nsourcing and 80-Ωsinking atVS=5V.Using thecalculated output resistance, themaximum output voltage\nswing canbeestimated asafunction ofload.\n7.4 Device Functional Modes\nTheLMC6482 canbeused inapplications where each amplifier channel isused independently, orinapplications\ninwhich thechannels arecascaded. See theTypical Applications section formore information.\n20LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Upgrading Applications\nThe LMC6484 quads and LMC6482 duals have industry-standard pinouts toretrofit existing applications.\nSystem performance canbegreatly increased bythefeatures oftheLMC6482. The keybenefit ofdesigning in\ntheLMC6482 isincreased linear signal range. Most op-amps have limited input common-mode ranges. Signals\nthat exceed thisrange generate anonlinear output response that persists long after theinput signal returns to\nthecommon-mode range.\nLinear signal range isvital inapplications such asfilters where signal peaking canexceed input common-mode\nranges resulting inoutput phase inversion orsevere distortion.\n8.1.2 Data Acquisition Systems\nLow power, single supply data acquisition system solutions areprovided bybuffering theADC12038 with the\nLMC6482 (Figure 56).Capable ofusing thefullsupply range, theLMC6482 does notrequire input signals tobe\nscaled down tomeet limited common-mode voltage ranges. The LMC4282 CMRR of82dBmaintains integral\nlinearity ofa12-bit data acquisition system to±0.325 LSB. Other rail-to-rail input amplifiers with only 50dBof\nCMRR willdegrade theaccuracy ofthedata acquisition system toonly 8bits.\nNOTE: Operating from thesame supply voltage, theLMC6482 buffers theADC12038 maintaining excellent accuracy.\nFigure 56.Buffering theADC12038 With theLMC6482\n21LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedApplication Information (continued)\n8.1.3 Instrumentation Circuits\nThe LMC6482 hasthehigh input impedance, large common-mode range andhigh CMRR needed fordesigning\ninstrumentation circuits. Instrumentation circuits designed with theLMC6482 can reject alarger range of\ncommon-mode signals than most in-amps. This makes instrumentation circuits designed with theLMC6482 an\nexcellent choice ofnoisy orindustrial environments. Other applications that benefit from these features include\nanalytic medical instruments, magnetic field detectors, gasdetectors, andsilicon-based transducers.\nAsmall valued potentiometer isused inseries with Rgtosetthedifferential gain ofthe3-op-amp instrumentation\ncircuit inFigure 57.This combination isused instead ofone large valued potentiometer toincrease gain trim\naccuracy andreduce error duetovibration.\nFigure 57.Low-Power, Three-Op-Amp Instrumentation Amplifier\nAtwo-op-amp instrumentation amplifier designed foragain of100 isshown inFigure 58.Low sensitivity\ntrimming ismade foroffset voltage, CMRR, and gain. Low cost and lowpower consumption arethemain\nadvantages ofthistwo-op-amp circuit.\nHigher frequency and larger common-mode range applications are best facilitated byathree-op-amp\ninstrumentation amplifier.\nFigure 58.Low-Power, Two-Op-Amp Instrumentation Amplifier\n8.1.4 Spice Macromodel\nAspice macromodel isavailable fortheLMC6482. This model includes accurate simulation ofthefollowing:\n•Input common-mode voltage range\n•Frequency andtransient response\n•GBW dependence onloading conditions\n•Quiescent anddynamic supply current\n•Output swing dependence onloading conditions\nMany more characteristics arelisted onthemacromodel disk.\nContact your local TIsales office toobtain anoperational amplifier spice model library disk.\n22LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated8.2 Typical Applications\n8.2.1 3-VSingle-Supply Buffer Circuit\nFigure 59.3-VSingle-Supply Buffer Circuit\n8.2.1.1 Design Requirements\nForbest performance, make sure thattheinput voltage swing isbetween V+andV–.\nAlso, make certain thattheinput does notexceed thecommon-mode input range.\nToreduce theriskofdestabilizing theoutput, useresistive isolation ontheoutput when driving capacitive loads\n(see theDetailed Design Procedure section).\nWhen large feedback resistors areused, compensation forparasitic capacitance ontheinput may benecessary.\nSee theDetailed Design Procedure section.\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Capacitive Load Compensation\nCapacitive load compensation canbeaccomplished using resistive isolation asshown inFigure 60.This simple\ntechnique isuseful forisolating thecapacitive inputs ofmultiplexers andA/Dconverters.\nFigure 60.Resistive Isolation ofa330-pF Capacitive Load\nFigure 61.Pulse Response oftheLMC6482 Circuit inFigure 60\n23LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2.2 Capacitive Load Tolerance\nTheLMC6482 cantypically directly drive a100-pF load with VS=15Vatunity gain without oscillating. The unity\ngain follower isthemost sensitive configuration. Direct capacitive loading reduces thephase margin ofop-amps.\nThe combination oftheoutput impedance oftheop-amp andthecapacitive load induces phase lag.This results\nineither anunderdamped pulse response oroscillation.\nImproved frequency response isachieved byindirectly driving capacitive loads, asshown inFigure 62.\nNOTE: Compensated tohandle a330-pF capacitive load.\nFigure 62.LMC6482 Noninverting Amplifier\nR1andC1serve tocounteract theloss ofphase margin byfeeding forward thehigh-frequency component ofthe\noutput signal back totheamplifiers inverting input, thereby preserving phase margin intheoverall feedback loop.\nThe values ofR1and C1areexperimentally determined forthedesired pulse response. The resulting pulse\nresponse isshown inFigure 63.\nFigure 63.Pulse Response of\nLmc6482 Circuit inFigure 62\n8.2.1.2.3 Compensating ForInput Capacitance\nItisquite common touselarge values offeedback resistance with amplifiers that have ultra-low input current,\nliketheLMC6482. Large feedback resistors canreact with small values ofinput capacitance duetotransducers,\nphoto diodes, andcircuits board parasitics toreduce phase margins.\nVIN\nVOUT\n+-5V\n-5VR4\nR3\nV-1\n2LMC6482\nV-V+\n500 k:\n1 k:\n500 k:499:1 M:\nVOUT\nVIN= -R4\nR3\n24LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 64.Canceling theEffect ofInput Capacitance\nTheeffect ofinput capacitance canbecompensated forbyadding afeedback capacitor. The feedback capacitor\n(asinFigure 64),Cf,isfirstestimated by:\n(1)\nor\nR1CIN≤R2Cf (2)\nwhich typically provides significant overcompensation.\nPrinted-circuit-board stray capacitance may belarger orsmaller than that ofabread-board, sotheactual\noptimum value forCfmay bedifferent. The values ofCfshould bechecked ontheactual circuit. (Refer tothe\nLMC660 quad CMOS amplifier data sheet foramore detailed discussion.)\n8.2.1.2.4 Offset Voltage Adjustment\nOffset voltage adjustment circuits areillustrated inFigure 65and Figure 66.Large value resistances and\npotentiometers areused toreduce power consumption while providing typically ±2.5mVofadjustment range,\nreferred totheinput, forboth configurations with VS=±5V.\nFigure 65.Inverting Configuration Offset Voltage Adjustment\nFigure 66.Noninverting Configuration Offset Voltage Adjustment\n25LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.3 Application Curves\nFigure 67.Rail-To-Rail Input Figure 68.Rail-To-Rail Output\n8.2.2 Typical Single-Supply Applications\nThe circuit inFigure 69uses asingle supply tohalf-wave rectify asinusoid centered about ground. RIlimits\ncurrent into theamplifier caused bytheinput voltage exceeding thesupply voltage. Full-wave rectification is\nprovided bythecircuit inFigure 71.\nFigure 69.Half-Wave Rectifier With Input Current\nProtection (RI)Figure 70.Half-Wave Rectifier Waveform\n26LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nInFigure 75dielectric absorption and leakage isminimized byusing apolystyrene orpolyethylene hold\ncapacitor. The droop rate isprimarily determined bythevalue ofCHand diode leakage current. The ultra-low\ninput current oftheLMC6482 hasanegligible effect ondroop.\nFigure 71.Full-Wave Rectifier With Input Current\nProtection (RI)Figure 72.Full-Wave Rectifier Waveform\nFigure 73.Large Compliance Range Current\nSourceFigure 74.Positive Supply Current Sense\nFigure 75.Low-Voltage Peak Detector With Rail-To-Rail Peak Capture Range\n27LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nThe high CMRR (82dB)oftheLMC6482 allows excellent accuracy throughout therail-to-rail dynamic capture\nrange ofthecircuit.\nFigure 76.Rail-To-Rail Sample andHold\nThe low-pass filter circuit inFigure 77canbeused asanantialiasing filter with thesame voltage supply asthe\nA/Dconverter.\nFilter designs canalso take advantage oftheLMC6482 ultra-low input current. The ultra-low input current yields\nnegligible offset error even when large value resistors areused. This inturn allows theuseofsmaller valued\ncapacitors thattake less board space andcost less.\nFigure 77.Rail-To-Rail Single Supply Low Pass Filter\n28LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated9Power Supply Recommendations\nTheLMC6482 canbeoperated over asupply range of3Vto15V.Toachieve noise immunity asappropriate to\ntheapplication, make sure tousegood PCB layout practices forpower supply rails andplanes, aswell asusing\nbypass capacitors connected between thepower supply pins andground.\n10Layout\n10.1 Layout Guidelines\nItisgenerally recognized that anycircuit that must operate with less than 1000 pAofleakage current requires\nspecial layout ofthePCboard. Totake advantage oftheultra-low input current oftheLMC6482, typically less\nthan 20fA,anexcellent layout isessential. Fortunately, thetechniques ofobtaining lowleakages arequite\nsimple. First, donotignore thesurface leakage ofthePCB, Even through theleakage current may sometimes\nappear acceptably low, because under conditions ofhigh humidity ordust orcontamination, thesurface leakage\nwillbeappreciable.\nTominimize theeffect ofanysurface leakage, layoutaringoffoilcompletely surrounding theLM6482s inputs\nand theterminals ofcapacitors, diodes, conductors, resistors, relay terminals, and soforth connected tothe\ninputs oftheopamp, asinFigure 78.Tohave asignificant effect, place guard rings onboth thetopandbottom\nofthePCB. This PCfoilmust then beconnected toavoltage thatisatthesame voltage astheamplifier inputs,\nbecause noleakage current canflow between twopoints atthesame potential. Forexample, aPCB trace-to-pad\nresistance of1012Ω,which isnormally considered avery large resistance, could leak 5pAifthetrace were a5-\nVbus adjacent tothepad oftheinput. This leakage would cause a250 times degradation from theactual\nperformance oftheLMC6482. However, ifaguard ringisheld within 5mVoftheinputs, then even aresistance\nof1011Ωcauses only 0.05 pAofleakage current. See Figure 79through Figure 81fortypical connections of\nguard rings forstandard op-amp configurations.\nBeaware thatwhen itisinappropriate tolayoutaPCB forthesake ofjustafewcircuits, another technique is\neven better than aguard ringonaPCB: Donotinsert theinput pinoftheamplifier intothePCB atall,butbend it\nupintheair,anduseonly airasaninsulator. Airisanexcellent insulator. Inthiscase youmay have toforego\nsome oftheadvantages ofPCB construction, buttheadvantages aresometimes well worth theeffort ofusing\npoint-to-point up-in-the-air wiring. See Figure 82.\n10.2 Layout Example\nFigure 78.Example ofGuard Ring inPCB Layout Typical Connections ofGuard Rings\n29LMC6482\nwww.ti.com SNOS674G –NOVEMBER 1997 –REVISED APRIL 2020\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments IncorporatedLayout Example (continued)\nFigure 79.Inverting Amplifier Typical Connections ofGuard Rings\nFigure 80.Noninverting Amplifier Typical Connections ofGuard Rings\nFigure 81.Follower Typical Connections ofGuard Rings\nNOTE: Input pins are lifted out ofPCB and soldered directly tocomponents. Allother pins connected toPCB.\nFigure 82.AirWiring\n30LMC6482\nSNOS674G –NOVEMBER 1997 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: LMC6482Submit Documentation Feedback Copyright ©1997 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.2 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMC6482AIM NRND SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMC64\n82AIM\nLMC6482AIM/NOPB ACTIVE SOIC D895RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMC64\n82AIMSamples\nLMC6482AIMX NRND SOIC D82500 Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMC64\n82AIM\nLMC6482AIMX/NOPB ACTIVE SOIC D82500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMC64\n82AIMSamples\nLMC6482AIN/NOPB ACTIVE PDIP P840RoHS & Green NIPDAU Level-1-NA-UNLIM -40 to 85 LMC64\n82AINSamples\nLMC6482IM NRND SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMC64\n82IM\nLMC6482IM/NOPB ACTIVE SOIC D895RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMC64\n82IMSamples\nLMC6482IMM NRND VSSOP DGK 81000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A10\nLMC6482IMM/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A10Samples\nLMC6482IMMX NRND VSSOP DGK 83500 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A10\nLMC6482IMMX/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A10Samples\nLMC6482IMX NRND SOIC D82500 Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMC64\n82IM\nLMC6482IMX/NOPB ACTIVE SOIC D82500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMC64\n82IMSamples\nLMC6482IN/NOPB ACTIVE PDIP P840RoHS & Green NIPDAU Level-1-NA-UNLIM -40 to 85 LMC6482INSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Aug-2022\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMC6482AIMX SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLMC6482AIMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLMC6482IMM VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLMC6482IMM/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLMC6482IMMX VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLMC6482IMMX/NOPB VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLMC6482IMX SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLMC6482IMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Feb-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMC6482AIMX SOIC D 82500 367.0 367.0 35.0\nLMC6482AIMX/NOPB SOIC D 82500 367.0 367.0 35.0\nLMC6482IMM VSSOP DGK 81000 208.0 191.0 35.0\nLMC6482IMM/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLMC6482IMMX VSSOP DGK 83500 367.0 367.0 35.0\nLMC6482IMMX/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLMC6482IMX SOIC D 82500 367.0 367.0 35.0\nLMC6482IMX/NOPB SOIC D 82500 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Feb-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMC6482AIM D SOIC 8 95 495 8 4064 3.05\nLMC6482AIM D SOIC 8 95 495 8 4064 3.05\nLMC6482AIM/NOPB D SOIC 8 95 495 8 4064 3.05\nLMC6482AIN/NOPB P PDIP 8 40 502 14 11938 4.32\nLMC6482IM D SOIC 8 95 495 8 4064 3.05\nLMC6482IM D SOIC 8 95 495 8 4064 3.05\nLMC6482IM/NOPB D SOIC 8 95 495 8 4064 3.05\nLMC6482IN/NOPB P PDIP 8 40 502 14 11938 4.32PACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Feb-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMC6482AIMX/NOPB

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (V+ - V−): 3V to 15.5V
- **Current Ratings**: 
  - Output Current: ±30 mA (max)
  - Input Current: 20 fA (typical)
- **Power Consumption**: 
  - Supply Current: 1.4 mA (typical at V+=5V)
- **Operating Temperature Range**: 
  - -40°C to 85°C (LMC6482I, LMC6482AI)
  - -55°C to 125°C (LMC6482AM)
- **Package Type**: 
  - Available in SOIC (8-pin), VSSOP (8-pin), and PDIP (8-pin)
- **Special Features**: 
  - Rail-to-rail input and output
  - High CMRR (Common Mode Rejection Ratio): 82 dB
  - Low input offset voltage: 0.11 mV (typical at V+=5V)
  - Power-good output
- **Moisture Sensitive Level (MSL)**: 
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **LMC6482** is a dual CMOS operational amplifier designed for rail-to-rail input and output. This feature allows the amplifier to handle input signals that span the entire supply voltage range, making it suitable for low-voltage applications. The device is characterized by its ultra-low input current, high voltage gain, and excellent linearity, which makes it ideal for precision applications.

#### Typical Applications:
- **Data Acquisition Systems (DAQ)**: The LMC6482 is commonly used to buffer ADCs (Analog-to-Digital Converters) due to its ability to handle a wide input common-mode range without distortion.
- **Instrumentation Circuits**: Its high input impedance and low noise make it suitable for instrumentation applications, including medical devices and industrial sensors.
- **Signal Conditioning**: The amplifier can be used in filters and signal processing circuits where high accuracy and low power consumption are critical.
- **Telecommunications**: It is utilized in telecom rectifiers and patient monitoring systems due to its reliability and performance in varying conditions.
- **Battery-Powered Devices**: The low power consumption makes it an excellent choice for portable and battery-operated devices.

This operational amplifier is a versatile component that enhances the performance of various electronic systems, particularly where precision and low power are essential.