verilog generic_baseblocks_v2_1_2 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_35 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_13 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/simulation/fifo_generator_vlog_beh.v" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_35 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_37 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/sim/cg_fpga_xbar_1.v" \

verilog axi_protocol_converter_v2_1_36 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/sim/cg_fpga_auto_pc_0.v" \

verilog xlconcat_v2_1_7 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_0_0/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_0_0/sim/cg_fpga_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_1_0/sim/cg_fpga_xlconcat_1_0.v" \

verilog v_vid_in_axi4s_v5_0_6 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/sim/cg_fpga_v_vid_in_axi4s_0_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_2_0/sim/cg_fpga_xlconcat_2_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconcat_3_0/sim/cg_fpga_xlconcat_3_0.v" \

verilog xlslice_v1_0_5 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_0_2/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_0_2/sim/cg_fpga_xlslice_0_2.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_0_3/sim/cg_fpga_xlslice_0_3.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlslice_1_0/sim/cg_fpga_xlslice_1_0.v" \

verilog xlconstant_v1_1_10 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_0_0/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_0_0/sim/cg_fpga_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/sim/cg_fpga_xbar_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/sim/cg_fpga_auto_pc_1.v" \

verilog axi_vdma_v6_3_23 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl/axi_vdma_v6_3_rfs.v" \

sv axi_vip_v1_1_21 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_23 -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib -i "E:/vivado/2025.1/Vivado/data/rsb/busdef" --include "E:/vivado/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_1/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_auto_pc_0/hdl" --include "../../../../lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xbar_1/hdl" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/sim/cg_fpga_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_1_0/sim/cg_fpga_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/src/cg_fpga_xlconstant_1_1/sim/cg_fpga_xlconstant_1_1.v" \
"../../../bd/design_1/ipshared/1d03/sim/cg_fpga.v" \
"../../../bd/design_1/ip/design_1_cg_fpga_0_0/sim/design_1_cg_fpga_0_0.v" \
"../../../bd/design_1/ip/design_1_adpt_in_0_0/sim/design_1_adpt_in_0_0.v" \
"../../../bd/design_1/ip/design_1_and2_0_0/sim/design_1_and2_0_0.v" \
"../../../bd/design_1/ip/design_1_and3_0_0/sim/design_1_and3_0_0.v" \
"../../../bd/design_1/ip/design_1_and2_1_0/sim/design_1_and2_1_0.v" \
"../../../bd/design_1/ip/design_1_and3_1_0/sim/design_1_and3_1_0.v" \
"../../../bd/design_1/ip/design_1_and3_2_0/sim/design_1_and3_2_0.v" \
"../../../bd/design_1/ip/design_1_or6_0_0/sim/design_1_or6_0_0.v" \
"../../../bd/design_1/ip/design_1_not1_0_0/sim/design_1_not1_0_0.v" \
"../../../bd/design_1/ip/design_1_not1_1_0/sim/design_1_not1_1_0.v" \
"../../../bd/design_1/ip/design_1_adpt_out_0_0/sim/design_1_adpt_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
