Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon Oct 31 17:18:15 2016
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_methodology -file BD_wrapper_methodology_drc_routed.rpt -rpx BD_wrapper_methodology_drc_routed.rpx
| Design       : BD_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO_DIP_SW0 relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO_DIP_SW1 relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_N relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_S relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on PMOD1_0_LS[0] relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on PMOD1_1_LS[0] relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on PMOD1_2_LS[0] relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on PMOD1_3_LS[0] relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on PMOD2_3_LS[0] relative to clock(s) VIRTUAL_clk_out1_BD_clk_wiz_0 
Related violations: <none>


