{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "93f9e695-7845-4a42-b1fe-b30b7ee1a3d9",
   "metadata": {},
   "source": [
    "<h1>Comparing Peformance of Single Cache vs Multilayer Cache and Buffers </h1>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9bb4df46-1c4d-4368-a1e5-cabb302768df",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## **Overview**\n",
    "This code simulates a **cache-memory hierarchy** to analyze memory access patterns, locality, and performance metrics. It implements multiple cache architectures and models memory accesses using a CPU abstraction.  \n",
    "\n",
    "---\n",
    "\n",
    "## **Memory and Cache Modeling**\n",
    "### **1. Word and Frame Representation**\n",
    "- **Word:** Represents a `64-bit` data unit.  \n",
    "- **Frame (Block):** A collection of `16 Words` (1024 bits).  \n",
    "\n",
    "### **2. Memory Model**\n",
    "- **Main Memory (`Mainmem`)**: Represents RAM, holding multiple frames.  \n",
    "- **Cache Memory (`Cachemem`)**: Models cache layers in the hierarchy.  \n",
    "\n",
    "Each memory layer supports:\n",
    "- **Read & Write Operations**\n",
    "- **Cache Miss Handling**\n",
    "- **Replacement Policies (LRU, Direct Mapped, Associative)**  \n",
    "\n",
    "### **3. Cache Architectures**\n",
    "- **Fully Associative Cache:** Any block can be stored anywhere. Uses **LRU replacement**.  \n",
    "- **Direct Mapped Cache:** A block is mapped to a **fixed** cache location using `(Block Address % Cache Size)`.  \n",
    "- **Set-Associative Cache (4-Way by Default):** Divides cache into **sets**, where each set holds multiple blocks. Uses **LRU replacement within sets**.  \n",
    "\n",
    "### **4. CPU Model**\n",
    "- **Accesses cache memory first**. If a miss occurs, the CPU retrieves data from a lower memory level.  \n",
    "- **Supports prefetching:** Predicts and loads upcoming memory blocks into cache.  \n",
    "- **Implements a victim cache and write buffer for optimized memory access.**  \n",
    "\n",
    "---\n",
    "\n",
    "## **Memory Access Patterns**\n",
    "The `GenerateSeq()` function simulates different memory access patterns:\n",
    "1. **Sequential:** Accesses increasing addresses cyclically.\n",
    "2. **Random:** Uncorrelated accesses across the address space.\n",
    "3. **Mixed:** A blend of **sequential locality**, **working-set reuse**, and **random accesses**.\n",
    "\n",
    "### **Key Enhancements for Locality**\n",
    "- **Working Set Reuse:** Keeps frequently used addresses for reuse.\n",
    "- **Stride Variation:** Uses small jumps instead of strict +1 increments.\n",
    "- **Reduced Random Jumps:** Encourages locality for better cache utilization.\n",
    "\n",
    "---\n",
    "\n",
    "## **Performance Analysis**\n",
    "The `Hierarchy_Analysis()` function evaluates:\n",
    "1. **Spatial Locality:** Measures the likelihood of accessing consecutive blocks.\n",
    "2. **Temporal Locality:** Tracks how often addresses are reused over time.\n",
    "\n",
    "### **Metrics Measured**\n",
    "- **Hit Rate & Miss Rate**\n",
    "- **Cache Replacement Analysis (LRU, Write-back)**\n",
    "- **Read-Write Access Distribution**\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "57866097-0a75-4ef6-b053-ebcd9935354f",
   "metadata": {},
   "outputs": [],
   "source": [
    "import string\n",
    "import inspect  #for docstring formatting\n",
    "import random\n",
    "import numpy as np\n",
    "from copy import deepcopy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "b819f51c-b706-49e0-9b8e-deca68882f44",
   "metadata": {},
   "outputs": [],
   "source": [
    "#16-Bit Addressing\n",
    "\n",
    "WORD_SIZE = 64 # in bits\n",
    "BLOCK_WORDS = 16 # in words\n",
    "\n",
    "BLOCK_SIZE = BLOCK_WORDS * WORD_SIZE # in bits\n",
    "CONTENT_SAMPLE_SIZE = 64\n",
    "\n",
    "DEBUG = False  #set to True for Debug print statements"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "a067dea2-e549-4ccc-aa0e-7c28ce72541a",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Defining Word and Frame/Block\n",
    "\n",
    "class Word():\n",
    "    def __init__(self, nullvals = False):\n",
    "        self.size = WORD_SIZE\n",
    "        if nullvals: self.data = '0' * (WORD_SIZE // 8)\n",
    "        else: self.data = ''.join(random.choices(string.ascii_uppercase + string.digits, k=(WORD_SIZE // 8)))\n",
    "\n",
    "    def __str__(self):\n",
    "        return self.data\n",
    "\n",
    "class Frame():\n",
    "    def __init__(self, nullvals = False):\n",
    "        self.contents = [Word(nullvals) for i in range(BLOCK_WORDS)]\n",
    "\n",
    "    def __str__(self):\n",
    "        outp = str([x.__str__() for x in self.contents])\n",
    "        return outp\n",
    "\n",
    "class MemFrame(Frame):\n",
    "    def __init__(self, address):\n",
    "        super().__init__()\n",
    "        self.address = address\n",
    "\n",
    "class CacheFrame(Frame):\n",
    "    def __init__(self, nullvals = False, tag = -1, valid = -1, clean = -1, time = -1):\n",
    "        super().__init__(nullvals)\n",
    "        self.valid = valid  # set if data in frame is valid\n",
    "        self.clean = clean  # set if data in cache is same as in memory\n",
    "        self.tag = tag\n",
    "        self.time = time # for LRU update policy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "71de3c63-dceb-4b2c-aa4d-ca3802c47b84",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Defining and Configuring Memory\n",
    "\n",
    "class Memory():\n",
    "    def __init__(self, memsize, memspeed, name, lower = None):\n",
    "        self.memsize = self.str_to_bits(memsize)\n",
    "        self.memspeed = int(memspeed)\n",
    "        self.name = name\n",
    "        self.accesses = 0\n",
    "        self.misses = 0\n",
    "        self.hitrate = 0\n",
    "        self.num_blocks = self.memsize // BLOCK_SIZE\n",
    "        self.lower = lower #when miss occurs, search in lower level memory\n",
    "\n",
    "    def str_to_bits(self, str):\n",
    "        parts = str.split()\n",
    "        xsize = parts[0]\n",
    "        memsize = 0\n",
    "        \n",
    "        if (xsize[-1] == 'b'):\n",
    "            #bits\n",
    "            memsize = int(xsize[:-2]) * self.exponent(xsize[-2])\n",
    "            \n",
    "        elif (xsize[-1] == 'B'):\n",
    "            #bytes\n",
    "            memsize = int(xsize[:-2]) * self.exponent(xsize[-2]) * 8\n",
    "            \n",
    "        elif (parts[1] == 'words'):\n",
    "            #words\n",
    "            memsize = int(xsize[:-1]) * self.exponent(xsize[-1]) * WORD_SIZE\n",
    "            \n",
    "        elif (parts[1] == 'blocks'):\n",
    "            #blocks\n",
    "            memsize = int(xsize[:-1]) * self.exponent(xsize[-1]) * BLOCK_SIZE\n",
    "            \n",
    "        else :\n",
    "            print(\"Input Parse Error\")\n",
    "            return None\n",
    "        \n",
    "        return memsize\n",
    "\n",
    "    def exponent(self, inp):\n",
    "        if inp == 'k' or inp == 'K': return 2 ** 10\n",
    "        elif inp == 'm' or inp == 'M': return 2 ** 20\n",
    "        elif inp == 'g' or inp == 'G': return 2 ** 30\n",
    "        elif inp == 't' or inp == 'T': return 2 ** 40\n",
    "        elif inp == 'x' or inp == 'X': return 1\n",
    "        else: return None\n",
    "\n",
    "    def reset(self):\n",
    "        self.accesses = 0\n",
    "        self.misses = 0\n",
    "        self.hitrate = 0\n",
    "        return\n",
    "\n",
    "def transfer_frame(higher, lower, frame): #frame type transfer from lower to higher\n",
    "    if isinstance(higher, Cachemem) and isinstance(lower, Cachemem): # Cache to Cache\n",
    "        newframe = deepcopy(frame)\n",
    "        return newframe\n",
    "         \n",
    "    if isinstance(higher, Mainmem) and isinstance(lower, Mainmem): # RAM to RAM\n",
    "        newframe = deepcopy(frame)\n",
    "        return newframe\n",
    "\n",
    "    if isinstance(higher, Cachemem) and isinstance(lower, Mainmem): # RAM to Cache transfer\n",
    "        newframe = CacheFrame()\n",
    "        newframe.tag = frame.address\n",
    "        newframe.valid = 1\n",
    "        newframe.clean = 1\n",
    "        newframe.contents = deepcopy(frame.contents)\n",
    "        return newframe\n",
    "\n",
    "    else: # Cache to RAM transfer\n",
    "        newframe = MemFrame(frame.tag)\n",
    "        newframe.contents = deepcopy(frame.contents)\n",
    "        return newframe\n",
    "        \n",
    "\n",
    "class Mainmem(Memory):\n",
    "    def __init__(self, memsize, memspeed, name, lower = None):\n",
    "        super().__init__(memsize, memspeed, name, lower)\n",
    "        self.type = 'Random Access Memory'\n",
    "        self.frames = [MemFrame(i) for i in range(self.num_blocks)]\n",
    "\n",
    "    def __str__(self):\n",
    "        str = inspect.cleandoc(f'''\n",
    "                Name:       {self.name}\n",
    "                Size:       {self.memsize} bits\n",
    "                Num Blocks: {self.num_blocks}\n",
    "                Speed: {self.memspeed}\n",
    "                Type: {self.type}\n",
    "                Lower-Heirarchy: {self.lower.name if self.lower else \"None\"}''')\n",
    "        return str\n",
    "\n",
    "    def show_contents(self, sample = False):\n",
    "        if sample:\n",
    "            sample_indices = np.random.randint(0, self.num_blocks, CONTENT_SAMPLE_SIZE)\n",
    "            for indx in sample_indices:\n",
    "                frame = self.frames[indx]\n",
    "                print(\"Block#\", frame.address, \"Data:\", frame) \n",
    "            return\n",
    "        for frame in self.frames:\n",
    "            print(\"Block#\", frame.address, \"Data:\", frame) \n",
    "        return\n",
    "\n",
    "    def access(self, address):\n",
    "        for frame in self.frames:\n",
    "            if frame.address == address: return frame\n",
    "        if(DEBUG): print(f\"Frame not found in Main Memory object {self.name} -- Accessing Lower Level: {self.lower.name}\")\n",
    "            \n",
    "        if self.lower == None: return None  #end of the line\n",
    "            \n",
    "        frame = self.lower.access(address)\n",
    "        return frame\n",
    "\n",
    "    def discard(self, frame):\n",
    "        address = frame.address\n",
    "        return\n",
    "\n",
    "    def update(self, frame):\n",
    "        address = frame.address\n",
    "        self.frames[address] = frame\n",
    "        return\n",
    "\n",
    "\n",
    "class Cachemem(Memory):\n",
    "    def __init__(self, memsize, memspeed, name, lower = None):\n",
    "        super().__init__(memsize, memspeed, name, lower)\n",
    "        self.frames = [CacheFrame(nullvals = True) for i in range(self.num_blocks)]\n",
    "        self.discarded_frame = None\n",
    "\n",
    "    def __str__(self):\n",
    "        str = inspect.cleandoc(f'''\n",
    "                Name:       {self.name}\n",
    "                Size:       {self.memsize} bits\n",
    "                Num Blocks: {self.num_blocks}\n",
    "                Speed: {self.memspeed}\n",
    "                Lower-Heirarchy: {self.lower.name if self.lower else \"None\"}''')\n",
    "        return str\n",
    "\n",
    "    def show_contents(self, sample = False):\n",
    "        if sample:\n",
    "            sample_indices = np.random.randint(0, self.num_blocks, CONTENT_SAMPLE_SIZE)\n",
    "            for indx in sample_indices:\n",
    "                frame = self.frames[indx]\n",
    "                print(\"Block#\", indx, \"Valid:\", frame.valid, \"Tag:\", frame.tag, \"Data:\", frame) \n",
    "            return\n",
    "        for indx in range(len(self.frames)):\n",
    "            frame = self.frames[indx]\n",
    "            print(\"Block#\", indx, \"Valid:\", frame.valid, \"Tag:\", frame.tag, \"Data:\", frame) \n",
    "        return\n",
    "\n",
    "    def statistics(self):\n",
    "        print(\"\\n\")\n",
    "        self.hitrate = 1 - (self.misses/self.accesses)\n",
    "        print(\"Name: \", self.name)\n",
    "        print(\"Type: \", self.type)\n",
    "        print(\"Cache Accesses: \", self.accesses) \n",
    "        print(\"Cache Misses: \", self.misses)\n",
    "        print(f\"Hit Rate: {self.hitrate*100:.2f}%\")\n",
    "        print(\"\\n\")\n",
    "        return\n",
    "\n",
    "    def missrate(self):\n",
    "        return self.misses/self.accesses\n",
    "\n",
    "    def reset(self):\n",
    "        super().reset()\n",
    "        self.frames = [CacheFrame(nullvals = True) for i in range(self.num_blocks)]\n",
    "        return\n",
    "\n",
    "\n",
    "class FullyAssociativeCache(Cachemem):\n",
    "    def __init__(self, memsize, memspeed, name, lower = None):\n",
    "        super().__init__(memsize, memspeed, name, lower)\n",
    "        self.type = \"Fully Associative Cache\"\n",
    "\n",
    "    def access(self, tag):\n",
    "        self.accesses += 1\n",
    "        for i in range(self.num_blocks):\n",
    "            frame = self.frames[i]\n",
    "            if frame.tag == tag and frame.valid == 1:\n",
    "                self.frames[i].time = self.accesses #updating time for LRU\n",
    "                if DEBUG: print(f\"Cache Hit on {tag}\")\n",
    "                return frame\n",
    "\n",
    "        self.misses += 1\n",
    "        if self.lower == None: return None\n",
    "        \n",
    "        if DEBUG: print(f\"Cache Miss on {tag} -- Accessing Lower Level: {self.lower.name}\")\n",
    "        frame = self.lower.access(tag)\n",
    "        frame = transfer_frame(self, self.lower, frame)\n",
    "        frame.valid = 1 # set valid on read from main memory\n",
    "        frame.clean = 1 # must be clean as it is accessed from main memory\n",
    "        self.discarded_frame = self.update(frame)\n",
    "        return frame\n",
    "\n",
    "    def update(self, newframe):  # LRU Update Policy\n",
    "        min_time = self.frames[0].time\n",
    "        for xfr in self.frames:\n",
    "            min_time = min(min_time, xfr.time)\n",
    "        for i in range(self.num_blocks):\n",
    "            if self.frames[i].time == min_time:\n",
    "                if DEBUG: print(f\"Replacing tag: {self.frames[i].tag}\")\n",
    "                newframe.time = self.accesses\n",
    "                discarded_frame = self.frames[i]\n",
    "\n",
    "                if discarded_frame.clean == 0 and self.lower: # modified cache frame must be write-back to lower level\n",
    "                    write_back_frame = transfer_frame(self.lower, self, discarded_frame)\n",
    "                    self.lower.discard(write_back_frame) #delete old entry if present\n",
    "                    self.lower.update(write_back_frame)\n",
    "                    \n",
    "                self.frames[i] = newframe\n",
    "                return discarded_frame\n",
    "        return None\n",
    "    \n",
    "    def discard(self, frame):\n",
    "        tag = frame.tag\n",
    "        self.accesses += 1\n",
    "        for i in range(self.num_blocks):\n",
    "            frame = self.frames[i]\n",
    "            if frame.tag == tag:\n",
    "                frame.tag = -1\n",
    "                frame.valid = -1\n",
    "                frame.clean = -1\n",
    "                frame.time = -1\n",
    "                return True\n",
    "        return False\n",
    "            \n",
    "    def __str__(self):\n",
    "        return super().__str__() + \"\\n\" + f\"Type: {self.type}\"\n",
    "\n",
    "class DirectMappedCache(Cachemem):\n",
    "    def __init__(self, memsize, memspeed, name, lower = None):\n",
    "        super().__init__(memsize, memspeed, name, lower)\n",
    "        self.type = \"Direct Mapped Cache\"\n",
    "\n",
    "    def access(self, tag):\n",
    "        self.accesses += 1\n",
    "        find_index = tag % self.num_blocks\n",
    "        candidate_frame = self.frames[find_index]\n",
    "\n",
    "        if(candidate_frame.tag == tag and candidate_frame.valid == 1):\n",
    "            #self.frames[find_index].time = self.accesses #updating time for LRU\n",
    "            if DEBUG: print(f\"Cache Hit on {tag}\")\n",
    "            return candidate_frame\n",
    "\n",
    "        self.misses += 1\n",
    "        if self.lower == None: return None\n",
    "                \n",
    "        if DEBUG: print(f\"Cache Miss on {tag} -- Accessing Lower Level: {self.lower.name}\")\n",
    "        frame = self.lower.access(tag)\n",
    "        frame = transfer_frame(self, self.lower, frame)\n",
    "        frame.valid = 1 # set valid on read from main memory\n",
    "        frame.clean = 1 # must be clean as it is accessed from main memory\n",
    "        self.discarded_frame = self.update(frame)\n",
    "        return frame\n",
    "\n",
    "    def update(self, newframe):\n",
    "        update_indx = newframe.tag % self.num_blocks\n",
    "        if DEBUG: print(f\"Replacing tag: {self.frames[update_indx].tag}\")\n",
    "        newframe.time = self.accesses\n",
    "        discarded_frame = self.frames[update_indx]\n",
    "\n",
    "        if discarded_frame.clean == 0 and self.lower: # modified cache frame must be write-back to lower level\n",
    "            write_back_frame = transfer_frame(self.lower, self, discarded_frame)\n",
    "            self.lower.discard(write_back_frame) #delete old entry if present\n",
    "            self.lower.update(write_back_frame)\n",
    "            \n",
    "        self.frames[update_indx] = newframe\n",
    "        return discarded_frame\n",
    "\n",
    "    def discard(self, frame):\n",
    "        tag = frame.tag\n",
    "        self.accesses += 1\n",
    "        discard_index = tag % self.num_blocks\n",
    "        frame = self.frames[discard_index]\n",
    "        if frame.tag == tag:\n",
    "            frame.tag = -1\n",
    "            frame.valid = -1\n",
    "            frame.clean = -1\n",
    "            frame.time = -1\n",
    "            return True\n",
    "        return False\n",
    "            \n",
    "    def __str__(self):\n",
    "        return super().__str__() + \"\\n\" + f\"Type: {self.type}\"\n",
    "\n",
    "class KWaySetAssociativeCache(Cachemem):\n",
    "    def __init__(self, memsize, memspeed, name, lower = None, k = 4):\n",
    "        super().__init__(memsize, memspeed, name, lower)\n",
    "        self.type = \"4-Way Set Associative Cache\"\n",
    "        self.k = k #setting associativity\n",
    "        self.num_sets = self.num_blocks // self.k\n",
    "        \n",
    "    def access(self, tag):\n",
    "        self.accesses += 1\n",
    "        target_set = tag % self.num_sets\n",
    "        start = target_set * self.k\n",
    "        end = (target_set * self.k) + self.k\n",
    "        \n",
    "        for i in range(start, end):\n",
    "            frame = self.frames[i]\n",
    "            if frame.tag == tag and frame.valid == 1:\n",
    "                self.frames[i].time = self.accesses #updating time for LRU\n",
    "                if DEBUG: print(f\"Cache Hit on {tag}\")\n",
    "                return frame\n",
    "\n",
    "        self.misses += 1\n",
    "        if self.lower == None: return None\n",
    "\n",
    "        if DEBUG: print(f\"Cache Miss on {tag} -- Accessing Lower Level: {self.lower.name}\")\n",
    "        frame = self.lower.access(tag)\n",
    "        frame = transfer_frame(self, self.lower, frame)\n",
    "        frame.valid = 1 # set valid on read from main memory\n",
    "        frame.clean = 1 # must be clean as it is accessed from main memory\n",
    "        self.discarded_frame = self.update(frame)\n",
    "        return frame\n",
    "\n",
    "    def update(self, newframe): #LRU update\n",
    "        target_set = newframe.tag % self.num_sets\n",
    "        start = target_set * self.k\n",
    "        end = (target_set * self.k) + self.k\n",
    "        min_time = self.frames[start].time\n",
    "        \n",
    "        for i in range(start, end):\n",
    "            min_time = min(min_time, self.frames[i].time)\n",
    "        for i in range(start, end):\n",
    "            if self.frames[i].time == min_time:\n",
    "                if DEBUG: print(f\"Replacing tag: {self.frames[i].tag}\")\n",
    "                newframe.time = self.accesses\n",
    "                discarded_frame = self.frames[i]\n",
    "\n",
    "                if discarded_frame.clean == 0 and self.lower: # modified cache frame must be write-back to lower level\n",
    "                    write_back_frame = transfer_frame(self.lower, self, discarded_frame)\n",
    "                    self.lower.discard(write_back_frame) #delete old entry if present\n",
    "                    self.lower.update(write_back_frame)\n",
    "                    \n",
    "                self.frames[i] = newframe\n",
    "                return discarded_frame\n",
    "        return None\n",
    "\n",
    "    def discard(self, frame):\n",
    "        tag = frame.tag\n",
    "        self.accesses += 1\n",
    "        target_set = tag % self.num_sets\n",
    "        start = target_set * self.k\n",
    "        end = (target_set * self.k) + self.k\n",
    "    \n",
    "        for i in range(start, end):\n",
    "            frame = self.frames[i]\n",
    "            if frame.tag == tag:\n",
    "                frame.tag = -1\n",
    "                frame.valid = -1\n",
    "                frame.clean = -1\n",
    "                frame.time = -1\n",
    "                return True\n",
    "                \n",
    "        return False\n",
    "            \n",
    "    def __str__(self):\n",
    "        return super().__str__() + \"\\n\" + f\"Type: {self.type}\"\n",
    "\n",
    "class Buffer(FullyAssociativeCache):\n",
    "    def __init__(self, memsize, memspeed, name):\n",
    "        super().__init__(memsize, memspeed, name)\n",
    "        self.type = \"Buffer - Fully Associative\"\n",
    "        self.lower = None\n",
    "\n",
    "\n",
    "class CPU():\n",
    "    def __init__(self, name, L1_cache, victim_cache = None, write_buffer = None, inst_prefetch_buffer = None, data_prefetch_buffer = None):\n",
    "        self.type = \"Processor\"\n",
    "        self.name = name\n",
    "        self.L1_cache = L1_cache\n",
    "        self.victim_cache = victim_cache\n",
    "        self.write_buffer = write_buffer\n",
    "        self.inst_prefetch_buffer = inst_prefetch_buffer\n",
    "        self.data_prefetch_buffer = data_prefetch_buffer\n",
    "\n",
    "    def L1_update(self, frame):\n",
    "        discarded_frame = self.L1_cache.update(frame)\n",
    "        self.victim_cache.update(discarded_frame)\n",
    "        return\n",
    "    \n",
    "    def access_wrapper(self, address): #this can be updated to be more inline with real world access patterns\n",
    "        if(DEBUG): print(f\"Attemping access of block with address {address}\")\n",
    "            \n",
    "        frame = None\n",
    "            \n",
    "        if self.write_buffer: \n",
    "            frame = self.write_buffer.access(address)\n",
    "            if frame != None:\n",
    "                if DEBUG: print(f\"Found in Write Buffer\")\n",
    "                    \n",
    "        if frame == None and self.victim_cache: \n",
    "            frame = self.victim_cache.access(address)\n",
    "            if frame != None:\n",
    "                if DEBUG: print(f\"Found in Victim Cache\")\n",
    "                self.L1_update(frame)\n",
    "                return frame\n",
    "        \n",
    "        if frame == None and self.inst_prefetch_buffer: \n",
    "            frame = self.inst_prefetch_buffer.access(address)\n",
    "            if frame != None:\n",
    "                if DEBUG: print(f\"Found in Instruction Prefetch Buffer\")\n",
    "                return frame\n",
    "                 \n",
    "        if frame == None and self.data_prefetch_buffer: \n",
    "            frame = self.data_prefetch_buffer.access(address)\n",
    "            if frame != None:\n",
    "                if DEBUG: print(f\"Found in Data Prefetch Buffer\")\n",
    "                return frame\n",
    "\n",
    "        if(DEBUG): print(f\"Checking L1 Cache...\")\n",
    "        frame = self.L1_cache.access(address)\n",
    "        if frame != None:\n",
    "            if(DEBUG): print(f\"Found in L1 Cache\")\n",
    "            if self.victim_cache != None:    \n",
    "                discarded_frame = self.L1_cache.discarded_frame\n",
    "                self.victim_cache.update(discarded_frame)\n",
    "            return frame\n",
    "\n",
    "        if(DEBUG): print(f\"Memory access attempt failed. Block not available in hierarchy\")\n",
    "        return None\n",
    "\n",
    "    def access(self, address):\n",
    "        frame = self.access_wrapper(address)\n",
    "        newframe = transfer_frame(self.L1_cache, self.L1_cache, frame)\n",
    "        return newframe\n",
    "\n",
    "    def write(self, address, updates):  #this can be updated to be more inline with real world access patterns\n",
    "                                        #updates is a dict: keys are indices in the frame, values are data\n",
    "        frame = self.access(address)\n",
    "        if frame == None: \n",
    "            if DEBUG: print(\"Attempting to write to Non-existent frame\")\n",
    "            return\n",
    "        if self.write_buffer: self.write_buffer.discard(frame) # maybe the frame is already present in write_buffer\n",
    "\n",
    "        for key, value in updates.items():\n",
    "            frame.contents[key] = value\n",
    "        frame.clean = 0 # cache is modified and differs from data in main memory\n",
    "\n",
    "        # things written to write_buffer are written to main memory when that entry is replaced \n",
    "        # from write_buffer causing a cascade-up write back\n",
    "        replaced_frame = None\n",
    "        if self.write_buffer:\n",
    "            replaced_frame = self.write_buffer.update(frame)\n",
    "            \n",
    "            if replaced_frame != None:\n",
    "                discarded_frame = self.L1_cache.update(replaced_frame)\n",
    "                if self.victim_cache: self.victim_cache.update(discarded_frame)\n",
    "                \n",
    "        else:\n",
    "            discarded_frame = self.L1_cache.update(frame)\n",
    "            if self.victim_cache: self.victim_cache.update(discarded_frame)\n",
    "        return\n",
    "\n",
    "    def prefetch(self, next_address, prev_address):\n",
    "        if self.inst_prefetch_buffer == None and self.data_prefetch_buffer == None:\n",
    "            return\n",
    "        \n",
    "        if self.inst_prefetch_buffer: \n",
    "            frame = self.access(next_address)\n",
    "            self.inst_prefetch_buffer.update(frame)\n",
    "            self.L1_cache.discard(frame)\n",
    "            \n",
    "        if self.data_prefetch_buffer:\n",
    "            frame = self.access(prev_address)\n",
    "            self.data_prefetch_buffer.update(frame)\n",
    "            self.L1_cache.discard(frame)\n",
    "\n",
    "        return"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "6367bb19-257f-4a7a-a9f8-3376ee437b1e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def measure_spatial_locality(addr_sequence, cache_block_size):\n",
    "    block_ids = addr_sequence // cache_block_size\n",
    "    same_block_count = np.sum(block_ids[:-1] == block_ids[1:]) \n",
    "    total_transitions = len(addr_sequence) - 1\n",
    "    return same_block_count / total_transitions if total_transitions > 0 else 1\n",
    "\n",
    "def measure_temporal_locality(addr_sequence):\n",
    "    last_seen = {}\n",
    "    total_reuse = 0\n",
    "    reuse_distance = []\n",
    "\n",
    "    for i, addr in enumerate(addr_sequence):\n",
    "        if addr in last_seen:\n",
    "            reuse_distance.append(i - last_seen[addr])\n",
    "            total_reuse += 1\n",
    "        last_seen[addr] = i\n",
    "\n",
    "    if total_reuse == 0:\n",
    "        return 0  # No reuse found\n",
    "    return total_reuse / len(addr_sequence)  # Fraction of accesses that were reuses\n",
    "\n",
    "\n",
    "def GenerateSeqRdOnly(addr_limit, num_accesses = 10000, locality=\"mixed\", working_set_size=100, update_ratio = 0.3):\n",
    "    if locality == \"sequential\": # Purely sequential access pattern\n",
    "        arr = np.arange(num_accesses)  \n",
    "        arr = arr % addr_limit\n",
    "        return arr\n",
    "        \n",
    "    elif locality == \"random\":\n",
    "        arr = np.random.choice(np.arange(num_accesses * 10), num_accesses, replace=False)  # Random addresses\n",
    "        arr = arr % addr_limit\n",
    "        return arr\n",
    "        \n",
    "    elif locality == \"mixed\":\n",
    "        pattern = np.zeros(num_accesses, dtype=int)\n",
    "        recent_set = np.random.choice(np.arange(num_accesses * 2), working_set_size, replace=False)\n",
    "        \n",
    "        for i in range(1, num_accesses):\n",
    "            # Update working set every 1000 iterations\n",
    "            if (i%1000 == 0):\n",
    "                num_to_replace = int(working_set_size * update_ratio)\n",
    "                # Replace recent_set with random values from pattern\n",
    "                recent_set[:num_to_replace] = np.random.choice(pattern, num_to_replace, replace=False)\n",
    "                \n",
    "            if np.random.rand() < 0.7:  # x% sequential\n",
    "                pattern[i] = pattern[i - 1] + 1  # Continue sequentially\n",
    "            elif np.random.rand() < 0.5:  # n% of x% chance to access within a working set (defualt 100 elements)\n",
    "                pattern[i] = np.random.choice(recent_set)\n",
    "            else:                         # remaining random\n",
    "                pattern[i] = np.random.randint(0, num_accesses * 2)  # Random jump\n",
    "        \n",
    "        return pattern % addr_limit\n",
    "        \n",
    "def Hierarchy_AnalysisRdOnly(CPU, Lowest_Memory, num_accesses = 10000, locality = \"mixed\"):\n",
    "    addr_limit = Lowest_Memory.num_blocks * BLOCK_WORDS\n",
    "    addr_sequence = GenerateSeq(addr_limit, num_accesses, locality)\n",
    "    print(\"Spatial Locality Score:\", measure_spatial_locality(addr_sequence, BLOCK_WORDS))  # Closer to 1 = better locality\n",
    "    print(\"Temporal Locality Score:\", measure_temporal_locality(addr_sequence))  \n",
    "\n",
    "    #simulating accesses\n",
    "    for addr in addr_sequence:\n",
    "        tag = addr // BLOCK_WORDS\n",
    "        if DEBUG: print(f\"Attempt Access of addr: {addr} in Block #{tag}\\t\\t\", end = \"\")\n",
    "        CPU.access(tag)\n",
    "\n",
    "\n",
    "def GenerateSeq(addr_limit, num_accesses=10000, locality=\"mixed\", working_set_size=100, update_ratio=0.3):\n",
    "    if locality == \"sequential\":  # Purely sequential access pattern\n",
    "        arr = np.arange(num_accesses) % addr_limit\n",
    "        return arr\n",
    "\n",
    "    elif locality == \"random\":\n",
    "        arr = np.random.choice(np.arange(num_accesses * 10), num_accesses, replace=False) % addr_limit\n",
    "        return arr\n",
    "\n",
    "    elif locality == \"mixed\":\n",
    "        pattern = np.zeros(num_accesses, dtype=int)\n",
    "        recent_set = np.random.choice(np.arange(addr_limit), working_set_size, replace=False)  # More locality\n",
    "\n",
    "        for i in range(1, num_accesses):\n",
    "            if i % 1000 == 0:\n",
    "                num_to_replace = int(working_set_size * update_ratio)\n",
    "                recent_set[:num_to_replace] = np.random.choice(pattern[:i], num_to_replace, replace=False)\n",
    "\n",
    "            prob = np.random.rand()\n",
    "            if prob < 0.93:  # Increase sequential access\n",
    "                stride = np.random.choice([-1, 1, 2])  # Small strides instead of +1\n",
    "                pattern[i] = (pattern[i - 1] + stride) % addr_limit  \n",
    "            elif prob < 0.99:  # More working set usage\n",
    "                pattern[i] = np.random.choice(recent_set)\n",
    "            else:  # Reduce randomness\n",
    "                pattern[i] = np.random.randint(0, addr_limit)\n",
    "\n",
    "        return pattern\n",
    "\n",
    "\n",
    "def Hierarchy_Analysis(CPU, Lowest_Memory, num_accesses=10000, locality=\"mixed\", write_probability=0.3):\n",
    "    addr_limit = Lowest_Memory.num_blocks * BLOCK_WORDS\n",
    "    addr_sequence = GenerateSeq(addr_limit, num_accesses, locality)\n",
    "\n",
    "    print(\"Spatial Locality Score:\", measure_spatial_locality(addr_sequence, BLOCK_WORDS))  # Closer to 1 = better locality\n",
    "    print(\"Temporal Locality Score:\", measure_temporal_locality(addr_sequence))  \n",
    "\n",
    "    # Simulating accesses (reads and writes)\n",
    "    for i in range(len(addr_sequence)):\n",
    "        addr = addr_sequence[i]\n",
    "        tag = addr // BLOCK_WORDS\n",
    "        \n",
    "        if np.random.rand() < write_probability:\n",
    "            # Generate random content for write operation\n",
    "            content = {index: ''.join(random.choices(string.ascii_uppercase + string.digits, k=(WORD_SIZE // 8))) for index in np.random.choice(range(16), size=np.random.randint(1, 16), replace=False)}\n",
    "            if DEBUG: print(f\"Writing to Block #{tag} with content {content}\")\n",
    "            CPU.write(tag, content)\n",
    "        else:\n",
    "            if DEBUG: print(f\"Reading from Block #{tag}\")\n",
    "            CPU.access(tag)\n",
    "\n",
    "        # prefetching next tag, to be done parallely to currect cache access or write\n",
    "        next_tag = (tag + 1) % Lowest_Memory.num_blocks\n",
    "        # prefetching prev tag\n",
    "        prev_tag = (tag - 1) % Lowest_Memory.num_blocks\n",
    "        CPU.prefetch(next_tag, prev_tag)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5beefb25-66d3-4204-9afb-e5d4e7761591",
   "metadata": {},
   "source": [
    "## <<-------------------------------------------------------------------------------------------------------------------------------->>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0f866a94-705e-4e65-82ab-4a98fba4eb99",
   "metadata": {},
   "source": [
    "## <<-------------------------------------------------------------------------------------------------------------------------------->>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "876e35c4-5a28-497b-91bf-178e16590497",
   "metadata": {},
   "source": [
    "<h1>Experiment #1:</h1>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0306650d-d937-4b12-a84c-0ed84a28b3c8",
   "metadata": {},
   "source": [
    "<h2>Experimenting with Single Level - Fully Associative Cache</h2>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "93564a20-c2da-4cfe-96b4-064de0658e4b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name:       RAM0\n",
      "Size:       4194304 bits\n",
      "Num Blocks: 4096\n",
      "Speed: 1\n",
      "Type: Random Access Memory\n",
      "Lower-Heirarchy: None\n"
     ]
    }
   ],
   "source": [
    "RAM0 = Mainmem('64k words', '1', 'RAM0')\n",
    "print(RAM0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "93878ba2-a196-4041-b7b7-1fa1d1884d29",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name:       FullyAscCache0\n",
      "Size:       131072 bits\n",
      "Num Blocks: 128\n",
      "Speed: 1\n",
      "Lower-Heirarchy: RAM0\n",
      "Type: Fully Associative Cache\n"
     ]
    }
   ],
   "source": [
    "FA_Cache = FullyAssociativeCache('2k words', '1', 'FullyAscCache0', lower = RAM0)\n",
    "print(FA_Cache)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "d71da064-f30f-4f7e-9e56-5139fb36ce0e",
   "metadata": {},
   "outputs": [],
   "source": [
    "CPU0 = CPU('CPU0', L1_cache = FA_Cache, victim_cache = None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "fcec59bc-919d-47fa-a6b1-b804e7cff0c6",
   "metadata": {},
   "outputs": [],
   "source": [
    "DEBUG = False\n",
    "num_accesses = 100000 "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "1f80d82a-f466-42a0-86ef-79402e0f3aa9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Spatial Locality Score: 0.8572785727857278\n",
      "Temporal Locality Score: 0.86826\n",
      "\n",
      "\n",
      "Name:  FullyAscCache0\n",
      "Type:  Fully Associative Cache\n",
      "Cache Accesses:  100000\n",
      "Cache Misses:  9462\n",
      "Hit Rate: 90.54%\n",
      "\n",
      "\n",
      "Global Miss Rate: 9.46%\n"
     ]
    }
   ],
   "source": [
    "FA_Cache.reset()\n",
    "Hierarchy_Analysis(CPU0, Lowest_Memory = RAM0, num_accesses = num_accesses, locality = 'mixed')\n",
    "FA_Cache.statistics()\n",
    "\n",
    "global_accesses = CPU0.L1_cache.accesses\n",
    "global_misses = FA_Cache.misses #since L2cache is lowest level of cache here\n",
    "g_miss_rate = (global_misses / global_accesses) * 100\n",
    "print(f\"Global Miss Rate: {g_miss_rate:.2f}%\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f9658ed-6996-4f97-9471-d4b90c8f6c15",
   "metadata": {},
   "source": [
    "## Global Miss Rate is roughly 10% for a mixed locality scheduling in a single level cache"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79594d7a-ef5b-4f0e-9ae5-50d5820d845e",
   "metadata": {},
   "source": [
    "## <<-------------------------------------------------------------------------------------------------------------------------------->>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "733ecb56-fed0-439b-a3dd-bc327eea9b72",
   "metadata": {},
   "source": [
    "<h1>Experiment #2:</h1>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9f9442d-6b13-4e86-acf0-abb7738a32ed",
   "metadata": {},
   "source": [
    "<h2>Testing Improvements with Multi-Level Caching, Victim Cache, Write Buffer</h2>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "3edcb73b-76a9-440d-b11a-aa30adcfd956",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name:       RAM1\n",
      "Size:       4194304 bits\n",
      "Num Blocks: 4096\n",
      "Speed: 1\n",
      "Type: Random Access Memory\n",
      "Lower-Heirarchy: None\n"
     ]
    }
   ],
   "source": [
    "RAM1 = Mainmem('64K words', '1', 'RAM1')\n",
    "print(RAM1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "507b3793-fef7-45dd-bf10-59e2831419d5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name:       L2-4W-Set\n",
      "Size:       1048576 bits\n",
      "Num Blocks: 1024\n",
      "Speed: 1\n",
      "Lower-Heirarchy: RAM1\n",
      "Type: 4-Way Set Associative Cache\n"
     ]
    }
   ],
   "source": [
    "L2cache = KWaySetAssociativeCache('16K words', '1', 'L2-4W-Set', lower = RAM1, k = 4)\n",
    "print(L2cache)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "6c215792-aad0-485b-bfd0-5408e8bdf0fa",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name:       L1-Direct\n",
      "Size:       131072 bits\n",
      "Num Blocks: 128\n",
      "Speed: 1\n",
      "Lower-Heirarchy: L2-4W-Set\n",
      "Type: Direct Mapped Cache\n"
     ]
    }
   ],
   "source": [
    "L1cache = DirectMappedCache('2K words', '1', 'L1-Direct', lower = L2cache)\n",
    "print(L1cache)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "95119116-d71d-4840-a064-23984a8c6ced",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name:       victim-cache-fully-associative\n",
      "Size:       4096 bits\n",
      "Num Blocks: 4\n",
      "Speed: 1\n",
      "Lower-Heirarchy: None\n",
      "Type: Buffer - Fully Associative\n"
     ]
    }
   ],
   "source": [
    "victim_cache = Buffer('4x blocks', '1', 'victim-cache-fully-associative')\n",
    "write_buffer = Buffer('4x blocks', '1', 'write-buffer-fully-associative')\n",
    "inst_prefetch_buffer = Buffer('4x blocks', '1', 'instruction-prefetch-buffer')\n",
    "data_prefetch_buffer = Buffer('4x blocks', '1', 'data-prefetch-buffer')\n",
    "\n",
    "print(victim_cache)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "16783299-2d1f-4613-ab2a-b0abe8688697",
   "metadata": {},
   "outputs": [],
   "source": [
    "CPU1 = CPU('CPU1', L1cache, victim_cache, write_buffer, inst_prefetch_buffer, data_prefetch_buffer)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "da2b3523-fd5e-4580-aa27-fc22ce988f3c",
   "metadata": {},
   "outputs": [],
   "source": [
    "DEBUG = False\n",
    "num_accesses = 100000 \n",
    "caches = [L1cache, L2cache, victim_cache, write_buffer, inst_prefetch_buffer, data_prefetch_buffer]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "5623dd26-ded2-4736-964b-337a3546ad98",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Spatial Locality Score: 0.8544385443854439\n",
      "Temporal Locality Score: 0.8652\n",
      "\n",
      "\n",
      "Name:  L1-Direct\n",
      "Type:  Direct Mapped Cache\n",
      "Cache Accesses:  348850\n",
      "Cache Misses:  64494\n",
      "Hit Rate: 81.51%\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Name:  L2-4W-Set\n",
      "Type:  4-Way Set Associative Cache\n",
      "Cache Accesses:  71325\n",
      "Cache Misses:  4241\n",
      "Hit Rate: 94.05%\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Name:  victim-cache-fully-associative\n",
      "Type:  Buffer - Fully Associative\n",
      "Cache Accesses:  187351\n",
      "Cache Misses:  187303\n",
      "Hit Rate: 0.03%\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Name:  write-buffer-fully-associative\n",
      "Type:  Buffer - Fully Associative\n",
      "Cache Accesses:  329969\n",
      "Cache Misses:  187351\n",
      "Hit Rate: 43.22%\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Name:  instruction-prefetch-buffer\n",
      "Type:  Buffer - Fully Associative\n",
      "Cache Accesses:  187303\n",
      "Cache Misses:  89561\n",
      "Hit Rate: 52.18%\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Name:  data-prefetch-buffer\n",
      "Type:  Buffer - Fully Associative\n",
      "Cache Accesses:  89561\n",
      "Cache Misses:  36201\n",
      "Hit Rate: 59.58%\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "for cache in caches:\n",
    "    cache.reset()\n",
    "\n",
    "Hierarchy_Analysis(CPU1, Lowest_Memory = RAM1, num_accesses = num_accesses, locality = 'mixed')\n",
    "\n",
    "for cache in caches:\n",
    "    cache.statistics()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "d87cf956-096b-4145-9c33-bb2314b4172c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Global Miss Rate: 1.10%\n"
     ]
    }
   ],
   "source": [
    "g_miss_rate = L1cache.missrate() * L2cache.missrate() * 100 #since L2cache is lowest level of cache here\n",
    "print(f\"Global Miss Rate: {g_miss_rate:.2f}%\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "80c77a1d-dc80-4ee3-bbd0-49b996df7056",
   "metadata": {},
   "source": [
    "## Global Miss Rate is 1% for a mixed locality scheduling for the given multi-level cache hierarchy"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96d54eb6-733c-4abf-8f18-ae3254e837b5",
   "metadata": {},
   "source": [
    "<h2>Compared to 10% global miss rate in a single level cache, we are getting only 1% miss rate with this hierarchy, highlighting the effectiveness and efficiency of a multi-level cache and added buffers</h2>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2b009c14-d89c-4bea-8a22-8007ca777edd",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
