#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Tue Apr 11 11:22:52 2023
# Process ID: 20836
# Current directory: D:/CS224-Hardware-Lab/Lab_5/cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2808 D:\CS224-Hardware-Lab\Lab_5\cache\cache.xpr
# Log file: D:/CS224-Hardware-Lab/Lab_5/cache/vivado.log
# Journal file: D:/CS224-Hardware-Lab/Lab_5/cache\vivado.jou
# Running On: MSaiSrinivas, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/CS224-Hardware-Lab/Lab_5/cache/cache.xpr
update_compile_order -fileset sources_1
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close [ open D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/cache.v w ]
add_files D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/cache.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
export_ip_user_files -of_objects  [get_files D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/cache.v] -no_script -reset -force -quiet
remove_files  D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/cache.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
source cachetb.tcl
relaunch_sim
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
step
step
step
step
step
step
relaunch_sim
restart
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 10 us
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
relaunch_sim
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
create_project cache_implementation D:/CS224-Hardware-Lab/Lab_5/cache_implementation -part xc7a100tcsg324-1
file mkdir D:/CS224-Hardware-Lab/Lab_5/cache_implementation/cache_implementation.srcs/sources_1/new
close [ open D:/CS224-Hardware-Lab/Lab_5/cache_implementation/cache_implementation.srcs/sources_1/new/main.v w ]
add_files D:/CS224-Hardware-Lab/Lab_5/cache_implementation/cache_implementation.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
file mkdir D:/CS224-Hardware-Lab/Lab_5/cache_implementation/cache_implementation.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CS224-Hardware-Lab/Lab_5/cache_implementation/cache_implementation.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/CS224-Hardware-Lab/Lab_5/cache_implementation/cache_implementation.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
current_project cache
launch_simulation
source cachetb.tcl
add_bp {D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sim_1/new/tb.v} 19
remove_bps -file {D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sim_1/new/tb.v} -line 19
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
current_project cache_implementation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project cache
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
current_project cache_implementation
current_project cache
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
create_project project_1 D:/CS224-Hardware-Lab/Lab_5/project_1 -part xc7a100tcsg324-1
file mkdir D:/CS224-Hardware-Lab/Lab_5/project_1/project_1.srcs/sources_1/new
close [ open D:/CS224-Hardware-Lab/Lab_5/project_1/project_1.srcs/sources_1/new/main.v w ]
add_files D:/CS224-Hardware-Lab/Lab_5/project_1/project_1.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
file mkdir D:/CS224-Hardware-Lab/Lab_5/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CS224-Hardware-Lab/Lab_5/project_1/project_1.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/CS224-Hardware-Lab/Lab_5/project_1/project_1.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source Cache_short.tcl
update_compile_order -fileset sim_1
close_sim
close_project
current_project cache
launch_simulation
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
relaunch_sim
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
launch_simulation
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
current_project cache_implementation
update_compile_order -fileset sim_1
current_project cache
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
close_sim
launch_simulation
source cachetb.tcl
save_wave_config {D:/CS224-Hardware-Lab/Lab_5/cache/cachetb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/CS224-Hardware-Lab/Lab_5/cache/cachetb_behav.wcfg
set_property xsim.view D:/CS224-Hardware-Lab/Lab_5/cache/cachetb_behav.wcfg [get_filesets sim_1]
close_sim
close_project
