INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut
WARNING: [VRFC 10-3380] identifier 'theta' is used before its declaration [/home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v:15]
WARNING: [VRFC 10-3380] identifier 'direction' is used before its declaration [/home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v:17]
WARNING: [VRFC 10-3380] identifier 'cos_sign' is used before its declaration [/home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v:18]
WARNING: [VRFC 10-3380] identifier 'sin_sign' is used before its declaration [/home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sources_1/new/wavegen_lut.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/TrigWavegem/TrigWavegem.srcs/sim_1/new/TrigTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrigTest
