<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='483' ll='485' type='bool llvm::TargetLoweringBase::isCheapToSpeculateCtlz() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='482'>/// Return true if it is cheap to speculate a call to intrinsic ctlz.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='457' c='_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='745' c='_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14830' c='_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='127' c='_ZNK4llvm21HexagonTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1400' c='_ZNK4llvm18MipsTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='549' c='_ZNK4llvm19NVPTXTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='616' c='_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='399' c='_ZNK4llvm21SystemZTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='509' c='_ZNK4llvm25WebAssemblyTargetLowering22isCheapToSpeculateCtlzEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4901' c='_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCtlzEv'/>
