{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 15:45:56 2015 " "Info: Processing started: Thu Dec 17 15:45:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epm240 -c epm240 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off epm240 -c epm240" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program 5phase.v(137) " "Warning (10463): Verilog HDL Declaration warning at 5phase.v(137): \"program\" is SystemVerilog-2005 keyword" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 137 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5phase.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file 5phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 epm240 " "Info: Found entity 1: epm240" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 stepper " "Info: Found entity 2: stepper" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 clk_altufm_osc_1p3 " "Info: Found entity 3: clk_altufm_osc_1p3" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 clk_generate_pwm " "Info: Found entity 4: clk_generate_pwm" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 clk_generate_hfc " "Info: Found entity 5: clk_generate_hfc" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 174 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 clk_generate " "Info: Found entity 6: clk_generate" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "epm240 " "Info: Elaborating entity \"epm240\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:s1 " "Info: Elaborating entity \"stepper\" for hierarchy \"stepper:s1\"" {  } { { "5phase.v" "s1" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generate clk_generate:cg1 " "Info: Elaborating entity \"clk_generate\" for hierarchy \"clk_generate:cg1\"" {  } { { "5phase.v" "cg1" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_altufm_osc_1p3 clk_generate:cg1\|clk_altufm_osc_1p3:clk_altufm_osc_1p3_component " "Info: Elaborating entity \"clk_altufm_osc_1p3\" for hierarchy \"clk_generate:cg1\|clk_altufm_osc_1p3:clk_altufm_osc_1p3_component\"" {  } { { "5phase.v" "clk_altufm_osc_1p3_component" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generate_pwm clk_generate:cg1\|clk_generate_pwm:cgp " "Info: Elaborating entity \"clk_generate_pwm\" for hierarchy \"clk_generate:cg1\|clk_generate_pwm:cgp\"" {  } { { "5phase.v" "cgp" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generate_hfc clk_generate:cg1\|clk_generate_hfc:cgh " "Info: Elaborating entity \"clk_generate_hfc\" for hierarchy \"clk_generate:cg1\|clk_generate_hfc:cgh\"" {  } { { "5phase.v" "cgh" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "clk_generate:cg1\|clk_generate_pwm:cgp\|pwm clk_generate:cg1\|clk_generate_pwm:cgp\|count_pwm\[8\] " "Info: Duplicate register \"clk_generate:cg1\|clk_generate_pwm:cgp\|pwm\" merged to single register \"clk_generate:cg1\|clk_generate_pwm:cgp\|count_pwm\[8\]\"" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 160 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 176 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } } { "5phase.v" "" { Text "C:/Programs/Projects/5phase/epm240/5phase.v" 53 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cg1/cgp/count_pwm\[9\] " "Info: Register \"cg1/cgp/count_pwm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "126 " "Info: Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "104 " "Info: Implemented 104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Allocated 149 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 15:45:57 2015 " "Info: Processing ended: Thu Dec 17 15:45:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
