/// Auto-generated register definitions for PIOA
/// Device: ATSAMV71J20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71j20b::pioa {

// ============================================================================
// PIOA - Parallel Input/Output Controller
// Base Address: 0x400E0E00
// ============================================================================

/// PIOA Register Structure
struct PIOA_Registers {

    /// PIO Enable Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t PER;

    /// PIO Disable Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t PDR;

    /// PIO Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t PSR;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// Output Enable Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t OER;

    /// Output Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t ODR;

    /// Output Status Register
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t OSR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// Glitch Input Filter Enable Register
    /// Offset: 0x0020
    /// Access: write-only
    volatile uint32_t IFER;

    /// Glitch Input Filter Disable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IFDR;

    /// Glitch Input Filter Status Register
    /// Offset: 0x0028
    /// Access: read-only
    volatile uint32_t IFSR;
    uint8_t RESERVED_002C[4]; ///< Reserved

    /// Set Output Data Register
    /// Offset: 0x0030
    /// Access: write-only
    volatile uint32_t SODR;

    /// Clear Output Data Register
    /// Offset: 0x0034
    /// Access: write-only
    volatile uint32_t CODR;

    /// Output Data Status Register
    /// Offset: 0x0038
    volatile uint32_t ODSR;

    /// Pin Data Status Register
    /// Offset: 0x003C
    /// Access: read-only
    volatile uint32_t PDSR;

    /// Interrupt Enable Register
    /// Offset: 0x0040
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0044
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x0048
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Status Register
    /// Offset: 0x004C
    /// Access: read-only
    volatile uint32_t ISR;

    /// Multi-driver Enable Register
    /// Offset: 0x0050
    /// Access: write-only
    volatile uint32_t MDER;

    /// Multi-driver Disable Register
    /// Offset: 0x0054
    /// Access: write-only
    volatile uint32_t MDDR;

    /// Multi-driver Status Register
    /// Offset: 0x0058
    /// Access: read-only
    volatile uint32_t MDSR;
    uint8_t RESERVED_005C[4]; ///< Reserved

    /// Pull-up Disable Register
    /// Offset: 0x0060
    /// Access: write-only
    volatile uint32_t PUDR;

    /// Pull-up Enable Register
    /// Offset: 0x0064
    /// Access: write-only
    volatile uint32_t PUER;

    /// Pad Pull-up Status Register
    /// Offset: 0x0068
    /// Access: read-only
    volatile uint32_t PUSR;
    uint8_t RESERVED_006C[4]; ///< Reserved

    /// Peripheral ABCD Select Register 0
    /// Offset: 0x0070
    volatile uint32_t ABCDSR[2];
    uint8_t RESERVED_0074[12]; ///< Reserved

    /// Input Filter Slow Clock Disable Register
    /// Offset: 0x0080
    /// Access: write-only
    volatile uint32_t IFSCDR;

    /// Input Filter Slow Clock Enable Register
    /// Offset: 0x0084
    /// Access: write-only
    volatile uint32_t IFSCER;

    /// Input Filter Slow Clock Status Register
    /// Offset: 0x0088
    /// Access: read-only
    volatile uint32_t IFSCSR;

    /// Slow Clock Divider Debouncing Register
    /// Offset: 0x008C
    volatile uint32_t SCDR;

    /// Pad Pull-down Disable Register
    /// Offset: 0x0090
    /// Access: write-only
    volatile uint32_t PPDDR;

    /// Pad Pull-down Enable Register
    /// Offset: 0x0094
    /// Access: write-only
    volatile uint32_t PPDER;

    /// Pad Pull-down Status Register
    /// Offset: 0x0098
    /// Access: read-only
    volatile uint32_t PPDSR;
    uint8_t RESERVED_009C[4]; ///< Reserved

    /// Output Write Enable
    /// Offset: 0x00A0
    /// Access: write-only
    volatile uint32_t OWER;

    /// Output Write Disable
    /// Offset: 0x00A4
    /// Access: write-only
    volatile uint32_t OWDR;

    /// Output Write Status Register
    /// Offset: 0x00A8
    /// Access: read-only
    volatile uint32_t OWSR;
    uint8_t RESERVED_00AC[4]; ///< Reserved

    /// Additional Interrupt Modes Enable Register
    /// Offset: 0x00B0
    /// Access: write-only
    volatile uint32_t AIMER;

    /// Additional Interrupt Modes Disable Register
    /// Offset: 0x00B4
    /// Access: write-only
    volatile uint32_t AIMDR;

    /// Additional Interrupt Modes Mask Register
    /// Offset: 0x00B8
    /// Access: read-only
    volatile uint32_t AIMMR;
    uint8_t RESERVED_00BC[4]; ///< Reserved

    /// Edge Select Register
    /// Offset: 0x00C0
    /// Access: write-only
    volatile uint32_t ESR;

    /// Level Select Register
    /// Offset: 0x00C4
    /// Access: write-only
    volatile uint32_t LSR;

    /// Edge/Level Status Register
    /// Offset: 0x00C8
    /// Access: read-only
    volatile uint32_t ELSR;
    uint8_t RESERVED_00CC[4]; ///< Reserved

    /// Falling Edge/Low-Level Select Register
    /// Offset: 0x00D0
    /// Access: write-only
    volatile uint32_t FELLSR;

    /// Rising Edge/High-Level Select Register
    /// Offset: 0x00D4
    /// Access: write-only
    volatile uint32_t REHLSR;

    /// Fall/Rise - Low/High Status Register
    /// Offset: 0x00D8
    /// Access: read-only
    volatile uint32_t FRLHSR;
    uint8_t RESERVED_00DC[4]; ///< Reserved

    /// Lock Status
    /// Offset: 0x00E0
    /// Access: read-only
    volatile uint32_t LOCKSR;

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[20]; ///< Reserved

    /// Schmitt Trigger Register
    /// Offset: 0x0100
    volatile uint32_t SCHMITT;
    uint8_t RESERVED_0104[20]; ///< Reserved

    /// I/O Drive Register
    /// Offset: 0x0118
    volatile uint32_t DRIVER;
    uint8_t RESERVED_011C[52]; ///< Reserved

    /// Parallel Capture Mode Register
    /// Offset: 0x0150
    volatile uint32_t PCMR;

    /// Parallel Capture Interrupt Enable Register
    /// Offset: 0x0154
    /// Access: write-only
    volatile uint32_t PCIER;

    /// Parallel Capture Interrupt Disable Register
    /// Offset: 0x0158
    /// Access: write-only
    volatile uint32_t PCIDR;

    /// Parallel Capture Interrupt Mask Register
    /// Offset: 0x015C
    /// Access: read-only
    volatile uint32_t PCIMR;

    /// Parallel Capture Interrupt Status Register
    /// Offset: 0x0160
    /// Access: read-only
    volatile uint32_t PCISR;

    /// Parallel Capture Reception Holding Register
    /// Offset: 0x0164
    /// Access: read-only
    volatile uint32_t PCRHR;
};

static_assert(sizeof(PIOA_Registers) >= 360, "PIOA_Registers size mismatch");

/// PIOA peripheral instance
constexpr PIOA_Registers* PIOA = 
    reinterpret_cast<PIOA_Registers*>(0x400E0E00);

}  // namespace alloy::hal::atmel::samv71::atsamv71j20b::pioa
