module mux_02(
    finput input, 
    foutput [0:1] outputs, 
    control c_select
);

    distribute@(c_select)
    begin
        if(c_select)
            outputs[0] <= input;
        else
            outputs[1] <= input;
    end

endmodule