#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x5623392a9a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5623392a9bb0 .scope module, "tb_layer" "tb_layer" 3 1;
 .timescale 0 0;
v0x5623392d6240_0 .var/s "b_vals", 15 0;
v0x5623392d6320_0 .var "clk", 0 0;
v0x5623392d63e0_0 .net "done", 0 0, v0x5623392d5a80_0;  1 drivers
v0x5623392d6480_0 .var "start", 0 0;
v0x5623392d6520_0 .var/s "w_vals", 15 0;
v0x5623392d65c0_0 .var/s "x_vals", 15 0;
v0x5623392d6660_0 .net/s "y", 15 0, L_0x5623392e6f60;  1 drivers
S_0x56233925f490 .scope function.real, "q8_to_real" "q8_to_real" 3 30, 3 30 0, S_0x5623392a9bb0;
 .timescale 0 0;
v0x562339260580_0 .var/s "q", 15 0;
; Variable q8_to_real is REAL return value of scope S_0x56233925f490
TD_tb_layer.q8_to_real ;
    %vpi_func/r 3 33 "$itor", v0x562339260580_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_to_real
    %end;
S_0x5623392d1e80 .scope function.vec4.u16, "real_to_q8" "real_to_q8" 3 37, 3 37 0, S_0x5623392a9bb0;
 .timescale 0 0;
v0x5623392d2080_0 .var/real "r", 0 0;
; Variable real_to_q8 is vec4 return value of scope S_0x5623392d1e80
TD_tb_layer.real_to_q8 ;
    %load/real v0x5623392d2080_0;
    %pushi/real 1073741824, 4074; load=256.000
    %mul/wr;
    %vpi_func 3 40 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to real_to_q8 (store_vec4_to_lval)
    %end;
S_0x5623392d2220 .scope module, "uut" "layer" 3 15, 4 1 0, S_0x5623392a9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 16 "x";
    .port_info 3 /INPUT 16 "w";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "y";
    .port_info 6 /OUTPUT 1 "done";
P_0x5623392946d0 .param/l "M" 0 4 3, +C4<00000000000000000000000000000001>;
P_0x562339294710 .param/l "N" 0 4 2, +C4<00000000000000000000000000000001>;
L_0x5623392e6f60 .functor BUFZ 16, L_0x5623392e6da0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5623392d56e0_0 .net/s "activations", 15 0, L_0x5623392e6da0;  1 drivers
v0x5623392d57c0_0 .net/s "b", 15 0, v0x5623392d6240_0;  1 drivers
v0x5623392d58d0_0 .net "clk", 0 0, v0x5623392d6320_0;  1 drivers
v0x5623392d59c0_0 .var "count", 0 0;
v0x5623392d5a80_0 .var "done", 0 0;
v0x5623392d5b90_0 .net "start", 0 0, v0x5623392d6480_0;  1 drivers
v0x5623392d5c50_0 .var "start_delayed", 0 0;
v0x5623392d5d40_0 .net/s "w", 15 0, v0x5623392d6520_0;  1 drivers
v0x5623392d5e20_0 .var/s "w_vals", 15 0;
v0x5623392d5ee0_0 .net/s "x", 15 0, v0x5623392d65c0_0;  1 drivers
v0x5623392d5fc0_0 .var/s "x_val", 15 0;
v0x5623392d6080_0 .net/s "y", 15 0, L_0x5623392e6f60;  alias, 1 drivers
E_0x5623392abf30 .event posedge, v0x5623392d46b0_0;
S_0x5623392d2570 .scope generate, "genblk1[0]" "genblk1[0]" 4 25, 4 25 0, S_0x5623392d2220;
 .timescale 0 0;
P_0x5623392d2790 .param/l "i" 1 4 25, +C4<00>;
S_0x5623392d2870 .scope module, "neuron_inst" "neuron" 4 26, 5 1 0, S_0x5623392d2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 16 "x";
    .port_info 3 /INPUT 16 "w";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "activation";
    .port_info 6 /OUTPUT 1 "done";
P_0x5623392d2a50 .param/l "N" 0 5 2, +C4<00000000000000000000000000000001>;
v0x5623392d4e20_0 .net/s "acc", 15 0, v0x5623392d45f0_0;  1 drivers
v0x5623392d4f00_0 .net/s "activation", 15 0, L_0x5623392e6da0;  alias, 1 drivers
v0x5623392d5010_0 .net/s "b", 15 0, v0x5623392d6240_0;  alias, 1 drivers
v0x5623392d50b0_0 .net "clk", 0 0, v0x5623392d6320_0;  alias, 1 drivers
v0x5623392d5180_0 .net "done", 0 0, L_0x5623392d6ba0;  1 drivers
v0x5623392d5270_0 .net "done_mac", 0 0, v0x5623392d4840_0;  1 drivers
L_0x7f0306794018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5623392d5360_0 .net "rst", 0 0, L_0x7f0306794018;  1 drivers
v0x5623392d5400_0 .net "start", 0 0, v0x5623392d5c50_0;  1 drivers
v0x5623392d54d0_0 .net/s "w", 15 0, v0x5623392d5e20_0;  1 drivers
v0x5623392d5570_0 .net/s "x", 15 0, v0x5623392d5fc0_0;  1 drivers
S_0x5623392d2ba0 .scope module, "activation_inst" "activation" 5 29, 6 1 0, S_0x5623392d2870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "weight_product";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "activation";
    .port_info 4 /OUTPUT 1 "done";
L_0x5623392d6ba0 .functor BUFZ 1, v0x5623392d4840_0, C4<0>, C4<0>, C4<0>;
v0x5623392d3420_0 .net/s "activation", 15 0, L_0x5623392e6da0;  alias, 1 drivers
v0x5623392d34e0_0 .net/s "b", 15 0, v0x5623392d6240_0;  alias, 1 drivers
v0x5623392d35a0_0 .net "done", 0 0, L_0x5623392d6ba0;  alias, 1 drivers
v0x5623392d3670_0 .net/s "preactivation", 15 0, L_0x5623392d6b00;  1 drivers
v0x5623392d3760_0 .net "start", 0 0, v0x5623392d4840_0;  alias, 1 drivers
v0x5623392d3850_0 .net/s "weight_product", 15 0, v0x5623392d45f0_0;  alias, 1 drivers
L_0x5623392d6b00 .arith/sum 16, v0x5623392d45f0_0, v0x5623392d6240_0;
S_0x5623392d2e20 .scope module, "relu_inst" "relu" 6 11, 7 1 0, S_0x5623392d2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "y";
    .port_info 1 /OUTPUT 16 "activation";
v0x5623392d3040_0 .net *"_ivl_1", 0 0, L_0x5623392d6cf0;  1 drivers
L_0x7f0306794060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623392d3140_0 .net/2u *"_ivl_2", 15 0, L_0x7f0306794060;  1 drivers
v0x5623392d3220_0 .net/s "activation", 15 0, L_0x5623392e6da0;  alias, 1 drivers
v0x5623392d32e0_0 .net/s "y", 15 0, L_0x5623392d6b00;  alias, 1 drivers
L_0x5623392d6cf0 .part L_0x5623392d6b00, 15, 1;
L_0x5623392e6da0 .functor MUXZ 16, L_0x5623392d6b00, L_0x7f0306794060, L_0x5623392d6cf0, C4<>;
S_0x5623392d39d0 .scope module, "mac_inst" "mac" 5 19, 8 12 0, S_0x5623392d2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x";
    .port_info 4 /INPUT 16 "w";
    .port_info 5 /OUTPUT 16 "acc";
    .port_info 6 /OUTPUT 1 "done";
P_0x5623392d3bd0 .param/l "N" 0 8 13, +C4<00000000000000000000000000000001>;
v0x5623392d45f0_0 .var/s "acc", 15 0;
v0x5623392d46b0_0 .net "clk", 0 0, v0x5623392d6320_0;  alias, 1 drivers
v0x5623392d4750_0 .var "count", 0 0;
v0x5623392d4840_0 .var "done", 0 0;
v0x5623392d4910_0 .net/s "product", 15 0, L_0x5623392d6990;  1 drivers
v0x5623392d4a00_0 .net "rst", 0 0, L_0x7f0306794018;  alias, 1 drivers
v0x5623392d4aa0_0 .net "start", 0 0, v0x5623392d5c50_0;  alias, 1 drivers
v0x5623392d4b60_0 .net/s "w", 15 0, v0x5623392d5e20_0;  alias, 1 drivers
v0x5623392d4c50_0 .net/s "x", 15 0, v0x5623392d5fc0_0;  alias, 1 drivers
E_0x5623392b5020 .event posedge, v0x5623392d4a00_0, v0x5623392d46b0_0;
S_0x5623392d3d40 .scope module, "mul_inst" "fixed_mul" 8 31, 9 8 0, S_0x5623392d39d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "result";
v0x5623392d3fb0_0 .net/s *"_ivl_0", 31 0, L_0x5623392d6750;  1 drivers
v0x5623392d40b0_0 .net/s *"_ivl_2", 31 0, L_0x5623392d67f0;  1 drivers
v0x5623392d4190_0 .net/s "a", 15 0, v0x5623392d5fc0_0;  alias, 1 drivers
v0x5623392d4280_0 .net/s "b", 15 0, v0x5623392d5e20_0;  alias, 1 drivers
v0x5623392d4360_0 .net/s "full_product", 31 0, L_0x5623392d68c0;  1 drivers
v0x5623392d4490_0 .net/s "result", 15 0, L_0x5623392d6990;  alias, 1 drivers
L_0x5623392d6750 .extend/s 32, v0x5623392d5fc0_0;
L_0x5623392d67f0 .extend/s 32, v0x5623392d5e20_0;
L_0x5623392d68c0 .arith/mult 32, L_0x5623392d6750, L_0x5623392d67f0;
L_0x5623392d6990 .part L_0x5623392d68c0, 8, 16;
    .scope S_0x5623392d39d0;
T_2 ;
    %wait E_0x5623392b5020;
    %load/vec4 v0x5623392d4a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5623392d45f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623392d4750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623392d4840_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5623392d4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5623392d4910_0;
    %assign/vec4 v0x5623392d45f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623392d4750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623392d4840_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5623392d4750_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_2.6, 5;
    %load/vec4 v0x5623392d4750_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5623392d45f0_0;
    %load/vec4 v0x5623392d4910_0;
    %add;
    %assign/vec4 v0x5623392d45f0_0, 0;
    %load/vec4 v0x5623392d4750_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5623392d4750_0, 0;
    %load/vec4 v0x5623392d4750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5623392d4840_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5623392d4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623392d4840_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5623392d2220;
T_3 ;
    %wait E_0x5623392abf30;
    %load/vec4 v0x5623392d5b90_0;
    %assign/vec4 v0x5623392d5c50_0, 0;
    %load/vec4 v0x5623392d5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623392d59c0_0, 0;
    %load/vec4 v0x5623392d5ee0_0;
    %assign/vec4 v0x5623392d5fc0_0, 0;
    %load/vec4 v0x5623392d5d40_0;
    %assign/vec4 v0x5623392d5e20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5623392d5c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623392d5a80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5623392d59c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x5623392d59c0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5623392d59c0_0, 0;
    %load/vec4 v0x5623392d5ee0_0;
    %load/vec4 v0x5623392d59c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v0x5623392d5fc0_0, 0;
    %load/vec4 v0x5623392d5d40_0;
    %load/vec4 v0x5623392d59c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 1, 0, 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v0x5623392d5e20_0, 0;
    %load/vec4 v0x5623392d59c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5623392d5a80_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5623392d5a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623392d5a80_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5623392a9bb0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5623392d6320_0;
    %inv;
    %store/vec4 v0x5623392d6320_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5623392a9bb0;
T_5 ;
    %vpi_call/w 3 45 "$display", "=== Layer Unit Test ===" {0 0 0};
    %pushi/real 1073741824, 4067; load=2.00000
    %store/real v0x5623392d2080_0;
    %callf/vec4 TD_tb_layer.real_to_q8, S_0x5623392d1e80;
    %store/vec4 v0x5623392d65c0_0, 0, 16;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5623392d2080_0;
    %callf/vec4 TD_tb_layer.real_to_q8, S_0x5623392d1e80;
    %store/vec4 v0x5623392d6520_0, 0, 16;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5623392d2080_0;
    %callf/vec4 TD_tb_layer.real_to_q8, S_0x5623392d1e80;
    %store/vec4 v0x5623392d6240_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5623392d6320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5623392d6480_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5623392d6480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5623392d6480_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x5623392d65c0_0;
    %store/vec4 v0x562339260580_0, 0, 16;
    %callf/real TD_tb_layer.q8_to_real, S_0x56233925f490;
    %vpi_call/w 3 72 "$display", "Inputs:  [%.3f]", W<0,r> {0 1 0};
    %load/vec4 v0x5623392d6660_0;
    %store/vec4 v0x562339260580_0, 0, 16;
    %callf/real TD_tb_layer.q8_to_real, S_0x56233925f490;
    %vpi_call/w 3 77 "$display", "Outputs: [%.3f]", W<0,r> {0 1 0};
    %vpi_call/w 3 83 "$display", "Done: %b", v0x5623392d63e0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_layer.v";
    "src/layer.v";
    "src/neuron.v";
    "src/activation.v";
    "src/relu.v";
    "src/mac.v";
    "src/fixed_mul.v";
