

================================================================
== Vivado HLS Report for 'shift_reg'
================================================================
* Date:           Wed Apr  7 22:51:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.570 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       12| 10.000 ns | 0.120 us |    1|   12|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 13 25 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 
14 --> 15 20 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 13 
25 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_11), !map !69"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_10), !map !75"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_9), !map !81"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_8), !map !87"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_7), !map !93"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_6), !map !99"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_5), !map !105"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_4), !map !111"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_3), !map !117"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_2), !map !123"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_1), !map !129"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %load_data_0), !map !135"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_11), !map !141"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_10), !map !145"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_9), !map !149"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_8), !map !153"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_7), !map !157"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_6), !map !161"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_5), !map !165"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_4), !map !169"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_3), !map !173"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_2), !map !177"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_1), !map !181"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout0_0), !map !185"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_3), !map !189"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_2), !map !193"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_1), !map !197"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout1_0), !map !201"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %din0), !map !205"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %din1), !map !211"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %srst), !map !215"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %load), !map !219"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %en), !map !223"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %select_V), !map !227"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @shift_reg_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%select_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %select_V)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 61 'read' 'select_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 62 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%load_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %load)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 63 'read' 'load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%srst_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %srst)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 64 'read' 'srst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%din1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din1)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 65 'read' 'din1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%din0_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din0)" [Shift_Register/shift_reg.cpp:3]   --->   Operation 66 'read' 'din0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%load_data_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_0)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 67 'read' 'load_data_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%load_data_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_1)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 68 'read' 'load_data_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%load_data_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_2)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 69 'read' 'load_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%load_data_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_3)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 70 'read' 'load_data_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%load_data_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_4)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 71 'read' 'load_data_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%load_data_5_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_5)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 72 'read' 'load_data_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%load_data_6_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_6)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 73 'read' 'load_data_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%load_data_7_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_7)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 74 'read' 'load_data_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.30ns)   --->   "switch i3 %select_V_read, label %7 [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 -3, label %6
  ]" [Shift_Register/shift_reg.cpp:16]   --->   Operation 75 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %din0_read to i32" [Shift_Register/shift_reg_ip.cpp:18->Shift_Register/shift_reg.cpp:38]   --->   Operation 76 'sext' 'sext_ln18' <Predicate = (select_V_read == 5)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.61ns)   --->   "%DataOut_0_i = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 3), i32 %sext_ln18, i1 %en_read)" [Shift_Register/shift_reg_ip.cpp:18->Shift_Register/shift_reg.cpp:38]   --->   Operation 77 'memshiftread' 'DataOut_0_i' <Predicate = (select_V_read == 5)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_7 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 7), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 78 'load' 'shift_reg0_regs_load_7' <Predicate = (select_V_read == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%regs_8_10_load = load i8* @regs_8_10, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 79 'load' 'regs_8_10_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.24ns)   --->   "%select_ln10 = select i1 %srst_read, i8 0, i8 %regs_8_10_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 80 'select' 'select_ln10' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%regs_8_9_load = load i8* @regs_8_9, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 81 'load' 'regs_8_9_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.24ns)   --->   "%select_ln10_1 = select i1 %srst_read, i8 0, i8 %regs_8_9_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 82 'select' 'select_ln10_1' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %select_ln10_1, i8* @regs_8_10, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 83 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%regs_8_8_load = load i8* @regs_8_8, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 84 'load' 'regs_8_8_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.24ns)   --->   "%select_ln10_2 = select i1 %srst_read, i8 0, i8 %regs_8_8_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 85 'select' 'select_ln10_2' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %select_ln10_2, i8* @regs_8_9, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 86 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%regs_8_7_load = load i8* @regs_8_7, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 87 'load' 'regs_8_7_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.24ns)   --->   "%select_ln10_3 = select i1 %srst_read, i8 0, i8 %regs_8_7_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 88 'select' 'select_ln10_3' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %select_ln10_3, i8* @regs_8_8, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 89 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%regs_8_6_load = load i8* @regs_8_6, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 90 'load' 'regs_8_6_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.24ns)   --->   "%select_ln10_4 = select i1 %srst_read, i8 0, i8 %regs_8_6_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 91 'select' 'select_ln10_4' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "store i8 %select_ln10_4, i8* @regs_8_7, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 92 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%regs_8_5_load = load i8* @regs_8_5, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 93 'load' 'regs_8_5_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.24ns)   --->   "%select_ln10_5 = select i1 %srst_read, i8 0, i8 %regs_8_5_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 94 'select' 'select_ln10_5' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i8 %select_ln10_5, i8* @regs_8_6, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 95 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%regs_8_4_load = load i8* @regs_8_4, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 96 'load' 'regs_8_4_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.24ns)   --->   "%select_ln10_6 = select i1 %srst_read, i8 0, i8 %regs_8_4_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 97 'select' 'select_ln10_6' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %select_ln10_6, i8* @regs_8_5, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 98 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%regs_8_3_load = load i8* @regs_8_3, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 99 'load' 'regs_8_3_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.24ns)   --->   "%select_ln10_7 = select i1 %srst_read, i8 0, i8 %regs_8_3_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 100 'select' 'select_ln10_7' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "store i8 %select_ln10_7, i8* @regs_8_4, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 101 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%regs_8_2_load = load i8* @regs_8_2, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 102 'load' 'regs_8_2_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.24ns)   --->   "%select_ln10_8 = select i1 %srst_read, i8 0, i8 %regs_8_2_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 103 'select' 'select_ln10_8' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "store i8 %select_ln10_8, i8* @regs_8_3, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 104 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%regs_8_1_load = load i8* @regs_8_1, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 105 'load' 'regs_8_1_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.24ns)   --->   "%select_ln10_9 = select i1 %srst_read, i8 0, i8 %regs_8_1_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 106 'select' 'select_ln10_9' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "store i8 %select_ln10_9, i8* @regs_8_2, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 107 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%regs_8_0_load = load i8* @regs_8_0, align 1" [Shift_Register/shift_reg_sreset.cpp:16->Shift_Register/shift_reg.cpp:30]   --->   Operation 108 'load' 'regs_8_0_load' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.24ns)   --->   "%select_ln10_10 = select i1 %srst_read, i8 0, i8 %regs_8_0_load" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 109 'select' 'select_ln10_10' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "store i8 %select_ln10_10, i8* @regs_8_1, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 110 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.24ns)   --->   "%select_ln10_11 = select i1 %srst_read, i8 0, i8 %din0_read" [Shift_Register/shift_reg_sreset.cpp:10->Shift_Register/shift_reg.cpp:30]   --->   Operation 111 'select' 'select_ln10_11' <Predicate = (select_V_read == 3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "store i8 %select_ln10_11, i8* @regs_8_0, align 1" [Shift_Register/shift_reg_sreset.cpp:11->Shift_Register/shift_reg.cpp:30]   --->   Operation 112 'store' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %select_ln10_11)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 113 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %select_ln10_10)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 114 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %select_ln10_9)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 115 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %select_ln10_8)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 116 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %select_ln10_7)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 117 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %select_ln10_6)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 118 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %select_ln10_5)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 119 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %select_ln10_4)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 120 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %select_ln10_3)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 121 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %select_ln10_2)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 122 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %select_ln10_1)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 123 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %select_ln10)" [Shift_Register/shift_reg.cpp:30]   --->   Operation 124 'write' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:31]   --->   Operation 125 'br' <Predicate = (select_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%load_data_8_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_8)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 126 'read' 'load_data_8_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%load_data_9_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_9)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 127 'read' 'load_data_9_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%load_data_10_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_10)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 128 'read' 'load_data_10_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%load_data_11_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %load_data_11)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 129 'read' 'load_data_11_read' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%regs_7_10_load = load i8* @regs_7_10, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 130 'load' 'regs_7_10_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %load_read, i8 %load_data_11_read, i8 %regs_7_10_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 131 'select' 'select_ln13' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%regs_7_9_load = load i8* @regs_7_9, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 132 'load' 'regs_7_9_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.24ns)   --->   "%select_ln13_1 = select i1 %load_read, i8 %load_data_10_read, i8 %regs_7_9_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 133 'select' 'select_ln13_1' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %select_ln13_1, i8* @regs_7_10, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 134 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%regs_7_8_load = load i8* @regs_7_8, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 135 'load' 'regs_7_8_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.24ns)   --->   "%select_ln13_2 = select i1 %load_read, i8 %load_data_9_read, i8 %regs_7_8_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 136 'select' 'select_ln13_2' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %select_ln13_2, i8* @regs_7_9, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 137 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%regs_7_7_load = load i8* @regs_7_7, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 138 'load' 'regs_7_7_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.24ns)   --->   "%select_ln13_3 = select i1 %load_read, i8 %load_data_8_read, i8 %regs_7_7_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 139 'select' 'select_ln13_3' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %select_ln13_3, i8* @regs_7_8, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 140 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%regs_7_6_load = load i8* @regs_7_6, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 141 'load' 'regs_7_6_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %load_read, i8 %load_data_7_read, i8 %regs_7_6_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 142 'select' 'select_ln13_4' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "store i8 %select_ln13_4, i8* @regs_7_7, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 143 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%regs_7_5_load = load i8* @regs_7_5, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 144 'load' 'regs_7_5_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.24ns)   --->   "%select_ln13_5 = select i1 %load_read, i8 %load_data_6_read, i8 %regs_7_5_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 145 'select' 'select_ln13_5' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "store i8 %select_ln13_5, i8* @regs_7_6, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 146 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%regs_7_4_load = load i8* @regs_7_4, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 147 'load' 'regs_7_4_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.24ns)   --->   "%select_ln13_6 = select i1 %load_read, i8 %load_data_5_read, i8 %regs_7_4_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 148 'select' 'select_ln13_6' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %select_ln13_6, i8* @regs_7_5, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 149 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%regs_7_3_load = load i8* @regs_7_3, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 150 'load' 'regs_7_3_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.24ns)   --->   "%select_ln13_7 = select i1 %load_read, i8 %load_data_4_read, i8 %regs_7_3_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 151 'select' 'select_ln13_7' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "store i8 %select_ln13_7, i8* @regs_7_4, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 152 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%regs_7_2_load = load i8* @regs_7_2, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 153 'load' 'regs_7_2_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.24ns)   --->   "%select_ln13_8 = select i1 %load_read, i8 %load_data_3_read, i8 %regs_7_2_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 154 'select' 'select_ln13_8' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "store i8 %select_ln13_8, i8* @regs_7_3, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 155 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%regs_7_1_load = load i8* @regs_7_1, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 156 'load' 'regs_7_1_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.24ns)   --->   "%select_ln13_9 = select i1 %load_read, i8 %load_data_2_read, i8 %regs_7_1_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 157 'select' 'select_ln13_9' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "store i8 %select_ln13_9, i8* @regs_7_2, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 158 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%regs_7_0_load = load i8* @regs_7_0, align 1" [Shift_Register/shift_reg_load.cpp:19->Shift_Register/shift_reg.cpp:26]   --->   Operation 159 'load' 'regs_7_0_load' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.24ns)   --->   "%select_ln13_10 = select i1 %load_read, i8 %load_data_1_read, i8 %regs_7_0_load" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 160 'select' 'select_ln13_10' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %select_ln13_10, i8* @regs_7_1, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 161 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.24ns)   --->   "%select_ln13_11 = select i1 %load_read, i8 %load_data_0_read, i8 %din0_read" [Shift_Register/shift_reg_load.cpp:13->Shift_Register/shift_reg.cpp:26]   --->   Operation 162 'select' 'select_ln13_11' <Predicate = (select_V_read == 2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %select_ln13_11, i8* @regs_7_0, align 1" [Shift_Register/shift_reg_load.cpp:14->Shift_Register/shift_reg.cpp:26]   --->   Operation 163 'store' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %select_ln13_11)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 164 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %select_ln13_10)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 165 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %select_ln13_9)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 166 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %select_ln13_8)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 167 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %select_ln13_7)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 168 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %select_ln13_6)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 169 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %select_ln13_5)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 170 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %select_ln13_4)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 171 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %select_ln13_3)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 172 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %select_ln13_2)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 173 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %select_ln13_1)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 174 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %select_ln13)" [Shift_Register/shift_reg.cpp:26]   --->   Operation 175 'write' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:27]   --->   Operation 176 'br' <Predicate = (select_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%regs_6_10_load = load i8* @regs_6_10, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 177 'load' 'regs_6_10_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%regs_6_9_load = load i8* @regs_6_9, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 178 'load' 'regs_6_9_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%regs_6_8_load = load i8* @regs_6_8, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 179 'load' 'regs_6_8_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%regs_6_7_load = load i8* @regs_6_7, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 180 'load' 'regs_6_7_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%regs_6_6_load = load i8* @regs_6_6, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 181 'load' 'regs_6_6_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%regs_6_5_load = load i8* @regs_6_5, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 182 'load' 'regs_6_5_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%regs_6_4_load = load i8* @regs_6_4, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 183 'load' 'regs_6_4_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%regs_6_3_load = load i8* @regs_6_3, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 184 'load' 'regs_6_3_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%regs_6_2_load = load i8* @regs_6_2, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 185 'load' 'regs_6_2_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%regs_6_1_load = load i8* @regs_6_1, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 186 'load' 'regs_6_1_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%regs_6_0_load = load i8* @regs_6_0, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 187 'load' 'regs_6_0_load' <Predicate = (select_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.76ns)   --->   "br i1 %en_read, label %._crit_edge.0.i, label %shift_reg_en.exit" [Shift_Register/shift_reg_en.cpp:10->Shift_Register/shift_reg.cpp:22]   --->   Operation 188 'br' <Predicate = (select_V_read == 1)> <Delay = 1.76>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "store i8 %regs_6_10_load, i8* @regs_6_11, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 189 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "store i8 %regs_6_9_load, i8* @regs_6_10, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 190 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "store i8 %regs_6_8_load, i8* @regs_6_9, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 191 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "store i8 %regs_6_7_load, i8* @regs_6_8, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 192 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "store i8 %regs_6_6_load, i8* @regs_6_7, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 193 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "store i8 %regs_6_5_load, i8* @regs_6_6, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 194 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "store i8 %regs_6_4_load, i8* @regs_6_5, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 195 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "store i8 %regs_6_3_load, i8* @regs_6_4, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 196 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %regs_6_2_load, i8* @regs_6_3, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 197 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %regs_6_1_load, i8* @regs_6_2, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 198 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "store i8 %regs_6_0_load, i8* @regs_6_1, align 1" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 199 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_6_0, align 1" [Shift_Register/shift_reg_en.cpp:12->Shift_Register/shift_reg.cpp:22]   --->   Operation 200 'store' <Predicate = (select_V_read == 1 & en_read)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.76ns)   --->   "br label %shift_reg_en.exit" [Shift_Register/shift_reg_en.cpp:15->Shift_Register/shift_reg.cpp:22]   --->   Operation 201 'br' <Predicate = (select_V_read == 1 & en_read)> <Delay = 1.76>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%regs_5_10_load = load i8* @regs_5_10, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 202 'load' 'regs_5_10_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%regs_5_9_load = load i8* @regs_5_9, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 203 'load' 'regs_5_9_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %regs_5_9_load, i8* @regs_5_10, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 204 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%regs_5_8_load = load i8* @regs_5_8, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 205 'load' 'regs_5_8_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "store i8 %regs_5_8_load, i8* @regs_5_9, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 206 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%regs_5_7_load = load i8* @regs_5_7, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 207 'load' 'regs_5_7_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "store i8 %regs_5_7_load, i8* @regs_5_8, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 208 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%regs_5_6_load = load i8* @regs_5_6, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 209 'load' 'regs_5_6_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "store i8 %regs_5_6_load, i8* @regs_5_7, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 210 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%regs_5_5_load = load i8* @regs_5_5, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 211 'load' 'regs_5_5_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "store i8 %regs_5_5_load, i8* @regs_5_6, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 212 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%regs_5_4_load = load i8* @regs_5_4, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 213 'load' 'regs_5_4_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "store i8 %regs_5_4_load, i8* @regs_5_5, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 214 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%regs_5_3_load = load i8* @regs_5_3, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 215 'load' 'regs_5_3_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "store i8 %regs_5_3_load, i8* @regs_5_4, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 216 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%regs_5_2_load = load i8* @regs_5_2, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 217 'load' 'regs_5_2_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %regs_5_2_load, i8* @regs_5_3, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 218 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%regs_5_1_load = load i8* @regs_5_1, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 219 'load' 'regs_5_1_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "store i8 %regs_5_1_load, i8* @regs_5_2, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 220 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%regs_5_0_load = load i8* @regs_5_0, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 221 'load' 'regs_5_0_load' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "store i8 %regs_5_0_load, i8* @regs_5_1, align 1" [Shift_Register/shift_reg_basic.cpp:13->Shift_Register/shift_reg.cpp:18]   --->   Operation 222 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_5_0, align 1" [Shift_Register/shift_reg_basic.cpp:11->Shift_Register/shift_reg.cpp:18]   --->   Operation 223 'store' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %din0_read)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 224 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %regs_5_0_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 225 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %regs_5_1_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 226 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %regs_5_2_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 227 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %regs_5_3_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 228 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %regs_5_4_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 229 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %regs_5_5_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 230 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %regs_5_6_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 231 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %regs_5_7_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 232 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %regs_5_8_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 233 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %regs_5_9_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 234 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %regs_5_10_load)" [Shift_Register/shift_reg.cpp:18]   --->   Operation 235 'write' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:19]   --->   Operation 236 'br' <Predicate = (select_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%regs_9_6_load = load i8* @regs_9_6, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 237 'load' 'regs_9_6_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%regs_9_5_load = load i8* @regs_9_5, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 238 'load' 'regs_9_5_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %regs_9_5_load, i8* @regs_9_6, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 239 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%regs_9_4_load = load i8* @regs_9_4, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 240 'load' 'regs_9_4_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %regs_9_4_load, i8* @regs_9_5, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 241 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%regs_9_3_load = load i8* @regs_9_3, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 242 'load' 'regs_9_3_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "store i8 %regs_9_3_load, i8* @regs_9_4, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 243 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%regs_9_2_load = load i8* @regs_9_2, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 244 'load' 'regs_9_2_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %regs_9_2_load, i8* @regs_9_3, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 245 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%regs_9_1_load = load i8* @regs_9_1, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 246 'load' 'regs_9_1_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "store i8 %regs_9_1_load, i8* @regs_9_2, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 247 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%regs_9_0_load = load i8* @regs_9_0, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 248 'load' 'regs_9_0_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "store i8 %regs_9_0_load, i8* @regs_9_1, align 1" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 249 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "store i8 %din0_read, i8* @regs_9_0, align 1" [Shift_Register/shift_reg_tmpl.h:13->Shift_Register/shift_reg_template.cpp:9->Shift_Register/shift_reg.cpp:42]   --->   Operation 250 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%regs_2_load = load i32* @regs_2, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:42]   --->   Operation 251 'load' 'regs_2_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%regs_1_load = load i32* @regs_1, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:42]   --->   Operation 252 'load' 'regs_1_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "store i32 %regs_1_load, i32* @regs_2, align 8" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:42]   --->   Operation 253 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%regs_0_load = load i32* @regs_0, align 16" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:42]   --->   Operation 254 'load' 'regs_0_load' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "store i32 %regs_0_load, i32* @regs_1, align 4" [Shift_Register/shift_reg_tmpl.h:15->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:42]   --->   Operation 255 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "store i32 %din1_read, i32* @regs_0, align 16" [Shift_Register/shift_reg_tmpl.h:13->Shift_Register/shift_reg_template.cpp:10->Shift_Register/shift_reg.cpp:42]   --->   Operation 256 'store' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %din0_read)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 257 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %regs_9_0_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 258 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %regs_9_1_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 259 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %regs_9_2_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 260 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %regs_9_3_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 261 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %regs_9_4_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 262 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %regs_9_5_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 263 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %regs_9_6_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 264 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_0, i32 %din1_read)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 265 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_1, i32 %regs_0_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 266 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_2, i32 %regs_1_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 267 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %dout1_3, i32 %regs_2_load)" [Shift_Register/shift_reg.cpp:42]   --->   Operation 268 'write' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:43]   --->   Operation 269 'br' <Predicate = (select_V_read == 7) | (select_V_read == 6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 270 [1/1] (1.61ns)   --->   "%DataOut = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 0), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 270 'memshiftread' 'DataOut' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %DataOut to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 271 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %trunc_ln23)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 272 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 273 [1/1] (1.61ns)   --->   "%DataOut_1 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 1), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 273 'memshiftread' 'DataOut_1' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i32 %DataOut_1 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 274 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %trunc_ln23_1)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 276 [1/1] (1.61ns)   --->   "%DataOut_2 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 2), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 276 'memshiftread' 'DataOut_2' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i32 %DataOut_2 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 277 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %trunc_ln23_2)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 279 [1/1] (1.61ns)   --->   "%DataOut_3 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 3), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 279 'memshiftread' 'DataOut_3' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i32 %DataOut_3 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 280 'trunc' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %trunc_ln23_3)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 281 'write' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 282 [1/1] (1.61ns)   --->   "%DataOut_4 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 4), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 282 'memshiftread' 'DataOut_4' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i32 %DataOut_4 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 283 'trunc' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %trunc_ln23_4)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 284 'write' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 285 [1/1] (1.61ns)   --->   "%DataOut_5 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 5), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 285 'memshiftread' 'DataOut_5' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i32 %DataOut_5 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 286 'trunc' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %trunc_ln23_5)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 287 'write' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 288 [1/1] (1.61ns)   --->   "%DataOut_6 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 6), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 288 'memshiftread' 'DataOut_6' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = trunc i32 %DataOut_6 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 289 'trunc' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %trunc_ln23_6)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 290 'write' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 291 [1/1] (1.61ns)   --->   "%DataOut_7 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 7), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 291 'memshiftread' 'DataOut_7' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = trunc i32 %DataOut_7 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 292 'trunc' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %trunc_ln23_7)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 293 'write' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 294 [1/1] (1.61ns)   --->   "%DataOut_8 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 8), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 294 'memshiftread' 'DataOut_8' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = trunc i32 %DataOut_8 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 295 'trunc' 'trunc_ln23_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %trunc_ln23_8)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 296 'write' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.61>
ST_11 : Operation 297 [1/1] (1.61ns)   --->   "%DataOut_9 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 9), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 297 'memshiftread' 'DataOut_9' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = trunc i32 %DataOut_9 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 298 'trunc' 'trunc_ln23_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %trunc_ln23_9)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 299 'write' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.61>
ST_12 : Operation 300 [1/1] (1.61ns)   --->   "%DataOut_10 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 10), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 300 'memshiftread' 'DataOut_10' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = trunc i32 %DataOut_10 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 301 'trunc' 'trunc_ln23_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %trunc_ln23_10)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 302 'write' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 303 [1/1] (1.61ns)   --->   "%DataOut_11 = call i32 @"_ssdm_op_MemShiftRead.[12 x i32]P"(i32* getelementptr inbounds ([12 x i32]* @Sreg_Array, i64 0, i64 11), i32 undef, i1 false)" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 303 'memshiftread' 'DataOut_11' <Predicate = (select_V_read == 5)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 12> <ShiftMem>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = trunc i32 %DataOut_11 to i8" [Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38]   --->   Operation 304 'trunc' 'trunc_ln23_11' <Predicate = (select_V_read == 5)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %trunc_ln23_11)" [Shift_Register/shift_reg.cpp:38]   --->   Operation 305 'write' <Predicate = (select_V_read == 5)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:39]   --->   Operation 306 'br' <Predicate = (select_V_read == 5)> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "ret void" [Shift_Register/shift_reg.cpp:44]   --->   Operation 307 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 2.32>
ST_14 : Operation 308 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_7 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 7), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 308 'load' 'shift_reg0_regs_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 309 [1/1] (1.76ns)   --->   "br i1 %en_read, label %._crit_edge.0.i.i, label %shift.exit" [Shift_Register/shift_class.h:43->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 309 'br' <Predicate = true> <Delay = 1.76>
ST_14 : Operation 310 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_1 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 310 'load' 'shift_reg0_regs_load_1' <Predicate = (en_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 311 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_2 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 311 'load' 'shift_reg0_regs_load_2' <Predicate = (en_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_14)   --->   "%select_ln46 = select i1 %load_read, i8 %load_data_0_read, i8 %din0_read" [Shift_Register/shift_class.h:46->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 312 'select' 'select_ln46' <Predicate = (en_read & !srst_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_14 = select i1 %srst_read, i8 0, i8 %select_ln46" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 313 'select' 'select_ln44_14' <Predicate = (en_read)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 2> <Delay = 3.57>
ST_15 : Operation 314 [1/1] (0.97ns)   --->   "%or_ln44 = or i1 %srst_read, %load_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 314 'or' 'or_ln44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%select_ln44_2 = select i1 %srst_read, i8 0, i8 %load_data_6_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 315 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 316 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_1 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 316 'load' 'shift_reg0_regs_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 317 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %or_ln44, i8 %select_ln44_2, i8 %shift_reg0_regs_load_1" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 317 'select' 'select_ln44_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_5)   --->   "%select_ln44_4 = select i1 %srst_read, i8 0, i8 %load_data_5_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 318 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 319 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_2 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 319 'load' 'shift_reg0_regs_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 320 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_5 = select i1 %or_ln44, i8 %select_ln44_4, i8 %shift_reg0_regs_load_2" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 320 'select' 'select_ln44_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 321 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_3 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 321 'load' 'shift_reg0_regs_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 322 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_4 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 322 'load' 'shift_reg0_regs_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 16 <SV = 3> <Delay = 3.57>
ST_16 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_7)   --->   "%select_ln44_6 = select i1 %srst_read, i8 0, i8 %load_data_4_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 323 'select' 'select_ln44_6' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 324 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_3 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 324 'load' 'shift_reg0_regs_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 325 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_7 = select i1 %or_ln44, i8 %select_ln44_6, i8 %shift_reg0_regs_load_3" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 325 'select' 'select_ln44_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_9)   --->   "%select_ln44_8 = select i1 %srst_read, i8 0, i8 %load_data_3_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 326 'select' 'select_ln44_8' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 327 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_4 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 327 'load' 'shift_reg0_regs_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 328 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_9 = select i1 %or_ln44, i8 %select_ln44_8, i8 %shift_reg0_regs_load_4" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 328 'select' 'select_ln44_9' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 329 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_5 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 329 'load' 'shift_reg0_regs_load_5' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 330 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_6 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 330 'load' 'shift_reg0_regs_load_6' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 331 [1/1] (2.32ns)   --->   "store i8 %select_ln44_14, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 331 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 17 <SV = 4> <Delay = 3.57>
ST_17 : Operation 332 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 332 'load' 'shift_reg0_regs_load' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 333 [1/1] (2.32ns)   --->   "store i8 %select_ln44_3, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 333 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 334 [1/1] (2.32ns)   --->   "store i8 %select_ln44_5, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 334 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_11)   --->   "%select_ln44_10 = select i1 %srst_read, i8 0, i8 %load_data_2_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 335 'select' 'select_ln44_10' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 336 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_5 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 336 'load' 'shift_reg0_regs_load_5' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 337 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_11 = select i1 %or_ln44, i8 %select_ln44_10, i8 %shift_reg0_regs_load_5" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 337 'select' 'select_ln44_11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_13)   --->   "%select_ln44_12 = select i1 %srst_read, i8 0, i8 %load_data_1_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 338 'select' 'select_ln44_12' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 339 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_6 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 339 'load' 'shift_reg0_regs_load_6' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 340 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_13 = select i1 %or_ln44, i8 %select_ln44_12, i8 %shift_reg0_regs_load_6" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 340 'select' 'select_ln44_13' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 5> <Delay = 3.57>
ST_18 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_1)   --->   "%select_ln44 = select i1 %srst_read, i8 0, i8 %load_data_7_read" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 341 'select' 'select_ln44' <Predicate = (or_ln44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 342 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 342 'load' 'shift_reg0_regs_load' <Predicate = (!or_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 343 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln44_1 = select i1 %or_ln44, i8 %select_ln44, i8 %shift_reg0_regs_load" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 343 'select' 'select_ln44_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (2.32ns)   --->   "store i8 %select_ln44_7, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 344 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 345 [1/1] (2.32ns)   --->   "store i8 %select_ln44_9, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 345 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 19 <SV = 6> <Delay = 2.32>
ST_19 : Operation 346 [1/1] (2.32ns)   --->   "store i8 %select_ln44_11, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 346 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 347 [1/1] (2.32ns)   --->   "store i8 %select_ln44_13, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 347 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 20 <SV = 7> <Delay = 2.32>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%shift_reg1_regs_2_lo = load i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 348 'load' 'shift_reg1_regs_2_lo' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_2_lo, i8* @shift_reg1_regs_3, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 349 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%shift_reg1_regs_1_lo = load i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 350 'load' 'shift_reg1_regs_1_lo' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 351 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_1_lo, i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 351 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%shift_reg1_regs_0_lo = load i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 352 'load' 'shift_reg1_regs_0_lo' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.00ns)   --->   "store i8 %shift_reg1_regs_0_lo, i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 353 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "store i8 %shift_reg0_regs_load_7, i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:49->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34]   --->   Operation 354 'store' <Predicate = (en_read)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (2.32ns)   --->   "store i8 %select_ln44_1, i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 7), align 1" [Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 355 'store' <Predicate = (en_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_20 : Operation 356 [1/1] (1.76ns)   --->   "br label %shift.exit" [Shift_Register/shift_class.h:52->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 356 'br' <Predicate = (en_read)> <Delay = 1.76>
ST_20 : Operation 357 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_8 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 357 'load' 'shift_reg0_regs_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 21 <SV = 8> <Delay = 2.32>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%dout0_7_write_assig = phi i8 [ %select_ln44_1, %._crit_edge.0.i.i ], [ %shift_reg0_regs_load_7, %5 ]" [Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34]   --->   Operation 358 'phi' 'dout0_7_write_assig' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_8 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 0), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 359 'load' 'shift_reg0_regs_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 360 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_9 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 360 'load' 'shift_reg0_regs_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 361 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_10 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 361 'load' 'shift_reg0_regs_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %shift_reg0_regs_load_8)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 362 'write' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %dout0_7_write_assig)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 363 'write' <Predicate = true> <Delay = 0.00>

State 22 <SV = 9> <Delay = 2.32>
ST_22 : Operation 364 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_9 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 1), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 364 'load' 'shift_reg0_regs_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 365 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_10 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 2), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 365 'load' 'shift_reg0_regs_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 366 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_11 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 366 'load' 'shift_reg0_regs_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 367 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_12 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 367 'load' 'shift_reg0_regs_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_22 : Operation 368 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %shift_reg0_regs_load_9)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 368 'write' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %shift_reg0_regs_load_10)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 369 'write' <Predicate = true> <Delay = 0.00>

State 23 <SV = 10> <Delay = 2.32>
ST_23 : Operation 370 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_11 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 3), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 370 'load' 'shift_reg0_regs_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 371 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_12 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 4), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 371 'load' 'shift_reg0_regs_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 372 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_13 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 372 'load' 'shift_reg0_regs_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 373 [2/2] (2.32ns)   --->   "%shift_reg0_regs_load_14 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 373 'load' 'shift_reg0_regs_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %shift_reg0_regs_load_11)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 374 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %shift_reg0_regs_load_12)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 375 'write' <Predicate = true> <Delay = 0.00>

State 24 <SV = 11> <Delay = 2.32>
ST_24 : Operation 376 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_13 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 5), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 376 'load' 'shift_reg0_regs_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 377 [1/2] (2.32ns)   --->   "%shift_reg0_regs_load_14 = load i8* getelementptr inbounds ([8 x i8]* @shift_reg0_regs, i64 0, i64 6), align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34]   --->   Operation 377 'load' 'shift_reg0_regs_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%shift_reg1_regs_0_lo_1 = load i8* @shift_reg1_regs_0, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 378 'load' 'shift_reg1_regs_0_lo_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 379 [1/1] (0.00ns)   --->   "%shift_reg1_regs_1_lo_1 = load i8* @shift_reg1_regs_1, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 379 'load' 'shift_reg1_regs_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%shift_reg1_regs_2_lo_1 = load i8* @shift_reg1_regs_2, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 380 'load' 'shift_reg1_regs_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%shift_reg1_regs_3_lo = load i8* @shift_reg1_regs_3, align 1" [Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:47->Shift_Register/shift_reg.cpp:34]   --->   Operation 381 'load' 'shift_reg1_regs_3_lo' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %shift_reg0_regs_load_13)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 382 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %shift_reg0_regs_load_14)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 383 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %shift_reg1_regs_0_lo_1)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 384 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %shift_reg1_regs_1_lo_1)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 385 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %shift_reg1_regs_2_lo_1)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 386 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %shift_reg1_regs_3_lo)" [Shift_Register/shift_reg.cpp:34]   --->   Operation 387 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:35]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 1> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%dout_10_write_assig = phi i8 [ %regs_6_9_load, %._crit_edge.0.i ], [ %regs_6_10_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 389 'phi' 'dout_10_write_assig' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%dout_9_write_assign_4 = phi i8 [ %regs_6_8_load, %._crit_edge.0.i ], [ %regs_6_9_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 390 'phi' 'dout_9_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (0.00ns)   --->   "%dout_8_write_assign_4 = phi i8 [ %regs_6_7_load, %._crit_edge.0.i ], [ %regs_6_8_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 391 'phi' 'dout_8_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 392 [1/1] (0.00ns)   --->   "%dout_7_write_assign_4 = phi i8 [ %regs_6_6_load, %._crit_edge.0.i ], [ %regs_6_7_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 392 'phi' 'dout_7_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%dout_6_write_assign_4 = phi i8 [ %regs_6_5_load, %._crit_edge.0.i ], [ %regs_6_6_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 393 'phi' 'dout_6_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 394 [1/1] (0.00ns)   --->   "%dout_5_write_assign_4 = phi i8 [ %regs_6_4_load, %._crit_edge.0.i ], [ %regs_6_5_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 394 'phi' 'dout_5_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%dout_4_write_assign_4 = phi i8 [ %regs_6_3_load, %._crit_edge.0.i ], [ %regs_6_4_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 395 'phi' 'dout_4_write_assign_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%dout_3_write_assign_5 = phi i8 [ %regs_6_2_load, %._crit_edge.0.i ], [ %regs_6_3_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 396 'phi' 'dout_3_write_assign_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%dout_2_write_assign_5 = phi i8 [ %regs_6_1_load, %._crit_edge.0.i ], [ %regs_6_2_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 397 'phi' 'dout_2_write_assign_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%dout_1_write_assign_5 = phi i8 [ %regs_6_0_load, %._crit_edge.0.i ], [ %regs_6_1_load, %2 ]" [Shift_Register/shift_reg_en.cpp:14->Shift_Register/shift_reg.cpp:22]   --->   Operation 398 'phi' 'dout_1_write_assign_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%dout_0_write_assign_3 = phi i8 [ %din0_read, %._crit_edge.0.i ], [ %regs_6_0_load, %2 ]" [Shift_Register/shift_reg.cpp:3]   --->   Operation 399 'phi' 'dout_0_write_assign_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%regs_6_11_load = load i8* @regs_6_11, align 1" [Shift_Register/shift_reg_en.cpp:21->Shift_Register/shift_reg.cpp:22]   --->   Operation 400 'load' 'regs_6_11_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_0, i8 %dout_0_write_assign_3)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 401 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_1, i8 %dout_1_write_assign_5)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 402 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_2, i8 %dout_2_write_assign_5)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 403 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_3, i8 %dout_3_write_assign_5)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 404 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 405 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_4, i8 %dout_4_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 405 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 406 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_5, i8 %dout_5_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 406 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 407 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_6, i8 %dout_6_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 407 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 408 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_7, i8 %dout_7_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 408 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 409 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_8, i8 %dout_8_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 409 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 410 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_9, i8 %dout_9_write_assign_4)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 410 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 411 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_10, i8 %dout_10_write_assig)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 411 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 412 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dout0_11, i8 %regs_6_11_load)" [Shift_Register/shift_reg.cpp:22]   --->   Operation 412 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 413 [1/1] (0.00ns)   --->   "br label %8" [Shift_Register/shift_reg.cpp:23]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'load' operation ('din', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [187]  (2.32 ns)

 <State 2>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [149]  (1.62 ns)

 <State 3>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [151]  (1.62 ns)

 <State 4>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [153]  (1.62 ns)

 <State 5>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [155]  (1.62 ns)

 <State 6>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [157]  (1.62 ns)

 <State 7>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [159]  (1.62 ns)

 <State 8>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [161]  (1.62 ns)

 <State 9>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [163]  (1.62 ns)

 <State 10>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [165]  (1.62 ns)

 <State 11>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [167]  (1.62 ns)

 <State 12>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [169]  (1.62 ns)

 <State 13>: 1.62ns
The critical path consists of the following:
	'memshiftread' operation ('DataOut', Shift_Register/shift_reg_ip.cpp:23->Shift_Register/shift_reg.cpp:38) [171]  (1.62 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('din', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:34->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [187]  (2.32 ns)

 <State 15>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load_1', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [203]  (2.32 ns)
	'select' operation ('select_ln44_3', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [204]  (1.25 ns)

 <State 16>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load_3', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [211]  (2.32 ns)
	'select' operation ('select_ln44_7', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [212]  (1.25 ns)

 <State 17>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load_5', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [219]  (2.32 ns)
	'select' operation ('select_ln44_11', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [220]  (1.25 ns)

 <State 18>: 3.57ns
The critical path consists of the following:
	'load' operation ('shift_reg0_regs_load', Shift_Register/shift_class.h:51->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [199]  (2.32 ns)
	'select' operation ('select_ln44_1', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) [200]  (1.25 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln45', Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) of variable 'select_ln44_11', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34 on array 'shift_reg0_regs' [221]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln45', Shift_Register/shift_class.h:45->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34) of variable 'select_ln44_1', Shift_Register/shift_class.h:44->Shift_Register/shift_reg_class.cpp:35->Shift_Register/shift_reg.cpp:34 on array 'shift_reg0_regs' [201]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[0]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [232]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[1]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [233]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[3]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [235]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'load' operation ('dout0[5]', Shift_Register/shift_class.h:58->Shift_Register/shift_reg_class.cpp:42->Shift_Register/shift_reg.cpp:34) on array 'shift_reg0_regs' [237]  (2.32 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
