TRACE::2022-05-10.18:10:16::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:16::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:16::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:16::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:16::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:16::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-10.18:10:19::SCWPlatform::Opened new HwDB with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-10.18:10:19::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform"
		}]
}
TRACE::2022-05-10.18:10:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-10.18:10:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-10.18:10:19::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-10.18:10:19::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-10.18:10:19::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:19::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:19::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:19::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:19::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:19::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:19::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-05-10.18:10:19::SCWPlatform::Generating the sources  .
TRACE::2022-05-10.18:10:19::SCWBDomain::Generating boot domain sources.
TRACE::2022-05-10.18:10:19::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-05-10.18:10:19::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:19::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:19::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:19::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:19::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-10.18:10:19::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::mss does not exists at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::Creating sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::Adding the swdes entry, created swdb E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::updating the scw layer changes to swdes at   E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::Writing mss at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:19::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-10.18:10:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.18:10:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.18:10:19::SCWBDomain::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-10.18:10:27::SCWPlatform::Generating sources Done.
TRACE::2022-05-10.18:10:27::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:27::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:27::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:27::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:27::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:27::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:27::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:27::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:27::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:27::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-05-10.18:10:27::SCWMssOS::Could not open the swdb for E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-05-10.18:10:27::SCWMssOS::Could not open the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-05-10.18:10:27::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-10.18:10:27::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:27::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:27::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:27::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-10.18:10:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:10:28::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.18:10:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-10.18:10:28::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-10.18:10:28::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::mss does not exists at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::Creating sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::Adding the swdes entry, created swdb E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::updating the scw layer changes to swdes at   E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::Writing mss at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-05-10.18:10:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.18:10:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:28::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:28::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:28::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:28::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:28::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:28::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-05-10.18:10:28::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-05-10.18:10:29::SCWPlatform::Started generating the artifacts platform Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:10:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-10.18:10:29::SCWPlatform::Started generating the artifacts for system configuration Gigabit_Ethernet_Platform
LOG::2022-05-10.18:10:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-10.18:10:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-10.18:10:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-10.18:10:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-05-10.18:10:29::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-10.18:10:29::SCWSystem::Not a boot domain 
LOG::2022-05-10.18:10:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-10.18:10:29::SCWDomain::Generating domain artifcats
TRACE::2022-05-10.18:10:29::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-10.18:10:29::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/qemu/
TRACE::2022-05-10.18:10:29::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/standalone_domain/qemu/
TRACE::2022-05-10.18:10:29::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-10.18:10:29::SCWMssOS::Could not open the swdb for E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2022-05-10.18:10:29::SCWMssOS::Could not open the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-05-10.18:10:29::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-10.18:10:29::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-10.18:10:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:10:29::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-05-10.18:10:29::SCWMssOS::Mss edits present, copying mssfile into export location E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.18:10:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-10.18:10:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-10.18:10:29::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-10.18:10:29::SCWMssOS::Copying to export directory.
TRACE::2022-05-10.18:10:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-10.18:10:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-05-10.18:10:29::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-05-10.18:10:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-10.18:10:29::SCWSystem::Completed Processing the sysconfig Gigabit_Ethernet_Platform
LOG::2022-05-10.18:10:29::SCWPlatform::Completed generating the artifacts for system configuration Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:10:29::SCWPlatform::Started preparing the platform 
TRACE::2022-05-10.18:10:29::SCWSystem::Writing the bif file for system config Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:10:29::SCWSystem::dir created 
TRACE::2022-05-10.18:10:29::SCWSystem::Writing the bif 
TRACE::2022-05-10.18:10:29::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-10.18:10:29::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-10.18:10:29::SCWPlatform::Completed generating the platform
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-10.18:10:29::SCWPlatform::updated the xpfm file.
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:29::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_1
TRACE::2022-05-10.18:10:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:29::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:29::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-10.18:10:29::SCWPlatform::Clearing the existing platform
TRACE::2022-05-10.18:10:29::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-10.18:10:29::SCWBDomain::clearing the fsbl build
TRACE::2022-05-10.18:10:29::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:29::SCWSystem::Clearing the domains completed.
TRACE::2022-05-10.18:10:29::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:29::SCWPlatform:: Platform location is E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:30::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:30::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:30::SCWPlatform::Removing the HwDB with name E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:30::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:30::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:30::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:30::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:30::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:30::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened new HwDB with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWReader::Active system found as  Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:10:32::SCWReader::Handling sysconfig Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:10:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-10.18:10:32::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-10.18:10:32::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-10.18:10:32::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-10.18:10:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:10:32::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-05-10.18:10:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-10.18:10:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWReader::No isolation master present  
TRACE::2022-05-10.18:10:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-10.18:10:32::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-10.18:10:32::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-10.18:10:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:10:32::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-10.18:10:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWReader::No isolation master present  
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:32::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:32::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:32::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:32::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:32::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:32::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::In reload Mss file.
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:33::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:33::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-10.18:10:33::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-05-10.18:10:33::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-05-10.18:10:33::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-10.18:10:33::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-10.18:10:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:10:33::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:33::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:33::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:33::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::In reload Mss file.
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:33::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:33::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:33::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-10.18:10:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:10:33::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:10:33::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:10:33::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:10:33::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:10:33::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:10:33::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:10:33::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-05-10.18:12:18::SCWPlatform::Started generating the artifacts platform Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:12:18::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-10.18:12:18::SCWPlatform::Started generating the artifacts for system configuration Gigabit_Ethernet_Platform
LOG::2022-05-10.18:12:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-10.18:12:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-10.18:12:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-10.18:12:18::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-10.18:12:18::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:18::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:18::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:18::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:12:18::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:18::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:12:18::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:12:18::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:12:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:12:18::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:12:18::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:12:18::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:12:18::SCWBDomain::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-10.18:12:18::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.18:12:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-10.18:12:18::SCWBDomain::System Command Ran  E:&  cd  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl & make 
TRACE::2022-05-10.18:12:19::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-05-10.18:12:19::SCWBDomain::make[1]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-10.18:12:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-10.18:12:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-10.18:12:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-10.18:12:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.18:12:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.18:12:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:19::SCWBDomain::sp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:19::SCWBDomain::p/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2022-05-10.18:12:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-10.18:12:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:19::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-10.18:12:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-10.18:12:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-10.18:12:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-10.18:12:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.18:12:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.18:12:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[3]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[3]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:20::SCWBDomain::sp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:20::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-05-10.18:12:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2022-05-10.18:12:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:21::SCWBDomain::sp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2022-05-10.18:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:21::SCWBDomain::sp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-10.18:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-10.18:12:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-10.18:12:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:21::SCWBDomain::sp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-10.18:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-05-10.18:12:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-05-10.18:12:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:21::SCWBDomain::sp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-10.18:12:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.18:12:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.18:12:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:21::SCWBDomain::sp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-05-10.18:12:21::SCWBDomain::"Compiling ddrps"

TRACE::2022-05-10.18:12:21::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:21::SCWBDomain::p/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-05-10.18:12:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-10.18:12:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:22::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:22::SCWBDomain::sp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-05-10.18:12:22::SCWBDomain::"Compiling devcfg"

TRACE::2022-05-10.18:12:23::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:23::SCWBDomain::p/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-05-10.18:12:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-10.18:12:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.18:12:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.18:12:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:23::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:23::SCWBDomain::sp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-05-10.18:12:23::SCWBDomain::"Compiling dmaps"

TRACE::2022-05-10.18:12:24::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:24::SCWBDomain::p/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-05-10.18:12:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-10.18:12:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-10.18:12:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-10.18:12:24::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:24::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:24::SCWBDomain::sp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-05-10.18:12:24::SCWBDomain::"Compiling emacps"

TRACE::2022-05-10.18:12:25::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:25::SCWBDomain::p/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-05-10.18:12:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-10.18:12:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:26::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:26::SCWBDomain::sp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-05-10.18:12:26::SCWBDomain::"Compiling gpiops"

TRACE::2022-05-10.18:12:27::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:27::SCWBDomain::p/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-05-10.18:12:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-10.18:12:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:27::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:27::SCWBDomain::sp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2022-05-10.18:12:27::SCWBDomain::"Compiling iicps"

TRACE::2022-05-10.18:12:28::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:28::SCWBDomain::p/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2022-05-10.18:12:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-10.18:12:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:29::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:29::SCWBDomain::sp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-05-10.18:12:29::SCWBDomain::"Compiling qspips"

TRACE::2022-05-10.18:12:30::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:30::SCWBDomain::p/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-05-10.18:12:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-10.18:12:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:30::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:30::SCWBDomain::sp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-05-10.18:12:30::SCWBDomain::"Compiling scugic"

TRACE::2022-05-10.18:12:31::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:31::SCWBDomain::p/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-05-10.18:12:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-10.18:12:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:31::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:31::SCWBDomain::sp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-05-10.18:12:31::SCWBDomain::"Compiling scutimer"

TRACE::2022-05-10.18:12:32::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:32::SCWBDomain::p/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-05-10.18:12:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-10.18:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:32::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:32::SCWBDomain::sp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-05-10.18:12:32::SCWBDomain::"Compiling scuwdt"

TRACE::2022-05-10.18:12:32::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:32::SCWBDomain::p/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-05-10.18:12:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-10.18:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-05-10.18:12:32::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-05-10.18:12:32::SCWBDomain::les -g -Wall -Wextra"

TRACE::2022-05-10.18:12:32::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:32::SCWBDomain::sp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-05-10.18:12:32::SCWBDomain::"Compiling sdps"

TRACE::2022-05-10.18:12:33::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:33::SCWBDomain::p/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-05-10.18:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-10.18:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.18:12:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.18:12:33::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:33::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:33::SCWBDomain::sp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-05-10.18:12:33::SCWBDomain::"Compiling standalone"

TRACE::2022-05-10.18:12:38::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:38::SCWBDomain::p/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-05-10.18:12:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-10.18:12:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:38::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:38::SCWBDomain::sp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-05-10.18:12:38::SCWBDomain::"Compiling uartps"

TRACE::2022-05-10.18:12:39::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:39::SCWBDomain::p/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-05-10.18:12:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-10.18:12:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.18:12:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.18:12:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:39::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:39::SCWBDomain::sp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-05-10.18:12:39::SCWBDomain::"Compiling usbps"

TRACE::2022-05-10.18:12:40::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:40::SCWBDomain::p/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-05-10.18:12:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-10.18:12:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:40::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:40::SCWBDomain::sp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-05-10.18:12:40::SCWBDomain::"Compiling xadcps"

TRACE::2022-05-10.18:12:41::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:41::SCWBDomain::p/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-05-10.18:12:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2022-05-10.18:12:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:41::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:41::SCWBDomain::sp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-05-10.18:12:41::SCWBDomain::"Compiling XilFFs Library"

TRACE::2022-05-10.18:12:43::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-05-10.18:12:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2022-05-10.18:12:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:43::SCWBDomain::make[2]: Entering directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_b
TRACE::2022-05-10.18:12:43::SCWBDomain::sp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-05-10.18:12:43::SCWBDomain::make[2]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:43::SCWBDomain::p/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-05-10.18:12:43::SCWBDomain::'Finished building libraries'

TRACE::2022-05-10.18:12:43::SCWBDomain::make[1]: Leaving directory 'E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bs
TRACE::2022-05-10.18:12:43::SCWBDomain::p'

TRACE::2022-05-10.18:12:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-05-10.18:12:43::SCWBDomain::include -I.

TRACE::2022-05-10.18:12:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-05-10.18:12:43::SCWBDomain::9_0/include -I.

TRACE::2022-05-10.18:12:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-05-10.18:12:43::SCWBDomain::0/include -I.

TRACE::2022-05-10.18:12:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-05-10.18:12:43::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-05-10.18:12:44::SCWBDomain::0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-05-10.18:12:44::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-05-10.18:12:44::SCWBDomain::9_0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-05-10.18:12:44::SCWBDomain::0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-05-10.18:12:44::SCWBDomain::9_0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-05-10.18:12:44::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-05-10.18:12:44::SCWBDomain::9_0/include -I.

TRACE::2022-05-10.18:12:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-05-10.18:12:44::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-10.18:12:45::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2022-05-10.18:12:45::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-05-10.18:12:45::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2022-05-10.18:12:45::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2022-05-10.18:12:45::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-10.18:12:45::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-10.18:12:45::SCWSystem::Not a boot domain 
LOG::2022-05-10.18:12:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-10.18:12:45::SCWDomain::Generating domain artifcats
TRACE::2022-05-10.18:12:45::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-10.18:12:45::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/qemu/
TRACE::2022-05-10.18:12:45::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/standalone_domain/qemu/
TRACE::2022-05-10.18:12:45::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-10.18:12:45::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:45::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:45::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:45::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:12:45::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:12:45::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:12:45::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:12:45::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:12:45::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:12:45::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:12:45::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:12:45::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:12:45::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:12:45::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-10.18:12:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-10.18:12:45::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:12:45::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-05-10.18:12:45::SCWMssOS::Mss edits present, copying mssfile into export location E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:12:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-10.18:12:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-10.18:12:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-10.18:12:45::SCWMssOS::doing bsp build ... 
TRACE::2022-05-10.18:12:45::SCWMssOS::System Command Ran  E: & cd  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-10.18:12:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-10.18:12:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-10.18:12:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-10.18:12:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.18:12:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.18:12:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-10.18:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-10.18:12:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-10.18:12:46::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-10.18:12:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-10.18:12:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-10.18:12:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-10.18:12:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-10.18:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-10.18:12:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-10.18:12:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-10.18:12:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2022-05-10.18:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-10.18:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-05-10.18:12:46::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-05-10.18:12:46::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2022-05-10.18:12:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-10.18:12:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.18:12:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.18:12:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:47::SCWMssOS::"Compiling ddrps"

TRACE::2022-05-10.18:12:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-10.18:12:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:47::SCWMssOS::"Compiling devcfg"

TRACE::2022-05-10.18:12:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-10.18:12:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.18:12:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.18:12:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:48::SCWMssOS::"Compiling dmaps"

TRACE::2022-05-10.18:12:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-10.18:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-10.18:12:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-10.18:12:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:49::SCWMssOS::"Compiling emacps"

TRACE::2022-05-10.18:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-10.18:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:50::SCWMssOS::"Compiling gpiops"

TRACE::2022-05-10.18:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-10.18:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:51::SCWMssOS::"Compiling iicps"

TRACE::2022-05-10.18:12:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-10.18:12:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:53::SCWMssOS::"Compiling qspips"

TRACE::2022-05-10.18:12:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-10.18:12:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:54::SCWMssOS::"Compiling scugic"

TRACE::2022-05-10.18:12:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-10.18:12:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-10.18:12:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-10.18:12:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:55::SCWMssOS::"Compiling scutimer"

TRACE::2022-05-10.18:12:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-10.18:12:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:12:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:12:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:12:55::SCWMssOS::"Compiling scuwdt"

TRACE::2022-05-10.18:12:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-10.18:12:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-05-10.18:12:56::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-05-10.18:12:56::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-05-10.18:12:56::SCWMssOS::"Compiling sdps"

TRACE::2022-05-10.18:12:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-10.18:12:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-10.18:12:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-10.18:12:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-10.18:12:57::SCWMssOS::"Compiling standalone"

TRACE::2022-05-10.18:13:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-10.18:13:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:13:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:13:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:13:01::SCWMssOS::"Compiling uartps"

TRACE::2022-05-10.18:13:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-10.18:13:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-10.18:13:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-10.18:13:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-10.18:13:02::SCWMssOS::"Compiling usbps"

TRACE::2022-05-10.18:13:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-10.18:13:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-10.18:13:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-10.18:13:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-10.18:13:04::SCWMssOS::"Compiling xadcps"

TRACE::2022-05-10.18:13:05::SCWMssOS::'Finished building libraries'

TRACE::2022-05-10.18:13:05::SCWMssOS::Copying to export directory.
TRACE::2022-05-10.18:13:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-10.18:13:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-10.18:13:05::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-10.18:13:05::SCWSystem::Completed Processing the sysconfig Gigabit_Ethernet_Platform
LOG::2022-05-10.18:13:05::SCWPlatform::Completed generating the artifacts for system configuration Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:13:05::SCWPlatform::Started preparing the platform 
TRACE::2022-05-10.18:13:05::SCWSystem::Writing the bif file for system config Gigabit_Ethernet_Platform
TRACE::2022-05-10.18:13:05::SCWSystem::dir created 
TRACE::2022-05-10.18:13:05::SCWSystem::Writing the bif 
TRACE::2022-05-10.18:13:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-10.18:13:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-10.18:13:05::SCWPlatform::Completed generating the platform
TRACE::2022-05-10.18:13:05::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:13:05::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:13:05::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:13:05::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:13:05::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:13:05::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:13:05::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-10.18:13:05::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:13:05::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:13:05::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:13:05::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:13:05::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:13:05::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:13:05::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:13:05::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-10.18:13:05::SCWPlatform::updated the xpfm file.
TRACE::2022-05-10.18:13:05::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA given E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-10.18:13:05::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-10.18:13:05::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-10.18:13:05::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:13:05::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper_2
TRACE::2022-05-10.18:13:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-10.18:13:05::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-10.18:13:05::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-10.18:13:05::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_Workspace/Experiments_V3/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:17::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:17::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:17::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:19::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:19::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:19::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened new HwDB with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWReader::Active system found as  Gigabit_Ethernet_Platform
TRACE::2022-05-12.12:16:21::SCWReader::Handling sysconfig Gigabit_Ethernet_Platform
TRACE::2022-05-12.12:16:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.12:16:21::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-12.12:16:21::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-12.12:16:21::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-12.12:16:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.12:16:21::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-05-12.12:16:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.12:16:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWReader::No isolation master present  
TRACE::2022-05-12.12:16:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.12:16:21::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-12.12:16:21::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-12.12:16:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.12:16:21::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.12:16:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWReader::No isolation master present  
LOG::2022-05-12.12:16:21::SCWPlatform::Started generating the artifacts platform Gigabit_Ethernet_Platform
TRACE::2022-05-12.12:16:21::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-12.12:16:21::SCWPlatform::Started generating the artifacts for system configuration Gigabit_Ethernet_Platform
LOG::2022-05-12.12:16:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-12.12:16:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-12.12:16:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.12:16:21::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWBDomain::Completed writing the mss file at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-12.12:16:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.12:16:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-12.12:16:21::SCWBDomain::System Command Ran  E:&  cd  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl & make 
TRACE::2022-05-12.12:16:21::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2022-05-12.12:16:21::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-12.12:16:21::SCWSystem::Not a boot domain 
LOG::2022-05-12.12:16:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-12.12:16:21::SCWDomain::Generating domain artifcats
TRACE::2022-05-12.12:16:21::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-12.12:16:21::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/qemu/
TRACE::2022-05-12.12:16:21::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/standalone_domain/qemu/
TRACE::2022-05-12.12:16:21::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:21::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:21::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:21::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:21::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:21::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-05-12.12:16:21::SCWMssOS::Mss edits present, copying mssfile into export location E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-12.12:16:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-12.12:16:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-12.12:16:21::SCWMssOS::doing bsp build ... 
TRACE::2022-05-12.12:16:21::SCWMssOS::System Command Ran  E: & cd  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-12.12:16:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-12.12:16:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.12:16:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.12:16:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.12:16:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.12:16:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.12:16:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.12:16:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.12:16:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.12:16:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-12.12:16:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-12.12:16:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-12.12:16:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-12.12:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.12:16:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.12:16:23::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-12.12:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-12.12:16:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-12.12:16:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-12.12:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-12.12:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.12:16:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.12:16:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-12.12:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-12.12:16:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-12.12:16:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-12.12:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-12.12:16:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-12.12:16:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2022-05-12.12:16:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-12.12:16:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-05-12.12:16:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-05-12.12:16:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:24::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2022-05-12.12:16:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-12.12:16:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.12:16:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.12:16:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:24::SCWMssOS::"Compiling ddrps"

TRACE::2022-05-12.12:16:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-12.12:16:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:24::SCWMssOS::"Compiling devcfg"

TRACE::2022-05-12.12:16:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-12.12:16:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.12:16:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.12:16:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:25::SCWMssOS::"Compiling dmaps"

TRACE::2022-05-12.12:16:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-12.12:16:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-12.12:16:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-12.12:16:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:27::SCWMssOS::"Compiling emacps"

TRACE::2022-05-12.12:16:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-12.12:16:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:28::SCWMssOS::"Compiling gpiops"

TRACE::2022-05-12.12:16:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-12.12:16:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:29::SCWMssOS::"Compiling iicps"

TRACE::2022-05-12.12:16:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-12.12:16:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:31::SCWMssOS::"Compiling qspips"

TRACE::2022-05-12.12:16:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-12.12:16:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:32::SCWMssOS::"Compiling scugic"

TRACE::2022-05-12.12:16:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-12.12:16:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-12.12:16:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-12.12:16:33::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:34::SCWMssOS::"Compiling scutimer"

TRACE::2022-05-12.12:16:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-12.12:16:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:34::SCWMssOS::"Compiling scuwdt"

TRACE::2022-05-12.12:16:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-12.12:16:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-05-12.12:16:35::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-05-12.12:16:35::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-05-12.12:16:35::SCWMssOS::"Compiling sdps"

TRACE::2022-05-12.12:16:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-12.12:16:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-12.12:16:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-12.12:16:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:36::SCWMssOS::"Compiling standalone"

TRACE::2022-05-12.12:16:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-12.12:16:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:41::SCWMssOS::"Compiling uartps"

TRACE::2022-05-12.12:16:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-12.12:16:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-12.12:16:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-12.12:16:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-12.12:16:42::SCWMssOS::"Compiling usbps"

TRACE::2022-05-12.12:16:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-12.12:16:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-12.12:16:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-12.12:16:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-12.12:16:43::SCWMssOS::"Compiling xadcps"

TRACE::2022-05-12.12:16:44::SCWMssOS::'Finished building libraries'

TRACE::2022-05-12.12:16:44::SCWMssOS::Copying to export directory.
TRACE::2022-05-12.12:16:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-12.12:16:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-12.12:16:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-12.12:16:45::SCWSystem::Completed Processing the sysconfig Gigabit_Ethernet_Platform
LOG::2022-05-12.12:16:45::SCWPlatform::Completed generating the artifacts for system configuration Gigabit_Ethernet_Platform
TRACE::2022-05-12.12:16:45::SCWPlatform::Started preparing the platform 
TRACE::2022-05-12.12:16:45::SCWSystem::Writing the bif file for system config Gigabit_Ethernet_Platform
TRACE::2022-05-12.12:16:45::SCWSystem::dir created 
TRACE::2022-05-12.12:16:45::SCWSystem::Writing the bif 
TRACE::2022-05-12.12:16:45::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-12.12:16:45::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-12.12:16:45::SCWPlatform::Completed generating the platform
TRACE::2022-05-12.12:16:45::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:45::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:45::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:45::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:45::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:45::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:45::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.12:16:45::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:45::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:45::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:45::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:45::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:45::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:45::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:45::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-12.12:16:45::SCWPlatform::updated the xpfm file.
TRACE::2022-05-12.12:16:45::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.12:16:45::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.12:16:45::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.12:16:45::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:45::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.12:16:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.12:16:45::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.12:16:45::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.12:16:45::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:41::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:41::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:41::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:44::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:44::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:44::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened new HwDB with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWReader::Active system found as  Gigabit_Ethernet_Platform
TRACE::2022-05-12.17:59:47::SCWReader::Handling sysconfig Gigabit_Ethernet_Platform
TRACE::2022-05-12.17:59:47::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.17:59:47::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-12.17:59:47::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-12.17:59:47::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-12.17:59:47::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.17:59:47::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:47::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:47::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-05-12.17:59:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.17:59:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:47::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWReader::No isolation master present  
TRACE::2022-05-12.17:59:47::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-12.17:59:47::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-12.17:59:47::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:47::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-12.17:59:47::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.17:59:47::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-12.17:59:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:47::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWReader::No isolation master present  
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:47::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:47::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:47::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:47::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:47::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:47::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-12.17:59:48::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:48::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:48::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:48::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:48::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:48::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:48::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:48::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:48::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:48::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:48::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::In reload Mss file.
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:49::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:49::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-12.17:59:49::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-05-12.17:59:49::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-05-12.17:59:49::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-12.17:59:49::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-12.17:59:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.17:59:49::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:49::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:49::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:49::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::In reload Mss file.
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:49::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:49::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:49::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-12.17:59:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-12.17:59:49::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-12.17:59:49::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-12.17:59:49::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-12.17:59:49::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-12.17:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-12.17:59:49::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-12.17:59:49::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-12.17:59:49::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:20::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:20::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:20::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:22::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:22::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:22::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened new HwDB with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWReader::Active system found as  Gigabit_Ethernet_Platform
TRACE::2022-05-13.10:42:23::SCWReader::Handling sysconfig Gigabit_Ethernet_Platform
TRACE::2022-05-13.10:42:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-13.10:42:23::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-13.10:42:23::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-13.10:42:23::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-13.10:42:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-13.10:42:23::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-05-13.10:42:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-13.10:42:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWReader::No isolation master present  
TRACE::2022-05-13.10:42:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-13.10:42:23::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-05-13.10:42:23::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-13.10:42:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-13.10:42:23::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-13.10:42:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWReader::No isolation master present  
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-13.10:42:23::SCWMssOS::Writing the mss file completed E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:23::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:23::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:23::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:23::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:23::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:23::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:24::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:24::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:24::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:24::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:24::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:24::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:24::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:24::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:24::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:24::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:24::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:24::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-13.10:42:24::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-13.10:42:24::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::In reload Mss file.
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:25::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:25::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-13.10:42:25::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-05-13.10:42:25::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-05-13.10:42:25::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-13.10:42:25::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-13.10:42:25::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-13.10:42:25::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:25::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:25::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:25::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::In reload Mss file.
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:25::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:25::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:25::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-13.10:42:25::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-13.10:42:25::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.10:42:25::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.10:42:25::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.10:42:25::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.10:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.10:42:25::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.10:42:25::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.10:42:25::SCWMssOS::Removing the swdes entry for  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-05-13.11:00:42::SCWPlatform::Started generating the artifacts platform Gigabit_Ethernet_Platform
TRACE::2022-05-13.11:00:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-13.11:00:43::SCWPlatform::Started generating the artifacts for system configuration Gigabit_Ethernet_Platform
LOG::2022-05-13.11:00:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-13.11:00:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-13.11:00:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-13.11:00:43::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-13.11:00:43::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:43::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:43::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:43::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.11:00:43::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:43::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.11:00:43::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:00:43::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:00:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.11:00:43::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.11:00:43::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.11:00:43::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.11:00:43::SCWBDomain::Completed writing the mss file at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-13.11:00:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-13.11:00:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-13.11:00:43::SCWBDomain::System Command Ran  E:&  cd  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl & make 
TRACE::2022-05-13.11:00:44::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2022-05-13.11:00:44::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-13.11:00:44::SCWSystem::Not a boot domain 
LOG::2022-05-13.11:00:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-13.11:00:44::SCWDomain::Generating domain artifcats
TRACE::2022-05-13.11:00:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-13.11:00:44::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/qemu/
TRACE::2022-05-13.11:00:44::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/export/Gigabit_Ethernet_Platform/sw/Gigabit_Ethernet_Platform/standalone_domain/qemu/
TRACE::2022-05-13.11:00:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-13.11:00:44::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:44::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:44::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:44::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.11:00:44::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:00:44::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.11:00:44::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:00:44::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.11:00:44::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:00:44::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.11:00:44::SCWMssOS::No sw design opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:00:44::SCWMssOS::mss exists loading the mss file  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:00:44::SCWMssOS::Opened the sw design from mss  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:00:44::SCWMssOS::Adding the swdes entry E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-05-13.11:00:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-13.11:00:44::SCWMssOS::Opened the sw design.  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:00:44::SCWMssOS::Completed writing the mss file at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-05-13.11:00:44::SCWMssOS::Mss edits present, copying mssfile into export location E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:00:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-13.11:00:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-13.11:00:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-13.11:00:44::SCWMssOS::doing bsp build ... 
TRACE::2022-05-13.11:00:44::SCWMssOS::System Command Ran  E: & cd  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-05-13.11:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-13.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-13.11:00:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-13.11:00:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-13.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-13.11:00:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-13.11:00:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-13.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-13.11:00:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-13.11:00:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-13.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-13.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-13.11:00:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-13.11:00:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-13.11:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-13.11:00:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-13.11:00:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-13.11:00:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-13.11:00:45::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-13.11:00:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-13.11:00:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-13.11:00:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-13.11:00:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-13.11:00:45::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-13.11:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-13.11:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-13.11:00:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-13.11:00:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-13.11:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-13.11:00:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-13.11:00:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2022-05-13.11:00:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-13.11:00:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-13.11:00:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:46::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2022-05-13.11:00:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2022-05-13.11:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-05-13.11:00:50::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-05-13.11:00:50::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:50::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2022-05-13.11:00:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2022-05-13.11:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-13.11:00:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-13.11:00:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:50::SCWMssOS::"Compiling ddrps"

TRACE::2022-05-13.11:00:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2022-05-13.11:00:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:00:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:00:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:00:51::SCWMssOS::"Compiling devcfg"

TRACE::2022-05-13.11:00:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2022-05-13.11:00:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-13.11:00:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-13.11:00:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:52::SCWMssOS::"Compiling dmaps"

TRACE::2022-05-13.11:00:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2022-05-13.11:00:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-13.11:00:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-13.11:00:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:00:53::SCWMssOS::"Compiling emacps"

TRACE::2022-05-13.11:00:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2022-05-13.11:00:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:00:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:00:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:00:54::SCWMssOS::"Compiling gpiops"

TRACE::2022-05-13.11:00:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2022-05-13.11:00:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:00:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:00:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:00:55::SCWMssOS::"Compiling iicps"

TRACE::2022-05-13.11:00:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2022-05-13.11:00:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:00:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:00:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:00:57::SCWMssOS::"Compiling qspips"

TRACE::2022-05-13.11:00:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2022-05-13.11:00:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:00:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:00:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:00:58::SCWMssOS::"Compiling scugic"

TRACE::2022-05-13.11:01:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2022-05-13.11:01:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-13.11:01:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-13.11:01:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:01:00::SCWMssOS::"Compiling scutimer"

TRACE::2022-05-13.11:01:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2022-05-13.11:01:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:01:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:01:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:01:00::SCWMssOS::"Compiling scuwdt"

TRACE::2022-05-13.11:01:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2022-05-13.11:01:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-05-13.11:01:01::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-05-13.11:01:01::SCWMssOS::les -g -Wall -Wextra"

TRACE::2022-05-13.11:01:01::SCWMssOS::"Compiling sdps"

TRACE::2022-05-13.11:01:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2022-05-13.11:01:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-13.11:01:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-13.11:01:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-13.11:01:02::SCWMssOS::"Compiling standalone"

TRACE::2022-05-13.11:01:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2022-05-13.11:01:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:01:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:01:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:01:08::SCWMssOS::"Compiling uartps"

TRACE::2022-05-13.11:01:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2022-05-13.11:01:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-13.11:01:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-13.11:01:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-13.11:01:10::SCWMssOS::"Compiling usbps"

TRACE::2022-05-13.11:01:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2022-05-13.11:01:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-13.11:01:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-13.11:01:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-13.11:01:11::SCWMssOS::"Compiling xadcps"

TRACE::2022-05-13.11:01:12::SCWMssOS::'Finished building libraries'

TRACE::2022-05-13.11:01:12::SCWMssOS::Copying to export directory.
TRACE::2022-05-13.11:01:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-13.11:01:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-13.11:01:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-13.11:01:12::SCWSystem::Completed Processing the sysconfig Gigabit_Ethernet_Platform
LOG::2022-05-13.11:01:12::SCWPlatform::Completed generating the artifacts for system configuration Gigabit_Ethernet_Platform
TRACE::2022-05-13.11:01:12::SCWPlatform::Started preparing the platform 
TRACE::2022-05-13.11:01:12::SCWSystem::Writing the bif file for system config Gigabit_Ethernet_Platform
TRACE::2022-05-13.11:01:12::SCWSystem::dir created 
TRACE::2022-05-13.11:01:12::SCWSystem::Writing the bif 
TRACE::2022-05-13.11:01:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-13.11:01:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-13.11:01:12::SCWPlatform::Completed generating the platform
TRACE::2022-05-13.11:01:12::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.11:01:12::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.11:01:12::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:01:12::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.11:01:12::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.11:01:12::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.11:01:12::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-13.11:01:12::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.11:01:12::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.11:01:12::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:01:12::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.11:01:12::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:01:12::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.11:01:12::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:01:12::SCWWriter::formatted JSON is {
	"platformName":	"Gigabit_Ethernet_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Gigabit_Ethernet_Platform",
	"platHandOff":	"E:/Git_Repositories/Vivado_Workspace/LWIP_Stack_Test/LWIP_Stack_Test_wrapper_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/LWIP_Stack_Test_wrapper_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Gigabit_Ethernet_Platform",
	"systems":	[{
			"systemName":	"Gigabit_Ethernet_Platform",
			"systemDesc":	"Gigabit_Ethernet_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Gigabit_Ethernet_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1ae1b6316f4baf93c306649432db63bf",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e1e44531139312af8800eac4047b24e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-13.11:01:12::SCWPlatform::updated the xpfm file.
TRACE::2022-05-13.11:01:12::SCWPlatform::Trying to open the hw design at E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA given E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA absoulate path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform::DSA directory E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw
TRACE::2022-05-13.11:01:12::SCWPlatform:: Platform Path E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/hw/LWIP_Stack_Test_wrapper_v1.xsa
TRACE::2022-05-13.11:01:12::SCWPlatform:: Unique name xilinx:eclypse-z7::0.0
TRACE::2022-05-13.11:01:12::SCWPlatform::Trying to set the existing hwdb with name LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:01:12::SCWPlatform::Opened existing hwdb LWIP_Stack_Test_wrapper
TRACE::2022-05-13.11:01:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-13.11:01:12::SCWMssOS::Checking the sw design at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-05-13.11:01:12::SCWMssOS::DEBUG:  swdes dump  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-13.11:01:12::SCWMssOS::Sw design exists and opened at  E:/Git_Repositories/Vitis_projects/Experiments/GEM/Gigabit_Ethernet_Platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
