Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Dec 27 12:38:00 2014
| Host         : eden-qosmio-ubuntu running 64-bit Ubuntu 14.10
| Command      : report_clock_utilization -file encoder_clock_utilization_placed.rpt
| Design       : encoder
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+---------------+-----------+
|       |                    |               |   Num Loads  |       |               |           |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |    7 |     5 |    no |         1.878 |     0.241 |
|     2 | trig1_BUFG_inst    | trig1_BUFG    |   32 |     8 |    no |         1.837 |     0.118 |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------+------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                         |                                                |   Num Loads  |       |               |           |
+-------+-----------------------------------------+------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                           | Net Name                                       | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | display/cd/genblk1[0].dividers.d/Q_reg  | display/cd/genblk1[0].dividers.d/O1            |    2 |     2 |    no |         0.648 |     0.177 |
|     2 | display/cd/genblk1[10].dividers.d/Q_reg | display/cd/genblk1[10].dividers.d/O1           |    2 |     2 |    no |         0.783 |     0.501 |
|     3 | display/cd/genblk1[11].dividers.d/Q_reg | display/cd/genblk1[11].dividers.d/O1           |    2 |     2 |    no |         0.645 |     0.173 |
|     4 | display/cd/genblk1[1].dividers.d/Q_reg  | display/cd/genblk1[1].dividers.d/O1            |    2 |     2 |    no |         0.591 |     0.309 |
|     5 | display/cd/genblk1[2].dividers.d/Q_reg  | display/cd/genblk1[2].dividers.d/O1            |    2 |     2 |    no |         0.487 |     0.205 |
|     6 | display/cd/genblk1[3].dividers.d/Q_reg  | display/cd/genblk1[3].dividers.d/O1            |    2 |     2 |    no |         0.653 |     0.181 |
|     7 | display/cd/genblk1[4].dividers.d/Q_reg  | display/cd/genblk1[4].dividers.d/O1            |    2 |     2 |    no |         0.497 |     0.090 |
|     8 | display/cd/genblk1[5].dividers.d/Q_reg  | display/cd/genblk1[5].dividers.d/O1            |    2 |     2 |    no |         0.447 |     0.165 |
|     9 | display/cd/genblk1[6].dividers.d/Q_reg  | display/cd/genblk1[6].dividers.d/O1            |    2 |     2 |    no |         0.636 |     0.354 |
|    10 | display/cd/genblk1[7].dividers.d/Q_reg  | display/cd/genblk1[7].dividers.d/O1            |    2 |     2 |    no |         0.497 |     0.049 |
|    11 | display/cd/genblk1[8].dividers.d/Q_reg  | display/cd/genblk1[8].dividers.d/O1            |    2 |     2 |    no |         0.645 |     0.173 |
|    12 | display/cd/genblk1[9].dividers.d/Q_reg  | display/cd/genblk1[9].dividers.d/O1            |    2 |     2 |    no |         0.613 |     0.331 |
|    13 | display/cd/genblk1[12].dividers.d/Q_reg | display/cd/genblk1[12].dividers.d/dividedclock |    4 |     2 |    no |         0.597 |     0.271 |
+-------+-----------------------------------------+------------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   54 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   7 |     0 |        0 | clk_IBUF_BUFG  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | trig1_BUFG     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells trig1_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[0].dividers.d/O1" driven by instance "display/cd/genblk1[0].dividers.d/Q_reg" located at site "SLICE_X82Y77"
#startgroup
create_pblock CLKAG_display/cd/genblk1[0].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[0].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[0].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[0].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[10].dividers.d/O1" driven by instance "display/cd/genblk1[10].dividers.d/Q_reg" located at site "SLICE_X85Y77"
#startgroup
create_pblock CLKAG_display/cd/genblk1[10].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[10].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[10].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[10].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[11].dividers.d/O1" driven by instance "display/cd/genblk1[11].dividers.d/Q_reg" located at site "SLICE_X88Y77"
#startgroup
create_pblock CLKAG_display/cd/genblk1[11].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[11].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[11].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[11].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[12].dividers.d/dividedclock" driven by instance "display/cd/genblk1[12].dividers.d/Q_reg" located at site "SLICE_X89Y77"
#startgroup
create_pblock CLKAG_display/cd/genblk1[12].dividers.d/dividedclock
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[12].dividers.d/dividedclock] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[12].dividers.d/dividedclock"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[12].dividers.d/dividedclock] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[1].dividers.d/O1" driven by instance "display/cd/genblk1[1].dividers.d/Q_reg" located at site "SLICE_X83Y77"
#startgroup
create_pblock CLKAG_display/cd/genblk1[1].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[1].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[1].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[1].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[2].dividers.d/O1" driven by instance "display/cd/genblk1[2].dividers.d/Q_reg" located at site "SLICE_X83Y78"
#startgroup
create_pblock CLKAG_display/cd/genblk1[2].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[2].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[2].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[2].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[3].dividers.d/O1" driven by instance "display/cd/genblk1[3].dividers.d/Q_reg" located at site "SLICE_X84Y78"
#startgroup
create_pblock CLKAG_display/cd/genblk1[3].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[3].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[3].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[3].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[4].dividers.d/O1" driven by instance "display/cd/genblk1[4].dividers.d/Q_reg" located at site "SLICE_X84Y79"
#startgroup
create_pblock CLKAG_display/cd/genblk1[4].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[4].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[4].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[4].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[5].dividers.d/O1" driven by instance "display/cd/genblk1[5].dividers.d/Q_reg" located at site "SLICE_X83Y79"
#startgroup
create_pblock CLKAG_display/cd/genblk1[5].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[5].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[5].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[5].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[6].dividers.d/O1" driven by instance "display/cd/genblk1[6].dividers.d/Q_reg" located at site "SLICE_X85Y79"
#startgroup
create_pblock CLKAG_display/cd/genblk1[6].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[6].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[6].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[6].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[7].dividers.d/O1" driven by instance "display/cd/genblk1[7].dividers.d/Q_reg" located at site "SLICE_X84Y77"
#startgroup
create_pblock CLKAG_display/cd/genblk1[7].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[7].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[7].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[7].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[8].dividers.d/O1" driven by instance "display/cd/genblk1[8].dividers.d/Q_reg" located at site "SLICE_X84Y76"
#startgroup
create_pblock CLKAG_display/cd/genblk1[8].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[8].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[8].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[8].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "display/cd/genblk1[9].dividers.d/O1" driven by instance "display/cd/genblk1[9].dividers.d/Q_reg" located at site "SLICE_X85Y76"
#startgroup
create_pblock CLKAG_display/cd/genblk1[9].dividers.d/O1
add_cells_to_pblock [get_pblocks  CLKAG_display/cd/genblk1[9].dividers.d/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="display/cd/genblk1[9].dividers.d/O1"}]]]
resize_pblock [get_pblocks CLKAG_display/cd/genblk1[9].dividers.d/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "trig1_BUFG" driven by instance "trig1_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_trig1_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_trig1_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="trig1_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_trig1_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
