
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001232                       # Number of seconds simulated
sim_ticks                                  1231579521                       # Number of ticks simulated
final_tick                                 1231579521                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54185                       # Simulator instruction rate (inst/s)
host_op_rate                                   103992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31682739                       # Simulator tick rate (ticks/s)
host_mem_usage                                2399196                       # Number of bytes of host memory used
host_seconds                                    38.87                       # Real time elapsed on the host
sim_insts                                     2106310                       # Number of instructions simulated
sim_ops                                       4042384                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            258688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            264640                       # Number of bytes read from this memory
system.physmem.bytes_read::total               523328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       258688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          258688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        20864                       # Number of bytes written to this memory
system.physmem.bytes_written::total             20864                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               4042                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4135                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8177                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             326                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  326                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            210045714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            214878532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               424924247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       210045714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          210045714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16940847                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16940847                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16940847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           210045714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           214878532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              441865093                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    441865093                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                4829                       # Transaction distribution
system.membus.trans_dist::ReadResp               4829                       # Transaction distribution
system.membus.trans_dist::Writeback               326                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3348                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        16684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16684                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.physmem.port       544192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total       544192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              544192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 544192                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4356155                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26974272                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.l2.tags.replacements                       741                       # number of replacements
system.l2.tags.tagsinuse                  5466.970110                       # Cycle average of tags in use
system.l2.tags.total_refs                       85726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.524985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2215.070899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2750.996196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        500.903014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.270394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.335815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.061145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.667355                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.903809                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    833019                       # Number of tag accesses
system.l2.tags.data_accesses                   833019                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                55049                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                16192                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   71241                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18170                       # number of Writeback hits
system.l2.Writeback_hits::total                 18170                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               4526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4526                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 55049                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20718                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75767                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                55049                       # number of overall hits
system.l2.overall_hits::cpu.data                20718                       # number of overall hits
system.l2.overall_hits::total                   75767                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               4043                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                787                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4830                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3348                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                4043                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4135                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8178                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4043                       # number of overall misses
system.l2.overall_misses::cpu.data               4135                       # number of overall misses
system.l2.overall_misses::total                  8178                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    181604891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     36061436                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       217666327                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        44592                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        44592                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    149446526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     149446526                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     181604891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     185507962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        367112853                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    181604891                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    185507962                       # number of overall miss cycles
system.l2.overall_miss_latency::total       367112853                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            59092                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            16979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               76071                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18170                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18170                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7874                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             59092                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             24853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83945                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            59092                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            24853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83945                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.068419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.046351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.063493                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.222222                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.425197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.425197                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.068419                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.166378                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097421                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.068419                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.166378                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097421                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 44918.350482                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 45821.392630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45065.492133                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data        22296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        22296                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 44637.552569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44637.552569                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 44918.350482                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44862.868682                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44890.297506                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 44918.350482                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44862.868682                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44890.297506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  326                       # number of writebacks
system.l2.writebacks::total                       326                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          4043                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4830                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3348                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8178                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    149558947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29824612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    179383559                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    122891530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    122891530                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    149558947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    152716142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    302275089                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    149558947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    152716142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    302275089                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.068419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.046351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.063493                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.425197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.425197                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.068419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.166378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.068419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.166378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097421                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 36992.071976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 37896.584498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 37139.453209                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        36660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        36660                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 36705.952808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36705.952808                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 36992.071976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 36932.561548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36961.982025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 36992.071976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 36932.561548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36961.982025                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5307265904                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              76087                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             76086                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            18170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7874                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       118199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        67894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                186093                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3781824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2753472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total            6535296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus               6535296                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus            1024                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           46113840                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          59189937                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24958084                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.cpu.branchPred.lookups                  786539                       # Number of BP lookups
system.cpu.branchPred.condPredicted            786539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             72518                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               588583                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  328379                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.791452                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   50374                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               8472                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                          3698459                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1537291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3330782                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      786539                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             378753                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1063700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  315338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 445909                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           543                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    537426                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 35144                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3289841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.953287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.148996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2249554     68.38%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    55183      1.68%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52555      1.60%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74600      2.27%     73.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    75420      2.29%     76.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    99542      3.03%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    75930      2.31%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    69516      2.11%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   537541     16.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3289841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212667                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.900586                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1627245                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                413632                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    971733                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 35025                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 242206                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6211152                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 242206                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1689075                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  281235                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1149                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    941735                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                134441                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6012904                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   763                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14273                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                101244                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             6666406                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15029930                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8620484                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             62490                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4506484                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2159922                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 50                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             48                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    378453                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               697933                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              440815                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28898                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28228                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5615708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1596                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5178804                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12144                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1482587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2012564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            964                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3289841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.574181                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.094182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1746721     53.09%     53.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              313480      9.53%     62.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              285996      8.69%     71.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              252510      7.68%     78.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249647      7.59%     86.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              197751      6.01%     92.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              167221      5.08%     97.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               66987      2.04%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9528      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3289841                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32708     77.88%     77.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   196      0.47%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3380      8.05%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5716     13.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             41774      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4065279     78.50%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  178      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   552      0.01%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               23940      0.46%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               645518     12.46%     92.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              401563      7.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5178804                       # Type of FU issued
system.cpu.iq.rate                           1.400260                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       42000                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008110                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           13638807                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7050263                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4949804                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               62786                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              50187                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        29057                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5147502                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   31528                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44346                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       195749                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       110705                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            90                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 242206                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  202463                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3708                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5617304                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             14775                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                697933                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               440815                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 53                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1507                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   164                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            571                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          27758                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55975                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                83733                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5030966                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                623584                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            147838                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1010439                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   569499                       # Number of branches executed
system.cpu.iew.exec_stores                     386855                       # Number of stores executed
system.cpu.iew.exec_rate                     1.360287                       # Inst execution rate
system.cpu.iew.wb_sent                        5001405                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4978861                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3473216                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5325790                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.346199                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.652150                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1575091                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             72589                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3047635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.326400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.255678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1889077     61.99%     61.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       309854     10.17%     72.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182522      5.99%     78.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       242984      7.97%     86.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       108520      3.56%     89.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60462      1.98%     91.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48849      1.60%     93.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33886      1.11%     94.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       171481      5.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3047635                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2106310                       # Number of instructions committed
system.cpu.commit.committedOps                4042384                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         832294                       # Number of memory references committed
system.cpu.commit.loads                        502184                       # Number of loads committed
system.cpu.commit.membars                         600                       # Number of memory barriers committed
system.cpu.commit.branches                     490447                       # Number of branches committed
system.cpu.commit.fp_insts                      22091                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4004544                       # Number of committed integer instructions.
system.cpu.commit.function_calls                33884                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                171481                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      8493629                       # The number of ROB reads
system.cpu.rob.rob_writes                    11478127                       # The number of ROB writes
system.cpu.timesIdled                           27958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          408618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2106310                       # Number of Instructions Simulated
system.cpu.committedOps                       4042384                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               2106310                       # Number of Instructions Simulated
system.cpu.cpi                               1.755895                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.755895                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.569510                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.569510                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6973737                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3985643                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     46325                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23501                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2712664                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1508262                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2301628                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             58586                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.177907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              472551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             59096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.996328                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         204503262                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.177907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.973004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1133957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1133957                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       472551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          472551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        472551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           472551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       472551                       # number of overall hits
system.cpu.icache.overall_hits::total          472551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        64874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         64874                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        64874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          64874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        64874                       # number of overall misses
system.cpu.icache.overall_misses::total         64874                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    722684139                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    722684139                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    722684139                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    722684139                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    722684139                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    722684139                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       537425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       537425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       537425                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       537425                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       537425                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       537425                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.120713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120713                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.120713                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120713                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.120713                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120713                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11139.811619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11139.811619                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11139.811619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11139.811619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11139.811619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11139.811619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          968                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.047619                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5766                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5766                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5766                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5766                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5766                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5766                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        59108                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        59108                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        59108                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        59108                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        59108                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        59108                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    588183375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    588183375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    588183375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    588183375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    588183375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    588183375                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.109984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.109984                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109984                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.109984                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109984                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9950.994366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9950.994366                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9950.994366                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9950.994366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9950.994366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9950.994366                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             24341                       # number of replacements
system.cpu.dcache.tags.tagsinuse           503.926808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              869500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.985716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          63168405                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   503.926808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1831915                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1831915                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       547261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          547261                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       322230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         322230                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        869491                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           869491                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       869491                       # number of overall hits
system.cpu.dcache.overall_hits::total          869491                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26122                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7918                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        34040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        34040                       # number of overall misses
system.cpu.dcache.overall_misses::total         34040                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    259499312                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259499312                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    196233234                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196233234                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    455732546                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    455732546                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    455732546                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    455732546                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       573383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       573383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       903531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       903531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       903531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       903531                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045558                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023983                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.037674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037674                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9934.128780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9934.128780                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24783.181864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24783.181864                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13388.147650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13388.147650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13388.147650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13388.147650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1024                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.066667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        18170                       # number of writebacks
system.cpu.dcache.writebacks::total             18170                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9140                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9178                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16982                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16982                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         7880                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7880                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        24862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24862                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    156184586                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156184586                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    184973220                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    184973220                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    341157806                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    341157806                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    341157806                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    341157806                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027516                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9197.066659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9197.066659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23473.758883                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23473.758883                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13722.058000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13722.058000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13722.058000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13722.058000                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
