
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003f20  08003f20  00004f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fa8  08003fa8  0000517c  2**0
                  CONTENTS
  4 .ARM          00000008  08003fa8  08003fa8  00004fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fb0  08003fb0  0000517c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fb0  08003fb0  00004fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fb4  08003fb4  00004fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  08003fb8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  2000017c  08004134  0000517c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08004134  00005370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000517c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a84c  00000000  00000000  000051ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe6  00000000  00000000  0000f9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  000119e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000731  00000000  00000000  00012398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000277bb  00000000  00000000  00012ac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b753  00000000  00000000  0003a284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1226  00000000  00000000  000459d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136bfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aac  00000000  00000000  00136c40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b9  00000000  00000000  001396ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000017c 	.word	0x2000017c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f08 	.word	0x08003f08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000180 	.word	0x20000180
 80001cc:	08003f08 	.word	0x08003f08

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ble_init>:
int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler

/**
 * Initializes the BLE module with appropriate settings
 */
void ble_init(){
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af02      	add	r7, sp, #8
	//fetching the reset event
	rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000276:	2006      	movs	r0, #6
 8000278:	f003 f996 	bl	80035a8 <malloc>
 800027c:	4603      	mov	r3, r0
 800027e:	461a      	mov	r2, r3
 8000280:	4b70      	ldr	r3, [pc, #448]	@ (8000444 <ble_init+0x1d4>)
 8000282:	601a      	str	r2, [r3, #0]
	int res;

	while(!dataAvailable);
 8000284:	bf00      	nop
 8000286:	4b70      	ldr	r3, [pc, #448]	@ (8000448 <ble_init+0x1d8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0fb      	beq.n	8000286 <ble_init+0x16>
	res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800028e:	4b6d      	ldr	r3, [pc, #436]	@ (8000444 <ble_init+0x1d4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	2106      	movs	r1, #6
 8000294:	4618      	mov	r0, r3
 8000296:	f000 f905 	bl	80004a4 <fetchBleEvent>
 800029a:	6078      	str	r0, [r7, #4]

	if(res==BLE_OK){
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d111      	bne.n	80002c6 <ble_init+0x56>
	res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002a2:	4b68      	ldr	r3, [pc, #416]	@ (8000444 <ble_init+0x1d4>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2206      	movs	r2, #6
 80002a8:	4968      	ldr	r1, [pc, #416]	@ (800044c <ble_init+0x1dc>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f984 	bl	80005b8 <checkEventResp>
 80002b0:	6078      	str	r0, [r7, #4]
	if(res==BLE_OK){
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d106      	bne.n	80002c6 <ble_init+0x56>
	   stackInitCompleteFlag|=0x01;
 80002b8:	4b65      	ldr	r3, [pc, #404]	@ (8000450 <ble_init+0x1e0>)
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	f043 0301 	orr.w	r3, r3, #1
 80002c0:	b29a      	uxth	r2, r3
 80002c2:	4b63      	ldr	r3, [pc, #396]	@ (8000450 <ble_init+0x1e0>)
 80002c4:	801a      	strh	r2, [r3, #0]
	}
	}
	HAL_Delay(10);
 80002c6:	200a      	movs	r0, #10
 80002c8:	f001 fa70 	bl	80017ac <HAL_Delay>
	free(rxEvent);
 80002cc:	4b5d      	ldr	r3, [pc, #372]	@ (8000444 <ble_init+0x1d4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 f971 	bl	80035b8 <free>

	//INIT GATT
	if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002d6:	2300      	movs	r3, #0
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	2307      	movs	r3, #7
 80002dc:	4a5d      	ldr	r2, [pc, #372]	@ (8000454 <ble_init+0x1e4>)
 80002de:	2104      	movs	r1, #4
 80002e0:	485d      	ldr	r0, [pc, #372]	@ (8000458 <ble_init+0x1e8>)
 80002e2:	f000 fa5b 	bl	800079c <BLE_command>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d106      	bne.n	80002fa <ble_init+0x8a>
	   stackInitCompleteFlag|=0x02;
 80002ec:	4b58      	ldr	r3, [pc, #352]	@ (8000450 <ble_init+0x1e0>)
 80002ee:	881b      	ldrh	r3, [r3, #0]
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	b29a      	uxth	r2, r3
 80002f6:	4b56      	ldr	r3, [pc, #344]	@ (8000450 <ble_init+0x1e0>)
 80002f8:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 80002fa:	4b52      	ldr	r3, [pc, #328]	@ (8000444 <ble_init+0x1d4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4618      	mov	r0, r3
 8000300:	f003 f95a 	bl	80035b8 <free>

	//INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000304:	2303      	movs	r3, #3
 8000306:	9300      	str	r3, [sp, #0]
 8000308:	2307      	movs	r3, #7
 800030a:	4a54      	ldr	r2, [pc, #336]	@ (800045c <ble_init+0x1ec>)
 800030c:	2107      	movs	r1, #7
 800030e:	4854      	ldr	r0, [pc, #336]	@ (8000460 <ble_init+0x1f0>)
 8000310:	f000 fa44 	bl	800079c <BLE_command>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d11b      	bne.n	8000352 <ble_init+0xe2>
	   stackInitCompleteFlag|=0x04;
 800031a:	4b4d      	ldr	r3, [pc, #308]	@ (8000450 <ble_init+0x1e0>)
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	b29a      	uxth	r2, r3
 8000324:	4b4a      	ldr	r3, [pc, #296]	@ (8000450 <ble_init+0x1e0>)
 8000326:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000328:	4b46      	ldr	r3, [pc, #280]	@ (8000444 <ble_init+0x1d4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	3307      	adds	r3, #7
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	b29a      	uxth	r2, r3
 8000332:	4b4c      	ldr	r3, [pc, #304]	@ (8000464 <ble_init+0x1f4>)
 8000334:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000336:	4b43      	ldr	r3, [pc, #268]	@ (8000444 <ble_init+0x1d4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	3309      	adds	r3, #9
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	b29a      	uxth	r2, r3
 8000340:	4b49      	ldr	r3, [pc, #292]	@ (8000468 <ble_init+0x1f8>)
 8000342:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000344:	4b3f      	ldr	r3, [pc, #252]	@ (8000444 <ble_init+0x1d4>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	330b      	adds	r3, #11
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	b29a      	uxth	r2, r3
 800034e:	4b47      	ldr	r3, [pc, #284]	@ (800046c <ble_init+0x1fc>)
 8000350:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000352:	4b3c      	ldr	r3, [pc, #240]	@ (8000444 <ble_init+0x1d4>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4618      	mov	r0, r3
 8000358:	f003 f92e 	bl	80035b8 <free>

	//SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800035c:	4b44      	ldr	r3, [pc, #272]	@ (8000470 <ble_init+0x200>)
 800035e:	9300      	str	r3, [sp, #0]
 8000360:	2307      	movs	r3, #7
 8000362:	2200      	movs	r2, #0
 8000364:	4940      	ldr	r1, [pc, #256]	@ (8000468 <ble_init+0x1f8>)
 8000366:	483f      	ldr	r0, [pc, #252]	@ (8000464 <ble_init+0x1f4>)
 8000368:	f000 fade 	bl	8000928 <updateCharValue>
	stackInitCompleteFlag|=0x08;
 800036c:	4b38      	ldr	r3, [pc, #224]	@ (8000450 <ble_init+0x1e0>)
 800036e:	881b      	ldrh	r3, [r3, #0]
 8000370:	f043 0308 	orr.w	r3, r3, #8
 8000374:	b29a      	uxth	r2, r3
 8000376:	4b36      	ldr	r3, [pc, #216]	@ (8000450 <ble_init+0x1e0>)
 8000378:	801a      	strh	r2, [r3, #0]
	free(rxEvent);
 800037a:	4b32      	ldr	r3, [pc, #200]	@ (8000444 <ble_init+0x1d4>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4618      	mov	r0, r3
 8000380:	f003 f91a 	bl	80035b8 <free>

	//INIT AUTH
	if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000384:	2300      	movs	r3, #0
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2307      	movs	r3, #7
 800038a:	4a3a      	ldr	r2, [pc, #232]	@ (8000474 <ble_init+0x204>)
 800038c:	2110      	movs	r1, #16
 800038e:	483a      	ldr	r0, [pc, #232]	@ (8000478 <ble_init+0x208>)
 8000390:	f000 fa04 	bl	800079c <BLE_command>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d106      	bne.n	80003a8 <ble_init+0x138>
	   stackInitCompleteFlag|=0x10;
 800039a:	4b2d      	ldr	r3, [pc, #180]	@ (8000450 <ble_init+0x1e0>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000450 <ble_init+0x1e0>)
 80003a6:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 80003a8:	4b26      	ldr	r3, [pc, #152]	@ (8000444 <ble_init+0x1d4>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4618      	mov	r0, r3
 80003ae:	f003 f903 	bl	80035b8 <free>

	//SET_TX_LEVEL
	if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003b2:	2300      	movs	r3, #0
 80003b4:	9300      	str	r3, [sp, #0]
 80003b6:	2307      	movs	r3, #7
 80003b8:	4a30      	ldr	r2, [pc, #192]	@ (800047c <ble_init+0x20c>)
 80003ba:	2106      	movs	r1, #6
 80003bc:	4830      	ldr	r0, [pc, #192]	@ (8000480 <ble_init+0x210>)
 80003be:	f000 f9ed 	bl	800079c <BLE_command>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d106      	bne.n	80003d6 <ble_init+0x166>
	   stackInitCompleteFlag|=0x20;
 80003c8:	4b21      	ldr	r3, [pc, #132]	@ (8000450 <ble_init+0x1e0>)
 80003ca:	881b      	ldrh	r3, [r3, #0]
 80003cc:	f043 0320 	orr.w	r3, r3, #32
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000450 <ble_init+0x1e0>)
 80003d4:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 80003d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000444 <ble_init+0x1d4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4618      	mov	r0, r3
 80003dc:	f003 f8ec 	bl	80035b8 <free>

	//SET SCAN RESPONSE DATA
	if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003e0:	2300      	movs	r3, #0
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2307      	movs	r3, #7
 80003e6:	4a27      	ldr	r2, [pc, #156]	@ (8000484 <ble_init+0x214>)
 80003e8:	2124      	movs	r1, #36	@ 0x24
 80003ea:	4827      	ldr	r0, [pc, #156]	@ (8000488 <ble_init+0x218>)
 80003ec:	f000 f9d6 	bl	800079c <BLE_command>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d106      	bne.n	8000404 <ble_init+0x194>
	   stackInitCompleteFlag|=0x40;
 80003f6:	4b16      	ldr	r3, [pc, #88]	@ (8000450 <ble_init+0x1e0>)
 80003f8:	881b      	ldrh	r3, [r3, #0]
 80003fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003fe:	b29a      	uxth	r2, r3
 8000400:	4b13      	ldr	r3, [pc, #76]	@ (8000450 <ble_init+0x1e0>)
 8000402:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000404:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <ble_init+0x1d4>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f003 f8d5 	bl	80035b8 <free>

	//This will start the advertisment,
	setConnectable();
 800040e:	f000 f945 	bl	800069c <setConnectable>

	//add the nordic UART service
	addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000412:	2207      	movs	r2, #7
 8000414:	491d      	ldr	r1, [pc, #116]	@ (800048c <ble_init+0x21c>)
 8000416:	481e      	ldr	r0, [pc, #120]	@ (8000490 <ble_init+0x220>)
 8000418:	f000 fa0c 	bl	8000834 <addService>

	//add the nordic UART charachteristics
	addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800041c:	2310      	movs	r3, #16
 800041e:	9300      	str	r3, [sp, #0]
 8000420:	2314      	movs	r3, #20
 8000422:	4a1a      	ldr	r2, [pc, #104]	@ (800048c <ble_init+0x21c>)
 8000424:	491b      	ldr	r1, [pc, #108]	@ (8000494 <ble_init+0x224>)
 8000426:	481c      	ldr	r0, [pc, #112]	@ (8000498 <ble_init+0x228>)
 8000428:	f000 fa3c 	bl	80008a4 <addCharacteristic>
	addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800042c:	2304      	movs	r3, #4
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a16      	ldr	r2, [pc, #88]	@ (800048c <ble_init+0x21c>)
 8000434:	4919      	ldr	r1, [pc, #100]	@ (800049c <ble_init+0x22c>)
 8000436:	481a      	ldr	r0, [pc, #104]	@ (80004a0 <ble_init+0x230>)
 8000438:	f000 fa34 	bl	80008a4 <addCharacteristic>

	if(stackInitCompleteFlag==255){
	  //turn on led blue if everything was fine
	//  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	}
	return;
 800043c:	bf00      	nop
}
 800043e:	3708      	adds	r7, #8
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	200001b0 	.word	0x200001b0
 8000448:	200001b4 	.word	0x200001b4
 800044c:	20000000 	.word	0x20000000
 8000450:	200001ae 	.word	0x200001ae
 8000454:	2000000c 	.word	0x2000000c
 8000458:	20000008 	.word	0x20000008
 800045c:	2000001c 	.word	0x2000001c
 8000460:	20000014 	.word	0x20000014
 8000464:	20000198 	.word	0x20000198
 8000468:	2000019c 	.word	0x2000019c
 800046c:	200001a0 	.word	0x200001a0
 8000470:	200000e8 	.word	0x200000e8
 8000474:	20000034 	.word	0x20000034
 8000478:	20000024 	.word	0x20000024
 800047c:	20000044 	.word	0x20000044
 8000480:	2000003c 	.word	0x2000003c
 8000484:	20000070 	.word	0x20000070
 8000488:	2000004c 	.word	0x2000004c
 800048c:	200001a4 	.word	0x200001a4
 8000490:	200000f0 	.word	0x200000f0
 8000494:	200001ac 	.word	0x200001ac
 8000498:	20000110 	.word	0x20000110
 800049c:	200001a8 	.word	0x200001a8
 80004a0:	20000100 	.word	0x20000100

080004a4 <fetchBleEvent>:
	 if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	 }
	 free(rxEvent);
}

int fetchBleEvent(uint8_t *container, int size){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08c      	sub	sp, #48	@ 0x30
 80004a8:	af02      	add	r7, sp, #8
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]

  uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004ae:	4a3d      	ldr	r2, [pc, #244]	@ (80005a4 <fetchBleEvent+0x100>)
 80004b0:	f107 0318 	add.w	r3, r7, #24
 80004b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004b8:	6018      	str	r0, [r3, #0]
 80004ba:	3304      	adds	r3, #4
 80004bc:	7019      	strb	r1, [r3, #0]
  uint8_t slave_header[5];

  //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
  if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004be:	2140      	movs	r1, #64	@ 0x40
 80004c0:	4839      	ldr	r0, [pc, #228]	@ (80005a8 <fetchBleEvent+0x104>)
 80004c2:	f001 fc53 	bl	8001d6c <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d065      	beq.n	8000598 <fetchBleEvent+0xf4>

  HAL_Delay(5);
 80004cc:	2005      	movs	r0, #5
 80004ce:	f001 f96d 	bl	80017ac <HAL_Delay>
  //PIN_CS of SPI2 LOW
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004d8:	4834      	ldr	r0, [pc, #208]	@ (80005ac <fetchBleEvent+0x108>)
 80004da:	f001 fc5f 	bl	8001d9c <HAL_GPIO_WritePin>

  //SPI2 in this case, it could change according to the board
  //we send a byte containing a request of reading followed by 4 dummy bytes
  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80004de:	f107 0210 	add.w	r2, r7, #16
 80004e2:	f107 0118 	add.w	r1, r7, #24
 80004e6:	2301      	movs	r3, #1
 80004e8:	9300      	str	r3, [sp, #0]
 80004ea:	2305      	movs	r3, #5
 80004ec:	4830      	ldr	r0, [pc, #192]	@ (80005b0 <fetchBleEvent+0x10c>)
 80004ee:	f002 fcd5 	bl	8002e9c <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004f2:	2201      	movs	r2, #1
 80004f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f8:	482c      	ldr	r0, [pc, #176]	@ (80005ac <fetchBleEvent+0x108>)
 80004fa:	f001 fc4f 	bl	8001d9c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80004fe:	2001      	movs	r0, #1
 8000500:	f001 f954 	bl	80017ac <HAL_Delay>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000504:	2200      	movs	r2, #0
 8000506:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800050a:	4828      	ldr	r0, [pc, #160]	@ (80005ac <fetchBleEvent+0x108>)
 800050c:	f001 fc46 	bl	8001d9c <HAL_GPIO_WritePin>

  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000510:	f107 0210 	add.w	r2, r7, #16
 8000514:	f107 0118 	add.w	r1, r7, #24
 8000518:	2301      	movs	r3, #1
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	2305      	movs	r3, #5
 800051e:	4824      	ldr	r0, [pc, #144]	@ (80005b0 <fetchBleEvent+0x10c>)
 8000520:	f002 fcbc 	bl	8002e9c <HAL_SPI_TransmitReceive>

  //let's get the size of data available
  int dataSize;
  dataSize=(slave_header[3]|slave_header[4]<<8);
 8000524:	7cfb      	ldrb	r3, [r7, #19]
 8000526:	461a      	mov	r2, r3
 8000528:	7d3b      	ldrb	r3, [r7, #20]
 800052a:	021b      	lsls	r3, r3, #8
 800052c:	4313      	orrs	r3, r2
 800052e:	627b      	str	r3, [r7, #36]	@ 0x24
  int i;
  char dummy=0xff;
 8000530:	23ff      	movs	r3, #255	@ 0xff
 8000532:	73fb      	strb	r3, [r7, #15]

  if(dataSize>size){
 8000534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	429a      	cmp	r2, r3
 800053a:	dd01      	ble.n	8000540 <fetchBleEvent+0x9c>
	  dataSize=size;
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if(dataSize>0){
 8000540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000542:	2b00      	cmp	r3, #0
 8000544:	dd1f      	ble.n	8000586 <fetchBleEvent+0xe2>
	    //let's fill the get the bytes availables and insert them into the container variable
  		for(i=0;i<dataSize;i++){
 8000546:	2300      	movs	r3, #0
 8000548:	623b      	str	r3, [r7, #32]
 800054a:	e00d      	b.n	8000568 <fetchBleEvent+0xc4>
  		HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 800054c:	6a3b      	ldr	r3, [r7, #32]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	441a      	add	r2, r3
 8000552:	f107 010f 	add.w	r1, r7, #15
 8000556:	2301      	movs	r3, #1
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2301      	movs	r3, #1
 800055c:	4814      	ldr	r0, [pc, #80]	@ (80005b0 <fetchBleEvent+0x10c>)
 800055e:	f002 fc9d 	bl	8002e9c <HAL_SPI_TransmitReceive>
  		for(i=0;i<dataSize;i++){
 8000562:	6a3b      	ldr	r3, [r7, #32]
 8000564:	3301      	adds	r3, #1
 8000566:	623b      	str	r3, [r7, #32]
 8000568:	6a3a      	ldr	r2, [r7, #32]
 800056a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800056c:	429a      	cmp	r2, r3
 800056e:	dbed      	blt.n	800054c <fetchBleEvent+0xa8>

  		}
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000576:	480d      	ldr	r0, [pc, #52]	@ (80005ac <fetchBleEvent+0x108>)
 8000578:	f001 fc10 	bl	8001d9c <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
        return -1;
  	}

  //let's stop the SPI2
  dataAvailable=0;
 800057c:	4b0d      	ldr	r3, [pc, #52]	@ (80005b4 <fetchBleEvent+0x110>)
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
  return BLE_OK;
 8000582:	2300      	movs	r3, #0
 8000584:	e00a      	b.n	800059c <fetchBleEvent+0xf8>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800058c:	4807      	ldr	r0, [pc, #28]	@ (80005ac <fetchBleEvent+0x108>)
 800058e:	f001 fc05 	bl	8001d9c <HAL_GPIO_WritePin>
        return -1;
 8000592:	f04f 33ff 	mov.w	r3, #4294967295
 8000596:	e001      	b.n	800059c <fetchBleEvent+0xf8>
  }else{
  return -2;
 8000598:	f06f 0301 	mvn.w	r3, #1
  }
}
 800059c:	4618      	mov	r0, r3
 800059e:	3728      	adds	r7, #40	@ 0x28
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	08003f20 	.word	0x08003f20
 80005a8:	48001000 	.word	0x48001000
 80005ac:	48000c00 	.word	0x48000c00
 80005b0:	200001b8 	.word	0x200001b8
 80005b4:	200001b4 	.word	0x200001b4

080005b8 <checkEventResp>:


int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005b8:	b480      	push	{r7}
 80005ba:	b087      	sub	sp, #28
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
	int j=0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]

	for(j=0;j<size;j++){
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
 80005cc:	e00f      	b.n	80005ee <checkEventResp+0x36>

		if(event[j]!=reference[j]){
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4413      	add	r3, r2
 80005d4:	781a      	ldrb	r2, [r3, #0]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	68b9      	ldr	r1, [r7, #8]
 80005da:	440b      	add	r3, r1
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d002      	beq.n	80005e8 <checkEventResp+0x30>
			return -1;
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295
 80005e6:	e007      	b.n	80005f8 <checkEventResp+0x40>
	for(j=0;j<size;j++){
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	3301      	adds	r3, #1
 80005ec:	617b      	str	r3, [r7, #20]
 80005ee:	697a      	ldr	r2, [r7, #20]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	dbeb      	blt.n	80005ce <checkEventResp+0x16>
		}
	}

return BLE_OK;
 80005f6:	2300      	movs	r3, #0
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	371c      	adds	r7, #28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <sendCommand>:

void sendCommand(uint8_t *command,int size){
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	@ 0x28
 8000608:	af02      	add	r7, sp, #8
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]

	  uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 800060e:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <sendCommand+0x88>)
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000618:	6018      	str	r0, [r3, #0]
 800061a:	3304      	adds	r3, #4
 800061c:	7019      	strb	r1, [r3, #0]
	  uint8_t slave_header[5];

	  int result;

	do{
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000624:	481a      	ldr	r0, [pc, #104]	@ (8000690 <sendCommand+0x8c>)
 8000626:	f001 fbb9 	bl	8001d9c <HAL_GPIO_WritePin>

	  //wait until it is possible to write
	  //while(!dataAvailable);
	  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800062a:	f107 0208 	add.w	r2, r7, #8
 800062e:	f107 0110 	add.w	r1, r7, #16
 8000632:	2301      	movs	r3, #1
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2305      	movs	r3, #5
 8000638:	4816      	ldr	r0, [pc, #88]	@ (8000694 <sendCommand+0x90>)
 800063a:	f002 fc2f 	bl	8002e9c <HAL_SPI_TransmitReceive>
	  int bufferSize=(slave_header[2]<<8|slave_header[1]);
 800063e:	7abb      	ldrb	r3, [r7, #10]
 8000640:	021b      	lsls	r3, r3, #8
 8000642:	7a7a      	ldrb	r2, [r7, #9]
 8000644:	4313      	orrs	r3, r2
 8000646:	61bb      	str	r3, [r7, #24]
	  if(bufferSize>=size){
 8000648:	69ba      	ldr	r2, [r7, #24]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	429a      	cmp	r2, r3
 800064e:	db09      	blt.n	8000664 <sendCommand+0x60>
		HAL_SPI_Transmit(&hspi3,command,size,1);
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	b29a      	uxth	r2, r3
 8000654:	2301      	movs	r3, #1
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	480e      	ldr	r0, [pc, #56]	@ (8000694 <sendCommand+0x90>)
 800065a:	f002 faaa 	bl	8002bb2 <HAL_SPI_Transmit>
		result=0;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
 8000662:	e002      	b.n	800066a <sendCommand+0x66>
	  }else{
		result=-1;
 8000664:	f04f 33ff 	mov.w	r3, #4294967295
 8000668:	61fb      	str	r3, [r7, #28]
	  }
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000670:	4807      	ldr	r0, [pc, #28]	@ (8000690 <sendCommand+0x8c>)
 8000672:	f001 fb93 	bl	8001d9c <HAL_GPIO_WritePin>
	  dataAvailable=0;
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <sendCommand+0x94>)
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
	}while(result!=0);
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1cd      	bne.n	800061e <sendCommand+0x1a>

}
 8000682:	bf00      	nop
 8000684:	bf00      	nop
 8000686:	3720      	adds	r7, #32
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08003f28 	.word	0x08003f28
 8000690:	48000c00 	.word	0x48000c00
 8000694:	200001b8 	.word	0x200001b8
 8000698:	200001b4 	.word	0x200001b4

0800069c <setConnectable>:
	  }else{
		  //something bad is happening if I am here
	  }
}

void setConnectable(){
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
	   uint8_t* rxEvent;
	   //Start advertising
	   uint8_t *localname;
	   int res;
	   localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 80006a2:	200c      	movs	r0, #12
 80006a4:	f002 ff80 	bl	80035a8 <malloc>
 80006a8:	4603      	mov	r3, r0
 80006aa:	60fb      	str	r3, [r7, #12]
	   memcpy(localname,deviceName,sizeof(deviceName));
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	4a36      	ldr	r2, [pc, #216]	@ (8000788 <setConnectable+0xec>)
 80006b0:	6810      	ldr	r0, [r2, #0]
 80006b2:	6018      	str	r0, [r3, #0]
 80006b4:	8891      	ldrh	r1, [r2, #4]
 80006b6:	7992      	ldrb	r2, [r2, #6]
 80006b8:	8099      	strh	r1, [r3, #4]
 80006ba:	719a      	strb	r2, [r3, #6]
	   localname[sizeof(deviceName)+1]=0x00;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	3308      	adds	r3, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+2]=0x00;
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	3309      	adds	r3, #9
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+3]=0x00;
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	330a      	adds	r3, #10
 80006d0:	2200      	movs	r2, #0
 80006d2:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+4]=0x00;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	330b      	adds	r3, #11
 80006d8:	2200      	movs	r2, #0
 80006da:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)]=0x00;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	3307      	adds	r3, #7
 80006e0:	2200      	movs	r2, #0
 80006e2:	701a      	strb	r2, [r3, #0]


	   ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 80006e4:	4b29      	ldr	r3, [pc, #164]	@ (800078c <setConnectable+0xf0>)
 80006e6:	2208      	movs	r2, #8
 80006e8:	72da      	strb	r2, [r3, #11]
	   ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 80006ea:	4b28      	ldr	r3, [pc, #160]	@ (800078c <setConnectable+0xf0>)
 80006ec:	2215      	movs	r2, #21
 80006ee:	70da      	strb	r2, [r3, #3]

	   uint8_t *discoverableCommand;
	   discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 80006f0:	2019      	movs	r0, #25
 80006f2:	f002 ff59 	bl	80035a8 <malloc>
 80006f6:	4603      	mov	r3, r0
 80006f8:	60bb      	str	r3, [r7, #8]
	   memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	4a23      	ldr	r2, [pc, #140]	@ (800078c <setConnectable+0xf0>)
 80006fe:	461c      	mov	r4, r3
 8000700:	4613      	mov	r3, r2
 8000702:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000704:	6020      	str	r0, [r4, #0]
 8000706:	6061      	str	r1, [r4, #4]
 8000708:	60a2      	str	r2, [r4, #8]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	7323      	strb	r3, [r4, #12]
	   memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	330d      	adds	r3, #13
 8000712:	220c      	movs	r2, #12
 8000714:	68f9      	ldr	r1, [r7, #12]
 8000716:	4618      	mov	r0, r3
 8000718:	f003 f868 	bl	80037ec <memcpy>

	   sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 800071c:	2119      	movs	r1, #25
 800071e:	68b8      	ldr	r0, [r7, #8]
 8000720:	f7ff ff70 	bl	8000604 <sendCommand>
	   rxEvent=(uint8_t*)malloc(7);
 8000724:	2007      	movs	r0, #7
 8000726:	f002 ff3f 	bl	80035a8 <malloc>
 800072a:	4603      	mov	r3, r0
 800072c:	607b      	str	r3, [r7, #4]
	   while(!dataAvailable);
 800072e:	bf00      	nop
 8000730:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <setConnectable+0xf4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d0fb      	beq.n	8000730 <setConnectable+0x94>
	   res=fetchBleEvent(rxEvent,7);
 8000738:	2107      	movs	r1, #7
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f7ff feb2 	bl	80004a4 <fetchBleEvent>
 8000740:	6038      	str	r0, [r7, #0]
	   if(res==BLE_OK){
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d10f      	bne.n	8000768 <setConnectable+0xcc>
	   res=checkEventResp(rxEvent,ACI_GAP_SET_DISCOVERABLE_COMPLETE,7);
 8000748:	2207      	movs	r2, #7
 800074a:	4912      	ldr	r1, [pc, #72]	@ (8000794 <setConnectable+0xf8>)
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f7ff ff33 	bl	80005b8 <checkEventResp>
 8000752:	6038      	str	r0, [r7, #0]
	   if(res==BLE_OK){
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d106      	bne.n	8000768 <setConnectable+0xcc>
		   stackInitCompleteFlag|=0x80;
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <setConnectable+0xfc>)
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000762:	b29a      	uxth	r2, r3
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <setConnectable+0xfc>)
 8000766:	801a      	strh	r2, [r3, #0]
	   }
	   }

	   free(rxEvent);
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f002 ff25 	bl	80035b8 <free>
	   free(discoverableCommand);
 800076e:	68b8      	ldr	r0, [r7, #8]
 8000770:	f002 ff22 	bl	80035b8 <free>
	   free(localname);
 8000774:	68f8      	ldr	r0, [r7, #12]
 8000776:	f002 ff1f 	bl	80035b8 <free>
	   HAL_Delay(10);
 800077a:	200a      	movs	r0, #10
 800077c:	f001 f816 	bl	80017ac <HAL_Delay>
}
 8000780:	bf00      	nop
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	200000e8 	.word	0x200000e8
 800078c:	20000078 	.word	0x20000078
 8000790:	200001b4 	.word	0x200001b4
 8000794:	20000088 	.word	0x20000088
 8000798:	200001ae 	.word	0x200001ae

0800079c <BLE_command>:
 * @param sizeRes Expected size of the response result.
 * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
 * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
 *             or an error code if something went wrong.
 */
int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	603b      	str	r3, [r7, #0]
	   int response;

	   sendCommand(command,size);
 80007aa:	68b9      	ldr	r1, [r7, #8]
 80007ac:	68f8      	ldr	r0, [r7, #12]
 80007ae:	f7ff ff29 	bl	8000604 <sendCommand>
	   rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 80007b2:	6a3b      	ldr	r3, [r7, #32]
 80007b4:	005a      	lsls	r2, r3, #1
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	4413      	add	r3, r2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 fef4 	bl	80035a8 <malloc>
 80007c0:	4603      	mov	r3, r0
 80007c2:	461a      	mov	r2, r3
 80007c4:	4b19      	ldr	r3, [pc, #100]	@ (800082c <BLE_command+0x90>)
 80007c6:	601a      	str	r2, [r3, #0]

	   long contatore=0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	613b      	str	r3, [r7, #16]
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80007cc:	e007      	b.n	80007de <BLE_command+0x42>
		   contatore++;
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	3301      	adds	r3, #1
 80007d2:	613b      	str	r3, [r7, #16]
		   if(contatore>30000){
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	f247 5230 	movw	r2, #30000	@ 0x7530
 80007da:	4293      	cmp	r3, r2
 80007dc:	dc07      	bgt.n	80007ee <BLE_command+0x52>
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80007de:	2140      	movs	r1, #64	@ 0x40
 80007e0:	4813      	ldr	r0, [pc, #76]	@ (8000830 <BLE_command+0x94>)
 80007e2:	f001 fac3 	bl	8001d6c <HAL_GPIO_ReadPin>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d0f0      	beq.n	80007ce <BLE_command+0x32>
 80007ec:	e000      	b.n	80007f0 <BLE_command+0x54>
			   break;
 80007ee:	bf00      	nop
		   }
	   }


	   response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 80007f0:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <BLE_command+0x90>)
 80007f2:	6818      	ldr	r0, [r3, #0]
 80007f4:	6a3b      	ldr	r3, [r7, #32]
 80007f6:	005a      	lsls	r2, r3, #1
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	4413      	add	r3, r2
 80007fc:	4619      	mov	r1, r3
 80007fe:	f7ff fe51 	bl	80004a4 <fetchBleEvent>
 8000802:	6178      	str	r0, [r7, #20]
	   if(response==BLE_OK){
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d107      	bne.n	800081a <BLE_command+0x7e>
		   response=checkEventResp(rxEvent,result,sizeRes);
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <BLE_command+0x90>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	683a      	ldr	r2, [r7, #0]
 8000810:	6879      	ldr	r1, [r7, #4]
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff fed0 	bl	80005b8 <checkEventResp>
 8000818:	6178      	str	r0, [r7, #20]
	   }
	   HAL_Delay(10);
 800081a:	200a      	movs	r0, #10
 800081c:	f000 ffc6 	bl	80017ac <HAL_Delay>


	return response;
 8000820:	697b      	ldr	r3, [r7, #20]
}
 8000822:	4618      	mov	r0, r3
 8000824:	3718      	adds	r7, #24
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200001b0 	.word	0x200001b0
 8000830:	48001000 	.word	0x48001000

08000834 <addService>:

void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af02      	add	r7, sp, #8
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]


	//memcpy
	memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 8000840:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <addService+0x60>)
 8000842:	2210      	movs	r2, #16
 8000844:	68f9      	ldr	r1, [r7, #12]
 8000846:	4618      	mov	r0, r3
 8000848:	f002 ffd0 	bl	80037ec <memcpy>
    ADD_PRIMARY_SERVICE[22]=attributes;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	b2da      	uxtb	r2, r3
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <addService+0x64>)
 8000852:	759a      	strb	r2, [r3, #22]
	   if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 8000854:	2301      	movs	r3, #1
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	2307      	movs	r3, #7
 800085a:	4a10      	ldr	r2, [pc, #64]	@ (800089c <addService+0x68>)
 800085c:	2117      	movs	r1, #23
 800085e:	480e      	ldr	r0, [pc, #56]	@ (8000898 <addService+0x64>)
 8000860:	f7ff ff9c 	bl	800079c <BLE_command>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d10a      	bne.n	8000880 <addService+0x4c>
		   handle[0]=rxEvent[7];
 800086a:	4b0d      	ldr	r3, [pc, #52]	@ (80008a0 <addService+0x6c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	79da      	ldrb	r2, [r3, #7]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	701a      	strb	r2, [r3, #0]
		   handle[1]=rxEvent[8];
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <addService+0x6c>)
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	3301      	adds	r3, #1
 800087c:	7a12      	ldrb	r2, [r2, #8]
 800087e:	701a      	strb	r2, [r3, #0]
	    }
	   free(rxEvent);
 8000880:	4b07      	ldr	r3, [pc, #28]	@ (80008a0 <addService+0x6c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4618      	mov	r0, r3
 8000886:	f002 fe97 	bl	80035b8 <free>
}
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000095 	.word	0x20000095
 8000898:	20000090 	.word	0x20000090
 800089c:	200000a8 	.word	0x200000a8
 80008a0:	200001b0 	.word	0x200001b0

080008a4 <addCharacteristic>:

void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	60f8      	str	r0, [r7, #12]
 80008ac:	60b9      	str	r1, [r7, #8]
 80008ae:	607a      	str	r2, [r7, #4]
 80008b0:	70fb      	strb	r3, [r7, #3]
    memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 80008b2:	4b19      	ldr	r3, [pc, #100]	@ (8000918 <addCharacteristic+0x74>)
 80008b4:	2210      	movs	r2, #16
 80008b6:	68f9      	ldr	r1, [r7, #12]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f002 ff97 	bl	80037ec <memcpy>

	ADD_CUSTOM_CHAR[4]= handleService[0];
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	781a      	ldrb	r2, [r3, #0]
 80008c2:	4b16      	ldr	r3, [pc, #88]	@ (800091c <addCharacteristic+0x78>)
 80008c4:	711a      	strb	r2, [r3, #4]
	ADD_CUSTOM_CHAR[5]= handleService[1];
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	785a      	ldrb	r2, [r3, #1]
 80008ca:	4b14      	ldr	r3, [pc, #80]	@ (800091c <addCharacteristic+0x78>)
 80008cc:	715a      	strb	r2, [r3, #5]
	ADD_CUSTOM_CHAR[23]= maxsize;
 80008ce:	4a13      	ldr	r2, [pc, #76]	@ (800091c <addCharacteristic+0x78>)
 80008d0:	78fb      	ldrb	r3, [r7, #3]
 80008d2:	75d3      	strb	r3, [r2, #23]
	ADD_CUSTOM_CHAR[25]= proprieties;
 80008d4:	4a11      	ldr	r2, [pc, #68]	@ (800091c <addCharacteristic+0x78>)
 80008d6:	7e3b      	ldrb	r3, [r7, #24]
 80008d8:	7653      	strb	r3, [r2, #25]
	if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 80008da:	2301      	movs	r3, #1
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	2307      	movs	r3, #7
 80008e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000920 <addCharacteristic+0x7c>)
 80008e2:	211e      	movs	r1, #30
 80008e4:	480d      	ldr	r0, [pc, #52]	@ (800091c <addCharacteristic+0x78>)
 80008e6:	f7ff ff59 	bl	800079c <BLE_command>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d10a      	bne.n	8000906 <addCharacteristic+0x62>
        handleChar[0]=rxEvent[7];
 80008f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <addCharacteristic+0x80>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	79da      	ldrb	r2, [r3, #7]
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	701a      	strb	r2, [r3, #0]
	    handleChar[1]=rxEvent[8];
 80008fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <addCharacteristic+0x80>)
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	3301      	adds	r3, #1
 8000902:	7a12      	ldrb	r2, [r2, #8]
 8000904:	701a      	strb	r2, [r3, #0]
	}
	free(rxEvent);
 8000906:	4b07      	ldr	r3, [pc, #28]	@ (8000924 <addCharacteristic+0x80>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4618      	mov	r0, r3
 800090c:	f002 fe54 	bl	80035b8 <free>
}
 8000910:	bf00      	nop
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	200000b7 	.word	0x200000b7
 800091c:	200000b0 	.word	0x200000b0
 8000920:	200000d0 	.word	0x200000d0
 8000924:	200001b0 	.word	0x200001b0

08000928 <updateCharValue>:

void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af02      	add	r7, sp, #8
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
 8000934:	603b      	str	r3, [r7, #0]
	UPDATE_CHAR[3]=size+6;
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	3306      	adds	r3, #6
 800093c:	b2da      	uxtb	r2, r3
 800093e:	4b21      	ldr	r3, [pc, #132]	@ (80009c4 <updateCharValue+0x9c>)
 8000940:	70da      	strb	r2, [r3, #3]
	UPDATE_CHAR[4]=handleService[0];
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	781a      	ldrb	r2, [r3, #0]
 8000946:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <updateCharValue+0x9c>)
 8000948:	711a      	strb	r2, [r3, #4]
	UPDATE_CHAR[5]=handleService[1];
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	785a      	ldrb	r2, [r3, #1]
 800094e:	4b1d      	ldr	r3, [pc, #116]	@ (80009c4 <updateCharValue+0x9c>)
 8000950:	715a      	strb	r2, [r3, #5]
	UPDATE_CHAR[6]=handleChar[0];
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	781a      	ldrb	r2, [r3, #0]
 8000956:	4b1b      	ldr	r3, [pc, #108]	@ (80009c4 <updateCharValue+0x9c>)
 8000958:	719a      	strb	r2, [r3, #6]
	UPDATE_CHAR[7]=handleChar[1];
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	785a      	ldrb	r2, [r3, #1]
 800095e:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <updateCharValue+0x9c>)
 8000960:	71da      	strb	r2, [r3, #7]
	UPDATE_CHAR[8]=offset;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	b2da      	uxtb	r2, r3
 8000966:	4b17      	ldr	r3, [pc, #92]	@ (80009c4 <updateCharValue+0x9c>)
 8000968:	721a      	strb	r2, [r3, #8]
	UPDATE_CHAR[9]=size;
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <updateCharValue+0x9c>)
 8000970:	725a      	strb	r2, [r3, #9]

	uint8_t* commandComplete;
	commandComplete=(uint8_t*)malloc(10+size);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	330a      	adds	r3, #10
 8000976:	4618      	mov	r0, r3
 8000978:	f002 fe16 	bl	80035a8 <malloc>
 800097c:	4603      	mov	r3, r0
 800097e:	617b      	str	r3, [r7, #20]
	memcpy(commandComplete,UPDATE_CHAR,10);
 8000980:	220a      	movs	r2, #10
 8000982:	4910      	ldr	r1, [pc, #64]	@ (80009c4 <updateCharValue+0x9c>)
 8000984:	6978      	ldr	r0, [r7, #20]
 8000986:	f002 ff31 	bl	80037ec <memcpy>
	memcpy(commandComplete+10,data,size);
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	330a      	adds	r3, #10
 800098e:	683a      	ldr	r2, [r7, #0]
 8000990:	6a39      	ldr	r1, [r7, #32]
 8000992:	4618      	mov	r0, r3
 8000994:	f002 ff2a 	bl	80037ec <memcpy>

	BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	f103 010a 	add.w	r1, r3, #10
 800099e:	2300      	movs	r3, #0
 80009a0:	9300      	str	r3, [sp, #0]
 80009a2:	2307      	movs	r3, #7
 80009a4:	4a08      	ldr	r2, [pc, #32]	@ (80009c8 <updateCharValue+0xa0>)
 80009a6:	6978      	ldr	r0, [r7, #20]
 80009a8:	f7ff fef8 	bl	800079c <BLE_command>

	free(commandComplete);
 80009ac:	6978      	ldr	r0, [r7, #20]
 80009ae:	f002 fe03 	bl	80035b8 <free>
	free(rxEvent);
 80009b2:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <updateCharValue+0xa4>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f002 fdfe 	bl	80035b8 <free>
}
 80009bc:	bf00      	nop
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	200000d8 	.word	0x200000d8
 80009c8:	200000d0 	.word	0x200000d0
 80009cc:	200001b0 	.word	0x200001b0

080009d0 <i2c_init>:
/* Include memory map of our MCU */
#include <stm32l475xx.h>
#include <stdio.h>

void i2c_init()
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
	// Enable clock for GPIOB
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 80009d4:	4b27      	ldr	r3, [pc, #156]	@ (8000a74 <i2c_init+0xa4>)
 80009d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d8:	4a26      	ldr	r2, [pc, #152]	@ (8000a74 <i2c_init+0xa4>)
 80009da:	f043 0302 	orr.w	r3, r3, #2
 80009de:	64d3      	str	r3, [r2, #76]	@ 0x4c
    // Configure PB10 (SCL) and PB11 (SDA) as alternate function mode (AF4 for I2C2)
    GPIOB->MODER &= ~(GPIO_MODER_MODE10_Msk | GPIO_MODER_MODE11_Msk);
 80009e0:	4b25      	ldr	r3, [pc, #148]	@ (8000a78 <i2c_init+0xa8>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a24      	ldr	r2, [pc, #144]	@ (8000a78 <i2c_init+0xa8>)
 80009e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80009ea:	6013      	str	r3, [r2, #0]
    // Set to Alternate Function mode
    GPIOB->MODER |= (GPIO_MODER_MODE10_1 | GPIO_MODER_MODE11_1);
 80009ec:	4b22      	ldr	r3, [pc, #136]	@ (8000a78 <i2c_init+0xa8>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a21      	ldr	r2, [pc, #132]	@ (8000a78 <i2c_init+0xa8>)
 80009f2:	f443 0320 	orr.w	r3, r3, #10485760	@ 0xa00000
 80009f6:	6013      	str	r3, [r2, #0]

    // Configure open-drain, high-speed,and enable pull-up
    GPIOB->OTYPER |= (GPIO_OTYPER_OT10 | GPIO_OTYPER_OT11);
 80009f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a78 <i2c_init+0xa8>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	4a1e      	ldr	r2, [pc, #120]	@ (8000a78 <i2c_init+0xa8>)
 80009fe:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000a02:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED10 | GPIO_OSPEEDR_OSPEED11);
 8000a04:	4b1c      	ldr	r3, [pc, #112]	@ (8000a78 <i2c_init+0xa8>)
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	4a1b      	ldr	r2, [pc, #108]	@ (8000a78 <i2c_init+0xa8>)
 8000a0a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a0e:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD10_Msk | GPIO_PUPDR_PUPD11_Msk);
 8000a10:	4b19      	ldr	r3, [pc, #100]	@ (8000a78 <i2c_init+0xa8>)
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	4a18      	ldr	r2, [pc, #96]	@ (8000a78 <i2c_init+0xa8>)
 8000a16:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000a1a:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPD10_0 | GPIO_PUPDR_PUPD11_0);
 8000a1c:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <i2c_init+0xa8>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	4a15      	ldr	r2, [pc, #84]	@ (8000a78 <i2c_init+0xa8>)
 8000a22:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000a26:	60d3      	str	r3, [r2, #12]

    // Set AF4 (I2C2) for PB10 and PB11
    GPIOB->AFR[1] &= ~((0xF << GPIO_AFRH_AFSEL10_Pos) | (0xF << GPIO_AFRH_AFSEL11_Pos));
 8000a28:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <i2c_init+0xa8>)
 8000a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a2c:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <i2c_init+0xa8>)
 8000a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000a32:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= ((4 << GPIO_AFRH_AFSEL10_Pos) | (4 << GPIO_AFRH_AFSEL11_Pos));
 8000a34:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <i2c_init+0xa8>)
 8000a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a38:	4a0f      	ldr	r2, [pc, #60]	@ (8000a78 <i2c_init+0xa8>)
 8000a3a:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8000a3e:	6253      	str	r3, [r2, #36]	@ 0x24

    // Enable the I2C clock by stopping it, setting the timer, and enabling.
    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <i2c_init+0xa4>)
 8000a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a44:	4a0b      	ldr	r2, [pc, #44]	@ (8000a74 <i2c_init+0xa4>)
 8000a46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a4a:	6593      	str	r3, [r2, #88]	@ 0x58
    I2C2->CR1 &= ~I2C_CR1_PE;
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <i2c_init+0xac>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a0a      	ldr	r2, [pc, #40]	@ (8000a7c <i2c_init+0xac>)
 8000a52:	f023 0301 	bic.w	r3, r3, #1
 8000a56:	6013      	str	r3, [r2, #0]
    // Timing set to a frequency of 250 KHz.
    I2C2->TIMINGR = (0 << 28) | (0x3 << 0) | (0x3 << 8) | (0x3 << 16) | (0x3 << 20);
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <i2c_init+0xac>)
 8000a5a:	4a09      	ldr	r2, [pc, #36]	@ (8000a80 <i2c_init+0xb0>)
 8000a5c:	611a      	str	r2, [r3, #16]
    I2C2->CR1 |= I2C_CR1_PE;
 8000a5e:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <i2c_init+0xac>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a06      	ldr	r2, [pc, #24]	@ (8000a7c <i2c_init+0xac>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6013      	str	r3, [r2, #0]
}
 8000a6a:	bf00      	nop
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	40021000 	.word	0x40021000
 8000a78:	48000400 	.word	0x48000400
 8000a7c:	40005800 	.word	0x40005800
 8000a80:	00330303 	.word	0x00330303

08000a84 <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	603a      	str	r2, [r7, #0]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
 8000a92:	460b      	mov	r3, r1
 8000a94:	71bb      	strb	r3, [r7, #6]
 8000a96:	4613      	mov	r3, r2
 8000a98:	717b      	strb	r3, [r7, #5]
    // Write
	if (dir == 0) {
 8000a9a:	79bb      	ldrb	r3, [r7, #6]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d13a      	bne.n	8000b16 <i2c_transaction+0x92>
        I2C2->CR2 = (address << 1) | (0 << 10) | (len << 16) | I2C_CR2_START; // Write mode
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	005a      	lsls	r2, r3, #1
 8000aa4:	797b      	ldrb	r3, [r7, #5]
 8000aa6:	041b      	lsls	r3, r3, #16
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	4a55      	ldr	r2, [pc, #340]	@ (8000c00 <i2c_transaction+0x17c>)
 8000aac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ab0:	6053      	str	r3, [r2, #4]

        // For each byte of data (the first would be the address on the peripheral), write the data.
        for (uint8_t i = 0; i < len; i++) {
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	73fb      	strb	r3, [r7, #15]
 8000ab6:	e022      	b.n	8000afe <i2c_transaction+0x7a>
        	// Wait for TXIS flag. If NACK during this operation, return an error.
			while (!(I2C2->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF))) {
				if (I2C2->ISR & I2C_ISR_NACKF) {
 8000ab8:	4b51      	ldr	r3, [pc, #324]	@ (8000c00 <i2c_transaction+0x17c>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	f003 0310 	and.w	r3, r3, #16
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d00d      	beq.n	8000ae0 <i2c_transaction+0x5c>
					// Clear NACKF and send STOP because operation failed.
					I2C2->ICR |= I2C_ICR_NACKCF;
 8000ac4:	4b4e      	ldr	r3, [pc, #312]	@ (8000c00 <i2c_transaction+0x17c>)
 8000ac6:	69db      	ldr	r3, [r3, #28]
 8000ac8:	4a4d      	ldr	r2, [pc, #308]	@ (8000c00 <i2c_transaction+0x17c>)
 8000aca:	f043 0310 	orr.w	r3, r3, #16
 8000ace:	61d3      	str	r3, [r2, #28]
					I2C2->CR2 |= I2C_CR2_STOP;
 8000ad0:	4b4b      	ldr	r3, [pc, #300]	@ (8000c00 <i2c_transaction+0x17c>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	4a4a      	ldr	r2, [pc, #296]	@ (8000c00 <i2c_transaction+0x17c>)
 8000ad6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ada:	6053      	str	r3, [r2, #4]
					return 2;
 8000adc:	2302      	movs	r3, #2
 8000ade:	e088      	b.n	8000bf2 <i2c_transaction+0x16e>
			while (!(I2C2->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF))) {
 8000ae0:	4b47      	ldr	r3, [pc, #284]	@ (8000c00 <i2c_transaction+0x17c>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	f003 0312 	and.w	r3, r3, #18
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d0e5      	beq.n	8000ab8 <i2c_transaction+0x34>
				}
			}
			// Write the data.
			I2C2->TXDR = data[i];
 8000aec:	7bfb      	ldrb	r3, [r7, #15]
 8000aee:	683a      	ldr	r2, [r7, #0]
 8000af0:	4413      	add	r3, r2
 8000af2:	781a      	ldrb	r2, [r3, #0]
 8000af4:	4b42      	ldr	r3, [pc, #264]	@ (8000c00 <i2c_transaction+0x17c>)
 8000af6:	629a      	str	r2, [r3, #40]	@ 0x28
        for (uint8_t i = 0; i < len; i++) {
 8000af8:	7bfb      	ldrb	r3, [r7, #15]
 8000afa:	3301      	adds	r3, #1
 8000afc:	73fb      	strb	r3, [r7, #15]
 8000afe:	7bfa      	ldrb	r2, [r7, #15]
 8000b00:	797b      	ldrb	r3, [r7, #5]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d3ec      	bcc.n	8000ae0 <i2c_transaction+0x5c>
		}
        // Wait for the transfer complete flag.
		while (!(I2C2->ISR & I2C_ISR_TC));
 8000b06:	bf00      	nop
 8000b08:	4b3d      	ldr	r3, [pc, #244]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d0f9      	beq.n	8000b08 <i2c_transaction+0x84>
 8000b14:	e059      	b.n	8000bca <i2c_transaction+0x146>
    }
    // Read
    else {
        // Send register address by writing one byte (first byte is assumed to be the address).
        I2C2->CR2 = (address << 1) | (0 << 10) | (1 << 16) | I2C_CR2_START;
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	4a39      	ldr	r2, [pc, #228]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b1c:	f443 3390 	orr.w	r3, r3, #73728	@ 0x12000
 8000b20:	6053      	str	r3, [r2, #4]

        while (!(I2C2->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF))) {
 8000b22:	e013      	b.n	8000b4c <i2c_transaction+0xc8>
            if (I2C2->ISR & I2C_ISR_NACKF) {
 8000b24:	4b36      	ldr	r3, [pc, #216]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0310 	and.w	r3, r3, #16
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d00d      	beq.n	8000b4c <i2c_transaction+0xc8>
                I2C2->ICR |= I2C_ICR_NACKCF;
 8000b30:	4b33      	ldr	r3, [pc, #204]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b32:	69db      	ldr	r3, [r3, #28]
 8000b34:	4a32      	ldr	r2, [pc, #200]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b36:	f043 0310 	orr.w	r3, r3, #16
 8000b3a:	61d3      	str	r3, [r2, #28]
                I2C2->CR2 |= I2C_CR2_STOP;
 8000b3c:	4b30      	ldr	r3, [pc, #192]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	4a2f      	ldr	r2, [pc, #188]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b46:	6053      	str	r3, [r2, #4]
                return 2;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	e052      	b.n	8000bf2 <i2c_transaction+0x16e>
        while (!(I2C2->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF))) {
 8000b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0312 	and.w	r3, r3, #18
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d0e5      	beq.n	8000b24 <i2c_transaction+0xa0>
            }
        }
        // Send the register address
        I2C2->TXDR = data[0];
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	4b28      	ldr	r3, [pc, #160]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b5e:	629a      	str	r2, [r3, #40]	@ 0x28
        // Wait for transfer complete
        while (!(I2C2->ISR & I2C_ISR_TC));
 8000b60:	bf00      	nop
 8000b62:	4b27      	ldr	r3, [pc, #156]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b64:	699b      	ldr	r3, [r3, #24]
 8000b66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0f9      	beq.n	8000b62 <i2c_transaction+0xde>

        // Read `len` bytes from the data received. This uses MMIO.
        I2C2->CR2 = (address << 1) | (1 << 10) | (len << 16) | I2C_CR2_START;
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000b76:	797b      	ldrb	r3, [r7, #5]
 8000b78:	041b      	lsls	r3, r3, #16
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	4a20      	ldr	r2, [pc, #128]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b7e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b82:	6053      	str	r3, [r2, #4]

        for (uint8_t i = 0; i < len; i++) {
 8000b84:	2300      	movs	r3, #0
 8000b86:	73bb      	strb	r3, [r7, #14]
 8000b88:	e01b      	b.n	8000bc2 <i2c_transaction+0x13e>
        	// Wait for RXNE flag.
            while (!(I2C2->ISR & I2C_ISR_RXNE));
 8000b8a:	bf00      	nop
 8000b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	f003 0304 	and.w	r3, r3, #4
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d0f9      	beq.n	8000b8c <i2c_transaction+0x108>
            data[i] = I2C2->RXDR;
 8000b98:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <i2c_transaction+0x17c>)
 8000b9a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000b9c:	7bbb      	ldrb	r3, [r7, #14]
 8000b9e:	683a      	ldr	r2, [r7, #0]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	b2ca      	uxtb	r2, r1
 8000ba4:	701a      	strb	r2, [r3, #0]

            // Send NACK before last byte to signal that reading is complete.
            if (i == len - 1) {
 8000ba6:	7bba      	ldrb	r2, [r7, #14]
 8000ba8:	797b      	ldrb	r3, [r7, #5]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d105      	bne.n	8000bbc <i2c_transaction+0x138>
                I2C2->CR2 |= I2C_CR2_NACK;
 8000bb0:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <i2c_transaction+0x17c>)
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	4a12      	ldr	r2, [pc, #72]	@ (8000c00 <i2c_transaction+0x17c>)
 8000bb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bba:	6053      	str	r3, [r2, #4]
        for (uint8_t i = 0; i < len; i++) {
 8000bbc:	7bbb      	ldrb	r3, [r7, #14]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	73bb      	strb	r3, [r7, #14]
 8000bc2:	7bba      	ldrb	r2, [r7, #14]
 8000bc4:	797b      	ldrb	r3, [r7, #5]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d3df      	bcc.n	8000b8a <i2c_transaction+0x106>
            }
        }
    }

	// Set stop, wait until stop is detected, then clear the flag.
	I2C2->CR2 |= I2C_CR2_STOP;
 8000bca:	4b0d      	ldr	r3, [pc, #52]	@ (8000c00 <i2c_transaction+0x17c>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	4a0c      	ldr	r2, [pc, #48]	@ (8000c00 <i2c_transaction+0x17c>)
 8000bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bd4:	6053      	str	r3, [r2, #4]
	while (!(I2C2->ISR & I2C_ISR_STOPF));
 8000bd6:	bf00      	nop
 8000bd8:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <i2c_transaction+0x17c>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	f003 0320 	and.w	r3, r3, #32
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d0f9      	beq.n	8000bd8 <i2c_transaction+0x154>
	I2C2->ICR |= I2C_ICR_STOPCF;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <i2c_transaction+0x17c>)
 8000be6:	69db      	ldr	r3, [r3, #28]
 8000be8:	4a05      	ldr	r2, [pc, #20]	@ (8000c00 <i2c_transaction+0x17c>)
 8000bea:	f043 0320 	orr.w	r3, r3, #32
 8000bee:	61d3      	str	r3, [r2, #28]

    return 0;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3714      	adds	r7, #20
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40005800 	.word	0x40005800

08000c04 <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
	/* Enable clock for GPIOA */
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000c08:	4b32      	ldr	r3, [pc, #200]	@ (8000cd4 <leds_init+0xd0>)
 8000c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0c:	4a31      	ldr	r2, [pc, #196]	@ (8000cd4 <leds_init+0xd0>)
 8000c0e:	f043 0301 	orr.w	r3, r3, #1
 8000c12:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/* Configure PA5 as an output by clearing all bits and setting the mode */
	GPIOA->MODER &= ~GPIO_MODER_MODE5;
 8000c14:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c1e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000c22:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8000c24:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c32:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000c34:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c3e:	f023 0320 	bic.w	r3, r3, #32
 8000c42:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000c44:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c4e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000c52:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use low speed mode */
	GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000c54:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c5e:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000c62:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000c64:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c68:	695b      	ldr	r3, [r3, #20]
 8000c6a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c6e:	f023 0320 	bic.w	r3, r3, #32
 8000c72:	6153      	str	r3, [r2, #20]

	/* Enable clock for GPIOB */
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000c74:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <leds_init+0xd0>)
 8000c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c78:	4a16      	ldr	r2, [pc, #88]	@ (8000cd4 <leds_init+0xd0>)
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/* Configure PB14 as an output by clearing all bits and setting the mode */
	GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8000c80:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <leds_init+0xd4>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a14      	ldr	r2, [pc, #80]	@ (8000cd8 <leds_init+0xd4>)
 8000c86:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000c8a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE14_0;
 8000c8c:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <leds_init+0xd4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a11      	ldr	r2, [pc, #68]	@ (8000cd8 <leds_init+0xd4>)
 8000c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c96:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8000c98:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <leds_init+0xd4>)
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000cd8 <leds_init+0xd4>)
 8000c9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000ca2:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd8 <leds_init+0xd4>)
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8000cd8 <leds_init+0xd4>)
 8000caa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000cae:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use low speed mode */
	GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8000cb0:	4b09      	ldr	r3, [pc, #36]	@ (8000cd8 <leds_init+0xd4>)
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	4a08      	ldr	r2, [pc, #32]	@ (8000cd8 <leds_init+0xd4>)
 8000cb6:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 8000cba:	6093      	str	r3, [r2, #8]
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <leds_init+0xd4>)
 8000cbe:	695b      	ldr	r3, [r3, #20]
 8000cc0:	4a05      	ldr	r2, [pc, #20]	@ (8000cd8 <leds_init+0xd4>)
 8000cc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000cc6:	6153      	str	r3, [r2, #20]

}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	48000400 	.word	0x48000400

08000cdc <leds_set>:

void leds_set(uint8_t led)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	/* Turn off both LEDS so that both LEDS are not kept consistently on. */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000ce6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cf0:	f023 0320 	bic.w	r3, r3, #32
 8000cf4:	6153      	str	r3, [r2, #20]
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000cf6:	4b12      	ldr	r3, [pc, #72]	@ (8000d40 <leds_set+0x64>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	4a11      	ldr	r2, [pc, #68]	@ (8000d40 <leds_set+0x64>)
 8000cfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000d00:	6153      	str	r3, [r2, #20]

	if (led & 0b01)  // If bit 0 is set
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d007      	beq.n	8000d1c <leds_set+0x40>
	{
		// Turn on LED 1
		GPIOA->ODR |= GPIO_ODR_OD5;
 8000d0c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d10:	695b      	ldr	r3, [r3, #20]
 8000d12:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d16:	f043 0320 	orr.w	r3, r3, #32
 8000d1a:	6153      	str	r3, [r2, #20]
	}
	if (led & 0b10)  // If bit 1 is set
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d005      	beq.n	8000d32 <leds_set+0x56>
	{
		// Turn on LED 2
		GPIOB->ODR |= GPIO_ODR_OD14;
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <leds_set+0x64>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	4a05      	ldr	r2, [pc, #20]	@ (8000d40 <leds_set+0x64>)
 8000d2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d30:	6153      	str	r3, [r2, #20]
	}
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	48000400 	.word	0x48000400

08000d44 <lsm6dsl_init>:

// Address of accelerometer.
#define ACC_ADDR 0x6A

void lsm6dsl_init()
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
	// Write 0x60 to CTRL1_XL at 0x10.
	uint8_t ctrl1_xl_data[] = {0x10, 0x60};
 8000d4a:	f246 0310 	movw	r3, #24592	@ 0x6010
 8000d4e:	80bb      	strh	r3, [r7, #4]
	uint8_t transaction = i2c_transaction(ACC_ADDR, 0, ctrl1_xl_data, 2);
 8000d50:	1d3a      	adds	r2, r7, #4
 8000d52:	2302      	movs	r3, #2
 8000d54:	2100      	movs	r1, #0
 8000d56:	206a      	movs	r0, #106	@ 0x6a
 8000d58:	f7ff fe94 	bl	8000a84 <i2c_transaction>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	71fb      	strb	r3, [r7, #7]
	if (transaction > 0) {return;}
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10d      	bne.n	8000d82 <lsm6dsl_init+0x3e>

	// Write 0x01 to INT1_CTRL at 0x0d.
	uint8_t int1_ctrl_data[] = {0x0d, 0x01};
 8000d66:	f240 130d 	movw	r3, #269	@ 0x10d
 8000d6a:	803b      	strh	r3, [r7, #0]
	transaction = i2c_transaction(ACC_ADDR, 0, int1_ctrl_data, 2);
 8000d6c:	463a      	mov	r2, r7
 8000d6e:	2302      	movs	r3, #2
 8000d70:	2100      	movs	r1, #0
 8000d72:	206a      	movs	r0, #106	@ 0x6a
 8000d74:	f7ff fe86 	bl	8000a84 <i2c_transaction>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	71fb      	strb	r3, [r7, #7]
	if (transaction > 0) {return;}
 8000d7c:	79fb      	ldrb	r3, [r7, #7]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	e000      	b.n	8000d84 <lsm6dsl_init+0x40>
	if (transaction > 0) {return;}
 8000d82:	bf00      	nop
}
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b086      	sub	sp, #24
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	60f8      	str	r0, [r7, #12]
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
	// Initialize addr_or_data to be the byte that contains the address of the register, then the data read from the register.
	uint8_t addr_or_data[1];
	uint8_t t;
	// Reading x first:
	*addr_or_data = 0x28; // Address of x_low
 8000d96:	2328      	movs	r3, #40	@ 0x28
 8000d98:	753b      	strb	r3, [r7, #20]
	t = i2c_transaction(ACC_ADDR, 1, addr_or_data, 1);
 8000d9a:	f107 0214 	add.w	r2, r7, #20
 8000d9e:	2301      	movs	r3, #1
 8000da0:	2101      	movs	r1, #1
 8000da2:	206a      	movs	r0, #106	@ 0x6a
 8000da4:	f7ff fe6e 	bl	8000a84 <i2c_transaction>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75fb      	strb	r3, [r7, #23]
	if (t > 0) {return;}
 8000dac:	7dfb      	ldrb	r3, [r7, #23]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d170      	bne.n	8000e94 <lsm6dsl_read_xyz+0x10a>
	*x = (int16_t)(addr_or_data[0]);
 8000db2:	7d3b      	ldrb	r3, [r7, #20]
 8000db4:	b21a      	sxth	r2, r3
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	801a      	strh	r2, [r3, #0]

	*addr_or_data = 0x29; // Address of x_high
 8000dba:	2329      	movs	r3, #41	@ 0x29
 8000dbc:	753b      	strb	r3, [r7, #20]
	t = i2c_transaction(ACC_ADDR, 1, addr_or_data, 1);
 8000dbe:	f107 0214 	add.w	r2, r7, #20
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	206a      	movs	r0, #106	@ 0x6a
 8000dc8:	f7ff fe5c 	bl	8000a84 <i2c_transaction>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	75fb      	strb	r3, [r7, #23]
	if (t > 0) {return;}
 8000dd0:	7dfb      	ldrb	r3, [r7, #23]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d160      	bne.n	8000e98 <lsm6dsl_read_xyz+0x10e>
	*x |= (int16_t)(addr_or_data[0] << 8);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000ddc:	7d3b      	ldrb	r3, [r7, #20]
 8000dde:	021b      	lsls	r3, r3, #8
 8000de0:	b21b      	sxth	r3, r3
 8000de2:	4313      	orrs	r3, r2
 8000de4:	b21a      	sxth	r2, r3
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	801a      	strh	r2, [r3, #0]


	// Reading y next:
	*addr_or_data = 0x2A; // Address of y_low
 8000dea:	232a      	movs	r3, #42	@ 0x2a
 8000dec:	753b      	strb	r3, [r7, #20]
	t = i2c_transaction(ACC_ADDR, 1, addr_or_data, 1);
 8000dee:	f107 0214 	add.w	r2, r7, #20
 8000df2:	2301      	movs	r3, #1
 8000df4:	2101      	movs	r1, #1
 8000df6:	206a      	movs	r0, #106	@ 0x6a
 8000df8:	f7ff fe44 	bl	8000a84 <i2c_transaction>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	75fb      	strb	r3, [r7, #23]
	if (t > 0) {return;}
 8000e00:	7dfb      	ldrb	r3, [r7, #23]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d14a      	bne.n	8000e9c <lsm6dsl_read_xyz+0x112>
	*y = (int16_t)(addr_or_data[0]);
 8000e06:	7d3b      	ldrb	r3, [r7, #20]
 8000e08:	b21a      	sxth	r2, r3
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	801a      	strh	r2, [r3, #0]

	*addr_or_data = 0x2B; // Address of y_high
 8000e0e:	232b      	movs	r3, #43	@ 0x2b
 8000e10:	753b      	strb	r3, [r7, #20]
	t = i2c_transaction(ACC_ADDR, 1, addr_or_data, 1);
 8000e12:	f107 0214 	add.w	r2, r7, #20
 8000e16:	2301      	movs	r3, #1
 8000e18:	2101      	movs	r1, #1
 8000e1a:	206a      	movs	r0, #106	@ 0x6a
 8000e1c:	f7ff fe32 	bl	8000a84 <i2c_transaction>
 8000e20:	4603      	mov	r3, r0
 8000e22:	75fb      	strb	r3, [r7, #23]
	if (t > 0) {return;}
 8000e24:	7dfb      	ldrb	r3, [r7, #23]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d13a      	bne.n	8000ea0 <lsm6dsl_read_xyz+0x116>
	*y |= (int16_t)(addr_or_data[0] << 8);
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e30:	7d3b      	ldrb	r3, [r7, #20]
 8000e32:	021b      	lsls	r3, r3, #8
 8000e34:	b21b      	sxth	r3, r3
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b21a      	sxth	r2, r3
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	801a      	strh	r2, [r3, #0]


	// Reading z next:
	*addr_or_data = 0x2C; // Address of z_low
 8000e3e:	232c      	movs	r3, #44	@ 0x2c
 8000e40:	753b      	strb	r3, [r7, #20]
	t = i2c_transaction(ACC_ADDR, 1, addr_or_data, 1);
 8000e42:	f107 0214 	add.w	r2, r7, #20
 8000e46:	2301      	movs	r3, #1
 8000e48:	2101      	movs	r1, #1
 8000e4a:	206a      	movs	r0, #106	@ 0x6a
 8000e4c:	f7ff fe1a 	bl	8000a84 <i2c_transaction>
 8000e50:	4603      	mov	r3, r0
 8000e52:	75fb      	strb	r3, [r7, #23]
	if (t > 0) {return;}
 8000e54:	7dfb      	ldrb	r3, [r7, #23]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d124      	bne.n	8000ea4 <lsm6dsl_read_xyz+0x11a>
	*z = (int16_t)(addr_or_data[0]);
 8000e5a:	7d3b      	ldrb	r3, [r7, #20]
 8000e5c:	b21a      	sxth	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	801a      	strh	r2, [r3, #0]

	*addr_or_data = 0x2D; // Address of z_high
 8000e62:	232d      	movs	r3, #45	@ 0x2d
 8000e64:	753b      	strb	r3, [r7, #20]
	t = i2c_transaction(ACC_ADDR, 1, addr_or_data, 1);
 8000e66:	f107 0214 	add.w	r2, r7, #20
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	206a      	movs	r0, #106	@ 0x6a
 8000e70:	f7ff fe08 	bl	8000a84 <i2c_transaction>
 8000e74:	4603      	mov	r3, r0
 8000e76:	75fb      	strb	r3, [r7, #23]
	if (t > 0) {return;}
 8000e78:	7dfb      	ldrb	r3, [r7, #23]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d114      	bne.n	8000ea8 <lsm6dsl_read_xyz+0x11e>
	*z |= (int16_t)(addr_or_data[0] << 8);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e84:	7d3b      	ldrb	r3, [r7, #20]
 8000e86:	021b      	lsls	r3, r3, #8
 8000e88:	b21b      	sxth	r3, r3
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	b21a      	sxth	r2, r3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	801a      	strh	r2, [r3, #0]
 8000e92:	e00a      	b.n	8000eaa <lsm6dsl_read_xyz+0x120>
	if (t > 0) {return;}
 8000e94:	bf00      	nop
 8000e96:	e008      	b.n	8000eaa <lsm6dsl_read_xyz+0x120>
	if (t > 0) {return;}
 8000e98:	bf00      	nop
 8000e9a:	e006      	b.n	8000eaa <lsm6dsl_read_xyz+0x120>
	if (t > 0) {return;}
 8000e9c:	bf00      	nop
 8000e9e:	e004      	b.n	8000eaa <lsm6dsl_read_xyz+0x120>
	if (t > 0) {return;}
 8000ea0:	bf00      	nop
 8000ea2:	e002      	b.n	8000eaa <lsm6dsl_read_xyz+0x120>
	if (t > 0) {return;}
 8000ea4:	bf00      	nop
 8000ea6:	e000      	b.n	8000eaa <lsm6dsl_read_xyz+0x120>
	if (t > 0) {return;}
 8000ea8:	bf00      	nop

}
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <TIM2_IRQHandler>:
    }
    return len;
}


void TIM2_IRQHandler() {
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
	// Checking whether TIM2 has had an update event, and then clearing the update event every time it happens.
    if (TIM2->SR & TIM_SR_UIF) {
 8000eb4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d015      	beq.n	8000eee <TIM2_IRQHandler+0x3e>
        TIM2->SR &= ~TIM_SR_UIF;
 8000ec2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ec6:	691b      	ldr	r3, [r3, #16]
 8000ec8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ecc:	f023 0301 	bic.w	r3, r3, #1
 8000ed0:	6113      	str	r3, [r2, #16]

        start_i++;
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <TIM2_IRQHandler+0x48>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	4a07      	ldr	r2, [pc, #28]	@ (8000ef8 <TIM2_IRQHandler+0x48>)
 8000eda:	6013      	str	r3, [r2, #0]

        // Ensure that the counter does not go out of bounds, and resets smoothly.
        // Note: UINT8_MAX * 1200 represents the start_i value at which the mins_lost value overflows and resets to 1.
        // We round down UINT_MAX to the highest multiple of this overflow value to ensure that the timer resets without breaking the pattern.
        if (start_i == (UINT_MAX - (UINT_MAX % (UINT8_MAX * 1200)))) {
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <TIM2_IRQHandler+0x48>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a06      	ldr	r2, [pc, #24]	@ (8000efc <TIM2_IRQHandler+0x4c>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d103      	bne.n	8000eee <TIM2_IRQHandler+0x3e>
            start_i = 1200;
 8000ee6:	4b04      	ldr	r3, [pc, #16]	@ (8000ef8 <TIM2_IRQHandler+0x48>)
 8000ee8:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000eec:	601a      	str	r2, [r3, #0]
        }
    }
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	2000021c 	.word	0x2000021c
 8000efc:	fffc12f0 	.word	0xfffc12f0

08000f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	@ 0x30
 8000f04:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f06:	f000 fbdc 	bl	80016c2 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000f0a:	f000 f8dd 	bl	80010c8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0e:	f000 f95f 	bl	80011d0 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000f12:	f000 f91f 	bl	8001154 <MX_SPI3_Init>

  /* Initialize Timer, I2C, and Accelerometer*/
  leds_init(); // TODO: Remove!!
 8000f16:	f7ff fe75 	bl	8000c04 <leds_init>
  timer_init(TIM2);
 8000f1a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f1e:	f000 fb43 	bl	80015a8 <timer_init>
  timer_set_ms(TIM2, 50);
 8000f22:	2132      	movs	r1, #50	@ 0x32
 8000f24:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000f28:	f000 fb7a 	bl	8001620 <timer_set_ms>
  i2c_init();
 8000f2c:	f7ff fd50 	bl	80009d0 <i2c_init>
  lsm6dsl_init();
 8000f30:	f7ff ff08 	bl	8000d44 <lsm6dsl_init>


  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8000f34:	2200      	movs	r2, #0
 8000f36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f3e:	f000 ff2d 	bl	8001d9c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000f42:	200a      	movs	r0, #10
 8000f44:	f000 fc32 	bl	80017ac <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f52:	f000 ff23 	bl	8001d9c <HAL_GPIO_WritePin>

  ble_init();
 8000f56:	f7ff f98b 	bl	8000270 <ble_init>

  HAL_Delay(10);
 8000f5a:	200a      	movs	r0, #10
 8000f5c:	f000 fc26 	bl	80017ac <HAL_Delay>

  uint8_t nonDiscoverable = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	77fb      	strb	r3, [r7, #31]

  // Poll the accelerometer using the last known values
  int16_t last_x = 0, last_y = 0, last_z = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	82fb      	strh	r3, [r7, #22]
 8000f68:	2300      	movs	r3, #0
 8000f6a:	82bb      	strh	r3, [r7, #20]
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	827b      	strh	r3, [r7, #18]
  lsm6dsl_read_xyz(&last_x, &last_y, &last_z);
 8000f70:	f107 0212 	add.w	r2, r7, #18
 8000f74:	f107 0114 	add.w	r1, r7, #20
 8000f78:	f107 0316 	add.w	r3, r7, #22
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff04 	bl	8000d8a <lsm6dsl_read_xyz>
  int16_t data_x = 0, data_y = 0, data_z = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	823b      	strh	r3, [r7, #16]
 8000f86:	2300      	movs	r3, #0
 8000f88:	81fb      	strh	r3, [r7, #14]
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	81bb      	strh	r3, [r7, #12]
  uint8_t secs_lost = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  leds_set(3);
 8000f94:	2003      	movs	r0, #3
 8000f96:	f7ff fea1 	bl	8000cdc <leds_set>
  int counter = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	623b      	str	r3, [r7, #32]
  while (1)
  {
	  lsm6dsl_read_xyz(&data_x, &data_y, &data_z);
 8000f9e:	f107 020c 	add.w	r2, r7, #12
 8000fa2:	f107 010e 	add.w	r1, r7, #14
 8000fa6:	f107 0310 	add.w	r3, r7, #16
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff feed 	bl	8000d8a <lsm6dsl_read_xyz>
	  if (counter % 2 == 0) {
 8000fb0:	6a3b      	ldr	r3, [r7, #32]
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d103      	bne.n	8000fc2 <main+0xc2>
		  leds_set(3);
 8000fba:	2003      	movs	r0, #3
 8000fbc:	f7ff fe8e 	bl	8000cdc <leds_set>
 8000fc0:	e002      	b.n	8000fc8 <main+0xc8>
	  } else {
		  leds_set(0);
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f7ff fe8a 	bl	8000cdc <leds_set>
	  }
	  counter++;
 8000fc8:	6a3b      	ldr	r3, [r7, #32]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	623b      	str	r3, [r7, #32]
	  // Threshold chosen as 0.1g based on the uncertainty and values given.
      int threshold = 1639;
 8000fce:	f240 6367 	movw	r3, #1639	@ 0x667
 8000fd2:	61bb      	str	r3, [r7, #24]
	  if ((abs(last_x - data_x) > threshold || abs(last_y - data_y) > threshold || abs(last_z - data_z) > threshold)) {
 8000fd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	bfb8      	it	lt
 8000fe4:	425b      	neglt	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	db17      	blt.n	800101c <main+0x11c>
 8000fec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	bfb8      	it	lt
 8000ffc:	425b      	neglt	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	429a      	cmp	r2, r3
 8001002:	db0b      	blt.n	800101c <main+0x11c>
 8001004:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001008:	461a      	mov	r2, r3
 800100a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b00      	cmp	r3, #0
 8001012:	bfb8      	it	lt
 8001014:	425b      	neglt	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	429a      	cmp	r2, r3
 800101a:	da05      	bge.n	8001028 <main+0x128>
		  // Reset timer since last movement.
		  leds_set(0);
 800101c:	2000      	movs	r0, #0
 800101e:	f7ff fe5d 	bl	8000cdc <leds_set>
		  start_i = 0;
 8001022:	4b24      	ldr	r3, [pc, #144]	@ (80010b4 <main+0x1b4>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
	  }

	  last_x = data_x;
 8001028:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800102c:	82fb      	strh	r3, [r7, #22]
	  last_y = data_y;
 800102e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001032:	82bb      	strh	r3, [r7, #20]
	  last_z = data_z;
 8001034:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001038:	827b      	strh	r3, [r7, #18]

//	  if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
//	    catchBLE();
//	  } else {
	  if (start_i >= 1200) {
 800103a:	4b1e      	ldr	r3, [pc, #120]	@ (80010b4 <main+0x1b4>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001042:	d3ac      	bcc.n	8000f9e <main+0x9e>
		  leds_set(3);
 8001044:	2003      	movs	r0, #3
 8001046:	f7ff fe49 	bl	8000cdc <leds_set>
		  if (start_i >= (secs_lost+1) * 20) {
 800104a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800104e:	1c5a      	adds	r2, r3, #1
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	461a      	mov	r2, r3
 800105a:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <main+0x1b4>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	429a      	cmp	r2, r3
 8001060:	d813      	bhi.n	800108a <main+0x18a>
			  // Avoid overflowing
			  if (start_i / 20 == UINT8_MAX) {
 8001062:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <main+0x1b4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a14      	ldr	r2, [pc, #80]	@ (80010b8 <main+0x1b8>)
 8001068:	fba2 2303 	umull	r2, r3, r2, r3
 800106c:	091b      	lsrs	r3, r3, #4
 800106e:	2bff      	cmp	r3, #255	@ 0xff
 8001070:	d103      	bne.n	800107a <main+0x17a>
				  secs_lost = 1;
 8001072:	2301      	movs	r3, #1
 8001074:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001078:	e007      	b.n	800108a <main+0x18a>
			  } else {
				  secs_lost = start_i / 20;
 800107a:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <main+0x1b4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <main+0x1b8>)
 8001080:	fba2 2303 	umull	r2, r3, r2, r3
 8001084:	091b      	lsrs	r3, r3, #4
 8001086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			  }
		  }

		  HAL_Delay(10000);
 800108a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800108e:	f000 fb8d 	bl	80017ac <HAL_Delay>
		  // Send a string to the NORDIC UART service, remember to not include the newline
		  unsigned char test_str[10];
		  sprintf(test_str, "%d", secs_lost);
 8001092:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001096:	463b      	mov	r3, r7
 8001098:	4908      	ldr	r1, [pc, #32]	@ (80010bc <main+0x1bc>)
 800109a:	4618      	mov	r0, r3
 800109c:	f002 fb42 	bl	8003724 <siprintf>
		  updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(test_str)-1, test_str);
 80010a0:	463b      	mov	r3, r7
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2309      	movs	r3, #9
 80010a6:	2200      	movs	r2, #0
 80010a8:	4905      	ldr	r1, [pc, #20]	@ (80010c0 <main+0x1c0>)
 80010aa:	4806      	ldr	r0, [pc, #24]	@ (80010c4 <main+0x1c4>)
 80010ac:	f7ff fc3c 	bl	8000928 <updateCharValue>
  {
 80010b0:	e775      	b.n	8000f9e <main+0x9e>
 80010b2:	bf00      	nop
 80010b4:	2000021c 	.word	0x2000021c
 80010b8:	cccccccd 	.word	0xcccccccd
 80010bc:	08003f30 	.word	0x08003f30
 80010c0:	200001ac 	.word	0x200001ac
 80010c4:	200001a4 	.word	0x200001a4

080010c8 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b096      	sub	sp, #88	@ 0x58
 80010cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	2244      	movs	r2, #68	@ 0x44
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f002 fb44 	bl	8003764 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010dc:	463b      	mov	r3, r7
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010ee:	f000 fe9f 	bl	8001e30 <HAL_PWREx_ControlVoltageScaling>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010f8:	f000 f902 	bl	8001300 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80010fc:	2310      	movs	r3, #16
 80010fe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001100:	2301      	movs	r3, #1
 8001102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8001108:	2370      	movs	r3, #112	@ 0x70
 800110a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800110c:	2300      	movs	r3, #0
 800110e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4618      	mov	r0, r3
 8001116:	f000 fee1 	bl	8001edc <HAL_RCC_OscConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001120:	f000 f8ee 	bl	8001300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001124:	230f      	movs	r3, #15
 8001126:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001128:	2300      	movs	r3, #0
 800112a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001138:	463b      	mov	r3, r7
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f001 faa9 	bl	8002694 <HAL_RCC_ClockConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001148:	f000 f8da 	bl	8001300 <Error_Handler>
  }
}
 800114c:	bf00      	nop
 800114e:	3758      	adds	r7, #88	@ 0x58
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <MX_SPI3_Init+0x74>)
 800115a:	4a1c      	ldr	r2, [pc, #112]	@ (80011cc <MX_SPI3_Init+0x78>)
 800115c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800115e:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <MX_SPI3_Init+0x74>)
 8001160:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001164:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <MX_SPI3_Init+0x74>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800116c:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_SPI3_Init+0x74>)
 800116e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001172:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_SPI3_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <MX_SPI3_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <MX_SPI3_Init+0x74>)
 8001182:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001186:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <MX_SPI3_Init+0x74>)
 800118a:	2200      	movs	r2, #0
 800118c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800118e:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <MX_SPI3_Init+0x74>)
 8001190:	2200      	movs	r2, #0
 8001192:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <MX_SPI3_Init+0x74>)
 8001196:	2200      	movs	r2, #0
 8001198:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <MX_SPI3_Init+0x74>)
 800119c:	2200      	movs	r2, #0
 800119e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80011a0:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <MX_SPI3_Init+0x74>)
 80011a2:	2207      	movs	r2, #7
 80011a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <MX_SPI3_Init+0x74>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011ac:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <MX_SPI3_Init+0x74>)
 80011ae:	2208      	movs	r2, #8
 80011b0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <MX_SPI3_Init+0x74>)
 80011b4:	f001 fc5a 	bl	8002a6c <HAL_SPI_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80011be:	f000 f89f 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200001b8 	.word	0x200001b8
 80011cc:	40003c00 	.word	0x40003c00

080011d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011e6:	4b43      	ldr	r3, [pc, #268]	@ (80012f4 <MX_GPIO_Init+0x124>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ea:	4a42      	ldr	r2, [pc, #264]	@ (80012f4 <MX_GPIO_Init+0x124>)
 80011ec:	f043 0310 	orr.w	r3, r3, #16
 80011f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011f2:	4b40      	ldr	r3, [pc, #256]	@ (80012f4 <MX_GPIO_Init+0x124>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f6:	f003 0310 	and.w	r3, r3, #16
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	4b3d      	ldr	r3, [pc, #244]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001202:	4a3c      	ldr	r2, [pc, #240]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800120a:	4b3a      	ldr	r3, [pc, #232]	@ (80012f4 <MX_GPIO_Init+0x124>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	4b37      	ldr	r3, [pc, #220]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	4a36      	ldr	r2, [pc, #216]	@ (80012f4 <MX_GPIO_Init+0x124>)
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001222:	4b34      	ldr	r3, [pc, #208]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122e:	4b31      	ldr	r3, [pc, #196]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001232:	4a30      	ldr	r2, [pc, #192]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001234:	f043 0308 	orr.w	r3, r3, #8
 8001238:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800123a:	4b2e      	ldr	r3, [pc, #184]	@ (80012f4 <MX_GPIO_Init+0x124>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123e:	f003 0308 	and.w	r3, r3, #8
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	4b2b      	ldr	r3, [pc, #172]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124a:	4a2a      	ldr	r2, [pc, #168]	@ (80012f4 <MX_GPIO_Init+0x124>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001252:	4b28      	ldr	r3, [pc, #160]	@ (80012f4 <MX_GPIO_Init+0x124>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	2120      	movs	r1, #32
 8001262:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001266:	f000 fd99 	bl	8001d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 800126a:	2201      	movs	r2, #1
 800126c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001270:	4821      	ldr	r0, [pc, #132]	@ (80012f8 <MX_GPIO_Init+0x128>)
 8001272:	f000 fd93 	bl	8001d9c <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800127c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001280:	f000 fd8c 	bl	8001d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001284:	2340      	movs	r3, #64	@ 0x40
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001288:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	4818      	ldr	r0, [pc, #96]	@ (80012fc <MX_GPIO_Init+0x12c>)
 800129a:	f000 fbbd 	bl	8001a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 800129e:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a4:	2301      	movs	r3, #1
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2300      	movs	r3, #0
 80012ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ba:	f000 fbad 	bl	8001a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 80012be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c4:	2301      	movs	r3, #1
 80012c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012cc:	2303      	movs	r3, #3
 80012ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	4619      	mov	r1, r3
 80012d6:	4808      	ldr	r0, [pc, #32]	@ (80012f8 <MX_GPIO_Init+0x128>)
 80012d8:	f000 fb9e 	bl	8001a18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012dc:	2200      	movs	r2, #0
 80012de:	2100      	movs	r1, #0
 80012e0:	2017      	movs	r0, #23
 80012e2:	f000 fb62 	bl	80019aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012e6:	2017      	movs	r0, #23
 80012e8:	f000 fb7b 	bl	80019e2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	@ 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40021000 	.word	0x40021000
 80012f8:	48000c00 	.word	0x48000c00
 80012fc:	48001000 	.word	0x48001000

08001300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
}
 8001306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <Error_Handler+0x8>

0800130c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001312:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <HAL_MspInit+0x44>)
 8001314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001316:	4a0e      	ldr	r2, [pc, #56]	@ (8001350 <HAL_MspInit+0x44>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6613      	str	r3, [r2, #96]	@ 0x60
 800131e:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <HAL_MspInit+0x44>)
 8001320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <HAL_MspInit+0x44>)
 800132c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800132e:	4a08      	ldr	r2, [pc, #32]	@ (8001350 <HAL_MspInit+0x44>)
 8001330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001334:	6593      	str	r3, [r2, #88]	@ 0x58
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <HAL_MspInit+0x44>)
 8001338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000

08001354 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	@ 0x28
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a17      	ldr	r2, [pc, #92]	@ (80013d0 <HAL_SPI_MspInit+0x7c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d128      	bne.n	80013c8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001376:	4b17      	ldr	r3, [pc, #92]	@ (80013d4 <HAL_SPI_MspInit+0x80>)
 8001378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137a:	4a16      	ldr	r2, [pc, #88]	@ (80013d4 <HAL_SPI_MspInit+0x80>)
 800137c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001380:	6593      	str	r3, [r2, #88]	@ 0x58
 8001382:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_SPI_MspInit+0x80>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800138e:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_SPI_MspInit+0x80>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	4a10      	ldr	r2, [pc, #64]	@ (80013d4 <HAL_SPI_MspInit+0x80>)
 8001394:	f043 0304 	orr.w	r3, r3, #4
 8001398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139a:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <HAL_SPI_MspInit+0x80>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	f003 0304 	and.w	r3, r3, #4
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80013a6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80013aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ac:	2302      	movs	r3, #2
 80013ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013b8:	2306      	movs	r3, #6
 80013ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <HAL_SPI_MspInit+0x84>)
 80013c4:	f000 fb28 	bl	8001a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	@ 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40003c00 	.word	0x40003c00
 80013d4:	40021000 	.word	0x40021000
 80013d8:	48000800 	.word	0x48000800

080013dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <NMI_Handler+0x4>

080013e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <HardFault_Handler+0x4>

080013ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <MemManage_Handler+0x4>

080013f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <BusFault_Handler+0x4>

080013fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <UsageFault_Handler+0x4>

08001404 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001412:	b480      	push	{r7}
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001432:	f000 f99b 	bl	800176c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001440:	4b03      	ldr	r3, [pc, #12]	@ (8001450 <EXTI9_5_IRQHandler+0x14>)
 8001442:	2201      	movs	r2, #1
 8001444:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001446:	2040      	movs	r0, #64	@ 0x40
 8001448:	f000 fcc0 	bl	8001dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200001b4 	.word	0x200001b4

08001454 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800145c:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <_sbrk+0x50>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d102      	bne.n	800146a <_sbrk+0x16>
		heap_end = &end;
 8001464:	4b0f      	ldr	r3, [pc, #60]	@ (80014a4 <_sbrk+0x50>)
 8001466:	4a10      	ldr	r2, [pc, #64]	@ (80014a8 <_sbrk+0x54>)
 8001468:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800146a:	4b0e      	ldr	r3, [pc, #56]	@ (80014a4 <_sbrk+0x50>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001470:	4b0c      	ldr	r3, [pc, #48]	@ (80014a4 <_sbrk+0x50>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4413      	add	r3, r2
 8001478:	466a      	mov	r2, sp
 800147a:	4293      	cmp	r3, r2
 800147c:	d907      	bls.n	800148e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800147e:	f002 f989 	bl	8003794 <__errno>
 8001482:	4603      	mov	r3, r0
 8001484:	220c      	movs	r2, #12
 8001486:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001488:	f04f 33ff 	mov.w	r3, #4294967295
 800148c:	e006      	b.n	800149c <_sbrk+0x48>
	}

	heap_end += incr;
 800148e:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <_sbrk+0x50>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	4a03      	ldr	r2, [pc, #12]	@ (80014a4 <_sbrk+0x50>)
 8001498:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800149a:	68fb      	ldr	r3, [r7, #12]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000220 	.word	0x20000220
 80014a8:	20000370 	.word	0x20000370

080014ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b0:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <SystemInit+0x64>)
 80014b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014b6:	4a16      	ldr	r2, [pc, #88]	@ (8001510 <SystemInit+0x64>)
 80014b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80014c0:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <SystemInit+0x68>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a13      	ldr	r2, [pc, #76]	@ (8001514 <SystemInit+0x68>)
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80014cc:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <SystemInit+0x68>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <SystemInit+0x68>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001514 <SystemInit+0x68>)
 80014d8:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80014dc:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80014e0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80014e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <SystemInit+0x68>)
 80014e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014e8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <SystemInit+0x68>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a09      	ldr	r2, [pc, #36]	@ (8001514 <SystemInit+0x68>)
 80014f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014f4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80014f6:	4b07      	ldr	r3, [pc, #28]	@ (8001514 <SystemInit+0x68>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014fc:	4b04      	ldr	r3, [pc, #16]	@ (8001510 <SystemInit+0x64>)
 80014fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001502:	609a      	str	r2, [r3, #8]
#endif
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	e000ed00 	.word	0xe000ed00
 8001514:	40021000 	.word	0x40021000

08001518 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	2b00      	cmp	r3, #0
 8001528:	db0b      	blt.n	8001542 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	f003 021f 	and.w	r2, r3, #31
 8001530:	4907      	ldr	r1, [pc, #28]	@ (8001550 <__NVIC_EnableIRQ+0x38>)
 8001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001536:	095b      	lsrs	r3, r3, #5
 8001538:	2001      	movs	r0, #1
 800153a:	fa00 f202 	lsl.w	r2, r0, r2
 800153e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000e100 	.word	0xe000e100

08001554 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001564:	2b00      	cmp	r3, #0
 8001566:	db0a      	blt.n	800157e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	b2da      	uxtb	r2, r3
 800156c:	490c      	ldr	r1, [pc, #48]	@ (80015a0 <__NVIC_SetPriority+0x4c>)
 800156e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001572:	0112      	lsls	r2, r2, #4
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	440b      	add	r3, r1
 8001578:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800157c:	e00a      	b.n	8001594 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	b2da      	uxtb	r2, r3
 8001582:	4908      	ldr	r1, [pc, #32]	@ (80015a4 <__NVIC_SetPriority+0x50>)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	f003 030f 	and.w	r3, r3, #15
 800158a:	3b04      	subs	r3, #4
 800158c:	0112      	lsls	r2, r2, #4
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	440b      	add	r3, r1
 8001592:	761a      	strb	r2, [r3, #24]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000e100 	.word	0xe000e100
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <timer_init>:

#include "timer.h"


void timer_init(TIM_TypeDef* timer)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	// Enable register 1 for peripheral clock APB1, so that read/write access is supported.
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <timer_init+0x74>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b4:	4a19      	ldr	r2, [pc, #100]	@ (800161c <timer_init+0x74>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6593      	str	r3, [r2, #88]	@ 0x58
	// Disable the counter for the timer so that it is safe to make changes.
	timer->CR1 &= ~TIM_CR1_CEN;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f023 0201 	bic.w	r2, r3, #1
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	601a      	str	r2, [r3, #0]
	// Reset the counters to 0
	timer->CNT = 0;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	@ 0x24
	// Trigger an update event for the registers and reinitialize the counter.
	timer->EGR = TIM_EGR_UG;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	615a      	str	r2, [r3, #20]
	// Set prescaler to 3 so that the frequency is set to CK_CNT = (4 MHz)/(3+1) = 1 MHz.
	timer->PSC = 3;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2203      	movs	r2, #3
 80015d8:	629a      	str	r2, [r3, #40]	@ 0x28
	// Set auto-reload to 999 so that the frequency is set to (1 MHz)/(999+1) = 1KHz
	// This equates to a period of 1 ms for auto-reloading, so an interrupt is triggered
	// at some multiple of 1ms later defined.
	timer->ARR = 999;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015e0:	62da      	str	r2, [r3, #44]	@ 0x2c
	// Enable auto-reload preload. This ensures that changes to ARR only
	// take place upon completion of a cycle.
	timer->CR1 |= TIM_CR1_ARPE;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	601a      	str	r2, [r3, #0]
	// Enable timer's internal interrupt.
	// This ensures that interrupts are registered as events.
	timer->DIER |= TIM_DIER_UIE;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	f043 0201 	orr.w	r2, r3, #1
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	60da      	str	r2, [r3, #12]
	// Enable interrupt controller's interrupt
	NVIC_EnableIRQ(TIM2_IRQn);
 80015fa:	201c      	movs	r0, #28
 80015fc:	f7ff ff8c 	bl	8001518 <__NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 2);
 8001600:	2102      	movs	r1, #2
 8001602:	201c      	movs	r0, #28
 8001604:	f7ff ffa6 	bl	8001554 <__NVIC_SetPriority>
	// Enable the counter for the timer so that it begins.
	timer->CR1 |= TIM_CR1_CEN;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f043 0201 	orr.w	r2, r3, #1
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	601a      	str	r2, [r3, #0]
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000

08001620 <timer_set_ms>:
	// Reset the timer's counters to 0.
	timer->CNT = 0;
}

void timer_set_ms(TIM_TypeDef* timer, uint16_t period_ms)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]
	// Disable the counters for safe changes.
    timer->CR1 &= ~TIM_CR1_CEN;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f023 0201 	bic.w	r2, r3, #1
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	601a      	str	r2, [r3, #0]
    /* Set the ARR value to reflect the new period. Since the current frequency is 1 MHz
     * (defined through prescale ratio), we define the ARR value as such so that the equation
     * equates to freq = (10^6)/(1000*period_ms) = 10^3/period_ms Hz.
     * The period of this is then 1/freq = period_ms/10^3 which is period_ms milliseconds, as desired.
     */
    timer->ARR = (1000*period_ms) - 1;
 8001638:	887b      	ldrh	r3, [r7, #2]
 800163a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	3b01      	subs	r3, #1
 8001644:	461a      	mov	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	62da      	str	r2, [r3, #44]	@ 0x2c
    // Trigger an update event for the registers and reinitialize the counter.
    timer->EGR |= TIM_EGR_UG;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	f043 0201 	orr.w	r2, r3, #1
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	615a      	str	r2, [r3, #20]
    // Enable the timer.
    timer->CR1 |= TIM_CR1_CEN;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f043 0201 	orr.w	r2, r3, #1
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	601a      	str	r2, [r3, #0]
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001670:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001674:	f7ff ff1a 	bl	80014ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <LoopForever+0x6>)
  ldr r1, =_edata
 800167a:	490d      	ldr	r1, [pc, #52]	@ (80016b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <LoopForever+0xe>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001690:	4c0a      	ldr	r4, [pc, #40]	@ (80016bc <LoopForever+0x16>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800169e:	f002 f87f 	bl	80037a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016a2:	f7ff fc2d 	bl	8000f00 <main>

080016a6 <LoopForever>:

LoopForever:
    b LoopForever
 80016a6:	e7fe      	b.n	80016a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b0:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 80016b4:	08003fb8 	.word	0x08003fb8
  ldr r2, =_sbss
 80016b8:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 80016bc:	20000370 	.word	0x20000370

080016c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016c0:	e7fe      	b.n	80016c0 <ADC1_2_IRQHandler>

080016c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016c8:	2300      	movs	r3, #0
 80016ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f000 f961 	bl	8001994 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016d2:	2000      	movs	r0, #0
 80016d4:	f000 f80e 	bl	80016f4 <HAL_InitTick>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	e001      	b.n	80016e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016e4:	f7ff fe12 	bl	800130c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016e8:	79fb      	ldrb	r3, [r7, #7]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016fc:	2300      	movs	r3, #0
 80016fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001700:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <HAL_InitTick+0x6c>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d023      	beq.n	8001750 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001708:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <HAL_InitTick+0x70>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <HAL_InitTick+0x6c>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	4619      	mov	r1, r3
 8001712:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001716:	fbb3 f3f1 	udiv	r3, r3, r1
 800171a:	fbb2 f3f3 	udiv	r3, r2, r3
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f96d 	bl	80019fe <HAL_SYSTICK_Config>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10f      	bne.n	800174a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d809      	bhi.n	8001744 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001730:	2200      	movs	r2, #0
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	f04f 30ff 	mov.w	r0, #4294967295
 8001738:	f000 f937 	bl	80019aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800173c:	4a0a      	ldr	r2, [pc, #40]	@ (8001768 <HAL_InitTick+0x74>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6013      	str	r3, [r2, #0]
 8001742:	e007      	b.n	8001754 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	73fb      	strb	r3, [r7, #15]
 8001748:	e004      	b.n	8001754 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	73fb      	strb	r3, [r7, #15]
 800174e:	e001      	b.n	8001754 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001754:	7bfb      	ldrb	r3, [r7, #15]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000128 	.word	0x20000128
 8001764:	20000120 	.word	0x20000120
 8001768:	20000124 	.word	0x20000124

0800176c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <HAL_IncTick+0x20>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <HAL_IncTick+0x24>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4413      	add	r3, r2
 800177c:	4a04      	ldr	r2, [pc, #16]	@ (8001790 <HAL_IncTick+0x24>)
 800177e:	6013      	str	r3, [r2, #0]
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	20000128 	.word	0x20000128
 8001790:	20000224 	.word	0x20000224

08001794 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  return uwTick;
 8001798:	4b03      	ldr	r3, [pc, #12]	@ (80017a8 <HAL_GetTick+0x14>)
 800179a:	681b      	ldr	r3, [r3, #0]
}
 800179c:	4618      	mov	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	20000224 	.word	0x20000224

080017ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017b4:	f7ff ffee 	bl	8001794 <HAL_GetTick>
 80017b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c4:	d005      	beq.n	80017d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017c6:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <HAL_Delay+0x44>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	461a      	mov	r2, r3
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	4413      	add	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017d2:	bf00      	nop
 80017d4:	f7ff ffde 	bl	8001794 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d8f7      	bhi.n	80017d4 <HAL_Delay+0x28>
  {
  }
}
 80017e4:	bf00      	nop
 80017e6:	bf00      	nop
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000128 	.word	0x20000128

080017f4 <__NVIC_SetPriorityGrouping>:
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001804:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <__NVIC_SetPriorityGrouping+0x44>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001810:	4013      	ands	r3, r2
 8001812:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800181c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001826:	4a04      	ldr	r2, [pc, #16]	@ (8001838 <__NVIC_SetPriorityGrouping+0x44>)
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	60d3      	str	r3, [r2, #12]
}
 800182c:	bf00      	nop
 800182e:	3714      	adds	r7, #20
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_GetPriorityGrouping>:
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001840:	4b04      	ldr	r3, [pc, #16]	@ (8001854 <__NVIC_GetPriorityGrouping+0x18>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	0a1b      	lsrs	r3, r3, #8
 8001846:	f003 0307 	and.w	r3, r3, #7
}
 800184a:	4618      	mov	r0, r3
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <__NVIC_EnableIRQ>:
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	2b00      	cmp	r3, #0
 8001868:	db0b      	blt.n	8001882 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	f003 021f 	and.w	r2, r3, #31
 8001870:	4907      	ldr	r1, [pc, #28]	@ (8001890 <__NVIC_EnableIRQ+0x38>)
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	095b      	lsrs	r3, r3, #5
 8001878:	2001      	movs	r0, #1
 800187a:	fa00 f202 	lsl.w	r2, r0, r2
 800187e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000e100 	.word	0xe000e100

08001894 <__NVIC_SetPriority>:
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	6039      	str	r1, [r7, #0]
 800189e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	db0a      	blt.n	80018be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	490c      	ldr	r1, [pc, #48]	@ (80018e0 <__NVIC_SetPriority+0x4c>)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	0112      	lsls	r2, r2, #4
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	440b      	add	r3, r1
 80018b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80018bc:	e00a      	b.n	80018d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	4908      	ldr	r1, [pc, #32]	@ (80018e4 <__NVIC_SetPriority+0x50>)
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	3b04      	subs	r3, #4
 80018cc:	0112      	lsls	r2, r2, #4
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	440b      	add	r3, r1
 80018d2:	761a      	strb	r2, [r3, #24]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	e000e100 	.word	0xe000e100
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b089      	sub	sp, #36	@ 0x24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	f1c3 0307 	rsb	r3, r3, #7
 8001902:	2b04      	cmp	r3, #4
 8001904:	bf28      	it	cs
 8001906:	2304      	movcs	r3, #4
 8001908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	3304      	adds	r3, #4
 800190e:	2b06      	cmp	r3, #6
 8001910:	d902      	bls.n	8001918 <NVIC_EncodePriority+0x30>
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3b03      	subs	r3, #3
 8001916:	e000      	b.n	800191a <NVIC_EncodePriority+0x32>
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	f04f 32ff 	mov.w	r2, #4294967295
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43da      	mvns	r2, r3
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	401a      	ands	r2, r3
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001930:	f04f 31ff 	mov.w	r1, #4294967295
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	fa01 f303 	lsl.w	r3, r1, r3
 800193a:	43d9      	mvns	r1, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001940:	4313      	orrs	r3, r2
         );
}
 8001942:	4618      	mov	r0, r3
 8001944:	3724      	adds	r7, #36	@ 0x24
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3b01      	subs	r3, #1
 800195c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001960:	d301      	bcc.n	8001966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001962:	2301      	movs	r3, #1
 8001964:	e00f      	b.n	8001986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001966:	4a0a      	ldr	r2, [pc, #40]	@ (8001990 <SysTick_Config+0x40>)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3b01      	subs	r3, #1
 800196c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800196e:	210f      	movs	r1, #15
 8001970:	f04f 30ff 	mov.w	r0, #4294967295
 8001974:	f7ff ff8e 	bl	8001894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001978:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <SysTick_Config+0x40>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800197e:	4b04      	ldr	r3, [pc, #16]	@ (8001990 <SysTick_Config+0x40>)
 8001980:	2207      	movs	r2, #7
 8001982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	e000e010 	.word	0xe000e010

08001994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f7ff ff29 	bl	80017f4 <__NVIC_SetPriorityGrouping>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
 80019b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019bc:	f7ff ff3e 	bl	800183c <__NVIC_GetPriorityGrouping>
 80019c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	68b9      	ldr	r1, [r7, #8]
 80019c6:	6978      	ldr	r0, [r7, #20]
 80019c8:	f7ff ff8e 	bl	80018e8 <NVIC_EncodePriority>
 80019cc:	4602      	mov	r2, r0
 80019ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d2:	4611      	mov	r1, r2
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff ff5d 	bl	8001894 <__NVIC_SetPriority>
}
 80019da:	bf00      	nop
 80019dc:	3718      	adds	r7, #24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	4603      	mov	r3, r0
 80019ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ff31 	bl	8001858 <__NVIC_EnableIRQ>
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff ffa2 	bl	8001950 <SysTick_Config>
 8001a0c:	4603      	mov	r3, r0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b087      	sub	sp, #28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a26:	e17f      	b.n	8001d28 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	fa01 f303 	lsl.w	r3, r1, r3
 8001a34:	4013      	ands	r3, r2
 8001a36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f000 8171 	beq.w	8001d22 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 0303 	and.w	r3, r3, #3
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d005      	beq.n	8001a58 <HAL_GPIO_Init+0x40>
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d130      	bne.n	8001aba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	2203      	movs	r2, #3
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a8e:	2201      	movs	r2, #1
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	091b      	lsrs	r3, r3, #4
 8001aa4:	f003 0201 	and.w	r2, r3, #1
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d118      	bne.n	8001af8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001acc:	2201      	movs	r2, #1
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	08db      	lsrs	r3, r3, #3
 8001ae2:	f003 0201 	and.w	r2, r3, #1
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	2b03      	cmp	r3, #3
 8001b02:	d017      	beq.n	8001b34 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	2203      	movs	r2, #3
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d123      	bne.n	8001b88 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	08da      	lsrs	r2, r3, #3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3208      	adds	r2, #8
 8001b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	220f      	movs	r2, #15
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	691a      	ldr	r2, [r3, #16]
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	08da      	lsrs	r2, r3, #3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	3208      	adds	r2, #8
 8001b82:	6939      	ldr	r1, [r7, #16]
 8001b84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 0203 	and.w	r2, r3, #3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 80ac 	beq.w	8001d22 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bca:	4b5f      	ldr	r3, [pc, #380]	@ (8001d48 <HAL_GPIO_Init+0x330>)
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bce:	4a5e      	ldr	r2, [pc, #376]	@ (8001d48 <HAL_GPIO_Init+0x330>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bd6:	4b5c      	ldr	r3, [pc, #368]	@ (8001d48 <HAL_GPIO_Init+0x330>)
 8001bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001be2:	4a5a      	ldr	r2, [pc, #360]	@ (8001d4c <HAL_GPIO_Init+0x334>)
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	089b      	lsrs	r3, r3, #2
 8001be8:	3302      	adds	r3, #2
 8001bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c0c:	d025      	beq.n	8001c5a <HAL_GPIO_Init+0x242>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a4f      	ldr	r2, [pc, #316]	@ (8001d50 <HAL_GPIO_Init+0x338>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d01f      	beq.n	8001c56 <HAL_GPIO_Init+0x23e>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a4e      	ldr	r2, [pc, #312]	@ (8001d54 <HAL_GPIO_Init+0x33c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d019      	beq.n	8001c52 <HAL_GPIO_Init+0x23a>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a4d      	ldr	r2, [pc, #308]	@ (8001d58 <HAL_GPIO_Init+0x340>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d013      	beq.n	8001c4e <HAL_GPIO_Init+0x236>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a4c      	ldr	r2, [pc, #304]	@ (8001d5c <HAL_GPIO_Init+0x344>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d00d      	beq.n	8001c4a <HAL_GPIO_Init+0x232>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a4b      	ldr	r2, [pc, #300]	@ (8001d60 <HAL_GPIO_Init+0x348>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d007      	beq.n	8001c46 <HAL_GPIO_Init+0x22e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a4a      	ldr	r2, [pc, #296]	@ (8001d64 <HAL_GPIO_Init+0x34c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d101      	bne.n	8001c42 <HAL_GPIO_Init+0x22a>
 8001c3e:	2306      	movs	r3, #6
 8001c40:	e00c      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c42:	2307      	movs	r3, #7
 8001c44:	e00a      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c46:	2305      	movs	r3, #5
 8001c48:	e008      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c4a:	2304      	movs	r3, #4
 8001c4c:	e006      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e004      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c52:	2302      	movs	r3, #2
 8001c54:	e002      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c56:	2301      	movs	r3, #1
 8001c58:	e000      	b.n	8001c5c <HAL_GPIO_Init+0x244>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	f002 0203 	and.w	r2, r2, #3
 8001c62:	0092      	lsls	r2, r2, #2
 8001c64:	4093      	lsls	r3, r2
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c6c:	4937      	ldr	r1, [pc, #220]	@ (8001d4c <HAL_GPIO_Init+0x334>)
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	3302      	adds	r3, #2
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c9e:	4a32      	ldr	r2, [pc, #200]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ca4:	4b30      	ldr	r3, [pc, #192]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	43db      	mvns	r3, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cc8:	4a27      	ldr	r2, [pc, #156]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4013      	ands	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d1c:	4a12      	ldr	r2, [pc, #72]	@ (8001d68 <HAL_GPIO_Init+0x350>)
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	3301      	adds	r3, #1
 8001d26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f47f ae78 	bne.w	8001a28 <HAL_GPIO_Init+0x10>
  }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	371c      	adds	r7, #28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40010000 	.word	0x40010000
 8001d50:	48000400 	.word	0x48000400
 8001d54:	48000800 	.word	0x48000800
 8001d58:	48000c00 	.word	0x48000c00
 8001d5c:	48001000 	.word	0x48001000
 8001d60:	48001400 	.word	0x48001400
 8001d64:	48001800 	.word	0x48001800
 8001d68:	40010400 	.word	0x40010400

08001d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691a      	ldr	r2, [r3, #16]
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d84:	2301      	movs	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	e001      	b.n	8001d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	807b      	strh	r3, [r7, #2]
 8001da8:	4613      	mov	r3, r2
 8001daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dac:	787b      	ldrb	r3, [r7, #1]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001db2:	887a      	ldrh	r2, [r7, #2]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001db8:	e002      	b.n	8001dc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dba:	887a      	ldrh	r2, [r7, #2]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001dd6:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001dd8:	695a      	ldr	r2, [r3, #20]
 8001dda:	88fb      	ldrh	r3, [r7, #6]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d006      	beq.n	8001df0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001de2:	4a05      	ldr	r2, [pc, #20]	@ (8001df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001de4:	88fb      	ldrh	r3, [r7, #6]
 8001de6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001de8:	88fb      	ldrh	r3, [r7, #6]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f000 f806 	bl	8001dfc <HAL_GPIO_EXTI_Callback>
  }
}
 8001df0:	bf00      	nop
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40010400 	.word	0x40010400

08001dfc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e18:	4b04      	ldr	r3, [pc, #16]	@ (8001e2c <HAL_PWREx_GetVoltageRange+0x18>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40007000 	.word	0x40007000

08001e30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e3e:	d130      	bne.n	8001ea2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e40:	4b23      	ldr	r3, [pc, #140]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e4c:	d038      	beq.n	8001ec0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e56:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e5c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2232      	movs	r2, #50	@ 0x32
 8001e64:	fb02 f303 	mul.w	r3, r2, r3
 8001e68:	4a1b      	ldr	r2, [pc, #108]	@ (8001ed8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6e:	0c9b      	lsrs	r3, r3, #18
 8001e70:	3301      	adds	r3, #1
 8001e72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e74:	e002      	b.n	8001e7c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e7c:	4b14      	ldr	r3, [pc, #80]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e7e:	695b      	ldr	r3, [r3, #20]
 8001e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e88:	d102      	bne.n	8001e90 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1f2      	bne.n	8001e76 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e90:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e92:	695b      	ldr	r3, [r3, #20]
 8001e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e9c:	d110      	bne.n	8001ec0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e00f      	b.n	8001ec2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eae:	d007      	beq.n	8001ec0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001eb0:	4b07      	ldr	r3, [pc, #28]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001eb8:	4a05      	ldr	r2, [pc, #20]	@ (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ebe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40007000 	.word	0x40007000
 8001ed4:	20000120 	.word	0x20000120
 8001ed8:	431bde83 	.word	0x431bde83

08001edc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b088      	sub	sp, #32
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e3ca      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eee:	4b97      	ldr	r3, [pc, #604]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 030c 	and.w	r3, r3, #12
 8001ef6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ef8:	4b94      	ldr	r3, [pc, #592]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0310 	and.w	r3, r3, #16
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 80e4 	beq.w	80020d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d007      	beq.n	8001f26 <HAL_RCC_OscConfig+0x4a>
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	2b0c      	cmp	r3, #12
 8001f1a:	f040 808b 	bne.w	8002034 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	f040 8087 	bne.w	8002034 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f26:	4b89      	ldr	r3, [pc, #548]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d005      	beq.n	8001f3e <HAL_RCC_OscConfig+0x62>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e3a2      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1a      	ldr	r2, [r3, #32]
 8001f42:	4b82      	ldr	r3, [pc, #520]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d004      	beq.n	8001f58 <HAL_RCC_OscConfig+0x7c>
 8001f4e:	4b7f      	ldr	r3, [pc, #508]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f56:	e005      	b.n	8001f64 <HAL_RCC_OscConfig+0x88>
 8001f58:	4b7c      	ldr	r3, [pc, #496]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f5e:	091b      	lsrs	r3, r3, #4
 8001f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d223      	bcs.n	8001fb0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f000 fd1d 	bl	80029ac <RCC_SetFlashLatencyFromMSIRange>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e383      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f7c:	4b73      	ldr	r3, [pc, #460]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a72      	ldr	r2, [pc, #456]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f82:	f043 0308 	orr.w	r3, r3, #8
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	4b70      	ldr	r3, [pc, #448]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	496d      	ldr	r1, [pc, #436]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f9a:	4b6c      	ldr	r3, [pc, #432]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	021b      	lsls	r3, r3, #8
 8001fa8:	4968      	ldr	r1, [pc, #416]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	604b      	str	r3, [r1, #4]
 8001fae:	e025      	b.n	8001ffc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fb0:	4b66      	ldr	r3, [pc, #408]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a65      	ldr	r2, [pc, #404]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001fb6:	f043 0308 	orr.w	r3, r3, #8
 8001fba:	6013      	str	r3, [r2, #0]
 8001fbc:	4b63      	ldr	r3, [pc, #396]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	4960      	ldr	r1, [pc, #384]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fce:	4b5f      	ldr	r3, [pc, #380]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	021b      	lsls	r3, r3, #8
 8001fdc:	495b      	ldr	r1, [pc, #364]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d109      	bne.n	8001ffc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fcdd 	bl	80029ac <RCC_SetFlashLatencyFromMSIRange>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e343      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ffc:	f000 fc4a 	bl	8002894 <HAL_RCC_GetSysClockFreq>
 8002000:	4602      	mov	r2, r0
 8002002:	4b52      	ldr	r3, [pc, #328]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	091b      	lsrs	r3, r3, #4
 8002008:	f003 030f 	and.w	r3, r3, #15
 800200c:	4950      	ldr	r1, [pc, #320]	@ (8002150 <HAL_RCC_OscConfig+0x274>)
 800200e:	5ccb      	ldrb	r3, [r1, r3]
 8002010:	f003 031f 	and.w	r3, r3, #31
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
 8002018:	4a4e      	ldr	r2, [pc, #312]	@ (8002154 <HAL_RCC_OscConfig+0x278>)
 800201a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800201c:	4b4e      	ldr	r3, [pc, #312]	@ (8002158 <HAL_RCC_OscConfig+0x27c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff fb67 	bl	80016f4 <HAL_InitTick>
 8002026:	4603      	mov	r3, r0
 8002028:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d052      	beq.n	80020d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	e327      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d032      	beq.n	80020a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800203c:	4b43      	ldr	r3, [pc, #268]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a42      	ldr	r2, [pc, #264]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002048:	f7ff fba4 	bl	8001794 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002050:	f7ff fba0 	bl	8001794 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e310      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002062:	4b3a      	ldr	r3, [pc, #232]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d0f0      	beq.n	8002050 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800206e:	4b37      	ldr	r3, [pc, #220]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a36      	ldr	r2, [pc, #216]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002074:	f043 0308 	orr.w	r3, r3, #8
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	4b34      	ldr	r3, [pc, #208]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	4931      	ldr	r1, [pc, #196]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002088:	4313      	orrs	r3, r2
 800208a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800208c:	4b2f      	ldr	r3, [pc, #188]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	021b      	lsls	r3, r3, #8
 800209a:	492c      	ldr	r1, [pc, #176]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800209c:	4313      	orrs	r3, r2
 800209e:	604b      	str	r3, [r1, #4]
 80020a0:	e01a      	b.n	80020d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020a2:	4b2a      	ldr	r3, [pc, #168]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a29      	ldr	r2, [pc, #164]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 80020a8:	f023 0301 	bic.w	r3, r3, #1
 80020ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020ae:	f7ff fb71 	bl	8001794 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020b6:	f7ff fb6d 	bl	8001794 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e2dd      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020c8:	4b20      	ldr	r3, [pc, #128]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f0      	bne.n	80020b6 <HAL_RCC_OscConfig+0x1da>
 80020d4:	e000      	b.n	80020d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0301 	and.w	r3, r3, #1
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d074      	beq.n	80021ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b08      	cmp	r3, #8
 80020e8:	d005      	beq.n	80020f6 <HAL_RCC_OscConfig+0x21a>
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	2b0c      	cmp	r3, #12
 80020ee:	d10e      	bne.n	800210e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b03      	cmp	r3, #3
 80020f4:	d10b      	bne.n	800210e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f6:	4b15      	ldr	r3, [pc, #84]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d064      	beq.n	80021cc <HAL_RCC_OscConfig+0x2f0>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d160      	bne.n	80021cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e2ba      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002116:	d106      	bne.n	8002126 <HAL_RCC_OscConfig+0x24a>
 8002118:	4b0c      	ldr	r3, [pc, #48]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a0b      	ldr	r2, [pc, #44]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800211e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002122:	6013      	str	r3, [r2, #0]
 8002124:	e026      	b.n	8002174 <HAL_RCC_OscConfig+0x298>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800212e:	d115      	bne.n	800215c <HAL_RCC_OscConfig+0x280>
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a05      	ldr	r2, [pc, #20]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002136:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	4b03      	ldr	r3, [pc, #12]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a02      	ldr	r2, [pc, #8]	@ (800214c <HAL_RCC_OscConfig+0x270>)
 8002142:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	e014      	b.n	8002174 <HAL_RCC_OscConfig+0x298>
 800214a:	bf00      	nop
 800214c:	40021000 	.word	0x40021000
 8002150:	08003f34 	.word	0x08003f34
 8002154:	20000120 	.word	0x20000120
 8002158:	20000124 	.word	0x20000124
 800215c:	4ba0      	ldr	r3, [pc, #640]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a9f      	ldr	r2, [pc, #636]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002166:	6013      	str	r3, [r2, #0]
 8002168:	4b9d      	ldr	r3, [pc, #628]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a9c      	ldr	r2, [pc, #624]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 800216e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d013      	beq.n	80021a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217c:	f7ff fb0a 	bl	8001794 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002184:	f7ff fb06 	bl	8001794 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b64      	cmp	r3, #100	@ 0x64
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e276      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002196:	4b92      	ldr	r3, [pc, #584]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d0f0      	beq.n	8002184 <HAL_RCC_OscConfig+0x2a8>
 80021a2:	e014      	b.n	80021ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff faf6 	bl	8001794 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ac:	f7ff faf2 	bl	8001794 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b64      	cmp	r3, #100	@ 0x64
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e262      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021be:	4b88      	ldr	r3, [pc, #544]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f0      	bne.n	80021ac <HAL_RCC_OscConfig+0x2d0>
 80021ca:	e000      	b.n	80021ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d060      	beq.n	800229c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d005      	beq.n	80021ec <HAL_RCC_OscConfig+0x310>
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	2b0c      	cmp	r3, #12
 80021e4:	d119      	bne.n	800221a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d116      	bne.n	800221a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021ec:	4b7c      	ldr	r3, [pc, #496]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d005      	beq.n	8002204 <HAL_RCC_OscConfig+0x328>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d101      	bne.n	8002204 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e23f      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002204:	4b76      	ldr	r3, [pc, #472]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	061b      	lsls	r3, r3, #24
 8002212:	4973      	ldr	r1, [pc, #460]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002218:	e040      	b.n	800229c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d023      	beq.n	800226a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002222:	4b6f      	ldr	r3, [pc, #444]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a6e      	ldr	r2, [pc, #440]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800222c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800222e:	f7ff fab1 	bl	8001794 <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002236:	f7ff faad 	bl	8001794 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e21d      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002248:	4b65      	ldr	r3, [pc, #404]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002254:	4b62      	ldr	r3, [pc, #392]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	061b      	lsls	r3, r3, #24
 8002262:	495f      	ldr	r1, [pc, #380]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002264:	4313      	orrs	r3, r2
 8002266:	604b      	str	r3, [r1, #4]
 8002268:	e018      	b.n	800229c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800226a:	4b5d      	ldr	r3, [pc, #372]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a5c      	ldr	r2, [pc, #368]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002270:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002274:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002276:	f7ff fa8d 	bl	8001794 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800227e:	f7ff fa89 	bl	8001794 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e1f9      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002290:	4b53      	ldr	r3, [pc, #332]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1f0      	bne.n	800227e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0308 	and.w	r3, r3, #8
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d03c      	beq.n	8002322 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	695b      	ldr	r3, [r3, #20]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d01c      	beq.n	80022ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022b0:	4b4b      	ldr	r3, [pc, #300]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80022b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022b6:	4a4a      	ldr	r2, [pc, #296]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c0:	f7ff fa68 	bl	8001794 <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022c8:	f7ff fa64 	bl	8001794 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e1d4      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022da:	4b41      	ldr	r3, [pc, #260]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80022dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0ef      	beq.n	80022c8 <HAL_RCC_OscConfig+0x3ec>
 80022e8:	e01b      	b.n	8002322 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022ea:	4b3d      	ldr	r3, [pc, #244]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80022ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022f0:	4a3b      	ldr	r2, [pc, #236]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80022f2:	f023 0301 	bic.w	r3, r3, #1
 80022f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022fa:	f7ff fa4b 	bl	8001794 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002302:	f7ff fa47 	bl	8001794 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e1b7      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002314:	4b32      	ldr	r3, [pc, #200]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002316:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1ef      	bne.n	8002302 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 80a6 	beq.w	800247c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002330:	2300      	movs	r3, #0
 8002332:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002334:	4b2a      	ldr	r3, [pc, #168]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10d      	bne.n	800235c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002340:	4b27      	ldr	r3, [pc, #156]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002344:	4a26      	ldr	r2, [pc, #152]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 8002346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800234a:	6593      	str	r3, [r2, #88]	@ 0x58
 800234c:	4b24      	ldr	r3, [pc, #144]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 800234e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002350:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002358:	2301      	movs	r3, #1
 800235a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800235c:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <HAL_RCC_OscConfig+0x508>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002364:	2b00      	cmp	r3, #0
 8002366:	d118      	bne.n	800239a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002368:	4b1e      	ldr	r3, [pc, #120]	@ (80023e4 <HAL_RCC_OscConfig+0x508>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a1d      	ldr	r2, [pc, #116]	@ (80023e4 <HAL_RCC_OscConfig+0x508>)
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002374:	f7ff fa0e 	bl	8001794 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800237c:	f7ff fa0a 	bl	8001794 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e17a      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800238e:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <HAL_RCC_OscConfig+0x508>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002396:	2b00      	cmp	r3, #0
 8002398:	d0f0      	beq.n	800237c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d108      	bne.n	80023b4 <HAL_RCC_OscConfig+0x4d8>
 80023a2:	4b0f      	ldr	r3, [pc, #60]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80023a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023a8:	4a0d      	ldr	r2, [pc, #52]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023b2:	e029      	b.n	8002408 <HAL_RCC_OscConfig+0x52c>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	2b05      	cmp	r3, #5
 80023ba:	d115      	bne.n	80023e8 <HAL_RCC_OscConfig+0x50c>
 80023bc:	4b08      	ldr	r3, [pc, #32]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80023be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023c2:	4a07      	ldr	r2, [pc, #28]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80023c4:	f043 0304 	orr.w	r3, r3, #4
 80023c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023cc:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80023ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023d2:	4a03      	ldr	r2, [pc, #12]	@ (80023e0 <HAL_RCC_OscConfig+0x504>)
 80023d4:	f043 0301 	orr.w	r3, r3, #1
 80023d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023dc:	e014      	b.n	8002408 <HAL_RCC_OscConfig+0x52c>
 80023de:	bf00      	nop
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40007000 	.word	0x40007000
 80023e8:	4b9c      	ldr	r3, [pc, #624]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80023ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ee:	4a9b      	ldr	r2, [pc, #620]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80023f0:	f023 0301 	bic.w	r3, r3, #1
 80023f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023f8:	4b98      	ldr	r3, [pc, #608]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80023fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023fe:	4a97      	ldr	r2, [pc, #604]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002400:	f023 0304 	bic.w	r3, r3, #4
 8002404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d016      	beq.n	800243e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002410:	f7ff f9c0 	bl	8001794 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002416:	e00a      	b.n	800242e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002418:	f7ff f9bc 	bl	8001794 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002426:	4293      	cmp	r3, r2
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e12a      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800242e:	4b8b      	ldr	r3, [pc, #556]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0ed      	beq.n	8002418 <HAL_RCC_OscConfig+0x53c>
 800243c:	e015      	b.n	800246a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243e:	f7ff f9a9 	bl	8001794 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002444:	e00a      	b.n	800245c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002446:	f7ff f9a5 	bl	8001794 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002454:	4293      	cmp	r3, r2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e113      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800245c:	4b7f      	ldr	r3, [pc, #508]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800245e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1ed      	bne.n	8002446 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800246a:	7ffb      	ldrb	r3, [r7, #31]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d105      	bne.n	800247c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002470:	4b7a      	ldr	r3, [pc, #488]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002474:	4a79      	ldr	r2, [pc, #484]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800247a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 80fe 	beq.w	8002682 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248a:	2b02      	cmp	r3, #2
 800248c:	f040 80d0 	bne.w	8002630 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002490:	4b72      	ldr	r3, [pc, #456]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	f003 0203 	and.w	r2, r3, #3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d130      	bne.n	8002506 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	3b01      	subs	r3, #1
 80024b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d127      	bne.n	8002506 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d11f      	bne.n	8002506 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80024d0:	2a07      	cmp	r2, #7
 80024d2:	bf14      	ite	ne
 80024d4:	2201      	movne	r2, #1
 80024d6:	2200      	moveq	r2, #0
 80024d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024da:	4293      	cmp	r3, r2
 80024dc:	d113      	bne.n	8002506 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024e8:	085b      	lsrs	r3, r3, #1
 80024ea:	3b01      	subs	r3, #1
 80024ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d109      	bne.n	8002506 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fc:	085b      	lsrs	r3, r3, #1
 80024fe:	3b01      	subs	r3, #1
 8002500:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002502:	429a      	cmp	r2, r3
 8002504:	d06e      	beq.n	80025e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	2b0c      	cmp	r3, #12
 800250a:	d069      	beq.n	80025e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800250c:	4b53      	ldr	r3, [pc, #332]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d105      	bne.n	8002524 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002518:	4b50      	ldr	r3, [pc, #320]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e0ad      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002528:	4b4c      	ldr	r3, [pc, #304]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a4b      	ldr	r2, [pc, #300]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800252e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002532:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002534:	f7ff f92e 	bl	8001794 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800253c:	f7ff f92a 	bl	8001794 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b02      	cmp	r3, #2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e09a      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800254e:	4b43      	ldr	r3, [pc, #268]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f0      	bne.n	800253c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800255a:	4b40      	ldr	r3, [pc, #256]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	4b40      	ldr	r3, [pc, #256]	@ (8002660 <HAL_RCC_OscConfig+0x784>)
 8002560:	4013      	ands	r3, r2
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800256a:	3a01      	subs	r2, #1
 800256c:	0112      	lsls	r2, r2, #4
 800256e:	4311      	orrs	r1, r2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002574:	0212      	lsls	r2, r2, #8
 8002576:	4311      	orrs	r1, r2
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800257c:	0852      	lsrs	r2, r2, #1
 800257e:	3a01      	subs	r2, #1
 8002580:	0552      	lsls	r2, r2, #21
 8002582:	4311      	orrs	r1, r2
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002588:	0852      	lsrs	r2, r2, #1
 800258a:	3a01      	subs	r2, #1
 800258c:	0652      	lsls	r2, r2, #25
 800258e:	4311      	orrs	r1, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002594:	0912      	lsrs	r2, r2, #4
 8002596:	0452      	lsls	r2, r2, #17
 8002598:	430a      	orrs	r2, r1
 800259a:	4930      	ldr	r1, [pc, #192]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800259c:	4313      	orrs	r3, r2
 800259e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80025a0:	4b2e      	ldr	r3, [pc, #184]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a2d      	ldr	r2, [pc, #180]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025ac:	4b2b      	ldr	r3, [pc, #172]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	4a2a      	ldr	r2, [pc, #168]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025b8:	f7ff f8ec 	bl	8001794 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c0:	f7ff f8e8 	bl	8001794 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e058      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025d2:	4b22      	ldr	r3, [pc, #136]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0f0      	beq.n	80025c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025de:	e050      	b.n	8002682 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e04f      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e4:	4b1d      	ldr	r3, [pc, #116]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d148      	bne.n	8002682 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025f0:	4b1a      	ldr	r3, [pc, #104]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a19      	ldr	r2, [pc, #100]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025fc:	4b17      	ldr	r3, [pc, #92]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4a16      	ldr	r2, [pc, #88]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002606:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002608:	f7ff f8c4 	bl	8001794 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002610:	f7ff f8c0 	bl	8001794 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e030      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002622:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d0f0      	beq.n	8002610 <HAL_RCC_OscConfig+0x734>
 800262e:	e028      	b.n	8002682 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	2b0c      	cmp	r3, #12
 8002634:	d023      	beq.n	800267e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a08      	ldr	r2, [pc, #32]	@ (800265c <HAL_RCC_OscConfig+0x780>)
 800263c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002642:	f7ff f8a7 	bl	8001794 <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002648:	e00c      	b.n	8002664 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264a:	f7ff f8a3 	bl	8001794 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d905      	bls.n	8002664 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e013      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
 800265c:	40021000 	.word	0x40021000
 8002660:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002664:	4b09      	ldr	r3, [pc, #36]	@ (800268c <HAL_RCC_OscConfig+0x7b0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1ec      	bne.n	800264a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_RCC_OscConfig+0x7b0>)
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	4905      	ldr	r1, [pc, #20]	@ (800268c <HAL_RCC_OscConfig+0x7b0>)
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <HAL_RCC_OscConfig+0x7b4>)
 8002678:	4013      	ands	r3, r2
 800267a:	60cb      	str	r3, [r1, #12]
 800267c:	e001      	b.n	8002682 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3720      	adds	r7, #32
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40021000 	.word	0x40021000
 8002690:	feeefffc 	.word	0xfeeefffc

08002694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e0e7      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026a8:	4b75      	ldr	r3, [pc, #468]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d910      	bls.n	80026d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	4b72      	ldr	r3, [pc, #456]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 0207 	bic.w	r2, r3, #7
 80026be:	4970      	ldr	r1, [pc, #448]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c6:	4b6e      	ldr	r3, [pc, #440]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d001      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0cf      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d010      	beq.n	8002706 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	4b66      	ldr	r3, [pc, #408]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d908      	bls.n	8002706 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f4:	4b63      	ldr	r3, [pc, #396]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	4960      	ldr	r1, [pc, #384]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002702:	4313      	orrs	r3, r2
 8002704:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d04c      	beq.n	80027ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b03      	cmp	r3, #3
 8002718:	d107      	bne.n	800272a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800271a:	4b5a      	ldr	r3, [pc, #360]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d121      	bne.n	800276a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e0a6      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b02      	cmp	r3, #2
 8002730:	d107      	bne.n	8002742 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002732:	4b54      	ldr	r3, [pc, #336]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d115      	bne.n	800276a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e09a      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d107      	bne.n	800275a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800274a:	4b4e      	ldr	r3, [pc, #312]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d109      	bne.n	800276a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e08e      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800275a:	4b4a      	ldr	r3, [pc, #296]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e086      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800276a:	4b46      	ldr	r3, [pc, #280]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f023 0203 	bic.w	r2, r3, #3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	4943      	ldr	r1, [pc, #268]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002778:	4313      	orrs	r3, r2
 800277a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800277c:	f7ff f80a 	bl	8001794 <HAL_GetTick>
 8002780:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002782:	e00a      	b.n	800279a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002784:	f7ff f806 	bl	8001794 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e06e      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800279a:	4b3a      	ldr	r3, [pc, #232]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 020c 	and.w	r2, r3, #12
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d1eb      	bne.n	8002784 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d010      	beq.n	80027da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	4b31      	ldr	r3, [pc, #196]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d208      	bcs.n	80027da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	492b      	ldr	r1, [pc, #172]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027da:	4b29      	ldr	r3, [pc, #164]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d210      	bcs.n	800280a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e8:	4b25      	ldr	r3, [pc, #148]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f023 0207 	bic.w	r2, r3, #7
 80027f0:	4923      	ldr	r1, [pc, #140]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f8:	4b21      	ldr	r3, [pc, #132]	@ (8002880 <HAL_RCC_ClockConfig+0x1ec>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	429a      	cmp	r2, r3
 8002804:	d001      	beq.n	800280a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e036      	b.n	8002878 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0304 	and.w	r3, r3, #4
 8002812:	2b00      	cmp	r3, #0
 8002814:	d008      	beq.n	8002828 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002816:	4b1b      	ldr	r3, [pc, #108]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	4918      	ldr	r1, [pc, #96]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002824:	4313      	orrs	r3, r2
 8002826:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0308 	and.w	r3, r3, #8
 8002830:	2b00      	cmp	r3, #0
 8002832:	d009      	beq.n	8002848 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002834:	4b13      	ldr	r3, [pc, #76]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	4910      	ldr	r1, [pc, #64]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002844:	4313      	orrs	r3, r2
 8002846:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002848:	f000 f824 	bl	8002894 <HAL_RCC_GetSysClockFreq>
 800284c:	4602      	mov	r2, r0
 800284e:	4b0d      	ldr	r3, [pc, #52]	@ (8002884 <HAL_RCC_ClockConfig+0x1f0>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	091b      	lsrs	r3, r3, #4
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	490b      	ldr	r1, [pc, #44]	@ (8002888 <HAL_RCC_ClockConfig+0x1f4>)
 800285a:	5ccb      	ldrb	r3, [r1, r3]
 800285c:	f003 031f 	and.w	r3, r3, #31
 8002860:	fa22 f303 	lsr.w	r3, r2, r3
 8002864:	4a09      	ldr	r2, [pc, #36]	@ (800288c <HAL_RCC_ClockConfig+0x1f8>)
 8002866:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002868:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_RCC_ClockConfig+0x1fc>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f7fe ff41 	bl	80016f4 <HAL_InitTick>
 8002872:	4603      	mov	r3, r0
 8002874:	72fb      	strb	r3, [r7, #11]

  return status;
 8002876:	7afb      	ldrb	r3, [r7, #11]
}
 8002878:	4618      	mov	r0, r3
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40022000 	.word	0x40022000
 8002884:	40021000 	.word	0x40021000
 8002888:	08003f34 	.word	0x08003f34
 800288c:	20000120 	.word	0x20000120
 8002890:	20000124 	.word	0x20000124

08002894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002894:	b480      	push	{r7}
 8002896:	b089      	sub	sp, #36	@ 0x24
 8002898:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800289a:	2300      	movs	r3, #0
 800289c:	61fb      	str	r3, [r7, #28]
 800289e:	2300      	movs	r3, #0
 80028a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028a2:	4b3e      	ldr	r3, [pc, #248]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028ac:	4b3b      	ldr	r3, [pc, #236]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_GetSysClockFreq+0x34>
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	2b0c      	cmp	r3, #12
 80028c0:	d121      	bne.n	8002906 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d11e      	bne.n	8002906 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80028c8:	4b34      	ldr	r3, [pc, #208]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0308 	and.w	r3, r3, #8
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d107      	bne.n	80028e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80028d4:	4b31      	ldr	r3, [pc, #196]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 80028d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028da:	0a1b      	lsrs	r3, r3, #8
 80028dc:	f003 030f 	and.w	r3, r3, #15
 80028e0:	61fb      	str	r3, [r7, #28]
 80028e2:	e005      	b.n	80028f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80028e4:	4b2d      	ldr	r3, [pc, #180]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	091b      	lsrs	r3, r3, #4
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028f0:	4a2b      	ldr	r2, [pc, #172]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d10d      	bne.n	800291c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002904:	e00a      	b.n	800291c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	2b04      	cmp	r3, #4
 800290a:	d102      	bne.n	8002912 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800290c:	4b25      	ldr	r3, [pc, #148]	@ (80029a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800290e:	61bb      	str	r3, [r7, #24]
 8002910:	e004      	b.n	800291c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b08      	cmp	r3, #8
 8002916:	d101      	bne.n	800291c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002918:	4b23      	ldr	r3, [pc, #140]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800291a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	2b0c      	cmp	r3, #12
 8002920:	d134      	bne.n	800298c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002922:	4b1e      	ldr	r3, [pc, #120]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2b02      	cmp	r3, #2
 8002930:	d003      	beq.n	800293a <HAL_RCC_GetSysClockFreq+0xa6>
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b03      	cmp	r3, #3
 8002936:	d003      	beq.n	8002940 <HAL_RCC_GetSysClockFreq+0xac>
 8002938:	e005      	b.n	8002946 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800293a:	4b1a      	ldr	r3, [pc, #104]	@ (80029a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800293c:	617b      	str	r3, [r7, #20]
      break;
 800293e:	e005      	b.n	800294c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002940:	4b19      	ldr	r3, [pc, #100]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002942:	617b      	str	r3, [r7, #20]
      break;
 8002944:	e002      	b.n	800294c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	617b      	str	r3, [r7, #20]
      break;
 800294a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800294c:	4b13      	ldr	r3, [pc, #76]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	3301      	adds	r3, #1
 8002958:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800295a:	4b10      	ldr	r3, [pc, #64]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	0a1b      	lsrs	r3, r3, #8
 8002960:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	fb03 f202 	mul.w	r2, r3, r2
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002972:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <HAL_RCC_GetSysClockFreq+0x108>)
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	0e5b      	lsrs	r3, r3, #25
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	3301      	adds	r3, #1
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	fbb2 f3f3 	udiv	r3, r2, r3
 800298a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800298c:	69bb      	ldr	r3, [r7, #24]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3724      	adds	r7, #36	@ 0x24
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000
 80029a0:	08003f44 	.word	0x08003f44
 80029a4:	00f42400 	.word	0x00f42400
 80029a8:	007a1200 	.word	0x007a1200

080029ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029b4:	2300      	movs	r3, #0
 80029b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002a64 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80029c4:	f7ff fa26 	bl	8001e14 <HAL_PWREx_GetVoltageRange>
 80029c8:	6178      	str	r0, [r7, #20]
 80029ca:	e014      	b.n	80029f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029cc:	4b25      	ldr	r3, [pc, #148]	@ (8002a64 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d0:	4a24      	ldr	r2, [pc, #144]	@ (8002a64 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80029d8:	4b22      	ldr	r3, [pc, #136]	@ (8002a64 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80029e4:	f7ff fa16 	bl	8001e14 <HAL_PWREx_GetVoltageRange>
 80029e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80029ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002a64 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002a64 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029fc:	d10b      	bne.n	8002a16 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b80      	cmp	r3, #128	@ 0x80
 8002a02:	d919      	bls.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2ba0      	cmp	r3, #160	@ 0xa0
 8002a08:	d902      	bls.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	e013      	b.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a10:	2301      	movs	r3, #1
 8002a12:	613b      	str	r3, [r7, #16]
 8002a14:	e010      	b.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b80      	cmp	r3, #128	@ 0x80
 8002a1a:	d902      	bls.n	8002a22 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	e00a      	b.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b80      	cmp	r3, #128	@ 0x80
 8002a26:	d102      	bne.n	8002a2e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a28:	2302      	movs	r3, #2
 8002a2a:	613b      	str	r3, [r7, #16]
 8002a2c:	e004      	b.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b70      	cmp	r3, #112	@ 0x70
 8002a32:	d101      	bne.n	8002a38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a34:	2301      	movs	r3, #1
 8002a36:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a38:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f023 0207 	bic.w	r2, r3, #7
 8002a40:	4909      	ldr	r1, [pc, #36]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a48:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d001      	beq.n	8002a5a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e000      	b.n	8002a5c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40022000 	.word	0x40022000

08002a6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e095      	b.n	8002baa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d108      	bne.n	8002a98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a8e:	d009      	beq.n	8002aa4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	61da      	str	r2, [r3, #28]
 8002a96:	e005      	b.n	8002aa4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d106      	bne.n	8002ac4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7fe fc48 	bl	8001354 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ada:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002ae4:	d902      	bls.n	8002aec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	e002      	b.n	8002af2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002aec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002af0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002afa:	d007      	beq.n	8002b0c <HAL_SPI_Init+0xa0>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b04:	d002      	beq.n	8002b0c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b4e:	ea42 0103 	orr.w	r1, r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b56:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	0c1b      	lsrs	r3, r3, #16
 8002b68:	f003 0204 	and.w	r2, r3, #4
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b70:	f003 0310 	and.w	r3, r3, #16
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002b88:	ea42 0103 	orr.w	r1, r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b088      	sub	sp, #32
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	60f8      	str	r0, [r7, #12]
 8002bba:	60b9      	str	r1, [r7, #8]
 8002bbc:	603b      	str	r3, [r7, #0]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_SPI_Transmit+0x22>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	e15f      	b.n	8002e94 <HAL_SPI_Transmit+0x2e2>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bdc:	f7fe fdda 	bl	8001794 <HAL_GetTick>
 8002be0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d002      	beq.n	8002bf8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002bf6:	e148      	b.n	8002e8a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d002      	beq.n	8002c04 <HAL_SPI_Transmit+0x52>
 8002bfe:	88fb      	ldrh	r3, [r7, #6]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d102      	bne.n	8002c0a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c08:	e13f      	b.n	8002e8a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	88fa      	ldrh	r2, [r7, #6]
 8002c22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	88fa      	ldrh	r2, [r7, #6]
 8002c28:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c54:	d10f      	bne.n	8002c76 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c74:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c80:	2b40      	cmp	r3, #64	@ 0x40
 8002c82:	d007      	beq.n	8002c94 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c9c:	d94f      	bls.n	8002d3e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <HAL_SPI_Transmit+0xfa>
 8002ca6:	8afb      	ldrh	r3, [r7, #22]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d142      	bne.n	8002d32 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb0:	881a      	ldrh	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cbc:	1c9a      	adds	r2, r3, #2
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cd0:	e02f      	b.n	8002d32 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d112      	bne.n	8002d06 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce4:	881a      	ldrh	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cf0:	1c9a      	adds	r2, r3, #2
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	3b01      	subs	r3, #1
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d04:	e015      	b.n	8002d32 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d06:	f7fe fd45 	bl	8001794 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d803      	bhi.n	8002d1e <HAL_SPI_Transmit+0x16c>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1c:	d102      	bne.n	8002d24 <HAL_SPI_Transmit+0x172>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d106      	bne.n	8002d32 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002d30:	e0ab      	b.n	8002e8a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d1ca      	bne.n	8002cd2 <HAL_SPI_Transmit+0x120>
 8002d3c:	e080      	b.n	8002e40 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d002      	beq.n	8002d4c <HAL_SPI_Transmit+0x19a>
 8002d46:	8afb      	ldrh	r3, [r7, #22]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d174      	bne.n	8002e36 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d912      	bls.n	8002d7c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d5a:	881a      	ldrh	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d66:	1c9a      	adds	r2, r3, #2
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	3b02      	subs	r3, #2
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d7a:	e05c      	b.n	8002e36 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	330c      	adds	r3, #12
 8002d86:	7812      	ldrb	r2, [r2, #0]
 8002d88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002da2:	e048      	b.n	8002e36 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d12b      	bne.n	8002e0a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d912      	bls.n	8002de2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dc0:	881a      	ldrh	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dcc:	1c9a      	adds	r2, r3, #2
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b02      	subs	r3, #2
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002de0:	e029      	b.n	8002e36 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	330c      	adds	r3, #12
 8002dec:	7812      	ldrb	r2, [r2, #0]
 8002dee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e08:	e015      	b.n	8002e36 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e0a:	f7fe fcc3 	bl	8001794 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d803      	bhi.n	8002e22 <HAL_SPI_Transmit+0x270>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e20:	d102      	bne.n	8002e28 <HAL_SPI_Transmit+0x276>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d106      	bne.n	8002e36 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002e34:	e029      	b.n	8002e8a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1b1      	bne.n	8002da4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	6839      	ldr	r1, [r7, #0]
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 fb69 	bl	800351c <SPI_EndRxTxTransaction>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10a      	bne.n	8002e74 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e5e:	2300      	movs	r3, #0
 8002e60:	613b      	str	r3, [r7, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	77fb      	strb	r3, [r7, #31]
 8002e80:	e003      	b.n	8002e8a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002e92:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3720      	adds	r7, #32
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08a      	sub	sp, #40	@ 0x28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_SPI_TransmitReceive+0x26>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e20a      	b.n	80032d8 <HAL_SPI_TransmitReceive+0x43c>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eca:	f7fe fc63 	bl	8001794 <HAL_GetTick>
 8002ece:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ed6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002ede:	887b      	ldrh	r3, [r7, #2]
 8002ee0:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002ee2:	887b      	ldrh	r3, [r7, #2]
 8002ee4:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ee6:	7efb      	ldrb	r3, [r7, #27]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d00e      	beq.n	8002f0a <HAL_SPI_TransmitReceive+0x6e>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ef2:	d106      	bne.n	8002f02 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d102      	bne.n	8002f02 <HAL_SPI_TransmitReceive+0x66>
 8002efc:	7efb      	ldrb	r3, [r7, #27]
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	d003      	beq.n	8002f0a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002f02:	2302      	movs	r3, #2
 8002f04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8002f08:	e1e0      	b.n	80032cc <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_SPI_TransmitReceive+0x80>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <HAL_SPI_TransmitReceive+0x80>
 8002f16:	887b      	ldrh	r3, [r7, #2]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d103      	bne.n	8002f24 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8002f22:	e1d3      	b.n	80032cc <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d003      	beq.n	8002f38 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2205      	movs	r2, #5
 8002f34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	887a      	ldrh	r2, [r7, #2]
 8002f48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	887a      	ldrh	r2, [r7, #2]
 8002f50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	887a      	ldrh	r2, [r7, #2]
 8002f5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	887a      	ldrh	r2, [r7, #2]
 8002f64:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f7a:	d802      	bhi.n	8002f82 <HAL_SPI_TransmitReceive+0xe6>
 8002f7c:	8a3b      	ldrh	r3, [r7, #16]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d908      	bls.n	8002f94 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	e007      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002fa2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fae:	2b40      	cmp	r3, #64	@ 0x40
 8002fb0:	d007      	beq.n	8002fc2 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002fca:	f240 8081 	bls.w	80030d0 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <HAL_SPI_TransmitReceive+0x140>
 8002fd6:	8a7b      	ldrh	r3, [r7, #18]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d16d      	bne.n	80030b8 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe0:	881a      	ldrh	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fec:	1c9a      	adds	r2, r3, #2
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	b29a      	uxth	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003000:	e05a      	b.n	80030b8 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b02      	cmp	r3, #2
 800300e:	d11b      	bne.n	8003048 <HAL_SPI_TransmitReceive+0x1ac>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003014:	b29b      	uxth	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d016      	beq.n	8003048 <HAL_SPI_TransmitReceive+0x1ac>
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	2b01      	cmp	r3, #1
 800301e:	d113      	bne.n	8003048 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003024:	881a      	ldrh	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003030:	1c9a      	adds	r2, r3, #2
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800303a:	b29b      	uxth	r3, r3
 800303c:	3b01      	subs	r3, #1
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b01      	cmp	r3, #1
 8003054:	d11c      	bne.n	8003090 <HAL_SPI_TransmitReceive+0x1f4>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800305c:	b29b      	uxth	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d016      	beq.n	8003090 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	b292      	uxth	r2, r2
 800306e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003074:	1c9a      	adds	r2, r3, #2
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003080:	b29b      	uxth	r3, r3
 8003082:	3b01      	subs	r3, #1
 8003084:	b29a      	uxth	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800308c:	2301      	movs	r3, #1
 800308e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003090:	f7fe fb80 	bl	8001794 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800309c:	429a      	cmp	r2, r3
 800309e:	d80b      	bhi.n	80030b8 <HAL_SPI_TransmitReceive+0x21c>
 80030a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a6:	d007      	beq.n	80030b8 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80030b6:	e109      	b.n	80032cc <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d19f      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x166>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d199      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x166>
 80030ce:	e0e3      	b.n	8003298 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <HAL_SPI_TransmitReceive+0x244>
 80030d8:	8a7b      	ldrh	r3, [r7, #18]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	f040 80cf 	bne.w	800327e <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d912      	bls.n	8003110 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ee:	881a      	ldrh	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fa:	1c9a      	adds	r2, r3, #2
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b02      	subs	r3, #2
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800310e:	e0b6      	b.n	800327e <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	330c      	adds	r3, #12
 800311a:	7812      	ldrb	r2, [r2, #0]
 800311c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003136:	e0a2      	b.n	800327e <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b02      	cmp	r3, #2
 8003144:	d134      	bne.n	80031b0 <HAL_SPI_TransmitReceive+0x314>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800314a:	b29b      	uxth	r3, r3
 800314c:	2b00      	cmp	r3, #0
 800314e:	d02f      	beq.n	80031b0 <HAL_SPI_TransmitReceive+0x314>
 8003150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003152:	2b01      	cmp	r3, #1
 8003154:	d12c      	bne.n	80031b0 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800315a:	b29b      	uxth	r3, r3
 800315c:	2b01      	cmp	r3, #1
 800315e:	d912      	bls.n	8003186 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003164:	881a      	ldrh	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003170:	1c9a      	adds	r2, r3, #2
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800317a:	b29b      	uxth	r3, r3
 800317c:	3b02      	subs	r3, #2
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003184:	e012      	b.n	80031ac <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	330c      	adds	r3, #12
 8003190:	7812      	ldrb	r2, [r2, #0]
 8003192:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003198:	1c5a      	adds	r2, r3, #1
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d148      	bne.n	8003250 <HAL_SPI_TransmitReceive+0x3b4>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d042      	beq.n	8003250 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d923      	bls.n	800321e <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68da      	ldr	r2, [r3, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e0:	b292      	uxth	r2, r2
 80031e2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e8:	1c9a      	adds	r2, r3, #2
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	3b02      	subs	r3, #2
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003206:	b29b      	uxth	r3, r3
 8003208:	2b01      	cmp	r3, #1
 800320a:	d81f      	bhi.n	800324c <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800321a:	605a      	str	r2, [r3, #4]
 800321c:	e016      	b.n	800324c <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f103 020c 	add.w	r2, r3, #12
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322a:	7812      	ldrb	r2, [r2, #0]
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b01      	subs	r3, #1
 8003244:	b29a      	uxth	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800324c:	2301      	movs	r3, #1
 800324e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003250:	f7fe faa0 	bl	8001794 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800325c:	429a      	cmp	r2, r3
 800325e:	d803      	bhi.n	8003268 <HAL_SPI_TransmitReceive+0x3cc>
 8003260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003266:	d102      	bne.n	800326e <HAL_SPI_TransmitReceive+0x3d2>
 8003268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326a:	2b00      	cmp	r3, #0
 800326c:	d107      	bne.n	800327e <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800327c:	e026      	b.n	80032cc <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003282:	b29b      	uxth	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	f47f af57 	bne.w	8003138 <HAL_SPI_TransmitReceive+0x29c>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	f47f af50 	bne.w	8003138 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003298:	69fa      	ldr	r2, [r7, #28]
 800329a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f93d 	bl	800351c <SPI_EndRxTxTransaction>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2220      	movs	r2, #32
 80032b2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d003      	beq.n	80032c4 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c2:	e003      	b.n	80032cc <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80032d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3728      	adds	r7, #40	@ 0x28
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b088      	sub	sp, #32
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	603b      	str	r3, [r7, #0]
 80032ec:	4613      	mov	r3, r2
 80032ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032f0:	f7fe fa50 	bl	8001794 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	4413      	add	r3, r2
 80032fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003300:	f7fe fa48 	bl	8001794 <HAL_GetTick>
 8003304:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003306:	4b39      	ldr	r3, [pc, #228]	@ (80033ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	015b      	lsls	r3, r3, #5
 800330c:	0d1b      	lsrs	r3, r3, #20
 800330e:	69fa      	ldr	r2, [r7, #28]
 8003310:	fb02 f303 	mul.w	r3, r2, r3
 8003314:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003316:	e054      	b.n	80033c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331e:	d050      	beq.n	80033c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003320:	f7fe fa38 	bl	8001794 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	69fa      	ldr	r2, [r7, #28]
 800332c:	429a      	cmp	r2, r3
 800332e:	d902      	bls.n	8003336 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d13d      	bne.n	80033b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003344:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800334e:	d111      	bne.n	8003374 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003358:	d004      	beq.n	8003364 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003362:	d107      	bne.n	8003374 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003372:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800337c:	d10f      	bne.n	800339e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800339c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e017      	b.n	80033e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	3b01      	subs	r3, #1
 80033c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	4013      	ands	r3, r2
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	bf0c      	ite	eq
 80033d2:	2301      	moveq	r3, #1
 80033d4:	2300      	movne	r3, #0
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d19b      	bne.n	8003318 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3720      	adds	r7, #32
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	20000120 	.word	0x20000120

080033f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08a      	sub	sp, #40	@ 0x28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80033fe:	2300      	movs	r3, #0
 8003400:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003402:	f7fe f9c7 	bl	8001794 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	1a9b      	subs	r3, r3, r2
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	4413      	add	r3, r2
 8003410:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003412:	f7fe f9bf 	bl	8001794 <HAL_GetTick>
 8003416:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	330c      	adds	r3, #12
 800341e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003420:	4b3d      	ldr	r3, [pc, #244]	@ (8003518 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	4613      	mov	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	00da      	lsls	r2, r3, #3
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	0d1b      	lsrs	r3, r3, #20
 8003430:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003432:	fb02 f303 	mul.w	r3, r2, r3
 8003436:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003438:	e060      	b.n	80034fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003440:	d107      	bne.n	8003452 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d104      	bne.n	8003452 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	b2db      	uxtb	r3, r3
 800344e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003450:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003458:	d050      	beq.n	80034fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800345a:	f7fe f99b 	bl	8001794 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	6a3b      	ldr	r3, [r7, #32]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003466:	429a      	cmp	r2, r3
 8003468:	d902      	bls.n	8003470 <SPI_WaitFifoStateUntilTimeout+0x80>
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	2b00      	cmp	r3, #0
 800346e:	d13d      	bne.n	80034ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800347e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003488:	d111      	bne.n	80034ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003492:	d004      	beq.n	800349e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349c:	d107      	bne.n	80034ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034b6:	d10f      	bne.n	80034d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e010      	b.n	800350e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	4013      	ands	r3, r2
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	429a      	cmp	r2, r3
 800350a:	d196      	bne.n	800343a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3728      	adds	r7, #40	@ 0x28
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000120 	.word	0x20000120

0800351c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af02      	add	r7, sp, #8
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2200      	movs	r2, #0
 8003530:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f7ff ff5b 	bl	80033f0 <SPI_WaitFifoStateUntilTimeout>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d007      	beq.n	8003550 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003544:	f043 0220 	orr.w	r2, r3, #32
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e027      	b.n	80035a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2200      	movs	r2, #0
 8003558:	2180      	movs	r1, #128	@ 0x80
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f7ff fec0 	bl	80032e0 <SPI_WaitFlagStateUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d007      	beq.n	8003576 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800356a:	f043 0220 	orr.w	r2, r3, #32
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e014      	b.n	80035a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2200      	movs	r2, #0
 800357e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f7ff ff34 	bl	80033f0 <SPI_WaitFifoStateUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003592:	f043 0220 	orr.w	r2, r3, #32
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e000      	b.n	80035a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <malloc>:
 80035a8:	4b02      	ldr	r3, [pc, #8]	@ (80035b4 <malloc+0xc>)
 80035aa:	4601      	mov	r1, r0
 80035ac:	6818      	ldr	r0, [r3, #0]
 80035ae:	f000 b82d 	b.w	800360c <_malloc_r>
 80035b2:	bf00      	nop
 80035b4:	2000012c 	.word	0x2000012c

080035b8 <free>:
 80035b8:	4b02      	ldr	r3, [pc, #8]	@ (80035c4 <free+0xc>)
 80035ba:	4601      	mov	r1, r0
 80035bc:	6818      	ldr	r0, [r3, #0]
 80035be:	f000 b923 	b.w	8003808 <_free_r>
 80035c2:	bf00      	nop
 80035c4:	2000012c 	.word	0x2000012c

080035c8 <sbrk_aligned>:
 80035c8:	b570      	push	{r4, r5, r6, lr}
 80035ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003608 <sbrk_aligned+0x40>)
 80035cc:	460c      	mov	r4, r1
 80035ce:	6831      	ldr	r1, [r6, #0]
 80035d0:	4605      	mov	r5, r0
 80035d2:	b911      	cbnz	r1, 80035da <sbrk_aligned+0x12>
 80035d4:	f000 f8ce 	bl	8003774 <_sbrk_r>
 80035d8:	6030      	str	r0, [r6, #0]
 80035da:	4621      	mov	r1, r4
 80035dc:	4628      	mov	r0, r5
 80035de:	f000 f8c9 	bl	8003774 <_sbrk_r>
 80035e2:	1c43      	adds	r3, r0, #1
 80035e4:	d103      	bne.n	80035ee <sbrk_aligned+0x26>
 80035e6:	f04f 34ff 	mov.w	r4, #4294967295
 80035ea:	4620      	mov	r0, r4
 80035ec:	bd70      	pop	{r4, r5, r6, pc}
 80035ee:	1cc4      	adds	r4, r0, #3
 80035f0:	f024 0403 	bic.w	r4, r4, #3
 80035f4:	42a0      	cmp	r0, r4
 80035f6:	d0f8      	beq.n	80035ea <sbrk_aligned+0x22>
 80035f8:	1a21      	subs	r1, r4, r0
 80035fa:	4628      	mov	r0, r5
 80035fc:	f000 f8ba 	bl	8003774 <_sbrk_r>
 8003600:	3001      	adds	r0, #1
 8003602:	d1f2      	bne.n	80035ea <sbrk_aligned+0x22>
 8003604:	e7ef      	b.n	80035e6 <sbrk_aligned+0x1e>
 8003606:	bf00      	nop
 8003608:	20000228 	.word	0x20000228

0800360c <_malloc_r>:
 800360c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003610:	1ccd      	adds	r5, r1, #3
 8003612:	f025 0503 	bic.w	r5, r5, #3
 8003616:	3508      	adds	r5, #8
 8003618:	2d0c      	cmp	r5, #12
 800361a:	bf38      	it	cc
 800361c:	250c      	movcc	r5, #12
 800361e:	2d00      	cmp	r5, #0
 8003620:	4606      	mov	r6, r0
 8003622:	db01      	blt.n	8003628 <_malloc_r+0x1c>
 8003624:	42a9      	cmp	r1, r5
 8003626:	d904      	bls.n	8003632 <_malloc_r+0x26>
 8003628:	230c      	movs	r3, #12
 800362a:	6033      	str	r3, [r6, #0]
 800362c:	2000      	movs	r0, #0
 800362e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003632:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003708 <_malloc_r+0xfc>
 8003636:	f000 f869 	bl	800370c <__malloc_lock>
 800363a:	f8d8 3000 	ldr.w	r3, [r8]
 800363e:	461c      	mov	r4, r3
 8003640:	bb44      	cbnz	r4, 8003694 <_malloc_r+0x88>
 8003642:	4629      	mov	r1, r5
 8003644:	4630      	mov	r0, r6
 8003646:	f7ff ffbf 	bl	80035c8 <sbrk_aligned>
 800364a:	1c43      	adds	r3, r0, #1
 800364c:	4604      	mov	r4, r0
 800364e:	d158      	bne.n	8003702 <_malloc_r+0xf6>
 8003650:	f8d8 4000 	ldr.w	r4, [r8]
 8003654:	4627      	mov	r7, r4
 8003656:	2f00      	cmp	r7, #0
 8003658:	d143      	bne.n	80036e2 <_malloc_r+0xd6>
 800365a:	2c00      	cmp	r4, #0
 800365c:	d04b      	beq.n	80036f6 <_malloc_r+0xea>
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	4639      	mov	r1, r7
 8003662:	4630      	mov	r0, r6
 8003664:	eb04 0903 	add.w	r9, r4, r3
 8003668:	f000 f884 	bl	8003774 <_sbrk_r>
 800366c:	4581      	cmp	r9, r0
 800366e:	d142      	bne.n	80036f6 <_malloc_r+0xea>
 8003670:	6821      	ldr	r1, [r4, #0]
 8003672:	1a6d      	subs	r5, r5, r1
 8003674:	4629      	mov	r1, r5
 8003676:	4630      	mov	r0, r6
 8003678:	f7ff ffa6 	bl	80035c8 <sbrk_aligned>
 800367c:	3001      	adds	r0, #1
 800367e:	d03a      	beq.n	80036f6 <_malloc_r+0xea>
 8003680:	6823      	ldr	r3, [r4, #0]
 8003682:	442b      	add	r3, r5
 8003684:	6023      	str	r3, [r4, #0]
 8003686:	f8d8 3000 	ldr.w	r3, [r8]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	bb62      	cbnz	r2, 80036e8 <_malloc_r+0xdc>
 800368e:	f8c8 7000 	str.w	r7, [r8]
 8003692:	e00f      	b.n	80036b4 <_malloc_r+0xa8>
 8003694:	6822      	ldr	r2, [r4, #0]
 8003696:	1b52      	subs	r2, r2, r5
 8003698:	d420      	bmi.n	80036dc <_malloc_r+0xd0>
 800369a:	2a0b      	cmp	r2, #11
 800369c:	d917      	bls.n	80036ce <_malloc_r+0xc2>
 800369e:	1961      	adds	r1, r4, r5
 80036a0:	42a3      	cmp	r3, r4
 80036a2:	6025      	str	r5, [r4, #0]
 80036a4:	bf18      	it	ne
 80036a6:	6059      	strne	r1, [r3, #4]
 80036a8:	6863      	ldr	r3, [r4, #4]
 80036aa:	bf08      	it	eq
 80036ac:	f8c8 1000 	streq.w	r1, [r8]
 80036b0:	5162      	str	r2, [r4, r5]
 80036b2:	604b      	str	r3, [r1, #4]
 80036b4:	4630      	mov	r0, r6
 80036b6:	f000 f82f 	bl	8003718 <__malloc_unlock>
 80036ba:	f104 000b 	add.w	r0, r4, #11
 80036be:	1d23      	adds	r3, r4, #4
 80036c0:	f020 0007 	bic.w	r0, r0, #7
 80036c4:	1ac2      	subs	r2, r0, r3
 80036c6:	bf1c      	itt	ne
 80036c8:	1a1b      	subne	r3, r3, r0
 80036ca:	50a3      	strne	r3, [r4, r2]
 80036cc:	e7af      	b.n	800362e <_malloc_r+0x22>
 80036ce:	6862      	ldr	r2, [r4, #4]
 80036d0:	42a3      	cmp	r3, r4
 80036d2:	bf0c      	ite	eq
 80036d4:	f8c8 2000 	streq.w	r2, [r8]
 80036d8:	605a      	strne	r2, [r3, #4]
 80036da:	e7eb      	b.n	80036b4 <_malloc_r+0xa8>
 80036dc:	4623      	mov	r3, r4
 80036de:	6864      	ldr	r4, [r4, #4]
 80036e0:	e7ae      	b.n	8003640 <_malloc_r+0x34>
 80036e2:	463c      	mov	r4, r7
 80036e4:	687f      	ldr	r7, [r7, #4]
 80036e6:	e7b6      	b.n	8003656 <_malloc_r+0x4a>
 80036e8:	461a      	mov	r2, r3
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	42a3      	cmp	r3, r4
 80036ee:	d1fb      	bne.n	80036e8 <_malloc_r+0xdc>
 80036f0:	2300      	movs	r3, #0
 80036f2:	6053      	str	r3, [r2, #4]
 80036f4:	e7de      	b.n	80036b4 <_malloc_r+0xa8>
 80036f6:	230c      	movs	r3, #12
 80036f8:	6033      	str	r3, [r6, #0]
 80036fa:	4630      	mov	r0, r6
 80036fc:	f000 f80c 	bl	8003718 <__malloc_unlock>
 8003700:	e794      	b.n	800362c <_malloc_r+0x20>
 8003702:	6005      	str	r5, [r0, #0]
 8003704:	e7d6      	b.n	80036b4 <_malloc_r+0xa8>
 8003706:	bf00      	nop
 8003708:	2000022c 	.word	0x2000022c

0800370c <__malloc_lock>:
 800370c:	4801      	ldr	r0, [pc, #4]	@ (8003714 <__malloc_lock+0x8>)
 800370e:	f000 b86b 	b.w	80037e8 <__retarget_lock_acquire_recursive>
 8003712:	bf00      	nop
 8003714:	2000036c 	.word	0x2000036c

08003718 <__malloc_unlock>:
 8003718:	4801      	ldr	r0, [pc, #4]	@ (8003720 <__malloc_unlock+0x8>)
 800371a:	f000 b866 	b.w	80037ea <__retarget_lock_release_recursive>
 800371e:	bf00      	nop
 8003720:	2000036c 	.word	0x2000036c

08003724 <siprintf>:
 8003724:	b40e      	push	{r1, r2, r3}
 8003726:	b500      	push	{lr}
 8003728:	b09c      	sub	sp, #112	@ 0x70
 800372a:	ab1d      	add	r3, sp, #116	@ 0x74
 800372c:	9002      	str	r0, [sp, #8]
 800372e:	9006      	str	r0, [sp, #24]
 8003730:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003734:	4809      	ldr	r0, [pc, #36]	@ (800375c <siprintf+0x38>)
 8003736:	9107      	str	r1, [sp, #28]
 8003738:	9104      	str	r1, [sp, #16]
 800373a:	4909      	ldr	r1, [pc, #36]	@ (8003760 <siprintf+0x3c>)
 800373c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003740:	9105      	str	r1, [sp, #20]
 8003742:	6800      	ldr	r0, [r0, #0]
 8003744:	9301      	str	r3, [sp, #4]
 8003746:	a902      	add	r1, sp, #8
 8003748:	f000 f904 	bl	8003954 <_svfiprintf_r>
 800374c:	9b02      	ldr	r3, [sp, #8]
 800374e:	2200      	movs	r2, #0
 8003750:	701a      	strb	r2, [r3, #0]
 8003752:	b01c      	add	sp, #112	@ 0x70
 8003754:	f85d eb04 	ldr.w	lr, [sp], #4
 8003758:	b003      	add	sp, #12
 800375a:	4770      	bx	lr
 800375c:	2000012c 	.word	0x2000012c
 8003760:	ffff0208 	.word	0xffff0208

08003764 <memset>:
 8003764:	4402      	add	r2, r0
 8003766:	4603      	mov	r3, r0
 8003768:	4293      	cmp	r3, r2
 800376a:	d100      	bne.n	800376e <memset+0xa>
 800376c:	4770      	bx	lr
 800376e:	f803 1b01 	strb.w	r1, [r3], #1
 8003772:	e7f9      	b.n	8003768 <memset+0x4>

08003774 <_sbrk_r>:
 8003774:	b538      	push	{r3, r4, r5, lr}
 8003776:	4d06      	ldr	r5, [pc, #24]	@ (8003790 <_sbrk_r+0x1c>)
 8003778:	2300      	movs	r3, #0
 800377a:	4604      	mov	r4, r0
 800377c:	4608      	mov	r0, r1
 800377e:	602b      	str	r3, [r5, #0]
 8003780:	f7fd fe68 	bl	8001454 <_sbrk>
 8003784:	1c43      	adds	r3, r0, #1
 8003786:	d102      	bne.n	800378e <_sbrk_r+0x1a>
 8003788:	682b      	ldr	r3, [r5, #0]
 800378a:	b103      	cbz	r3, 800378e <_sbrk_r+0x1a>
 800378c:	6023      	str	r3, [r4, #0]
 800378e:	bd38      	pop	{r3, r4, r5, pc}
 8003790:	20000368 	.word	0x20000368

08003794 <__errno>:
 8003794:	4b01      	ldr	r3, [pc, #4]	@ (800379c <__errno+0x8>)
 8003796:	6818      	ldr	r0, [r3, #0]
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	2000012c 	.word	0x2000012c

080037a0 <__libc_init_array>:
 80037a0:	b570      	push	{r4, r5, r6, lr}
 80037a2:	4d0d      	ldr	r5, [pc, #52]	@ (80037d8 <__libc_init_array+0x38>)
 80037a4:	4c0d      	ldr	r4, [pc, #52]	@ (80037dc <__libc_init_array+0x3c>)
 80037a6:	1b64      	subs	r4, r4, r5
 80037a8:	10a4      	asrs	r4, r4, #2
 80037aa:	2600      	movs	r6, #0
 80037ac:	42a6      	cmp	r6, r4
 80037ae:	d109      	bne.n	80037c4 <__libc_init_array+0x24>
 80037b0:	4d0b      	ldr	r5, [pc, #44]	@ (80037e0 <__libc_init_array+0x40>)
 80037b2:	4c0c      	ldr	r4, [pc, #48]	@ (80037e4 <__libc_init_array+0x44>)
 80037b4:	f000 fba8 	bl	8003f08 <_init>
 80037b8:	1b64      	subs	r4, r4, r5
 80037ba:	10a4      	asrs	r4, r4, #2
 80037bc:	2600      	movs	r6, #0
 80037be:	42a6      	cmp	r6, r4
 80037c0:	d105      	bne.n	80037ce <__libc_init_array+0x2e>
 80037c2:	bd70      	pop	{r4, r5, r6, pc}
 80037c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80037c8:	4798      	blx	r3
 80037ca:	3601      	adds	r6, #1
 80037cc:	e7ee      	b.n	80037ac <__libc_init_array+0xc>
 80037ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80037d2:	4798      	blx	r3
 80037d4:	3601      	adds	r6, #1
 80037d6:	e7f2      	b.n	80037be <__libc_init_array+0x1e>
 80037d8:	08003fb0 	.word	0x08003fb0
 80037dc:	08003fb0 	.word	0x08003fb0
 80037e0:	08003fb0 	.word	0x08003fb0
 80037e4:	08003fb4 	.word	0x08003fb4

080037e8 <__retarget_lock_acquire_recursive>:
 80037e8:	4770      	bx	lr

080037ea <__retarget_lock_release_recursive>:
 80037ea:	4770      	bx	lr

080037ec <memcpy>:
 80037ec:	440a      	add	r2, r1
 80037ee:	4291      	cmp	r1, r2
 80037f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80037f4:	d100      	bne.n	80037f8 <memcpy+0xc>
 80037f6:	4770      	bx	lr
 80037f8:	b510      	push	{r4, lr}
 80037fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003802:	4291      	cmp	r1, r2
 8003804:	d1f9      	bne.n	80037fa <memcpy+0xe>
 8003806:	bd10      	pop	{r4, pc}

08003808 <_free_r>:
 8003808:	b538      	push	{r3, r4, r5, lr}
 800380a:	4605      	mov	r5, r0
 800380c:	2900      	cmp	r1, #0
 800380e:	d041      	beq.n	8003894 <_free_r+0x8c>
 8003810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003814:	1f0c      	subs	r4, r1, #4
 8003816:	2b00      	cmp	r3, #0
 8003818:	bfb8      	it	lt
 800381a:	18e4      	addlt	r4, r4, r3
 800381c:	f7ff ff76 	bl	800370c <__malloc_lock>
 8003820:	4a1d      	ldr	r2, [pc, #116]	@ (8003898 <_free_r+0x90>)
 8003822:	6813      	ldr	r3, [r2, #0]
 8003824:	b933      	cbnz	r3, 8003834 <_free_r+0x2c>
 8003826:	6063      	str	r3, [r4, #4]
 8003828:	6014      	str	r4, [r2, #0]
 800382a:	4628      	mov	r0, r5
 800382c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003830:	f7ff bf72 	b.w	8003718 <__malloc_unlock>
 8003834:	42a3      	cmp	r3, r4
 8003836:	d908      	bls.n	800384a <_free_r+0x42>
 8003838:	6820      	ldr	r0, [r4, #0]
 800383a:	1821      	adds	r1, r4, r0
 800383c:	428b      	cmp	r3, r1
 800383e:	bf01      	itttt	eq
 8003840:	6819      	ldreq	r1, [r3, #0]
 8003842:	685b      	ldreq	r3, [r3, #4]
 8003844:	1809      	addeq	r1, r1, r0
 8003846:	6021      	streq	r1, [r4, #0]
 8003848:	e7ed      	b.n	8003826 <_free_r+0x1e>
 800384a:	461a      	mov	r2, r3
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	b10b      	cbz	r3, 8003854 <_free_r+0x4c>
 8003850:	42a3      	cmp	r3, r4
 8003852:	d9fa      	bls.n	800384a <_free_r+0x42>
 8003854:	6811      	ldr	r1, [r2, #0]
 8003856:	1850      	adds	r0, r2, r1
 8003858:	42a0      	cmp	r0, r4
 800385a:	d10b      	bne.n	8003874 <_free_r+0x6c>
 800385c:	6820      	ldr	r0, [r4, #0]
 800385e:	4401      	add	r1, r0
 8003860:	1850      	adds	r0, r2, r1
 8003862:	4283      	cmp	r3, r0
 8003864:	6011      	str	r1, [r2, #0]
 8003866:	d1e0      	bne.n	800382a <_free_r+0x22>
 8003868:	6818      	ldr	r0, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	6053      	str	r3, [r2, #4]
 800386e:	4408      	add	r0, r1
 8003870:	6010      	str	r0, [r2, #0]
 8003872:	e7da      	b.n	800382a <_free_r+0x22>
 8003874:	d902      	bls.n	800387c <_free_r+0x74>
 8003876:	230c      	movs	r3, #12
 8003878:	602b      	str	r3, [r5, #0]
 800387a:	e7d6      	b.n	800382a <_free_r+0x22>
 800387c:	6820      	ldr	r0, [r4, #0]
 800387e:	1821      	adds	r1, r4, r0
 8003880:	428b      	cmp	r3, r1
 8003882:	bf04      	itt	eq
 8003884:	6819      	ldreq	r1, [r3, #0]
 8003886:	685b      	ldreq	r3, [r3, #4]
 8003888:	6063      	str	r3, [r4, #4]
 800388a:	bf04      	itt	eq
 800388c:	1809      	addeq	r1, r1, r0
 800388e:	6021      	streq	r1, [r4, #0]
 8003890:	6054      	str	r4, [r2, #4]
 8003892:	e7ca      	b.n	800382a <_free_r+0x22>
 8003894:	bd38      	pop	{r3, r4, r5, pc}
 8003896:	bf00      	nop
 8003898:	2000022c 	.word	0x2000022c

0800389c <__ssputs_r>:
 800389c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038a0:	688e      	ldr	r6, [r1, #8]
 80038a2:	461f      	mov	r7, r3
 80038a4:	42be      	cmp	r6, r7
 80038a6:	680b      	ldr	r3, [r1, #0]
 80038a8:	4682      	mov	sl, r0
 80038aa:	460c      	mov	r4, r1
 80038ac:	4690      	mov	r8, r2
 80038ae:	d82d      	bhi.n	800390c <__ssputs_r+0x70>
 80038b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80038b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80038b8:	d026      	beq.n	8003908 <__ssputs_r+0x6c>
 80038ba:	6965      	ldr	r5, [r4, #20]
 80038bc:	6909      	ldr	r1, [r1, #16]
 80038be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038c2:	eba3 0901 	sub.w	r9, r3, r1
 80038c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038ca:	1c7b      	adds	r3, r7, #1
 80038cc:	444b      	add	r3, r9
 80038ce:	106d      	asrs	r5, r5, #1
 80038d0:	429d      	cmp	r5, r3
 80038d2:	bf38      	it	cc
 80038d4:	461d      	movcc	r5, r3
 80038d6:	0553      	lsls	r3, r2, #21
 80038d8:	d527      	bpl.n	800392a <__ssputs_r+0x8e>
 80038da:	4629      	mov	r1, r5
 80038dc:	f7ff fe96 	bl	800360c <_malloc_r>
 80038e0:	4606      	mov	r6, r0
 80038e2:	b360      	cbz	r0, 800393e <__ssputs_r+0xa2>
 80038e4:	6921      	ldr	r1, [r4, #16]
 80038e6:	464a      	mov	r2, r9
 80038e8:	f7ff ff80 	bl	80037ec <memcpy>
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80038f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038f6:	81a3      	strh	r3, [r4, #12]
 80038f8:	6126      	str	r6, [r4, #16]
 80038fa:	6165      	str	r5, [r4, #20]
 80038fc:	444e      	add	r6, r9
 80038fe:	eba5 0509 	sub.w	r5, r5, r9
 8003902:	6026      	str	r6, [r4, #0]
 8003904:	60a5      	str	r5, [r4, #8]
 8003906:	463e      	mov	r6, r7
 8003908:	42be      	cmp	r6, r7
 800390a:	d900      	bls.n	800390e <__ssputs_r+0x72>
 800390c:	463e      	mov	r6, r7
 800390e:	6820      	ldr	r0, [r4, #0]
 8003910:	4632      	mov	r2, r6
 8003912:	4641      	mov	r1, r8
 8003914:	f000 faa8 	bl	8003e68 <memmove>
 8003918:	68a3      	ldr	r3, [r4, #8]
 800391a:	1b9b      	subs	r3, r3, r6
 800391c:	60a3      	str	r3, [r4, #8]
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	4433      	add	r3, r6
 8003922:	6023      	str	r3, [r4, #0]
 8003924:	2000      	movs	r0, #0
 8003926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800392a:	462a      	mov	r2, r5
 800392c:	f000 fab6 	bl	8003e9c <_realloc_r>
 8003930:	4606      	mov	r6, r0
 8003932:	2800      	cmp	r0, #0
 8003934:	d1e0      	bne.n	80038f8 <__ssputs_r+0x5c>
 8003936:	6921      	ldr	r1, [r4, #16]
 8003938:	4650      	mov	r0, sl
 800393a:	f7ff ff65 	bl	8003808 <_free_r>
 800393e:	230c      	movs	r3, #12
 8003940:	f8ca 3000 	str.w	r3, [sl]
 8003944:	89a3      	ldrh	r3, [r4, #12]
 8003946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800394a:	81a3      	strh	r3, [r4, #12]
 800394c:	f04f 30ff 	mov.w	r0, #4294967295
 8003950:	e7e9      	b.n	8003926 <__ssputs_r+0x8a>
	...

08003954 <_svfiprintf_r>:
 8003954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003958:	4698      	mov	r8, r3
 800395a:	898b      	ldrh	r3, [r1, #12]
 800395c:	061b      	lsls	r3, r3, #24
 800395e:	b09d      	sub	sp, #116	@ 0x74
 8003960:	4607      	mov	r7, r0
 8003962:	460d      	mov	r5, r1
 8003964:	4614      	mov	r4, r2
 8003966:	d510      	bpl.n	800398a <_svfiprintf_r+0x36>
 8003968:	690b      	ldr	r3, [r1, #16]
 800396a:	b973      	cbnz	r3, 800398a <_svfiprintf_r+0x36>
 800396c:	2140      	movs	r1, #64	@ 0x40
 800396e:	f7ff fe4d 	bl	800360c <_malloc_r>
 8003972:	6028      	str	r0, [r5, #0]
 8003974:	6128      	str	r0, [r5, #16]
 8003976:	b930      	cbnz	r0, 8003986 <_svfiprintf_r+0x32>
 8003978:	230c      	movs	r3, #12
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	b01d      	add	sp, #116	@ 0x74
 8003982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003986:	2340      	movs	r3, #64	@ 0x40
 8003988:	616b      	str	r3, [r5, #20]
 800398a:	2300      	movs	r3, #0
 800398c:	9309      	str	r3, [sp, #36]	@ 0x24
 800398e:	2320      	movs	r3, #32
 8003990:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003994:	f8cd 800c 	str.w	r8, [sp, #12]
 8003998:	2330      	movs	r3, #48	@ 0x30
 800399a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003b38 <_svfiprintf_r+0x1e4>
 800399e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039a2:	f04f 0901 	mov.w	r9, #1
 80039a6:	4623      	mov	r3, r4
 80039a8:	469a      	mov	sl, r3
 80039aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039ae:	b10a      	cbz	r2, 80039b4 <_svfiprintf_r+0x60>
 80039b0:	2a25      	cmp	r2, #37	@ 0x25
 80039b2:	d1f9      	bne.n	80039a8 <_svfiprintf_r+0x54>
 80039b4:	ebba 0b04 	subs.w	fp, sl, r4
 80039b8:	d00b      	beq.n	80039d2 <_svfiprintf_r+0x7e>
 80039ba:	465b      	mov	r3, fp
 80039bc:	4622      	mov	r2, r4
 80039be:	4629      	mov	r1, r5
 80039c0:	4638      	mov	r0, r7
 80039c2:	f7ff ff6b 	bl	800389c <__ssputs_r>
 80039c6:	3001      	adds	r0, #1
 80039c8:	f000 80a7 	beq.w	8003b1a <_svfiprintf_r+0x1c6>
 80039cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80039ce:	445a      	add	r2, fp
 80039d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80039d2:	f89a 3000 	ldrb.w	r3, [sl]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 809f 	beq.w	8003b1a <_svfiprintf_r+0x1c6>
 80039dc:	2300      	movs	r3, #0
 80039de:	f04f 32ff 	mov.w	r2, #4294967295
 80039e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039e6:	f10a 0a01 	add.w	sl, sl, #1
 80039ea:	9304      	str	r3, [sp, #16]
 80039ec:	9307      	str	r3, [sp, #28]
 80039ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80039f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80039f4:	4654      	mov	r4, sl
 80039f6:	2205      	movs	r2, #5
 80039f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039fc:	484e      	ldr	r0, [pc, #312]	@ (8003b38 <_svfiprintf_r+0x1e4>)
 80039fe:	f7fc fbe7 	bl	80001d0 <memchr>
 8003a02:	9a04      	ldr	r2, [sp, #16]
 8003a04:	b9d8      	cbnz	r0, 8003a3e <_svfiprintf_r+0xea>
 8003a06:	06d0      	lsls	r0, r2, #27
 8003a08:	bf44      	itt	mi
 8003a0a:	2320      	movmi	r3, #32
 8003a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a10:	0711      	lsls	r1, r2, #28
 8003a12:	bf44      	itt	mi
 8003a14:	232b      	movmi	r3, #43	@ 0x2b
 8003a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8003a1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a20:	d015      	beq.n	8003a4e <_svfiprintf_r+0xfa>
 8003a22:	9a07      	ldr	r2, [sp, #28]
 8003a24:	4654      	mov	r4, sl
 8003a26:	2000      	movs	r0, #0
 8003a28:	f04f 0c0a 	mov.w	ip, #10
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a32:	3b30      	subs	r3, #48	@ 0x30
 8003a34:	2b09      	cmp	r3, #9
 8003a36:	d94b      	bls.n	8003ad0 <_svfiprintf_r+0x17c>
 8003a38:	b1b0      	cbz	r0, 8003a68 <_svfiprintf_r+0x114>
 8003a3a:	9207      	str	r2, [sp, #28]
 8003a3c:	e014      	b.n	8003a68 <_svfiprintf_r+0x114>
 8003a3e:	eba0 0308 	sub.w	r3, r0, r8
 8003a42:	fa09 f303 	lsl.w	r3, r9, r3
 8003a46:	4313      	orrs	r3, r2
 8003a48:	9304      	str	r3, [sp, #16]
 8003a4a:	46a2      	mov	sl, r4
 8003a4c:	e7d2      	b.n	80039f4 <_svfiprintf_r+0xa0>
 8003a4e:	9b03      	ldr	r3, [sp, #12]
 8003a50:	1d19      	adds	r1, r3, #4
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	9103      	str	r1, [sp, #12]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	bfbb      	ittet	lt
 8003a5a:	425b      	neglt	r3, r3
 8003a5c:	f042 0202 	orrlt.w	r2, r2, #2
 8003a60:	9307      	strge	r3, [sp, #28]
 8003a62:	9307      	strlt	r3, [sp, #28]
 8003a64:	bfb8      	it	lt
 8003a66:	9204      	strlt	r2, [sp, #16]
 8003a68:	7823      	ldrb	r3, [r4, #0]
 8003a6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a6c:	d10a      	bne.n	8003a84 <_svfiprintf_r+0x130>
 8003a6e:	7863      	ldrb	r3, [r4, #1]
 8003a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a72:	d132      	bne.n	8003ada <_svfiprintf_r+0x186>
 8003a74:	9b03      	ldr	r3, [sp, #12]
 8003a76:	1d1a      	adds	r2, r3, #4
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	9203      	str	r2, [sp, #12]
 8003a7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a80:	3402      	adds	r4, #2
 8003a82:	9305      	str	r3, [sp, #20]
 8003a84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003b48 <_svfiprintf_r+0x1f4>
 8003a88:	7821      	ldrb	r1, [r4, #0]
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	4650      	mov	r0, sl
 8003a8e:	f7fc fb9f 	bl	80001d0 <memchr>
 8003a92:	b138      	cbz	r0, 8003aa4 <_svfiprintf_r+0x150>
 8003a94:	9b04      	ldr	r3, [sp, #16]
 8003a96:	eba0 000a 	sub.w	r0, r0, sl
 8003a9a:	2240      	movs	r2, #64	@ 0x40
 8003a9c:	4082      	lsls	r2, r0
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	3401      	adds	r4, #1
 8003aa2:	9304      	str	r3, [sp, #16]
 8003aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aa8:	4824      	ldr	r0, [pc, #144]	@ (8003b3c <_svfiprintf_r+0x1e8>)
 8003aaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003aae:	2206      	movs	r2, #6
 8003ab0:	f7fc fb8e 	bl	80001d0 <memchr>
 8003ab4:	2800      	cmp	r0, #0
 8003ab6:	d036      	beq.n	8003b26 <_svfiprintf_r+0x1d2>
 8003ab8:	4b21      	ldr	r3, [pc, #132]	@ (8003b40 <_svfiprintf_r+0x1ec>)
 8003aba:	bb1b      	cbnz	r3, 8003b04 <_svfiprintf_r+0x1b0>
 8003abc:	9b03      	ldr	r3, [sp, #12]
 8003abe:	3307      	adds	r3, #7
 8003ac0:	f023 0307 	bic.w	r3, r3, #7
 8003ac4:	3308      	adds	r3, #8
 8003ac6:	9303      	str	r3, [sp, #12]
 8003ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003aca:	4433      	add	r3, r6
 8003acc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ace:	e76a      	b.n	80039a6 <_svfiprintf_r+0x52>
 8003ad0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ad4:	460c      	mov	r4, r1
 8003ad6:	2001      	movs	r0, #1
 8003ad8:	e7a8      	b.n	8003a2c <_svfiprintf_r+0xd8>
 8003ada:	2300      	movs	r3, #0
 8003adc:	3401      	adds	r4, #1
 8003ade:	9305      	str	r3, [sp, #20]
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	f04f 0c0a 	mov.w	ip, #10
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003aec:	3a30      	subs	r2, #48	@ 0x30
 8003aee:	2a09      	cmp	r2, #9
 8003af0:	d903      	bls.n	8003afa <_svfiprintf_r+0x1a6>
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0c6      	beq.n	8003a84 <_svfiprintf_r+0x130>
 8003af6:	9105      	str	r1, [sp, #20]
 8003af8:	e7c4      	b.n	8003a84 <_svfiprintf_r+0x130>
 8003afa:	fb0c 2101 	mla	r1, ip, r1, r2
 8003afe:	4604      	mov	r4, r0
 8003b00:	2301      	movs	r3, #1
 8003b02:	e7f0      	b.n	8003ae6 <_svfiprintf_r+0x192>
 8003b04:	ab03      	add	r3, sp, #12
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	462a      	mov	r2, r5
 8003b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b44 <_svfiprintf_r+0x1f0>)
 8003b0c:	a904      	add	r1, sp, #16
 8003b0e:	4638      	mov	r0, r7
 8003b10:	f3af 8000 	nop.w
 8003b14:	1c42      	adds	r2, r0, #1
 8003b16:	4606      	mov	r6, r0
 8003b18:	d1d6      	bne.n	8003ac8 <_svfiprintf_r+0x174>
 8003b1a:	89ab      	ldrh	r3, [r5, #12]
 8003b1c:	065b      	lsls	r3, r3, #25
 8003b1e:	f53f af2d 	bmi.w	800397c <_svfiprintf_r+0x28>
 8003b22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b24:	e72c      	b.n	8003980 <_svfiprintf_r+0x2c>
 8003b26:	ab03      	add	r3, sp, #12
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	462a      	mov	r2, r5
 8003b2c:	4b05      	ldr	r3, [pc, #20]	@ (8003b44 <_svfiprintf_r+0x1f0>)
 8003b2e:	a904      	add	r1, sp, #16
 8003b30:	4638      	mov	r0, r7
 8003b32:	f000 f879 	bl	8003c28 <_printf_i>
 8003b36:	e7ed      	b.n	8003b14 <_svfiprintf_r+0x1c0>
 8003b38:	08003f74 	.word	0x08003f74
 8003b3c:	08003f7e 	.word	0x08003f7e
 8003b40:	00000000 	.word	0x00000000
 8003b44:	0800389d 	.word	0x0800389d
 8003b48:	08003f7a 	.word	0x08003f7a

08003b4c <_printf_common>:
 8003b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b50:	4616      	mov	r6, r2
 8003b52:	4698      	mov	r8, r3
 8003b54:	688a      	ldr	r2, [r1, #8]
 8003b56:	690b      	ldr	r3, [r1, #16]
 8003b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	bfb8      	it	lt
 8003b60:	4613      	movlt	r3, r2
 8003b62:	6033      	str	r3, [r6, #0]
 8003b64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b68:	4607      	mov	r7, r0
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	b10a      	cbz	r2, 8003b72 <_printf_common+0x26>
 8003b6e:	3301      	adds	r3, #1
 8003b70:	6033      	str	r3, [r6, #0]
 8003b72:	6823      	ldr	r3, [r4, #0]
 8003b74:	0699      	lsls	r1, r3, #26
 8003b76:	bf42      	ittt	mi
 8003b78:	6833      	ldrmi	r3, [r6, #0]
 8003b7a:	3302      	addmi	r3, #2
 8003b7c:	6033      	strmi	r3, [r6, #0]
 8003b7e:	6825      	ldr	r5, [r4, #0]
 8003b80:	f015 0506 	ands.w	r5, r5, #6
 8003b84:	d106      	bne.n	8003b94 <_printf_common+0x48>
 8003b86:	f104 0a19 	add.w	sl, r4, #25
 8003b8a:	68e3      	ldr	r3, [r4, #12]
 8003b8c:	6832      	ldr	r2, [r6, #0]
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	42ab      	cmp	r3, r5
 8003b92:	dc26      	bgt.n	8003be2 <_printf_common+0x96>
 8003b94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b98:	6822      	ldr	r2, [r4, #0]
 8003b9a:	3b00      	subs	r3, #0
 8003b9c:	bf18      	it	ne
 8003b9e:	2301      	movne	r3, #1
 8003ba0:	0692      	lsls	r2, r2, #26
 8003ba2:	d42b      	bmi.n	8003bfc <_printf_common+0xb0>
 8003ba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ba8:	4641      	mov	r1, r8
 8003baa:	4638      	mov	r0, r7
 8003bac:	47c8      	blx	r9
 8003bae:	3001      	adds	r0, #1
 8003bb0:	d01e      	beq.n	8003bf0 <_printf_common+0xa4>
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	6922      	ldr	r2, [r4, #16]
 8003bb6:	f003 0306 	and.w	r3, r3, #6
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	bf02      	ittt	eq
 8003bbe:	68e5      	ldreq	r5, [r4, #12]
 8003bc0:	6833      	ldreq	r3, [r6, #0]
 8003bc2:	1aed      	subeq	r5, r5, r3
 8003bc4:	68a3      	ldr	r3, [r4, #8]
 8003bc6:	bf0c      	ite	eq
 8003bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bcc:	2500      	movne	r5, #0
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	bfc4      	itt	gt
 8003bd2:	1a9b      	subgt	r3, r3, r2
 8003bd4:	18ed      	addgt	r5, r5, r3
 8003bd6:	2600      	movs	r6, #0
 8003bd8:	341a      	adds	r4, #26
 8003bda:	42b5      	cmp	r5, r6
 8003bdc:	d11a      	bne.n	8003c14 <_printf_common+0xc8>
 8003bde:	2000      	movs	r0, #0
 8003be0:	e008      	b.n	8003bf4 <_printf_common+0xa8>
 8003be2:	2301      	movs	r3, #1
 8003be4:	4652      	mov	r2, sl
 8003be6:	4641      	mov	r1, r8
 8003be8:	4638      	mov	r0, r7
 8003bea:	47c8      	blx	r9
 8003bec:	3001      	adds	r0, #1
 8003bee:	d103      	bne.n	8003bf8 <_printf_common+0xac>
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bf8:	3501      	adds	r5, #1
 8003bfa:	e7c6      	b.n	8003b8a <_printf_common+0x3e>
 8003bfc:	18e1      	adds	r1, r4, r3
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	2030      	movs	r0, #48	@ 0x30
 8003c02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c06:	4422      	add	r2, r4
 8003c08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c10:	3302      	adds	r3, #2
 8003c12:	e7c7      	b.n	8003ba4 <_printf_common+0x58>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4622      	mov	r2, r4
 8003c18:	4641      	mov	r1, r8
 8003c1a:	4638      	mov	r0, r7
 8003c1c:	47c8      	blx	r9
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d0e6      	beq.n	8003bf0 <_printf_common+0xa4>
 8003c22:	3601      	adds	r6, #1
 8003c24:	e7d9      	b.n	8003bda <_printf_common+0x8e>
	...

08003c28 <_printf_i>:
 8003c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c2c:	7e0f      	ldrb	r7, [r1, #24]
 8003c2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c30:	2f78      	cmp	r7, #120	@ 0x78
 8003c32:	4691      	mov	r9, r2
 8003c34:	4680      	mov	r8, r0
 8003c36:	460c      	mov	r4, r1
 8003c38:	469a      	mov	sl, r3
 8003c3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c3e:	d807      	bhi.n	8003c50 <_printf_i+0x28>
 8003c40:	2f62      	cmp	r7, #98	@ 0x62
 8003c42:	d80a      	bhi.n	8003c5a <_printf_i+0x32>
 8003c44:	2f00      	cmp	r7, #0
 8003c46:	f000 80d2 	beq.w	8003dee <_printf_i+0x1c6>
 8003c4a:	2f58      	cmp	r7, #88	@ 0x58
 8003c4c:	f000 80b9 	beq.w	8003dc2 <_printf_i+0x19a>
 8003c50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c58:	e03a      	b.n	8003cd0 <_printf_i+0xa8>
 8003c5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c5e:	2b15      	cmp	r3, #21
 8003c60:	d8f6      	bhi.n	8003c50 <_printf_i+0x28>
 8003c62:	a101      	add	r1, pc, #4	@ (adr r1, 8003c68 <_printf_i+0x40>)
 8003c64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c68:	08003cc1 	.word	0x08003cc1
 8003c6c:	08003cd5 	.word	0x08003cd5
 8003c70:	08003c51 	.word	0x08003c51
 8003c74:	08003c51 	.word	0x08003c51
 8003c78:	08003c51 	.word	0x08003c51
 8003c7c:	08003c51 	.word	0x08003c51
 8003c80:	08003cd5 	.word	0x08003cd5
 8003c84:	08003c51 	.word	0x08003c51
 8003c88:	08003c51 	.word	0x08003c51
 8003c8c:	08003c51 	.word	0x08003c51
 8003c90:	08003c51 	.word	0x08003c51
 8003c94:	08003dd5 	.word	0x08003dd5
 8003c98:	08003cff 	.word	0x08003cff
 8003c9c:	08003d8f 	.word	0x08003d8f
 8003ca0:	08003c51 	.word	0x08003c51
 8003ca4:	08003c51 	.word	0x08003c51
 8003ca8:	08003df7 	.word	0x08003df7
 8003cac:	08003c51 	.word	0x08003c51
 8003cb0:	08003cff 	.word	0x08003cff
 8003cb4:	08003c51 	.word	0x08003c51
 8003cb8:	08003c51 	.word	0x08003c51
 8003cbc:	08003d97 	.word	0x08003d97
 8003cc0:	6833      	ldr	r3, [r6, #0]
 8003cc2:	1d1a      	adds	r2, r3, #4
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6032      	str	r2, [r6, #0]
 8003cc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ccc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e09d      	b.n	8003e10 <_printf_i+0x1e8>
 8003cd4:	6833      	ldr	r3, [r6, #0]
 8003cd6:	6820      	ldr	r0, [r4, #0]
 8003cd8:	1d19      	adds	r1, r3, #4
 8003cda:	6031      	str	r1, [r6, #0]
 8003cdc:	0606      	lsls	r6, r0, #24
 8003cde:	d501      	bpl.n	8003ce4 <_printf_i+0xbc>
 8003ce0:	681d      	ldr	r5, [r3, #0]
 8003ce2:	e003      	b.n	8003cec <_printf_i+0xc4>
 8003ce4:	0645      	lsls	r5, r0, #25
 8003ce6:	d5fb      	bpl.n	8003ce0 <_printf_i+0xb8>
 8003ce8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003cec:	2d00      	cmp	r5, #0
 8003cee:	da03      	bge.n	8003cf8 <_printf_i+0xd0>
 8003cf0:	232d      	movs	r3, #45	@ 0x2d
 8003cf2:	426d      	negs	r5, r5
 8003cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cf8:	4859      	ldr	r0, [pc, #356]	@ (8003e60 <_printf_i+0x238>)
 8003cfa:	230a      	movs	r3, #10
 8003cfc:	e011      	b.n	8003d22 <_printf_i+0xfa>
 8003cfe:	6821      	ldr	r1, [r4, #0]
 8003d00:	6833      	ldr	r3, [r6, #0]
 8003d02:	0608      	lsls	r0, r1, #24
 8003d04:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d08:	d402      	bmi.n	8003d10 <_printf_i+0xe8>
 8003d0a:	0649      	lsls	r1, r1, #25
 8003d0c:	bf48      	it	mi
 8003d0e:	b2ad      	uxthmi	r5, r5
 8003d10:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d12:	4853      	ldr	r0, [pc, #332]	@ (8003e60 <_printf_i+0x238>)
 8003d14:	6033      	str	r3, [r6, #0]
 8003d16:	bf14      	ite	ne
 8003d18:	230a      	movne	r3, #10
 8003d1a:	2308      	moveq	r3, #8
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d22:	6866      	ldr	r6, [r4, #4]
 8003d24:	60a6      	str	r6, [r4, #8]
 8003d26:	2e00      	cmp	r6, #0
 8003d28:	bfa2      	ittt	ge
 8003d2a:	6821      	ldrge	r1, [r4, #0]
 8003d2c:	f021 0104 	bicge.w	r1, r1, #4
 8003d30:	6021      	strge	r1, [r4, #0]
 8003d32:	b90d      	cbnz	r5, 8003d38 <_printf_i+0x110>
 8003d34:	2e00      	cmp	r6, #0
 8003d36:	d04b      	beq.n	8003dd0 <_printf_i+0x1a8>
 8003d38:	4616      	mov	r6, r2
 8003d3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d3e:	fb03 5711 	mls	r7, r3, r1, r5
 8003d42:	5dc7      	ldrb	r7, [r0, r7]
 8003d44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d48:	462f      	mov	r7, r5
 8003d4a:	42bb      	cmp	r3, r7
 8003d4c:	460d      	mov	r5, r1
 8003d4e:	d9f4      	bls.n	8003d3a <_printf_i+0x112>
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d10b      	bne.n	8003d6c <_printf_i+0x144>
 8003d54:	6823      	ldr	r3, [r4, #0]
 8003d56:	07df      	lsls	r7, r3, #31
 8003d58:	d508      	bpl.n	8003d6c <_printf_i+0x144>
 8003d5a:	6923      	ldr	r3, [r4, #16]
 8003d5c:	6861      	ldr	r1, [r4, #4]
 8003d5e:	4299      	cmp	r1, r3
 8003d60:	bfde      	ittt	le
 8003d62:	2330      	movle	r3, #48	@ 0x30
 8003d64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d6c:	1b92      	subs	r2, r2, r6
 8003d6e:	6122      	str	r2, [r4, #16]
 8003d70:	f8cd a000 	str.w	sl, [sp]
 8003d74:	464b      	mov	r3, r9
 8003d76:	aa03      	add	r2, sp, #12
 8003d78:	4621      	mov	r1, r4
 8003d7a:	4640      	mov	r0, r8
 8003d7c:	f7ff fee6 	bl	8003b4c <_printf_common>
 8003d80:	3001      	adds	r0, #1
 8003d82:	d14a      	bne.n	8003e1a <_printf_i+0x1f2>
 8003d84:	f04f 30ff 	mov.w	r0, #4294967295
 8003d88:	b004      	add	sp, #16
 8003d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d8e:	6823      	ldr	r3, [r4, #0]
 8003d90:	f043 0320 	orr.w	r3, r3, #32
 8003d94:	6023      	str	r3, [r4, #0]
 8003d96:	4833      	ldr	r0, [pc, #204]	@ (8003e64 <_printf_i+0x23c>)
 8003d98:	2778      	movs	r7, #120	@ 0x78
 8003d9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	6831      	ldr	r1, [r6, #0]
 8003da2:	061f      	lsls	r7, r3, #24
 8003da4:	f851 5b04 	ldr.w	r5, [r1], #4
 8003da8:	d402      	bmi.n	8003db0 <_printf_i+0x188>
 8003daa:	065f      	lsls	r7, r3, #25
 8003dac:	bf48      	it	mi
 8003dae:	b2ad      	uxthmi	r5, r5
 8003db0:	6031      	str	r1, [r6, #0]
 8003db2:	07d9      	lsls	r1, r3, #31
 8003db4:	bf44      	itt	mi
 8003db6:	f043 0320 	orrmi.w	r3, r3, #32
 8003dba:	6023      	strmi	r3, [r4, #0]
 8003dbc:	b11d      	cbz	r5, 8003dc6 <_printf_i+0x19e>
 8003dbe:	2310      	movs	r3, #16
 8003dc0:	e7ac      	b.n	8003d1c <_printf_i+0xf4>
 8003dc2:	4827      	ldr	r0, [pc, #156]	@ (8003e60 <_printf_i+0x238>)
 8003dc4:	e7e9      	b.n	8003d9a <_printf_i+0x172>
 8003dc6:	6823      	ldr	r3, [r4, #0]
 8003dc8:	f023 0320 	bic.w	r3, r3, #32
 8003dcc:	6023      	str	r3, [r4, #0]
 8003dce:	e7f6      	b.n	8003dbe <_printf_i+0x196>
 8003dd0:	4616      	mov	r6, r2
 8003dd2:	e7bd      	b.n	8003d50 <_printf_i+0x128>
 8003dd4:	6833      	ldr	r3, [r6, #0]
 8003dd6:	6825      	ldr	r5, [r4, #0]
 8003dd8:	6961      	ldr	r1, [r4, #20]
 8003dda:	1d18      	adds	r0, r3, #4
 8003ddc:	6030      	str	r0, [r6, #0]
 8003dde:	062e      	lsls	r6, r5, #24
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	d501      	bpl.n	8003de8 <_printf_i+0x1c0>
 8003de4:	6019      	str	r1, [r3, #0]
 8003de6:	e002      	b.n	8003dee <_printf_i+0x1c6>
 8003de8:	0668      	lsls	r0, r5, #25
 8003dea:	d5fb      	bpl.n	8003de4 <_printf_i+0x1bc>
 8003dec:	8019      	strh	r1, [r3, #0]
 8003dee:	2300      	movs	r3, #0
 8003df0:	6123      	str	r3, [r4, #16]
 8003df2:	4616      	mov	r6, r2
 8003df4:	e7bc      	b.n	8003d70 <_printf_i+0x148>
 8003df6:	6833      	ldr	r3, [r6, #0]
 8003df8:	1d1a      	adds	r2, r3, #4
 8003dfa:	6032      	str	r2, [r6, #0]
 8003dfc:	681e      	ldr	r6, [r3, #0]
 8003dfe:	6862      	ldr	r2, [r4, #4]
 8003e00:	2100      	movs	r1, #0
 8003e02:	4630      	mov	r0, r6
 8003e04:	f7fc f9e4 	bl	80001d0 <memchr>
 8003e08:	b108      	cbz	r0, 8003e0e <_printf_i+0x1e6>
 8003e0a:	1b80      	subs	r0, r0, r6
 8003e0c:	6060      	str	r0, [r4, #4]
 8003e0e:	6863      	ldr	r3, [r4, #4]
 8003e10:	6123      	str	r3, [r4, #16]
 8003e12:	2300      	movs	r3, #0
 8003e14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e18:	e7aa      	b.n	8003d70 <_printf_i+0x148>
 8003e1a:	6923      	ldr	r3, [r4, #16]
 8003e1c:	4632      	mov	r2, r6
 8003e1e:	4649      	mov	r1, r9
 8003e20:	4640      	mov	r0, r8
 8003e22:	47d0      	blx	sl
 8003e24:	3001      	adds	r0, #1
 8003e26:	d0ad      	beq.n	8003d84 <_printf_i+0x15c>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	079b      	lsls	r3, r3, #30
 8003e2c:	d413      	bmi.n	8003e56 <_printf_i+0x22e>
 8003e2e:	68e0      	ldr	r0, [r4, #12]
 8003e30:	9b03      	ldr	r3, [sp, #12]
 8003e32:	4298      	cmp	r0, r3
 8003e34:	bfb8      	it	lt
 8003e36:	4618      	movlt	r0, r3
 8003e38:	e7a6      	b.n	8003d88 <_printf_i+0x160>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	4632      	mov	r2, r6
 8003e3e:	4649      	mov	r1, r9
 8003e40:	4640      	mov	r0, r8
 8003e42:	47d0      	blx	sl
 8003e44:	3001      	adds	r0, #1
 8003e46:	d09d      	beq.n	8003d84 <_printf_i+0x15c>
 8003e48:	3501      	adds	r5, #1
 8003e4a:	68e3      	ldr	r3, [r4, #12]
 8003e4c:	9903      	ldr	r1, [sp, #12]
 8003e4e:	1a5b      	subs	r3, r3, r1
 8003e50:	42ab      	cmp	r3, r5
 8003e52:	dcf2      	bgt.n	8003e3a <_printf_i+0x212>
 8003e54:	e7eb      	b.n	8003e2e <_printf_i+0x206>
 8003e56:	2500      	movs	r5, #0
 8003e58:	f104 0619 	add.w	r6, r4, #25
 8003e5c:	e7f5      	b.n	8003e4a <_printf_i+0x222>
 8003e5e:	bf00      	nop
 8003e60:	08003f85 	.word	0x08003f85
 8003e64:	08003f96 	.word	0x08003f96

08003e68 <memmove>:
 8003e68:	4288      	cmp	r0, r1
 8003e6a:	b510      	push	{r4, lr}
 8003e6c:	eb01 0402 	add.w	r4, r1, r2
 8003e70:	d902      	bls.n	8003e78 <memmove+0x10>
 8003e72:	4284      	cmp	r4, r0
 8003e74:	4623      	mov	r3, r4
 8003e76:	d807      	bhi.n	8003e88 <memmove+0x20>
 8003e78:	1e43      	subs	r3, r0, #1
 8003e7a:	42a1      	cmp	r1, r4
 8003e7c:	d008      	beq.n	8003e90 <memmove+0x28>
 8003e7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e86:	e7f8      	b.n	8003e7a <memmove+0x12>
 8003e88:	4402      	add	r2, r0
 8003e8a:	4601      	mov	r1, r0
 8003e8c:	428a      	cmp	r2, r1
 8003e8e:	d100      	bne.n	8003e92 <memmove+0x2a>
 8003e90:	bd10      	pop	{r4, pc}
 8003e92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e9a:	e7f7      	b.n	8003e8c <memmove+0x24>

08003e9c <_realloc_r>:
 8003e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea0:	4680      	mov	r8, r0
 8003ea2:	4615      	mov	r5, r2
 8003ea4:	460c      	mov	r4, r1
 8003ea6:	b921      	cbnz	r1, 8003eb2 <_realloc_r+0x16>
 8003ea8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003eac:	4611      	mov	r1, r2
 8003eae:	f7ff bbad 	b.w	800360c <_malloc_r>
 8003eb2:	b92a      	cbnz	r2, 8003ec0 <_realloc_r+0x24>
 8003eb4:	f7ff fca8 	bl	8003808 <_free_r>
 8003eb8:	2400      	movs	r4, #0
 8003eba:	4620      	mov	r0, r4
 8003ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ec0:	f000 f81a 	bl	8003ef8 <_malloc_usable_size_r>
 8003ec4:	4285      	cmp	r5, r0
 8003ec6:	4606      	mov	r6, r0
 8003ec8:	d802      	bhi.n	8003ed0 <_realloc_r+0x34>
 8003eca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003ece:	d8f4      	bhi.n	8003eba <_realloc_r+0x1e>
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	4640      	mov	r0, r8
 8003ed4:	f7ff fb9a 	bl	800360c <_malloc_r>
 8003ed8:	4607      	mov	r7, r0
 8003eda:	2800      	cmp	r0, #0
 8003edc:	d0ec      	beq.n	8003eb8 <_realloc_r+0x1c>
 8003ede:	42b5      	cmp	r5, r6
 8003ee0:	462a      	mov	r2, r5
 8003ee2:	4621      	mov	r1, r4
 8003ee4:	bf28      	it	cs
 8003ee6:	4632      	movcs	r2, r6
 8003ee8:	f7ff fc80 	bl	80037ec <memcpy>
 8003eec:	4621      	mov	r1, r4
 8003eee:	4640      	mov	r0, r8
 8003ef0:	f7ff fc8a 	bl	8003808 <_free_r>
 8003ef4:	463c      	mov	r4, r7
 8003ef6:	e7e0      	b.n	8003eba <_realloc_r+0x1e>

08003ef8 <_malloc_usable_size_r>:
 8003ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003efc:	1f18      	subs	r0, r3, #4
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	bfbc      	itt	lt
 8003f02:	580b      	ldrlt	r3, [r1, r0]
 8003f04:	18c0      	addlt	r0, r0, r3
 8003f06:	4770      	bx	lr

08003f08 <_init>:
 8003f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f0a:	bf00      	nop
 8003f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f0e:	bc08      	pop	{r3}
 8003f10:	469e      	mov	lr, r3
 8003f12:	4770      	bx	lr

08003f14 <_fini>:
 8003f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f16:	bf00      	nop
 8003f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f1a:	bc08      	pop	{r3}
 8003f1c:	469e      	mov	lr, r3
 8003f1e:	4770      	bx	lr
