#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Dec  8 15:59:47 2024
# Process ID: 15044
# Current directory: C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1
# Command line: vivado.exe -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file: C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/Wrapper.vds
# Journal file: C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13212
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/.Xil/Vivado-15044-P1-04/realtime/stepper_stub.v:5]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module stepper [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:1]
WARNING: [Synth 8-992] exception is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:311]
WARNING: [Synth 8-992] data_resultRDY is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:311]
WARNING: [Synth 8-6901] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:111]
WARNING: [Synth 8-6901] identifier 'am_multdiv' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [Synth 8-6901] identifier 'data_resultRDY' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [Synth 8-6901] identifier 'load_use_hazard' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [Synth 8-6901] identifier 'jr_hazard' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [Synth 8-6901] identifier 'blt_bne_hazard' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [Synth 8-6901] identifier 'bex_hazard' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:124]
WARNING: [Synth 8-6901] identifier 'alu_ne' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:131]
WARNING: [Synth 8-6901] identifier 'alu_ilt' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:132]
WARNING: [Synth 8-6901] identifier 'alu_a_bypass' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:134]
WARNING: [Synth 8-6901] identifier 'jump_calc' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:136]
WARNING: [Synth 8-6901] identifier 'ctrl_dx_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:137]
WARNING: [Synth 8-6901] identifier 'dx_out_A' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:138]
WARNING: [Synth 8-6901] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:146]
WARNING: [Synth 8-6901] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:147]
WARNING: [Synth 8-6901] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:148]
WARNING: [Synth 8-6901] identifier 'fd_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:149]
WARNING: [Synth 8-6901] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:149]
WARNING: [Synth 8-6901] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:149]
WARNING: [Synth 8-6901] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:150]
WARNING: [Synth 8-6901] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:150]
WARNING: [Synth 8-6901] identifier 'fd_rs' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:151]
WARNING: [Synth 8-6901] identifier 'fd_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:151]
WARNING: [Synth 8-6901] identifier 'fd_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:153]
WARNING: [Synth 8-6901] identifier 'ctrl_dx_itype' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:153]
WARNING: [Synth 8-6901] identifier 'alu_ne' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:160]
WARNING: [Synth 8-6901] identifier 'alu_ilt' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:163]
WARNING: [Synth 8-6901] identifier 'alu_a_bypass' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:164]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:190]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:191]
WARNING: [Synth 8-6901] identifier 'ctrl_mw_out' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:192]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:193]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:194]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:195]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:196]
WARNING: [Synth 8-6901] identifier 'pw_ready' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:197]
WARNING: [Synth 8-6901] identifier 'sw_reg' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:199]
WARNING: [Synth 8-6901] identifier 'sw_data' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:204]
WARNING: [Synth 8-6901] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:246]
WARNING: [Synth 8-6901] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:247]
WARNING: [Synth 8-6901] identifier 'pw_ready' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:247]
WARNING: [Synth 8-6901] identifier 'pw_data' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:247]
WARNING: [Synth 8-6901] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:249]
WARNING: [Synth 8-6901] identifier 'xm_immediate' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:249]
WARNING: [Synth 8-6901] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:250]
WARNING: [Synth 8-6901] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:251]
WARNING: [Synth 8-6901] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:251]
WARNING: [Synth 8-6901] identifier 'xm_out_O' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:251]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:253]
WARNING: [Synth 8-6901] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:253]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:254]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:255]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:255]
WARNING: [Synth 8-6901] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:256]
WARNING: [Synth 8-6901] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:256]
WARNING: [Synth 8-6901] identifier 'mw_out_O' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:256]
WARNING: [Synth 8-6901] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:261]
WARNING: [Synth 8-6901] identifier 'pw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:262]
WARNING: [Synth 8-6901] identifier 'pw_ready' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:262]
WARNING: [Synth 8-6901] identifier 'pw_data' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:262]
WARNING: [Synth 8-6901] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:264]
WARNING: [Synth 8-6901] identifier 'xm_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:265]
WARNING: [Synth 8-6901] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:265]
WARNING: [Synth 8-6901] identifier 'xm_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:265]
WARNING: [Synth 8-6901] identifier 'xm_out_O' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:265]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:267]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:268]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:268]
WARNING: [Synth 8-6901] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:269]
WARNING: [Synth 8-6901] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:269]
WARNING: [Synth 8-6901] identifier 'mw_out_O' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:269]
WARNING: [Synth 8-6901] identifier 'xm_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:271]
WARNING: [Synth 8-6901] identifier 'xm_of_val' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:271]
WARNING: [Synth 8-6901] identifier 'mw_alu_of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:272]
WARNING: [Synth 8-6901] identifier 'of_val' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:272]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:341]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:341]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:341]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:342]
WARNING: [Synth 8-6901] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:343]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:345]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:345]
WARNING: [Synth 8-6901] identifier 'mw_rd' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:345]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:346]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:347]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:348]
WARNING: [Synth 8-6901] identifier 'mw_op' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:349]
WARNING: [Synth 8-6901] identifier 'ctrl_lw_d' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:350]
WARNING: [Synth 8-6901] identifier 'mw_out_D' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:350]
WARNING: [Synth 8-6901] identifier 'mw_out_O' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:350]
WARNING: [Synth 8-6901] identifier 'reg_vals' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v:18]
WARNING: [Synth 8-6901] identifier 'reg_vals' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v:19]
WARNING: [Synth 8-6901] identifier 'of' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:11]
WARNING: [Synth 8-992] isNotEqual is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:42]
WARNING: [Synth 8-992] isLessThan is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:42]
WARNING: [Synth 8-992] of is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:42]
WARNING: [Synth 8-6901] identifier 'hilo' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:18]
WARNING: [Synth 8-992] fd_op_test is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:124]
WARNING: [Synth 8-992] test_rom is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:138]
WARNING: [Synth 8-992] register1 is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:141]
WARNING: [Synth 8-992] register2 is already implicitly declared earlier [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:142]
WARNING: [Synth 8-6901] identifier 'LED_wire' is used before its declaration [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:83]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:27]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_adder_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_adder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (3#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla_adder' (4#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla_adder_32' (5#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (5#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (5#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (5#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'not_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'not_32' (6#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'and_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and_32' (7#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'or_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'or_32' (8#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'barrel_shifter' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift16' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift16' (9#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (10#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift8' (11#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift4' (12#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift2' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift2' (13#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift1' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift1' (14#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'barrel_shifter' (15#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_16' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (16#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (17#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_16' (18#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_32' (19#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (20#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (20#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (20#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'tff' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/tff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tff' (21#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/tff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (22#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized5' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized5' (22#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult_ctrl' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mult_ctrl' (23#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mult' (24#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_32' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter_32' (25#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (26#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (27#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized6' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
	Parameter WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized6' (27#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v:1]
INFO: [Synth 8-6157] synthesizing module 'stepper' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:1]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/bkh18/ece350-newfinal/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (28#1) [C:/Users/bkh18/ece350-newfinal/Ps2Interface.vhd:180]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/ece350-newfinal/RAM.v:2]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 94 - type: integer 
	Parameter MEMFILE bound to: 328'b0100001100111010001011110101010101110011011001010111001001110011001011110110001001101011011010000011000100111000001011110110010101100011011001010011001100110101001100000010110101101110011001010111011101100110011010010110111001100001011011000010111101101100011011110110111101101011011101010111000000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/bkh18/ece350-newfinal/lookup.mem' is read successfully [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/ece350-newfinal/RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (29#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/ece350-newfinal/RAM.v:2]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ScanCode' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:56]
WARNING: [Synth 8-7023] instance 'ScanCode' of module 'RAM' has 5 connections declared, but only 4 given [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:56]
WARNING: [Synth 8-6090] variable 'target' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:88]
INFO: [Synth 8-6155] done synthesizing module 'stepper' (30#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/new/stepper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (31#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v:22]
WARNING: [Synth 8-689] width (3) of port connection 'JB' does not match port width (2) of module 'processor' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:108]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v:2]
	Parameter MEMFILE bound to: 144'b011001010110001101100101010111110110011001101001011011100110000101101100010111110111001101101100011011110111011100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'ece_final_slow.mem' is read successfully [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (32#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (33#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (34#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/ece350-newfinal/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (34#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/ece350-newfinal/RAM.v:2]
WARNING: [Synth 8-689] width (12) of port connection 'addr' does not match port width (8) of module 'RAM__parameterized0' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:153]
WARNING: [Synth 8-689] width (32) of port connection 'dataIn' does not match port width (8) of module 'RAM__parameterized0' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:154]
WARNING: [Synth 8-689] width (32) of port connection 'dataOut' does not match port width (8) of module 'RAM__parameterized0' [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:155]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (35#1) [C:/Users/bkh18/ece350-newfinal/final2.srcs/sources_1/imports/Downloads/Wrapper_timing.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1329.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bkh18/ece350-newfinal/master.xdc]
Finished Parsing XDC File [C:/Users/bkh18/ece350-newfinal/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bkh18/ece350-newfinal/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1422.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1422.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'control_reg' in module 'stepper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             1010
                 iSTATE0 |                             0010 |                             0110
                 iSTATE1 |                             0100 |                             0101
                 iSTATE2 |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_reg' using encoding 'one-hot' in module 'stepper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   3 Input      1 Bit         XORs := 512   
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1768  
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 1     
	              940 Bit	(94 X 10 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 391   
	   2 Input   18 Bit        Muxes := 6     
	  17 Input   17 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 36    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 34    
	  17 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg | 4096x26       | Block RAM      | 
+------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1422.676 ; gain = 93.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1468.730 ; gain = 139.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.508 ; gain = 154.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.508 ; gain = 154.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.508 ; gain = 154.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.508 ; gain = 154.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.535 ; gain = 154.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.535 ; gain = 154.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Wrapper     | LED_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    16|
|3     |LUT1     |    11|
|4     |LUT2     |   162|
|5     |LUT3     |   316|
|6     |LUT4     |   206|
|7     |LUT5     |   609|
|8     |LUT6     |  1509|
|9     |MUXF7    |   259|
|10    |RAMB36E1 |     3|
|13    |SRL16E   |    16|
|14    |FDCE     |  1635|
|15    |FDRE     |   226|
|16    |FDSE     |     2|
|17    |IBUF     |     4|
|18    |IOBUF    |     2|
|19    |OBUF     |    24|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.535 ; gain = 154.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1483.535 ; gain = 60.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1483.535 ; gain = 154.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1483.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1483.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 4bfd6bfe
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 111 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1483.535 ; gain = 154.441
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/bkh18/ece350-newfinal/final2.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 16:00:42 2024...
