#template_tql < $XTC_TEMPLATES/sdx/sdaccel/swhw/template.tql
description: testinfo generated using import_sdx_test.py script
level: 6
owner: soeren
user:
  allowed_test_modes: [hw]
  excl_platforms: [xilinx_v350-es1_xdma_201920_1, xilinx_u200_qdma_201910_1, xilinx_u200_qdma_201920_1, xilinx_u250_qdma_201910_1, xilinx_u250_qdma_201920_1, xilinx_u280_xdma_201920_1, xilinx_u50_xdma_201920_1, xilinx_u50_xdma_201920_2, xilinx_samsung_U2x4_201920_1, xilinx_samsung_u2x4_201920_2, xilinx_u250_qep_201910_1, xilinx_u50_xdma_gen3x16_201920_3, xilinx_u280_xdma_201920_3]
  force_makefile: "--force"
  host_args: {all: addone.xclbin}
  host_cflags: ' -DDSA64'
  host_exe: host.exe
  host_src: main.cpp
  kernels:
  - {cflags: {all: ' -I.'}, file: addone.xo, ksrc: addone.cl, name: addone, type: C}
  name: subdevice
  xclbins:
  - files: 'addone.xo '
    kernels:
    - cus: [addone_1, addone_2, addone_3, addone_4]
      name: addone
      num_cus: 4
    lflags: {all: ' --sp addone_1.a:DDR[0] --sp addone_1.b:DDR[1] --sp addone_2.a:DDR[1]
      --sp addone_2.b:DDR[2] --sp addone_3.a:DDR[2] --sp addone_3.b:DDR[3] --sp addone_4.a:DDR[3]
      --sp addone_4.b:DDR[0]'}
    name: addone.xclbin
  labels:
    test_type: ['regression']
  sdx_type: [sdx_fast]
