
*** Running vivado
    with args -log SDUAM_auto_pc_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SDUAM_auto_pc_9.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source SDUAM_auto_pc_9.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2859.379 ; gain = 0.023 ; free physical = 173 ; free virtual = 3439
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/saad/NVMe2/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top SDUAM_auto_pc_9 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 158 ; free virtual = 3836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SDUAM_auto_pc_9' [/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.gen/sources_1/bd/SDUAM/ip/SDUAM_auto_pc_9/synth/SDUAM_auto_pc_9.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' [/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.gen/sources_1/bd/SDUAM/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' (1#1) [/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.gen/sources_1/bd/SDUAM/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'SDUAM_auto_pc_9' (2#1) [/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.gen/sources_1/bd/SDUAM/ip/SDUAM_auto_pc_9/synth/SDUAM_auto_pc_9.v:58]
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 162 ; free virtual = 3109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 1036 ; free virtual = 3971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 1036 ; free virtual = 3971
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3950
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.gen/sources_1/bd/SDUAM/ip/SDUAM_auto_pc_9/SDUAM_auto_pc_9_ooc.xdc'.
Parsing XDC File [/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.runs/SDUAM_auto_pc_9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.runs/SDUAM_auto_pc_9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.410 ; gain = 0.000 ; free physical = 159 ; free virtual = 3208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2923.410 ; gain = 0.000 ; free physical = 165 ; free virtual = 3155
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 1746 ; free virtual = 3267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 1745 ; free virtual = 3269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.runs/SDUAM_auto_pc_9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 1728 ; free virtual = 3268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 1679 ; free virtual = 3291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_25_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 657 ; free virtual = 3109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 168 ; free virtual = 2455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 166 ; free virtual = 2453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 170 ; free virtual = 2443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 155 ; free virtual = 1464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 156 ; free virtual = 1464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 182 ; free virtual = 1466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 180 ; free virtual = 1466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 178 ; free virtual = 1466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 177 ; free virtual = 1466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 166 ; free virtual = 1466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2923.410 ; gain = 0.000 ; free physical = 170 ; free virtual = 1527
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 2923.410 ; gain = 63.926 ; free physical = 162 ; free virtual = 1527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2923.410 ; gain = 0.000 ; free physical = 177 ; free virtual = 1484
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.410 ; gain = 0.000 ; free physical = 3847 ; free virtual = 4462
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dce095be
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:50 . Memory (MB): peak = 2923.410 ; gain = 64.031 ; free physical = 3318 ; free virtual = 4269
INFO: [Common 17-1381] The checkpoint '/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.runs/SDUAM_auto_pc_9_synth_1/SDUAM_auto_pc_9.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SDUAM_auto_pc_9, cache-ID = 7ad9054fae1611cf
INFO: [Common 17-1381] The checkpoint '/home/saad/Xilinx/UnderwaterModem/Updated_MyXilinx/3Vivado_HW/SDUAM.runs/SDUAM_auto_pc_9_synth_1/SDUAM_auto_pc_9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SDUAM_auto_pc_9_utilization_synth.rpt -pb SDUAM_auto_pc_9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 15 10:14:13 2021...
