\hypertarget{struct_r_c_c___periph_c_l_k_init_type_def}{}\doxysection{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___periph_c_l_k_init_type_def}\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}


RCC extended clocks structure definition.  




{\ttfamily \#include $<$stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{Periph\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{Lpuart1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{Rng\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{Adc\+Clock\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClock\+Selection}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC extended clocks structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}\label{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!AdcClockSelection@{AdcClockSelection}}
\index{AdcClockSelection@{AdcClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AdcClockSelection}{AdcClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Adc\+Clock\+Selection}

Specifies ADC interface clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source}{ADC Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}\label{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c1ClockSelection@{I2c1ClockSelection}}
\index{I2c1ClockSelection@{I2c1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c1ClockSelection}{I2c1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2c1\+Clock\+Selection}

Specifies I2\+C1 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source}{I2\+C1 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}\label{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!I2c3ClockSelection@{I2c3ClockSelection}}
\index{I2c3ClockSelection@{I2c3ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{I2c3ClockSelection}{I2c3ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t I2c3\+Clock\+Selection}

Specifies I2\+C3 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source}{I2\+C3 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}\label{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lptim1ClockSelection@{Lptim1ClockSelection}}
\index{Lptim1ClockSelection@{Lptim1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lptim1ClockSelection}{Lptim1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Lptim1\+Clock\+Selection}

Specifies LPTIM1 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source}{LPTIM1 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}\label{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lptim2ClockSelection@{Lptim2ClockSelection}}
\index{Lptim2ClockSelection@{Lptim2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lptim2ClockSelection}{Lptim2ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Lptim2\+Clock\+Selection}

Specifies LPTIM2 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source}{LPTIM2 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}\label{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Lpuart1ClockSelection@{Lpuart1ClockSelection}}
\index{Lpuart1ClockSelection@{Lpuart1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Lpuart1ClockSelection}{Lpuart1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Lpuart1\+Clock\+Selection}

Specifies LPUART1 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source}{LPUART1 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}\label{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!PeriphClockSelection@{PeriphClockSelection}}
\index{PeriphClockSelection@{PeriphClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphClockSelection}{PeriphClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Clock\+Selection}

The Extended Clock to be configured. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection}{Periph Clock Selection}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}\label{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!RngClockSelection@{RngClockSelection}}
\index{RngClockSelection@{RngClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{RngClockSelection}{RngClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Rng\+Clock\+Selection}

Specifies RNG clock source (warning\+: same source for USB and SDMMC1). This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source}{RNG Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}\label{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!RTCClockSelection@{RTCClockSelection}}
\index{RTCClockSelection@{RTCClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{RTCClockSelection}{RTCClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t RTCClock\+Selection}

Specifies RTC clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source}{RTC Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}\label{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart1ClockSelection@{Usart1ClockSelection}}
\index{Usart1ClockSelection@{Usart1ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart1ClockSelection}{Usart1ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Usart1\+Clock\+Selection}

Specifies USART1 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source}{USART1 Clock Source}} \mbox{\Hypertarget{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}\label{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}} 
\index{RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}!Usart2ClockSelection@{Usart2ClockSelection}}
\index{Usart2ClockSelection@{Usart2ClockSelection}!RCC\_PeriphCLKInitTypeDef@{RCC\_PeriphCLKInitTypeDef}}
\doxysubsubsection{\texorpdfstring{Usart2ClockSelection}{Usart2ClockSelection}}
{\footnotesize\ttfamily uint32\+\_\+t Usart2\+Clock\+Selection}

Specifies USART2 clock source. This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source}{USART2 Clock Source}} 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
nucleo-\/l432c\+\_\+piezo-\/beeper/\+Switch\+Buzz/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\item 
nucleo-\/l432kc\+\_\+4x4rgb/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\item 
nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\item 
nucleo-\/l432kc\+\_\+wifi/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
