Analysis & Synthesis report for 2048
Mon Jun 11 14:35:30 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |controle|estado
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated
 15. Parameter Settings for User Entity Instance: vgacon:vga_controller
 16. Parameter Settings for User Entity Instance: vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: vgacon:vga_controller|dual_clock_ram:vgamem
 18. Parameter Settings for Inferred Entity Instance: vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0
 19. Parameter Settings for Inferred Entity Instance: vgacon:vga_controller|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: vgacon:vga_controller|lpm_divide:Div1
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_11"
 23. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_10"
 24. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_9"
 25. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_8"
 26. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_7"
 27. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_6"
 28. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_5"
 29. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_4"
 30. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_3"
 31. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_2"
 32. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_1"
 33. Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_0"
 34. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_11"
 35. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_10"
 36. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_9"
 37. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_8"
 38. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_7"
 39. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_6"
 40. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_5"
 41. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_4"
 42. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_3"
 43. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_2"
 44. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_1"
 45. Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_0"
 46. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_11"
 47. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_10"
 48. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_9"
 49. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_8"
 50. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_7"
 51. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_6"
 52. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_5"
 53. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_4"
 54. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_3"
 55. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_2"
 56. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_1"
 57. Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_0"
 58. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_11"
 59. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_10"
 60. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_9"
 61. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_8"
 62. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_7"
 63. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_6"
 64. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_5"
 65. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_4"
 66. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_3"
 67. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_2"
 68. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_1"
 69. Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_0"
 70. Port Connectivity Checks: "ram_block:memoria"
 71. Port Connectivity Checks: "vgacon:vga_controller"
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 11 14:35:29 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; 2048                                        ;
; Top-level Entity Name           ; controle                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2667                                        ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 36,864                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; controle           ; 2048               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.1%      ;
;     Processor 3            ;  13.8%      ;
;     Processor 4            ;  13.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; io/vga_pll/vga_pll_0002.v         ; yes             ; User Verilog HDL File        ; /home/ec2016/ra173304/Desktop/2048/io/vga_pll/vga_pll_0002.v           ;         ;
; io/vga_pll.vhd                    ; yes             ; User Wizard-Generated File   ; /home/ec2016/ra173304/Desktop/2048/io/vga_pll.vhd                      ;         ;
; io/vgacon.vhd                     ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd                       ;         ;
; movimentacao/combina_baixo.vhd    ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_baixo.vhd      ;         ;
; movimentacao/combina_cima.vhd     ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_cima.vhd       ;         ;
; movimentacao/combina_direita.vhd  ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_direita.vhd    ;         ;
; movimentacao/combina_esquerda.vhd ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_esquerda.vhd   ;         ;
; movimentacao/junta_baixo.vhd      ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_baixo.vhd        ;         ;
; movimentacao/junta_cima.vhd       ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_cima.vhd         ;         ;
; movimentacao/junta_direita.vhd    ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_direita.vhd      ;         ;
; movimentacao/junta_esquerda.vhd   ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_esquerda.vhd     ;         ;
; movimentacao/shift_register.vhd   ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/movimentacao/shift_register.vhd     ;         ;
; Common.vhd                        ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/Common.vhd                          ;         ;
; controle.vhd                      ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/controle.vhd                        ;         ;
; gera_random.vhd                   ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/gera_random.vhd                     ;         ;
; multiplexador.vhd                 ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/multiplexador.vhd                   ;         ;
; ram_block.vhd                     ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/ram_block.vhd                       ;         ;
; random.vhd                        ; yes             ; User VHDL File               ; /home/ec2016/ra173304/Desktop/2048/random.vhd                          ;         ;
; altera_pll.v                      ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qkl1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/altsyncram_qkl1.tdf              ;         ;
; db/decode_5la.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/decode_5la.tdf                   ;         ;
; db/decode_u0a.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/decode_u0a.tdf                   ;         ;
; db/mux_gfb.tdf                    ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/mux_gfb.tdf                      ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; /opt/altera/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_dbm.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/lpm_divide_dbm.tdf               ;         ;
; db/sign_div_unsign_jlh.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/sign_div_unsign_jlh.tdf          ;         ;
; db/alt_u_div_cve.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/ec2016/ra173304/Desktop/2048/db/alt_u_div_cve.tdf                ;         ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5481           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 7936           ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 2873           ;
;     -- 5 input functions                    ; 1842           ;
;     -- 4 input functions                    ; 1226           ;
;     -- <=3 input functions                  ; 1989           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2667           ;
;                                             ;                ;
; I/O pins                                    ; 35             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 36864          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2633           ;
; Total fan-out                               ; 47796          ;
; Average fan-out                             ; 4.48           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |controle                                    ; 7936 (76)           ; 2667 (61)                 ; 36864             ; 0          ; 35   ; 0            ; |controle                                                                                                                          ; controle            ; work         ;
;    |combina_baixo:comb_baixo|                ; 336 (132)           ; 201 (201)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo                                                                                                 ; combina_baixo       ; work         ;
;       |shift_register:shift_left_0|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_0                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_10|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_10                                                                    ; shift_register      ; work         ;
;       |shift_register:shift_left_11|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_11                                                                    ; shift_register      ; work         ;
;       |shift_register:shift_left_1|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_1                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_2|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_2                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_3|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_3                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_4|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_4                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_5|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_5                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_6|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_6                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_7|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_7                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_8|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_8                                                                     ; shift_register      ; work         ;
;       |shift_register:shift_left_9|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_baixo:comb_baixo|shift_register:shift_left_9                                                                     ; shift_register      ; work         ;
;    |combina_cima:comb_cima|                  ; 335 (137)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima                                                                                                   ; combina_cima        ; work         ;
;       |shift_register:shift_left_0|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_0                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_10|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_10                                                                      ; shift_register      ; work         ;
;       |shift_register:shift_left_11|         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_11                                                                      ; shift_register      ; work         ;
;       |shift_register:shift_left_1|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_1                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_2|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_2                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_3|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_3                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_4|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_4                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_5|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_5                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_6|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_6                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_7|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_7                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_8|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_8                                                                       ; shift_register      ; work         ;
;       |shift_register:shift_left_9|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_cima:comb_cima|shift_register:shift_left_9                                                                       ; shift_register      ; work         ;
;    |combina_direita:comb1_direita|           ; 337 (135)           ; 201 (201)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita                                                                                            ; combina_direita     ; work         ;
;       |shift_register:shift_left_0|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_0                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_10|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_10                                                               ; shift_register      ; work         ;
;       |shift_register:shift_left_11|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_11                                                               ; shift_register      ; work         ;
;       |shift_register:shift_left_1|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_1                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_2|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_2                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_3|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_3                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_4|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_4                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_5|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_5                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_6|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_6                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_7|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_7                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_8|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_8                                                                ; shift_register      ; work         ;
;       |shift_register:shift_left_9|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_direita:comb1_direita|shift_register:shift_left_9                                                                ; shift_register      ; work         ;
;    |combina_esquerda:comb_esq1|              ; 336 (136)           ; 201 (201)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1                                                                                               ; combina_esquerda    ; work         ;
;       |shift_register:shift_left_0|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_0                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_10|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_10                                                                  ; shift_register      ; work         ;
;       |shift_register:shift_left_11|         ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_11                                                                  ; shift_register      ; work         ;
;       |shift_register:shift_left_1|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_1                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_2|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_2                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_3|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_3                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_4|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_4                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_5|          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_5                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_6|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_6                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_7|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_7                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_8|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_8                                                                   ; shift_register      ; work         ;
;       |shift_register:shift_left_9|          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|combina_esquerda:comb_esq1|shift_register:shift_left_9                                                                   ; shift_register      ; work         ;
;    |gera_random:comp_random|                 ; 65 (61)             ; 9 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|gera_random:comp_random                                                                                                  ; gera_random         ; work         ;
;       |random:c_random|                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|gera_random:comp_random|random:c_random                                                                                  ; random              ; work         ;
;    |junta_baixo:junta_baixo1|                ; 411 (411)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_baixo:junta_baixo1                                                                                                 ; junta_baixo         ; work         ;
;    |junta_baixo:junta_baixo2|                ; 440 (440)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_baixo:junta_baixo2                                                                                                 ; junta_baixo         ; work         ;
;    |junta_cima:junta_cima1|                  ; 699 (699)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_cima:junta_cima1                                                                                                   ; junta_cima          ; work         ;
;    |junta_cima:junta_cima2|                  ; 712 (712)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_cima:junta_cima2                                                                                                   ; junta_cima          ; work         ;
;    |junta_direita:juntadir1|                 ; 830 (830)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_direita:juntadir1                                                                                                  ; junta_direita       ; work         ;
;    |junta_direita:juntadir2|                 ; 835 (835)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_direita:juntadir2                                                                                                  ; junta_direita       ; work         ;
;    |junta_esquerda:junta_esq1|               ; 928 (928)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_esquerda:junta_esq1                                                                                                ; junta_esquerda      ; work         ;
;    |junta_esquerda:junta_esq2|               ; 892 (892)           ; 193 (193)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|junta_esquerda:junta_esq2                                                                                                ; junta_esquerda      ; work         ;
;    |multiplexador:conv_pixel|                ; 286 (286)           ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |controle|multiplexador:conv_pixel                                                                                                 ; multiplexador       ; work         ;
;    |ram_block:memoria|                       ; 248 (248)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |controle|ram_block:memoria                                                                                                        ; ram_block           ; work         ;
;    |vgacon:vga_controller|                   ; 170 (43)            ; 41 (40)                   ; 36864             ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller                                                                                                    ; vgacon              ; work         ;
;       |dual_clock_ram:vgamem|                ; 2 (0)               ; 1 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|dual_clock_ram:vgamem                                                                              ; dual_clock_ram      ; work         ;
;          |altsyncram:ram_block_rtl_0|        ; 2 (0)               ; 1 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0                                                   ; altsyncram          ; work         ;
;             |altsyncram_qkl1:auto_generated| ; 2 (0)               ; 1 (1)                     ; 36864             ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated                    ; altsyncram_qkl1     ; work         ;
;                |decode_5la:decode2|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|decode_5la:decode2 ; decode_5la          ; work         ;
;       |lpm_divide:Div0|                      ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_dbm:auto_generated|     ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_dbm:auto_generated                                                      ; lpm_divide_dbm      ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                          ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|       ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider    ; alt_u_div_cve       ; work         ;
;       |lpm_divide:Div1|                      ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_dbm:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_dbm:auto_generated                                                      ; lpm_divide_dbm      ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                          ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|       ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider    ; alt_u_div_cve       ; work         ;
;       |vga_pll:divider|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|vga_pll:divider                                                                                    ; vga_pll             ; work         ;
;          |vga_pll_0002:vga_pll_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst                                                          ; vga_pll_0002        ; work         ;
;             |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controle|vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                  ; altera_pll          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 12288        ; 3            ; 12288        ; 3            ; 36864 ; None ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controle|estado                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-----------------------------+-------------------------+----------------------+--------------------+--------------------+----------------------+---------------------+-----------------------+----------------------------+-----------------------------+--------------------------+-------------------------+--------------------------+---------------------------+------------------------+-----------------------+------------------------+--------------------+---------------+
; Name                        ; estado.est_desliga_comb_esq ; estado.est_escreve_rand ; estado.est_gera_rand ; estado.est_seg_dir ; estado.est_seg_esq ; estado.est_seg_baixo ; estado.est_seg_cima ; estado.inicializa_tab ; estado.est_combina_direita ; estado.est_combina_esquerda ; estado.est_combina_baixo ; estado.est_combina_cima ; estado.est_junta_direita ; estado.est_junta_esquerda ; estado.est_junta_baixo ; estado.est_junta_cima ; estado.constroi_quadro ; estado.show_splash ; estado.inicio ;
+-----------------------------+-----------------------------+-------------------------+----------------------+--------------------+--------------------+----------------------+---------------------+-----------------------+----------------------------+-----------------------------+--------------------------+-------------------------+--------------------------+---------------------------+------------------------+-----------------------+------------------------+--------------------+---------------+
; estado.inicio               ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 0             ;
; estado.show_splash          ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 1                  ; 1             ;
; estado.constroi_quadro      ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 1                      ; 0                  ; 1             ;
; estado.est_junta_cima       ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 1                     ; 0                      ; 0                  ; 1             ;
; estado.est_junta_baixo      ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 1                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_junta_esquerda   ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 1                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_junta_direita    ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 1                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_combina_cima     ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 1                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_combina_baixo    ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 1                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_combina_esquerda ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 1                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_combina_direita  ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 1                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.inicializa_tab       ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 1                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_seg_cima         ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 1                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_seg_baixo        ; 0                           ; 0                       ; 0                    ; 0                  ; 0                  ; 1                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_seg_esq          ; 0                           ; 0                       ; 0                    ; 0                  ; 1                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_seg_dir          ; 0                           ; 0                       ; 0                    ; 1                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_gera_rand        ; 0                           ; 0                       ; 1                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_escreve_rand     ; 0                           ; 1                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
; estado.est_desliga_comb_esq ; 1                           ; 0                       ; 0                    ; 0                  ; 0                  ; 0                    ; 0                   ; 0                     ; 0                          ; 0                           ; 0                        ; 0                       ; 0                        ; 0                         ; 0                      ; 0                     ; 0                      ; 0                  ; 1             ;
+-----------------------------+-----------------------------+-------------------------+----------------------+--------------------+--------------------+----------------------+---------------------+-----------------------+----------------------------+-----------------------------+--------------------------+-------------------------+--------------------------+---------------------------+------------------------+-----------------------+------------------------+--------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+-----------------------------------------------+-----------------------------------------------------------------+
; Register name                                 ; Reason for Removal                                              ;
+-----------------------------------------------+-----------------------------------------------------------------+
; multiplexador:conv_pixel|line_n[7..21,23..31] ; Merged with multiplexador:conv_pixel|line_n[22]                 ;
; multiplexador:conv_pixel|col_n[7..30]         ; Merged with multiplexador:conv_pixel|col_n[31]                  ;
; random:randommmmm|contador[3]                 ; Merged with gera_random:comp_random|random:c_random|contador[3] ;
; random:randommmmm|contador[2]                 ; Merged with gera_random:comp_random|random:c_random|contador[2] ;
; random:randommmmm|contador[1]                 ; Merged with gera_random:comp_random|random:c_random|contador[1] ;
; random:randommmmm|contador[0]                 ; Merged with gera_random:comp_random|random:c_random|contador[0] ;
; estado.show_splash                            ; Lost fanout                                                     ;
; estado.est_seg_cima                           ; Lost fanout                                                     ;
; estado.est_seg_baixo                          ; Lost fanout                                                     ;
; estado.est_seg_esq                            ; Lost fanout                                                     ;
; estado.est_seg_dir                            ; Lost fanout                                                     ;
; estado.est_desliga_comb_esq                   ; Lost fanout                                                     ;
; Total Number of Removed Registers = 58        ;                                                                 ;
+-----------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2667  ;
; Number of registers using Synchronous Clear  ; 1065  ;
; Number of registers using Synchronous Load   ; 2264  ;
; Number of registers using Asynchronous Clear ; 240   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 288   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                    ;
+------------------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                              ; Megafunction                                                ; Type ;
+------------------------------------------------------------+-------------------------------------------------------------+------+
; vgacon:vga_controller|dual_clock_ram:vgamem|data_out[0..2] ; vgacon:vga_controller|dual_clock_ram:vgamem|ram_block_rtl_0 ; RAM  ;
+------------------------------------------------------------+-------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[2][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[3][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[1][4]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[0][10]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[4][8]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[5][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[6][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[7][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[8][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[9][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[10][5]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[11][5]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[12][2]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[13][5]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[14][2]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq1|Q_temp[15][2]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux23             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux49             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux94             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux130            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux8              ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux36             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux72             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq1|Mux108            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[2][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[3][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[1][4]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[0][10]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[4][8]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[5][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[6][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[7][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[8][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[9][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[10][5]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[11][5]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[12][2]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[13][5]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[14][2]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_esquerda:junta_esq2|Q_temp[15][2]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux23             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux49             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux94             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux130            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux8              ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux36             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux72             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_esquerda:junta_esq2|Mux108            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[0][10]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[1][8]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[2][5]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[4][10]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[5][10]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[6][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[7][1]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[8][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[9][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[10][0]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[11][0]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[12][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[13][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[14][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[15][11]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir1|Q_temp[3][1]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux22               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux48               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux85               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux118              ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux1                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux37               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir1|Mux83               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[0][10]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[1][8]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[2][5]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[4][10]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[5][10]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[6][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[7][1]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[8][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[9][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[10][0]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[11][0]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[12][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[13][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[14][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[15][11]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_direita:juntadir2|Q_temp[3][1]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux22               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux48               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux85               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux118              ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux1                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux37               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |controle|junta_direita:juntadir2|Mux83               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[0][10]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[1][2]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[2][5]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[3][8]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[4][5]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[5][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[6][8]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[7][5]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[8][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[9][0]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[10][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[11][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[12][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[13][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[14][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo1|Q_temp[15][8]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo1|Mux113             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo1|Mux82              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo1|Mux46              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo1|Mux0               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[0][10]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[1][2]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[2][5]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[3][8]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[4][5]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[5][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[6][8]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[7][5]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[8][11]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[9][0]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[10][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[11][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[12][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[13][5]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[14][11]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_baixo:junta_baixo2|Q_temp[15][8]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo2|Mux113             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo2|Mux82              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo2|Mux46              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_baixo:junta_baixo2|Mux0               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[15][10]               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[14][8]                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[13][8]                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[12][5]                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[11][8]                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[10][5]                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[9][5]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[8][5]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[7][0]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[6][5]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[5][5]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[4][5]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[3][0]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[2][5]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[1][0]                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |controle|ram_block:memoria|ram[0][0]                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[0][10]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[1][2]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[2][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[3][8]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[4][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[5][11]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[6][2]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[7][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[8][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[9][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[10][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[11][5]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[12][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[13][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[14][5]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima1|Q_temp[15][8]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux22                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux48                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux94                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux131               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[0][10]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[1][2]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[2][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[3][8]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[4][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[5][11]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[6][2]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[7][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[8][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[9][5]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[10][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[11][5]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[12][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[13][11]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[14][5]        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |controle|junta_cima:junta_cima2|Q_temp[15][8]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux22                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux48                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux94                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux131               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[1][4]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[2][11]     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[5][10]     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[6][6]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[9][4]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[10][2]     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[13][1]     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_esquerda:comb_esq1|Q_out[14][1]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux36                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[4][6]        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[5][11]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[6][11]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[7][11]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[8][11]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[9][11]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[10][11]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_baixo:comb_baixo|Q_out[11][11]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux82                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |controle|multiplexador:conv_pixel|quadrante[3]       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |controle|multiplexador:conv_pixel|quadrante[0]       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux108               ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |controle|gera_random:comp_random|Mux1                ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |controle|multiplexador:conv_pixel|Mux10              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |controle|multiplexador:conv_pixel|col_n              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |controle|multiplexador:conv_pixel|line_n             ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[4][11]         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[5][6]          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[6][1]          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[7][10]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[8][9]          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[9][7]          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[10][5]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_cima:comb_cima|Q_out[11][5]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima2|Mux0                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[1][2]   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[2][9]   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[5][11]  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[6][5]   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[9][1]   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[10][4]  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[13][10] ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |controle|combina_direita:comb1_direita|Q_out[14][1]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux0                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux45                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux72                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |controle|junta_cima:junta_cima1|Mux108               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_qkl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgacon:vga_controller ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; num_horz_pixels ; 128   ; Signed Integer                           ;
; num_vert_pixels ; 96    ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                 ;
+--------------------------------------+------------------------+----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                               ;
; fractional_vco_multiplier            ; false                  ; String                                                               ;
; pll_type                             ; General                ; String                                                               ;
; pll_subtype                          ; General                ; String                                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                       ;
; operation_mode                       ; direct                 ; String                                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                                       ;
; data_rate                            ; 0                      ; Signed Integer                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                       ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                               ;
; phase_shift0                         ; 0 ps                   ; String                                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                               ;
; phase_shift1                         ; 0 ps                   ; String                                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                               ;
; phase_shift2                         ; 0 ps                   ; String                                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                               ;
; phase_shift3                         ; 0 ps                   ; String                                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                               ;
; phase_shift4                         ; 0 ps                   ; String                                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                               ;
; phase_shift5                         ; 0 ps                   ; String                                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                               ;
; phase_shift6                         ; 0 ps                   ; String                                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                               ;
; phase_shift7                         ; 0 ps                   ; String                                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                               ;
; phase_shift8                         ; 0 ps                   ; String                                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                               ;
; phase_shift9                         ; 0 ps                   ; String                                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                               ;
; phase_shift10                        ; 0 ps                   ; String                                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                               ;
; phase_shift11                        ; 0 ps                   ; String                                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                               ;
; phase_shift12                        ; 0 ps                   ; String                                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                               ;
; phase_shift13                        ; 0 ps                   ; String                                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                               ;
; phase_shift14                        ; 0 ps                   ; String                                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                               ;
; phase_shift15                        ; 0 ps                   ; String                                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                               ;
; phase_shift16                        ; 0 ps                   ; String                                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                               ;
; phase_shift17                        ; 0 ps                   ; String                                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                       ;
; clock_name_0                         ;                        ; String                                                               ;
; clock_name_1                         ;                        ; String                                                               ;
; clock_name_2                         ;                        ; String                                                               ;
; clock_name_3                         ;                        ; String                                                               ;
; clock_name_4                         ;                        ; String                                                               ;
; clock_name_5                         ;                        ; String                                                               ;
; clock_name_6                         ;                        ; String                                                               ;
; clock_name_7                         ;                        ; String                                                               ;
; clock_name_8                         ;                        ; String                                                               ;
; clock_name_global_0                  ; false                  ; String                                                               ;
; clock_name_global_1                  ; false                  ; String                                                               ;
; clock_name_global_2                  ; false                  ; String                                                               ;
; clock_name_global_3                  ; false                  ; String                                                               ;
; clock_name_global_4                  ; false                  ; String                                                               ;
; clock_name_global_5                  ; false                  ; String                                                               ;
; clock_name_global_6                  ; false                  ; String                                                               ;
; clock_name_global_7                  ; false                  ; String                                                               ;
; clock_name_global_8                  ; false                  ; String                                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                       ;
; pll_slf_rst                          ; false                  ; String                                                               ;
; pll_bw_sel                           ; low                    ; String                                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                               ;
+--------------------------------------+------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgacon:vga_controller|dual_clock_ram:vgamem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; memsize        ; 12288 ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 3                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 12288                ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 3                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 12288                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; vga_mem.mif          ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qkl1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgacon:vga_controller|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgacon:vga_controller|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 3                                                                      ;
;     -- NUMWORDS_A                         ; 12288                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 3                                                                      ;
;     -- NUMWORDS_B                         ; 12288                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_11" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_10" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_9" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_8" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_7" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_6" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_5" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_4" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_3" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_2" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_1" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_direita:comb1_direita|shift_register:shift_left_0" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_11" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_10" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_9" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_8" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_7" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_6" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_5" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_4" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_3" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_2" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_1" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_cima:comb_cima|shift_register:shift_left_0" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_11" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_10" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_9" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_8" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_7" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_6" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_5" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_4" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_3" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_2" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_1" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_baixo:comb_baixo|shift_register:shift_left_0" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_11" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_10" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_9" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_8" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_7" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_6" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_5" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_4" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_3" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_2" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_1" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combina_esquerda:comb_esq1|shift_register:shift_left_0" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ram_block:memoria" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; data[11..2] ; Input ; Info     ; Stuck at GND ;
; data[1]     ; Input ; Info     ; Stuck at VCC ;
; data[0]     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "vgacon:vga_controller" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; rstn ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2667                        ;
;     CLR               ; 13                          ;
;     ENA               ; 51                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 192                         ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 202                         ;
;     SCLR SLD          ; 832                         ;
;     SLD               ; 1240                        ;
;     plain             ; 92                          ;
; arriav_lcell_comb     ; 7938                        ;
;     arith             ; 172                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 121                         ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 12                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 7760                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 1056                        ;
;         3 data inputs ; 759                         ;
;         4 data inputs ; 1214                        ;
;         5 data inputs ; 1842                        ;
;         6 data inputs ; 2873                        ;
; boundary_port         ; 35                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 45.00                       ;
; Average LUT depth     ; 22.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 11 14:34:48 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file io/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file io/vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-rtl File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll.vhd Line: 19
    Info (12023): Found entity 1: vga_pll File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file io/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 4 design units, including 2 entities, in source file io/vgacon.vhd
    Info (12022): Found design unit 1: vgacon-behav File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 96
    Info (12022): Found design unit 2: dual_clock_ram-behav File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 269
    Info (12023): Found entity 1: vgacon File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 75
    Info (12023): Found entity 2: dual_clock_ram File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 256
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/combina_baixo.vhd
    Info (12022): Found design unit 1: combina_baixo-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_baixo.vhd Line: 17
    Info (12023): Found entity 1: combina_baixo File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_baixo.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/combina_cima.vhd
    Info (12022): Found design unit 1: combina_cima-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_cima.vhd Line: 17
    Info (12023): Found entity 1: combina_cima File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_cima.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/combina_direita.vhd
    Info (12022): Found design unit 1: combina_direita-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_direita.vhd Line: 17
    Info (12023): Found entity 1: combina_direita File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_direita.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/combina_esquerda.vhd
    Info (12022): Found design unit 1: combina_esquerda-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_esquerda.vhd Line: 17
    Info (12023): Found entity 1: combina_esquerda File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_esquerda.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/junta_baixo.vhd
    Info (12022): Found design unit 1: junta_baixo-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_baixo.vhd Line: 16
    Info (12023): Found entity 1: junta_baixo File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_baixo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/junta_cima.vhd
    Info (12022): Found design unit 1: junta_cima-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_cima.vhd Line: 16
    Info (12023): Found entity 1: junta_cima File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_cima.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/junta_direita.vhd
    Info (12022): Found design unit 1: junta_direita-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_direita.vhd Line: 16
    Info (12023): Found entity 1: junta_direita File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_direita.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/junta_esquerda.vhd
    Info (12022): Found design unit 1: junta_esquerda-Behavioral File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_esquerda.vhd Line: 16
    Info (12023): Found entity 1: junta_esquerda File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_esquerda.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file movimentacao/shift_register.vhd
    Info (12022): Found design unit 1: shift_register-rtl File: /home/ec2016/ra173304/Desktop/2048/movimentacao/shift_register.vhd Line: 13
    Info (12023): Found entity 1: shift_register File: /home/ec2016/ra173304/Desktop/2048/movimentacao/shift_register.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file Common.vhd
    Info (12022): Found design unit 1: Common File: /home/ec2016/ra173304/Desktop/2048/Common.vhd Line: 5
    Info (12022): Found design unit 2: Common-body File: /home/ec2016/ra173304/Desktop/2048/Common.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: controle-comportamento File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 46
    Info (12023): Found entity 1: controle File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file gera_random.vhd
    Info (12022): Found design unit 1: gera_random-Behavioral File: /home/ec2016/ra173304/Desktop/2048/gera_random.vhd Line: 16
    Info (12023): Found entity 1: gera_random File: /home/ec2016/ra173304/Desktop/2048/gera_random.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador.vhd
    Info (12022): Found design unit 1: multiplexador-beh File: /home/ec2016/ra173304/Desktop/2048/multiplexador.vhd Line: 25
    Info (12023): Found entity 1: multiplexador File: /home/ec2016/ra173304/Desktop/2048/multiplexador.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ram_block.vhd
    Info (12022): Found design unit 1: ram_block-direct File: /home/ec2016/ra173304/Desktop/2048/ram_block.vhd Line: 29
    Info (12023): Found entity 1: ram_block File: /home/ec2016/ra173304/Desktop/2048/ram_block.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file random.vhd
    Info (12022): Found design unit 1: random-Behavioral File: /home/ec2016/ra173304/Desktop/2048/random.vhd Line: 14
    Info (12023): Found entity 1: random File: /home/ec2016/ra173304/Desktop/2048/random.vhd Line: 6
Info (12127): Elaborating entity "controle" for the top level hierarchy
Info (12128): Elaborating entity "vgacon" for hierarchy "vgacon:vga_controller" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 258
Info (12128): Elaborating entity "vga_pll" for hierarchy "vgacon:vga_controller|vga_pll:divider" File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 118
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst" File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/ec2016/ra173304/Desktop/2048/io/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "dual_clock_ram" for hierarchy "vgacon:vga_controller|dual_clock_ram:vgamem" File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 124
Info (12128): Elaborating entity "ram_block" for hierarchy "ram_block:memoria" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 746
Info (12128): Elaborating entity "random" for hierarchy "random:randommmmm" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 759
Warning (10492): VHDL Process Statement warning at random.vhd(22): signal "contador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra173304/Desktop/2048/random.vhd Line: 22
Warning (10492): VHDL Process Statement warning at random.vhd(23): signal "contador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra173304/Desktop/2048/random.vhd Line: 23
Info (12128): Elaborating entity "gera_random" for hierarchy "gera_random:comp_random" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 761
Info (12128): Elaborating entity "multiplexador" for hierarchy "multiplexador:conv_pixel" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 763
Info (12128): Elaborating entity "junta_esquerda" for hierarchy "junta_esquerda:junta_esq1" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 766
Warning (10027): Verilog HDL or VHDL warning at the junta_esquerda.vhd(40): index expression is not wide enough to address all of the elements in the array File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_esquerda.vhd Line: 40
Info (12128): Elaborating entity "combina_esquerda" for hierarchy "combina_esquerda:comb_esq1" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 769
Warning (10492): VHDL Process Statement warning at combina_esquerda.vhd(177): signal "fim_comb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_esquerda.vhd Line: 177
Info (12128): Elaborating entity "shift_register" for hierarchy "combina_esquerda:comb_esq1|shift_register:shift_left_0" File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_esquerda.vhd Line: 189
Info (12128): Elaborating entity "junta_baixo" for hierarchy "junta_baixo:junta_baixo1" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 775
Warning (10027): Verilog HDL or VHDL warning at the junta_baixo.vhd(39): index expression is not wide enough to address all of the elements in the array File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_baixo.vhd Line: 39
Info (12128): Elaborating entity "combina_baixo" for hierarchy "combina_baixo:comb_baixo" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 777
Warning (10492): VHDL Process Statement warning at combina_baixo.vhd(177): signal "fim_comb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_baixo.vhd Line: 177
Info (12128): Elaborating entity "junta_cima" for hierarchy "junta_cima:junta_cima1" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 783
Info (12128): Elaborating entity "combina_cima" for hierarchy "combina_cima:comb_cima" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 785
Info (12128): Elaborating entity "junta_direita" for hierarchy "junta_direita:juntadir1" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 791
Warning (10027): Verilog HDL or VHDL warning at the junta_direita.vhd(41): index expression is not wide enough to address all of the elements in the array File: /home/ec2016/ra173304/Desktop/2048/movimentacao/junta_direita.vhd Line: 41
Info (12128): Elaborating entity "combina_direita" for hierarchy "combina_direita:comb1_direita" File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 793
Warning (10492): VHDL Process Statement warning at combina_direita.vhd(177): signal "fim_comb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/ec2016/ra173304/Desktop/2048/movimentacao/combina_direita.vhd Line: 177
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgacon:vga_controller|dual_clock_ram:vgamem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to vga_mem.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vgacon:vga_controller|Div0" File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 229
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vgacon:vga_controller|Div1" File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 230
Info (12130): Elaborated megafunction instantiation "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12288"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "12288"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "vga_mem.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qkl1.tdf
    Info (12023): Found entity 1: altsyncram_qkl1 File: /home/ec2016/ra173304/Desktop/2048/db/altsyncram_qkl1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/ec2016/ra173304/Desktop/2048/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/ec2016/ra173304/Desktop/2048/db/decode_u0a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gfb.tdf
    Info (12023): Found entity 1: mux_gfb File: /home/ec2016/ra173304/Desktop/2048/db/mux_gfb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vgacon:vga_controller|lpm_divide:Div0" File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 229
Info (12133): Instantiated megafunction "vgacon:vga_controller|lpm_divide:Div0" with the following parameter: File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 229
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf
    Info (12023): Found entity 1: lpm_divide_dbm File: /home/ec2016/ra173304/Desktop/2048/db/lpm_divide_dbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: /home/ec2016/ra173304/Desktop/2048/db/sign_div_unsign_jlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve File: /home/ec2016/ra173304/Desktop/2048/db/alt_u_div_cve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vgacon:vga_controller|lpm_divide:Div1" File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 230
Info (12133): Instantiated megafunction "vgacon:vga_controller|lpm_divide:Div1" with the following parameter: File: /home/ec2016/ra173304/Desktop/2048/io/vgacon.vhd Line: 230
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 41
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ec2016/ra173304/Desktop/2048/controle.vhd Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vgacon:vga_controller|vga_pll:divider|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 8918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 8876 logic cells
    Info (21064): Implemented 6 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1303 megabytes
    Info: Processing ended: Mon Jun 11 14:35:30 2018
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:01


