ETRI SW-SoC base template
=========================

Project Directory Tree
----------------------

.. code-block:: console

  readme.rst               % readme
  LICENSE
  cmod/                    % c reference model
  vmod/                    % verilog model
  ├── addr_gen.sv
  ├── blk_mem_wrapper.sv
  ├── cnnip_ctrlr.sv
  ├── cnnip_mem_if.sv
  ├── cnnip_v1_0.v
  ├── cnnip_v1_0_S00_AXI.v
  └── register_set.sv
  sdk_srcs/                % SDK source file

NOTE
----

 This is the base template! Note that there are many assumptions.
