Analysis & Synthesis report for Gestos
Fri Feb 09 12:53:55 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Gestos|Controlador:inst43|y
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: comparador:inst3
 13. Parameter Settings for User Entity Instance: comparador:inst
 14. Parameter Settings for User Entity Instance: comparador:inst30
 15. Parameter Settings for User Entity Instance: Mux2a1:inst29
 16. Parameter Settings for User Entity Instance: sumador:inst7
 17. Parameter Settings for User Entity Instance: sumador:inst26
 18. Parameter Settings for User Entity Instance: comparador:inst24
 19. Parameter Settings for User Entity Instance: Mux2a1:inst23
 20. Parameter Settings for User Entity Instance: sumador:inst4
 21. Parameter Settings for User Entity Instance: sumador:inst19
 22. Parameter Settings for User Entity Instance: RegSost:inst37
 23. Parameter Settings for User Entity Instance: Mux4a1:inst31
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Feb 09 12:53:55 2018           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name               ; Gestos                                          ;
; Top-level Entity Name       ; Gestos                                          ;
; Family                      ; MAX V                                           ;
; Total logic elements        ; 64                                              ;
; Total pins                  ; 56                                              ;
; Total virtual pins          ; 0                                               ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;
+-----------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Gestos             ; Gestos             ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+---------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+---------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; ../../../Laboratorio/ACTIVIDAD 5/Bloques/ANTIREBOTE.vhd ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Laboratorio/ACTIVIDAD 5/Bloques/ANTIREBOTE.vhd ;         ;
; sumador.vhd                                             ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/sumador.vhd        ;         ;
; RegSost.vhd                                             ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/RegSost.vhd        ;         ;
; Mux4a1.vhd                                              ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Mux4a1.vhd         ;         ;
; Mux2a1.vhd                                              ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Mux2a1.vhd         ;         ;
; comparador.vhd                                          ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/comparador.vhd     ;         ;
; BCD7seg.vhd                                             ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/BCD7seg.vhd        ;         ;
; Controlador.vhd                                         ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Controlador.vhd    ;         ;
; Gestos.bdf                                              ; yes             ; User Block Diagram/Schematic File  ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Gestos.bdf         ;         ;
; setpoint.vhd                                            ; yes             ; User VHDL File                     ; E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/setpoint.vhd       ;         ;
+---------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 64    ;
;     -- Combinational with no register       ; 55    ;
;     -- Register only                        ; 1     ;
;     -- Combinational with a register        ; 8     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 15    ;
;     -- 3 input functions                    ; 22    ;
;     -- 2 input functions                    ; 23    ;
;     -- 1 input functions                    ; 2     ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 36    ;
;     -- arithmetic mode                      ; 28    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 9     ;
;                                             ;       ;
; Total registers                             ; 9     ;
; Total logic cells in carry chains           ; 32    ;
; I/O pins                                    ; 56    ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 9     ;
; Total fan-out                               ; 223   ;
; Average fan-out                             ; 1.86  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name        ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
; |Gestos                    ; 64 (0)      ; 9            ; 0          ; 56   ; 0            ; 55 (0)       ; 1 (0)             ; 8 (0)            ; 32 (0)          ; 0 (0)      ; |Gestos                    ; Gestos      ; work         ;
;    |BCD7Seg:inst38|        ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Gestos|BCD7Seg:inst38     ; BCD7Seg     ; work         ;
;    |Controlador:inst43|    ; 25 (25)     ; 8            ; 0          ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |Gestos|Controlador:inst43 ; Controlador ; work         ;
;    |RegSost:inst37|        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |Gestos|RegSost:inst37     ; RegSost     ; work         ;
;    |comparador:inst24|     ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Gestos|comparador:inst24  ; comparador  ; work         ;
;    |comparador:inst30|     ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Gestos|comparador:inst30  ; comparador  ; work         ;
;    |comparador:inst3|      ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Gestos|comparador:inst3   ; comparador  ; work         ;
;    |comparador:inst|       ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Gestos|comparador:inst    ; comparador  ; work         ;
;    |sumador:inst4|         ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Gestos|sumador:inst4      ; sumador     ; work         ;
;    |sumador:inst7|         ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |Gestos|sumador:inst7      ; sumador     ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |Gestos|Controlador:inst43|y                               ;
+------+------+------+------+------+------+------+------+------+------+------+
; Name ; y.Tj ; y.Ti ; y.Th ; y.Tg ; y.Tf ; y.Te ; y.Td ; y.Tc ; y.Tb ; y.Ta ;
+------+------+------+------+------+------+------+------+------+------+------+
; y.Ta ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.Tb ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.Tc ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.Td ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.Te ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.Tf ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tg ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Th ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ti ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tj ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+------+------+------+------+------+------+------+------+------+------+------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; RegSost:inst37|Q[3]                   ; Merged with RegSost:inst37|Q[2]        ;
; RegSost:inst37|Q[0,2]                 ; Stuck at GND due to stuck port data_in ;
; Controlador:inst43|y.Tf               ; Lost fanout                            ;
; Controlador:inst43|y.Th               ; Lost fanout                            ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Gestos|Controlador:inst43|Selector0 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |Gestos|Controlador:inst43|Selector5 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparador:inst3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparador:inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparador:inst30 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1:inst29 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador:inst7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador:inst26 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparador:inst24 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2a1:inst23 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador:inst19 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegSost:inst37 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4a1:inst31 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Fri Feb 09 12:53:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Gestos -c Gestos
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /espol 2017-2/digitales ii/laboratorio/actividad 5/bloques/antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: E:/Espol 2017-2/Digitales II/Laboratorio/ACTIVIDAD 5/Bloques/ANTIREBOTE.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: E:/Espol 2017-2/Digitales II/Laboratorio/ACTIVIDAD 5/Bloques/ANTIREBOTE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sumador.vhd
    Info (12022): Found design unit 1: sumador-comp File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/sumador.vhd Line: 12
    Info (12023): Found entity 1: sumador File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/sumador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regsost.vhd
    Info (12022): Found design unit 1: RegSost-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/RegSost.vhd Line: 12
    Info (12023): Found entity 1: RegSost File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/RegSost.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4a1.vhd
    Info (12022): Found design unit 1: Mux4a1-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Mux4a1.vhd Line: 11
    Info (12023): Found entity 1: Mux4a1 File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Mux4a1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2a1.vhd
    Info (12022): Found design unit 1: Mux2a1-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Mux2a1.vhd Line: 11
    Info (12023): Found entity 1: Mux2a1 File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Mux2a1.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file componentes.vhd
    Info (12022): Found design unit 1: componentes File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/componentes.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/comparador.vhd Line: 10
    Info (12023): Found entity 1: comparador File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/comparador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd7seg.vhd
    Info (12022): Found design unit 1: BCD7Seg-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/BCD7seg.vhd Line: 10
    Info (12023): Found entity 1: BCD7Seg File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/BCD7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: Controlador-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Controlador.vhd Line: 14
    Info (12023): Found entity 1: Controlador File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Controlador.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file gestos.bdf
    Info (12023): Found entity 1: Gestos
Info (12021): Found 2 design units, including 1 entities, in source file setpoint.vhd
    Info (12022): Found design unit 1: setpoint-sol File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/setpoint.vhd Line: 12
    Info (12023): Found entity 1: setpoint File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/setpoint.vhd Line: 5
Info (12127): Elaborating entity "Gestos" for the top level hierarchy
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "Controlador" for hierarchy "Controlador:inst43"
Warning (10492): VHDL Process Statement warning at Controlador.vhd(48): signal "y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Espol 2017-2/Digitales II/Proyecto/final_final/Gestos/Controlador.vhd Line: 48
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:inst3"
Info (12128): Elaborating entity "setpoint" for hierarchy "setpoint:inst1"
Info (12128): Elaborating entity "Mux2a1" for hierarchy "Mux2a1:inst29"
Info (12128): Elaborating entity "sumador" for hierarchy "sumador:inst7"
Info (12128): Elaborating entity "BCD7Seg" for hierarchy "BCD7Seg:inst38"
Info (12128): Elaborating entity "RegSost" for hierarchy "RegSost:inst37"
Info (12128): Elaborating entity "Mux4a1" for hierarchy "Mux4a1:inst31"
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:inst2"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 64 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 669 megabytes
    Info: Processing ended: Fri Feb 09 12:53:57 2018
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:27


