0.7
2020.2
May  7 2023
15:24:31
C:/Users/SROH/Desktop/SP_BRAM/example.v,1699524462,verilog,,C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_fsm_copy_0_0/sim/design_1_fsm_copy_0_0.v,,fsm_copy,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1699524291,verilog,,C:/Users/SROH/Desktop/SP_BRAM/tb_example.v,,design_1_wrapper,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,1699524291,verilog,,C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_axi_bram_ctrl_0_bram_0,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_fsm_copy_0_0/sim/design_1_fsm_copy_0_0.v,1699524291,verilog,,C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,,design_1_fsm_copy_0_0,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1699524291,verilog,,C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xlconstant_0_0,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1699524291,verilog,,C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/SROH/Desktop/SP_BRAM/tb_example.v,1699524319,verilog,,,,tb_bram_combine,,,,,,,,
