

================================================================
== Vivado HLS Report for 'operator_double_div9'
================================================================
* Date:           Fri Aug 31 15:34:34 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div9
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.531|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   98|   98|   98|   98|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_int_57_div9_fu_74  |int_57_div9  |   86|   86|   86|   86|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 14 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:865]   --->   Operation 15 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:865]   --->   Operation 16 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:865]   --->   Operation 17 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:865]   --->   Operation 18 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %p_Val2_s, i32 49, i32 51)" [test.cpp:871]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp, 0" [test.cpp:871]   --->   Operation 20 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i11 4, i11 3" [test.cpp:871]   --->   Operation 21 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:881]   --->   Operation 22 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%icmp4 = icmp eq i10 %tmp_7, 0" [test.cpp:881]   --->   Operation 23 'icmp' 'icmp4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 24 [1/1] (1.32ns)   --->   "%tmp_3 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:877]   --->   Operation 24 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:880]   --->   Operation 25 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_1" [test.cpp:882]   --->   Operation 26 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_1" [test.cpp:884]   --->   Operation 27 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:877]   --->   Operation 28 'or' 'sel_tmp2_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:877]   --->   Operation 29 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp4, %sel_tmp2" [test.cpp:881]   --->   Operation 30 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1" [test.cpp:881]   --->   Operation 31 'select' 'shift_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i11 0, i11 %shift_V_2" [test.cpp:877]   --->   Operation 32 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 33 [1/1] (1.32ns)   --->   "%tmp_1 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:873]   --->   Operation 33 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %shift_V_cast_cast" [test.cpp:876]   --->   Operation 34 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:877]   --->   Operation 35 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:880]   --->   Operation 36 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:880]   --->   Operation 37 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.32ns)   --->   "%tmp_2 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:895]   --->   Operation 38 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_2, i11 -1, i11 0" [test.cpp:895]   --->   Operation 39 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_2, %tmp_1" [test.cpp:895]   --->   Operation 40 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_s, i11 %new_exp_V" [test.cpp:895]   --->   Operation 41 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i57" [test.cpp:870]   --->   Operation 42 'zext' 'xf_V' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = zext i11 %shift_V_4 to i57" [test.cpp:888]   --->   Operation 43 'zext' 'tmp_9' <Predicate = (!icmp4)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %shift_V_4 to i52" [test.cpp:888]   --->   Operation 44 'zext' 'tmp_9_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_4 : Operation 45 [7/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 45 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [7/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 46 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 47 [6/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 47 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [6/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 48 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 49 [5/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 49 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [5/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 50 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 51 [4/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 51 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [4/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 52 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 53 [3/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 53 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [3/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 54 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 55 [2/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 55 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [2/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 56 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 57 [1/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:888]   --->   Operation 57 'lshr' 'r_V' <Predicate = (icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/7] (2.29ns)   --->   "%r_V_1 = shl i57 %xf_V, %tmp_9" [test.cpp:890]   --->   Operation 58 'shl' 'r_V_1' <Predicate = (!icmp4)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_cast = zext i52 %r_V to i57" [test.cpp:888]   --->   Operation 59 'zext' 'r_V_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.69ns)   --->   "%xf_V_7 = select i1 %icmp4, i57 %r_V_cast, i57 %r_V_1" [test.cpp:887]   --->   Operation 60 'select' 'xf_V_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.89>
ST_12 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xf_V_5)   --->   "%p_Result_s = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %xf_V_7, i32 52, i1 true)" [test.cpp:892]   --->   Operation 61 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xf_V_5)   --->   "%xf_V_6 = select i1 %tmp_3, i57 %xf_V_7, i57 %p_Result_s" [test.cpp:877]   --->   Operation 62 'select' 'xf_V_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (1.89ns) (out node of the LUT)   --->   "%xf_V_5 = add i57 4, %xf_V_6" [test.cpp:893]   --->   Operation 63 'add' 'xf_V_5' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [2/2] (0.00ns)   --->   "%agg_result_V_i = call fastcc i57 @int_57_div9(i57 %xf_V_5) nounwind" [test.cpp:850->test.cpp:894]   --->   Operation 64 'call' 'agg_result_V_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div9_1) nounwind"   --->   Operation 67 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/2] (1.33ns)   --->   "%agg_result_V_i = call fastcc i57 @int_57_div9(i57 %xf_V_5) nounwind" [test.cpp:850->test.cpp:894]   --->   Operation 68 'call' 'agg_result_V_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i57 %agg_result_V_i to i52" [test.cpp:894]   --->   Operation 69 'trunc' 'new_mant_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.70ns)   --->   "%p_Repl2_s = select i1 %tmp_2, i52 %new_mant_V_1, i52 %new_mant_V" [test.cpp:895]   --->   Operation 70 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:899]   --->   Operation 71 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [test.cpp:97->test.cpp:899]   --->   Operation 72 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:900]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 00000000000000]
p_Val2_s          (bitcast       ) [ 00000000000000]
p_Repl2_2         (bitselect     ) [ 00111111111111]
new_exp_V_1       (partselect    ) [ 00110000000000]
new_mant_V_1      (trunc         ) [ 00111111111111]
tmp               (partselect    ) [ 00000000000000]
icmp              (icmp          ) [ 00000000000000]
shift_V_cast_cast (select        ) [ 00110000000000]
tmp_7             (partselect    ) [ 00000000000000]
icmp4             (icmp          ) [ 00111111111100]
tmp_3             (icmp          ) [ 00011111111110]
tmp_4             (icmp          ) [ 00010000000000]
shift_V           (sub           ) [ 00000000000000]
shift_V_1         (add           ) [ 00000000000000]
sel_tmp2_demorgan (or            ) [ 00000000000000]
sel_tmp2          (xor           ) [ 00000000000000]
sel_tmp3          (and           ) [ 00000000000000]
shift_V_2         (select        ) [ 00000000000000]
shift_V_3         (select        ) [ 00010000000000]
tmp_1             (icmp          ) [ 00000000000000]
new_exp_V         (sub           ) [ 00000000000000]
sel_tmp6          (xor           ) [ 00000000000000]
sel_tmp7          (and           ) [ 00000000000000]
shift_V_4         (select        ) [ 00001000000000]
tmp_2             (icmp          ) [ 00001111111111]
p_s               (select        ) [ 00000000000000]
tmp_6             (or            ) [ 00000000000000]
p_Repl2_1         (select        ) [ 00001111111111]
xf_V              (zext          ) [ 00000111111000]
tmp_9             (zext          ) [ 00000111111000]
tmp_9_cast        (zext          ) [ 00000111111000]
r_V               (lshr          ) [ 00000000000100]
r_V_1             (shl           ) [ 00000000000100]
r_V_cast          (zext          ) [ 00000000000000]
xf_V_7            (select        ) [ 00000000000010]
p_Result_s        (bitset        ) [ 00000000000000]
xf_V_6            (select        ) [ 00000000000000]
xf_V_5            (add           ) [ 00000000000001]
StgValue_65       (specbitsmap   ) [ 00000000000000]
StgValue_66       (specbitsmap   ) [ 00000000000000]
StgValue_67       (spectopmodule ) [ 00000000000000]
agg_result_V_i    (call          ) [ 00000000000000]
new_mant_V        (trunc         ) [ 00000000000000]
p_Repl2_s         (select        ) [ 00000000000000]
p_Result_1        (bitconcatenate) [ 00000000000000]
out               (bitcast       ) [ 00000000000000]
StgValue_73       (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i57.i57.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_57_div9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div9_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="in_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_int_57_div9_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="57" slack="0"/>
<pin id="76" dir="0" index="1" bw="57" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="1" slack="0"/>
<pin id="83" dir="1" index="8" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_i/12 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_Val2_s_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Repl2_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="new_exp_V_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="7" slack="0"/>
<pin id="108" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="new_mant_V_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="7" slack="0"/>
<pin id="122" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shift_V_cast_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_7_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="1"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="0" index="1" bw="11" slack="1"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shift_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="1"/>
<pin id="169" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shift_V_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="11" slack="1"/>
<pin id="174" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sel_tmp2_demorgan_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sel_tmp2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sel_tmp3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="shift_V_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="11" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shift_V_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="11" slack="0"/>
<pin id="205" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="2"/>
<pin id="211" dir="0" index="1" bw="11" slack="2"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="new_exp_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="2"/>
<pin id="215" dir="0" index="1" bw="4" slack="2"/>
<pin id="216" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sel_tmp6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sel_tmp7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shift_V_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="2"/>
<pin id="230" dir="0" index="2" bw="11" slack="1"/>
<pin id="231" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="2"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Repl2_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="11" slack="0"/>
<pin id="255" dir="0" index="2" bw="11" slack="0"/>
<pin id="256" dir="1" index="3" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xf_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="52" slack="3"/>
<pin id="262" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_9_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_9_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="1"/>
<pin id="268" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="52" slack="3"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="52" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="1" index="2" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_V_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="52" slack="1"/>
<pin id="282" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/11 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xf_V_7_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="10"/>
<pin id="285" dir="0" index="1" bw="52" slack="0"/>
<pin id="286" dir="0" index="2" bw="57" slack="1"/>
<pin id="287" dir="1" index="3" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="57" slack="0"/>
<pin id="291" dir="0" index="1" bw="57" slack="1"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xf_V_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="10"/>
<pin id="300" dir="0" index="1" bw="57" slack="1"/>
<pin id="301" dir="0" index="2" bw="57" slack="0"/>
<pin id="302" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_6/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xf_V_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="57" slack="0"/>
<pin id="307" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_5/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="new_mant_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="57" slack="0"/>
<pin id="313" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/13 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Repl2_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="10"/>
<pin id="317" dir="0" index="1" bw="52" slack="12"/>
<pin id="318" dir="0" index="2" bw="52" slack="0"/>
<pin id="319" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/13 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Result_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="12"/>
<pin id="324" dir="0" index="2" bw="11" slack="10"/>
<pin id="325" dir="0" index="3" bw="52" slack="0"/>
<pin id="326" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="out_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="p_Repl2_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="12"/>
<pin id="335" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="new_exp_V_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="new_mant_V_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="52" slack="3"/>
<pin id="351" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="shift_V_cast_cast_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="1"/>
<pin id="358" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp4_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="381" class="1005" name="shift_V_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="1"/>
<pin id="383" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="shift_V_4_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="1"/>
<pin id="388" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="10"/>
<pin id="394" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_Repl2_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="10"/>
<pin id="399" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="xf_V_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="57" slack="1"/>
<pin id="404" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_9_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="57" slack="1"/>
<pin id="409" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_9_cast_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="52" slack="1"/>
<pin id="414" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="417" class="1005" name="r_V_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="52" slack="1"/>
<pin id="419" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="422" class="1005" name="r_V_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="57" slack="1"/>
<pin id="424" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="xf_V_7_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="57" slack="1"/>
<pin id="429" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="433" class="1005" name="xf_V_5_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="57" slack="1"/>
<pin id="435" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="94"><net_src comp="68" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="91" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="116"><net_src comp="91" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="91" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="91" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="155"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="157" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="162" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="166" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="171" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="157" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="193" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="233" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="209" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="238" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="213" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="260" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="303"><net_src comp="289" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="314"><net_src comp="74" pin="8"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="315" pin="3"/><net_sink comp="321" pin=3"/></net>

<net id="332"><net_src comp="321" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="95" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="341"><net_src comp="103" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="352"><net_src comp="113" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="359"><net_src comp="133" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="367"><net_src comp="151" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="373"><net_src comp="157" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="379"><net_src comp="162" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="384"><net_src comp="201" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="389"><net_src comp="227" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="395"><net_src comp="233" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="400"><net_src comp="252" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="405"><net_src comp="260" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="410"><net_src comp="263" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="415"><net_src comp="266" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="420"><net_src comp="269" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="425"><net_src comp="274" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="430"><net_src comp="283" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="436"><net_src comp="304" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div9 : in_r | {1 }
	Port: operator_double_div9 : r0 | {12 13 }
	Port: operator_double_div9 : r1 | {12 13 }
	Port: operator_double_div9 : r2 | {12 13 }
	Port: operator_double_div9 : r3 | {12 13 }
	Port: operator_double_div9 : q0 | {12 13 }
	Port: operator_double_div9 : q1 | {12 13 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 1
		icmp : 2
		shift_V_cast_cast : 3
		tmp_7 : 1
		icmp4 : 2
	State 2
		sel_tmp2_demorgan : 1
		sel_tmp2 : 1
		sel_tmp3 : 1
		shift_V_2 : 1
		shift_V_3 : 2
	State 3
		p_s : 1
		tmp_6 : 1
		p_Repl2_1 : 1
	State 4
		r_V : 1
		r_V_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		xf_V_7 : 1
	State 12
		xf_V_6 : 1
		xf_V_5 : 2
		agg_result_V_i : 3
	State 13
		new_mant_V : 1
		p_Repl2_s : 2
		p_Result_1 : 3
		out : 4
		StgValue_73 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        grp_fu_269        |    0    |   522   |   437   |
|----------|--------------------------|---------|---------|---------|
|    shl   |        grp_fu_274        |    0    |   522   |   437   |
|----------|--------------------------|---------|---------|---------|
|   call   |   grp_int_57_div9_fu_74  | 9.55925 |   153   |   200   |
|----------|--------------------------|---------|---------|---------|
|          | shift_V_cast_cast_fu_133 |    0    |    0    |    4    |
|          |     shift_V_2_fu_193     |    0    |    0    |    11   |
|          |     shift_V_3_fu_201     |    0    |    0    |    11   |
|          |     shift_V_4_fu_227     |    0    |    0    |    11   |
|  select  |        p_s_fu_238        |    0    |    0    |    2    |
|          |     p_Repl2_1_fu_252     |    0    |    0    |    11   |
|          |       xf_V_7_fu_283      |    0    |    0    |    57   |
|          |       xf_V_6_fu_298      |    0    |    0    |    57   |
|          |     p_Repl2_s_fu_315     |    0    |    0    |    52   |
|----------|--------------------------|---------|---------|---------|
|    add   |     shift_V_1_fu_171     |    0    |    0    |    18   |
|          |       xf_V_5_fu_304      |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |        icmp_fu_127       |    0    |    0    |    9    |
|          |       icmp4_fu_151       |    0    |    0    |    13   |
|   icmp   |       tmp_3_fu_157       |    0    |    0    |    13   |
|          |       tmp_4_fu_162       |    0    |    0    |    13   |
|          |       tmp_1_fu_209       |    0    |    0    |    13   |
|          |       tmp_2_fu_233       |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    sub   |      shift_V_fu_166      |    0    |    0    |    18   |
|          |     new_exp_V_fu_213     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    or    | sel_tmp2_demorgan_fu_176 |    0    |    0    |    6    |
|          |       tmp_6_fu_246       |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_182     |    0    |    0    |    6    |
|          |      sel_tmp6_fu_217     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_188     |    0    |    0    |    6    |
|          |      sel_tmp7_fu_222     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_68    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_95     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    new_exp_V_1_fu_103    |    0    |    0    |    0    |
|partselect|        tmp_fu_117        |    0    |    0    |    0    |
|          |       tmp_7_fu_141       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    new_mant_V_1_fu_113   |    0    |    0    |    0    |
|          |     new_mant_V_fu_311    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        xf_V_fu_260       |    0    |    0    |    0    |
|   zext   |       tmp_9_fu_263       |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_266    |    0    |    0    |    0    |
|          |      r_V_cast_fu_280     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_289    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_1_fu_321    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          | 9.55925 |   1197  |   1518  |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
| r3 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      icmp4_reg_364      |    1   |
|   new_exp_V_1_reg_338   |   11   |
|   new_mant_V_1_reg_349  |   52   |
|    p_Repl2_1_reg_397    |   11   |
|    p_Repl2_2_reg_333    |    1   |
|      r_V_1_reg_422      |   57   |
|       r_V_reg_417       |   52   |
|    shift_V_3_reg_381    |   11   |
|    shift_V_4_reg_386    |   11   |
|shift_V_cast_cast_reg_356|   11   |
|      tmp_2_reg_392      |    1   |
|      tmp_3_reg_370      |    1   |
|      tmp_4_reg_376      |    1   |
|    tmp_9_cast_reg_412   |   52   |
|      tmp_9_reg_407      |   57   |
|      xf_V_5_reg_433     |   57   |
|      xf_V_7_reg_427     |   57   |
|       xf_V_reg_402      |   57   |
+-------------------------+--------+
|          Total          |   501  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_int_57_div9_fu_74 |  p1  |   2  |  57  |   114  ||    9    |
|       grp_fu_269      |  p1  |   2  |  11  |   22   ||    9    |
|       grp_fu_274      |  p0  |   2  |  52  |   104  ||    9    |
|       grp_fu_274      |  p1  |   2  |  11  |   22   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   262  ||  4.244  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    9   |  1197  |  1518  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    4   |    -   |   36   |
|  Register |    -   |    -   |   501  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   13   |  1704  |  1560  |
+-----------+--------+--------+--------+--------+
