==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 4ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'array_io.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'For_Loop' (array_io.c:65) in function 'array_io' completely.
@I [XFORM-102] Partitioning array 'acc' automatically.
@W [XFORM-105] Ignore complete array partition directive on 'd_i' (array_io.c:57) in dimension 1: conflict with memory core assignment directive.
.
@I [XFORM-101] Partitioning array 'd_o' (array_io.c:57) in dimension 1 completely.
@I [HLS-111] Elapsed time: 1.65175 seconds; current memory usage: 53.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'array_io' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.511177 seconds; current memory usage: 54.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.036268 seconds; current memory usage: 55.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_2' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_3' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_4' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_5' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_6' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_7' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_8' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_9' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_10' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_11' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_12' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_13' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_14' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_15' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_16' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_17' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_18' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_19' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_20' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_21' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_22' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_23' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_24' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_25' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_26' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_27' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_28' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_29' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_30' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o_31' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'acc_0' is power-on initialization.
@W [RTGEN-101] Register 'acc_1' is power-on initialization.
@W [RTGEN-101] Register 'acc_2' is power-on initialization.
@W [RTGEN-101] Register 'acc_3' is power-on initialization.
@W [RTGEN-101] Register 'acc_4' is power-on initialization.
@W [RTGEN-101] Register 'acc_5' is power-on initialization.
@W [RTGEN-101] Register 'acc_6' is power-on initialization.
@W [RTGEN-101] Register 'acc_7' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'array_io'.
@I [HLS-111] Elapsed time: 0.131722 seconds; current memory usage: 56.8 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'array_io'.
@I [WVHDL-304] Generating RTL VHDL for 'array_io'.
@I [WVLOG-307] Generating RTL Verilog for 'array_io'.
@I [HLS-112] Total elapsed time: 3.856 seconds; peak memory usage: 56.8 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
