--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml LC3.twx LC3.ncd -o LC3.twr LC3.pcf -ucf Nexys3_Master.ucf

Design file:              LC3.ncd
Physical constraint file: LC3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25148241 paths analyzed, 6451 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.948ns.
--------------------------------------------------------------------------------

Paths for end point cpu/PSR_1 (SLICE_X17Y57.C6), 15871 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_7 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_7 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_7
    SLICE_X23Y55.A4      net (fanout=3)        0.908   cpu/IR<7>
    SLICE_X23Y55.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<10>1
    SLICE_X22Y51.A2      net (fanout=8)        0.833   cpu/SR1<1>
    SLICE_X22Y51.AMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X18Y53.A6      net (fanout=8)        0.766   cpu/SR1OUT<0>
    SLICE_X18Y53.AMUX    Topaa                 0.370   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_lut<0>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X21Y51.A5      net (fanout=2)        0.856   cpu/ADDER<0>
    SLICE_X21Y51.A       Tilo                  0.259   cpu/Saved_SSP<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A21
    SLICE_X20Y50.D5      net (fanout=2)        0.371   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A2
    SLICE_X20Y50.D       Tilo                  0.205   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<0>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<0>
    SLICE_X20Y52.A4      net (fanout=1)        0.429   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<0>
    SLICE_X20Y52.CMUX    Topac                 0.533   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<0>_rt
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X17Y52.A5      net (fanout=1)        0.676   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<2>
    SLICE_X17Y52.A       Tilo                  0.259   cpu/PC<3>
                                                       BUS<2>LogicTrst1
    SLICE_X16Y52.A1      net (fanout=10)       1.473   BUS<2>
    SLICE_X16Y52.A       Tilo                  0.205   g_memory/MAR_12_1
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X17Y57.C6      net (fanout=1)        0.512   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X17Y57.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (3.064ns logic, 6.824ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_7 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.827ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_7 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_7
    SLICE_X23Y55.A4      net (fanout=3)        0.908   cpu/IR<7>
    SLICE_X23Y55.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<10>1
    SLICE_X22Y51.A2      net (fanout=8)        0.833   cpu/SR1<1>
    SLICE_X22Y51.AMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X18Y53.A6      net (fanout=8)        0.766   cpu/SR1OUT<0>
    SLICE_X18Y53.AMUX    Topaa                 0.370   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_lut<0>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X21Y51.A5      net (fanout=2)        0.856   cpu/ADDER<0>
    SLICE_X21Y51.A       Tilo                  0.259   cpu/Saved_SSP<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A21
    SLICE_X21Y50.C5      net (fanout=2)        0.331   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A2
    SLICE_X21Y50.C       Tilo                  0.259   cpu/Saved_USP<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A29
    SLICE_X20Y52.A5      net (fanout=1)        0.359   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<0>
    SLICE_X20Y52.CMUX    Topac                 0.528   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<0>_rt
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X17Y52.A5      net (fanout=1)        0.676   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<2>
    SLICE_X17Y52.A       Tilo                  0.259   cpu/PC<3>
                                                       BUS<2>LogicTrst1
    SLICE_X16Y52.A1      net (fanout=10)       1.473   BUS<2>
    SLICE_X16Y52.A       Tilo                  0.205   g_memory/MAR_12_1
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X17Y57.C6      net (fanout=1)        0.512   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X17Y57.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.827ns (3.113ns logic, 6.714ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_7 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_7 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_7
    SLICE_X23Y55.A4      net (fanout=3)        0.908   cpu/IR<7>
    SLICE_X23Y55.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<10>1
    SLICE_X22Y51.C2      net (fanout=8)        0.951   cpu/SR1<1>
    SLICE_X22Y51.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X22Y53.B4      net (fanout=8)        0.715   cpu/SR1OUT<5>
    SLICE_X22Y53.COUT    Topcyb                0.380   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<5>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X22Y54.CIN     net (fanout=1)        0.003   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X22Y54.BMUX    Tcinb                 0.292   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
    SLICE_X24Y56.A6      net (fanout=2)        0.987   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<9>
    SLICE_X24Y56.A       Tilo                  0.205   cpu/Saved_USP<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A324
    SLICE_X20Y54.B5      net (fanout=1)        1.464   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323
    SLICE_X20Y54.DMUX    Topbd                 0.537   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X16Y58.A6      net (fanout=2)        0.701   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X16Y58.A       Tilo                  0.205   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X16Y52.A6      net (fanout=8)        0.570   BUS<11>
    SLICE_X16Y52.A       Tilo                  0.205   g_memory/MAR_12_1
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X17Y57.C6      net (fanout=1)        0.512   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X17Y57.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (3.000ns logic, 6.811ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_1 (SLICE_X17Y57.C3), 33431 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_7 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.872ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.327 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_7 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y55.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_7
    SLICE_X23Y55.A4      net (fanout=3)        0.908   cpu/IR<7>
    SLICE_X23Y55.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<10>1
    SLICE_X22Y51.C2      net (fanout=8)        0.951   cpu/SR1<1>
    SLICE_X22Y51.C       Tilo                  0.204   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC_D1
    SLICE_X22Y53.B4      net (fanout=8)        0.715   cpu/SR1OUT<5>
    SLICE_X22Y53.COUT    Topcyb                0.380   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<5>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X22Y54.CIN     net (fanout=1)        0.003   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X22Y54.BMUX    Tcinb                 0.292   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<11>
    SLICE_X24Y56.A6      net (fanout=2)        0.987   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<9>
    SLICE_X24Y56.A       Tilo                  0.205   cpu/Saved_USP<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A324
    SLICE_X20Y54.B5      net (fanout=1)        1.464   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323
    SLICE_X20Y54.BMUX    Topbb                 0.368   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X15Y55.A5      net (fanout=2)        0.903   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<9>
    SLICE_X15Y55.A       Tilo                  0.259   cpu/PC<10>
                                                       BUS<9>LogicTrst1
    SLICE_X16Y54.A6      net (fanout=9)        0.376   BUS<9>
    SLICE_X16Y54.A       Tilo                  0.205   g_memory/MAR<14>
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X17Y57.C3      net (fanout=1)        0.680   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X17Y57.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.872ns (2.885ns logic, 6.987ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_11 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.327 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_11 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.AQ      Tcko                  0.391   cpu/IR<14>
                                                       cpu/IR_11
    SLICE_X25Y55.A4      net (fanout=4)        0.697   cpu/IR<11>
    SLICE_X25Y55.A       Tilo                  0.259   cpu/IR<14>
                                                       cpu/SR1<11>1
    SLICE_X22Y56.B3      net (fanout=8)        1.024   cpu/SR1<2>
    SLICE_X22Y56.B       Tilo                  0.203   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMB_D1
    SLICE_X24Y56.C2      net (fanout=8)        1.065   cpu/SR1OUT<9>
    SLICE_X24Y56.CMUX    Tilo                  0.343   cpu/Saved_USP<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323_SW0_G
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323_SW0
    SLICE_X24Y56.A2      net (fanout=2)        1.056   N146
    SLICE_X24Y56.A       Tilo                  0.205   cpu/Saved_USP<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A324
    SLICE_X20Y54.B5      net (fanout=1)        1.464   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323
    SLICE_X20Y54.BMUX    Topbb                 0.368   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X15Y55.A5      net (fanout=2)        0.903   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<9>
    SLICE_X15Y55.A       Tilo                  0.259   cpu/PC<10>
                                                       BUS<9>LogicTrst1
    SLICE_X16Y54.A6      net (fanout=9)        0.376   BUS<9>
    SLICE_X16Y54.A       Tilo                  0.205   g_memory/MAR<14>
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X17Y57.C3      net (fanout=1)        0.680   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X17Y57.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (2.555ns logic, 7.265ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsm/controlstore/MicroIR_14 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 8)
  Clock Path Skew:      -0.036ns (0.327 - 0.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fsm/controlstore/MicroIR_14 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   fsm/controlstore/MicroIR<16>
                                                       fsm/controlstore/MicroIR_14
    SLICE_X23Y53.A5      net (fanout=3)        0.619   fsm/controlstore/MicroIR<14>
    SLICE_X23Y53.A       Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X22Y56.B1      net (fanout=8)        0.999   cpu/SR1<0>
    SLICE_X22Y56.B       Tilo                  0.203   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMB_D1
    SLICE_X24Y56.C2      net (fanout=8)        1.065   cpu/SR1OUT<9>
    SLICE_X24Y56.CMUX    Tilo                  0.343   cpu/Saved_USP<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323_SW0_G
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323_SW0
    SLICE_X24Y56.A2      net (fanout=2)        1.056   N146
    SLICE_X24Y56.A       Tilo                  0.205   cpu/Saved_USP<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A324
    SLICE_X20Y54.B5      net (fanout=1)        1.464   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A323
    SLICE_X20Y54.BMUX    Topbb                 0.368   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_lut<9>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X15Y55.A5      net (fanout=2)        0.903   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<9>
    SLICE_X15Y55.A       Tilo                  0.259   cpu/PC<10>
                                                       BUS<9>LogicTrst1
    SLICE_X16Y54.A6      net (fanout=9)        0.376   BUS<9>
    SLICE_X16Y54.A       Tilo                  0.205   g_memory/MAR<14>
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X17Y57.C3      net (fanout=1)        0.680   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X17Y57.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (2.611ns logic, 7.162ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/setcurrent/IRDdcw_0_25 (SLICE_X14Y21.B1), 88594 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g_memory/setcurrent/buffer_0_98 (FF)
  Destination:          g_memory/setcurrent/IRDdcw_0_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.852ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.245 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g_memory/setcurrent/buffer_0_98 to g_memory/setcurrent/IRDdcw_0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.391   g_memory/setcurrent/buffer_0<98>
                                                       g_memory/setcurrent/buffer_0_98
    SLICE_X18Y12.CX      net (fanout=202)      2.703   g_memory/setcurrent/buffer_0<98>
    SLICE_X18Y12.CMUX    Tcxc                  0.164   g_memory/setcurrent/n0996<12>
                                                       g_memory/setcurrent/Mmux_n0996_2_f7_1
    SLICE_X18Y17.C3      net (fanout=5)        0.758   g_memory/setcurrent/n0996<12>
    SLICE_X18Y17.CMUX    Tilo                  0.261   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_73
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd36
    SLICE_X18Y17.D2      net (fanout=2)        0.822   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd36
    SLICE_X18Y17.COUT    Topcyd                0.261   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_73
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_lut<0>7
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>_6
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>7
    SLICE_X18Y18.COUT    Tbyp                  0.076   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_115
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X18Y19.BQ      Tito_logic            0.701   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_153
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>_14
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_133_rt
    SLICE_X22Y19.B1      net (fanout=1)        0.943   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_133
    SLICE_X22Y19.COUT    Topcyb                0.380   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<15>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_lut<13>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<15>
    SLICE_X22Y20.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<15>
    SLICE_X22Y20.COUT    Tbyp                  0.076   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<19>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<19>
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<19>
    SLICE_X22Y21.COUT    Tbyp                  0.076   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
    SLICE_X22Y22.BMUX    Tcinb                 0.292   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<27>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<27>
    SLICE_X14Y21.B1      net (fanout=8)        1.644   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_254
    SLICE_X14Y21.CLK     Tas                   0.289   g_memory/setcurrent/IRDdcw_0<27>
                                                       g_memory/setcurrent/Mmux_IRDdcw[0][31]_newIRDdcw[31]_mux_46_OUT181
                                                       g_memory/setcurrent/IRDdcw_0_25
    -------------------------------------------------  ---------------------------
    Total                                      9.852ns (2.967ns logic, 6.885ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g_memory/setcurrent/buffer_0_98 (FF)
  Destination:          g_memory/setcurrent/IRDdcw_0_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.245 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g_memory/setcurrent/buffer_0_98 to g_memory/setcurrent/IRDdcw_0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.391   g_memory/setcurrent/buffer_0<98>
                                                       g_memory/setcurrent/buffer_0_98
    SLICE_X28Y15.CX      net (fanout=202)      2.679   g_memory/setcurrent/buffer_0<98>
    SLICE_X28Y15.CMUX    Tcxc                  0.163   g_memory/setcurrent/n0996<16>
                                                       g_memory/setcurrent/Mmux_n0996_2_f7_5
    SLICE_X20Y20.D2      net (fanout=5)        1.358   g_memory/setcurrent/n0996<16>
    SLICE_X20Y20.DMUX    Tilo                  0.251   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_151
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd115
    SLICE_X20Y21.A2      net (fanout=2)        0.597   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd115
    SLICE_X20Y21.COUT    Topcya                0.395   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_191
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd1_lut<0>16
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd1_cy<0>_18
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd1_cy<0>19
    SLICE_X20Y22.BQ      Tito_logic            0.664   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_231
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd1_cy<0>_22
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_211_rt
    SLICE_X22Y21.B4      net (fanout=2)        0.648   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_211
    SLICE_X22Y21.COUT    Topcyb                0.380   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_lut<21>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
    SLICE_X22Y22.BMUX    Tcinb                 0.292   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<27>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<27>
    SLICE_X14Y21.B1      net (fanout=8)        1.644   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_254
    SLICE_X14Y21.CLK     Tas                   0.289   g_memory/setcurrent/IRDdcw_0<27>
                                                       g_memory/setcurrent/Mmux_IRDdcw[0][31]_newIRDdcw[31]_mux_46_OUT181
                                                       g_memory/setcurrent/IRDdcw_0_25
    -------------------------------------------------  ---------------------------
    Total                                      9.757ns (2.825ns logic, 6.932ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               g_memory/setcurrent/buffer_0_98 (FF)
  Destination:          g_memory/setcurrent/IRDdcw_0_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.734ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.245 - 0.272)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: g_memory/setcurrent/buffer_0_98 to g_memory/setcurrent/IRDdcw_0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.391   g_memory/setcurrent/buffer_0<98>
                                                       g_memory/setcurrent/buffer_0_98
    SLICE_X20Y14.CX      net (fanout=202)      2.303   g_memory/setcurrent/buffer_0<98>
    SLICE_X20Y14.CMUX    Tcxc                  0.163   g_memory/setcurrent/n0996<10>
                                                       g_memory/setcurrent/Mmux_n0996_2_f7
    SLICE_X18Y17.C2      net (fanout=5)        1.041   g_memory/setcurrent/n0996<10>
    SLICE_X18Y17.CMUX    Tilo                  0.261   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_73
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd36
    SLICE_X18Y17.D2      net (fanout=2)        0.822   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd36
    SLICE_X18Y17.COUT    Topcyd                0.261   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_73
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_lut<0>7
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>_6
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>7
    SLICE_X18Y18.COUT    Tbyp                  0.076   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_115
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>_10
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X18Y19.BQ      Tito_logic            0.701   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_153
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd3_cy<0>_14
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_133_rt
    SLICE_X22Y19.B1      net (fanout=1)        0.943   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_133
    SLICE_X22Y19.COUT    Topcyb                0.380   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<15>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_lut<13>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<15>
    SLICE_X22Y20.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<15>
    SLICE_X22Y20.COUT    Tbyp                  0.076   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<19>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<19>
    SLICE_X22Y21.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<19>
    SLICE_X22Y21.COUT    Tbyp                  0.076   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<23>
    SLICE_X22Y22.BMUX    Tcinb                 0.292   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<27>
                                                       g_memory/setcurrent/ADDERTREE_INTERNAL_Madd4_cy<27>
    SLICE_X14Y21.B1      net (fanout=8)        1.644   g_memory/setcurrent/ADDERTREE_INTERNAL_Madd_254
    SLICE_X14Y21.CLK     Tas                   0.289   g_memory/setcurrent/IRDdcw_0<27>
                                                       g_memory/setcurrent/Mmux_IRDdcw[0][31]_newIRDdcw[31]_mux_46_OUT181
                                                       g_memory/setcurrent/IRDdcw_0_25
    -------------------------------------------------  ---------------------------
    Total                                      9.734ns (2.966ns logic, 6.768ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMA (SLICE_X22Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_15 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.128 - 0.120)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_15 to g_memory/display/Mram_SEGREG1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.CQ      Tcko                  0.198   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_15
    SLICE_X22Y15.D2      net (fanout=2)        0.504   g_memory/display/DDR<15>
    SLICE_X22Y15.CLK     Tah         (-Th)     0.295   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (-0.097ns logic, 0.504ns route)
                                                       (-23.8% logic, 123.8% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMA_D1 (SLICE_X22Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_15 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.128 - 0.120)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_15 to g_memory/display/Mram_SEGREG1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.CQ      Tcko                  0.198   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_15
    SLICE_X22Y15.D2      net (fanout=2)        0.504   g_memory/display/DDR<15>
    SLICE_X22Y15.CLK     Tah         (-Th)     0.295   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (-0.097ns logic, 0.504ns route)
                                                       (-23.8% logic, 123.8% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMB (SLICE_X22Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_15 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.128 - 0.120)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_15 to g_memory/display/Mram_SEGREG1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.CQ      Tcko                  0.198   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_15
    SLICE_X22Y15.D2      net (fanout=2)        0.504   g_memory/display/DDR<15>
    SLICE_X22Y15.CLK     Tah         (-Th)     0.295   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (-0.097ns logic, 0.504ns route)
                                                       (-23.8% logic, 123.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM1/CLKA
  Logical resource: g_memory/memory/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM2/CLKA
  Logical resource: g_memory/memory/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM3/CLKA
  Logical resource: g_memory/memory/Mram_RAM3/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.948|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25148241 paths, 0 nets, and 13168 connections

Design statistics:
   Minimum period:   9.948ns{1}   (Maximum frequency: 100.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 19 19:27:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 303 MB



