INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_WriteOneBlock_f2r_entry_s2e_forEnd13_top glbl -prj WriteOneBlock_f2r_entry_s2e_forEnd13.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s WriteOneBlock_f2r_entry_s2e_forEnd13 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_WriteOneBlock_f2r_entry_s2e_forEnd13_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_master_BUS_SRC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_BUS_SRC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_master_BUS_DST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_BUS_DST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_slave_BUS_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rkbM_MulnS_0
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rbkb_ram
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rfYi_ram
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rhbi_ram
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2rjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rjbC_ram
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2rjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_decoder
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_throttl
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:2075]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_decoder
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_throttl
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read
INFO: [VRFC 10-311] analyzing module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/giorgio/workspace/jpeg-rs-clean/syn/WriteOneBlock/OPT/sim/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:2075]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.WriteOneBlock_f2rbkb_ram
Compiling module xil_defaultlib.WriteOneBlock_f2rbkb(DataWidth=8...
Compiling module xil_defaultlib.WriteOneBlock_f2rfYi_ram
Compiling module xil_defaultlib.WriteOneBlock_f2rfYi(DataWidth=8...
Compiling module xil_defaultlib.WriteOneBlock_f2rhbi_ram
Compiling module xil_defaultlib.WriteOneBlock_f2rhbi(DataWidth=8...
Compiling module xil_defaultlib.WriteOneBlock_f2rjbC_ram
Compiling module xil_defaultlib.WriteOneBlock_f2rjbC(DataWidth=3...
Compiling module xil_defaultlib.WriteOneBlock_f2rkbM_MulnS_0
Compiling module xil_defaultlib.WriteOneBlock_f2rkbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.WriteOneBlock_f2rlbW(ID=1,din0_W...
Compiling module xil_defaultlib.WriteOneBlock_f2r_entry_s2e_forE...
Compiling module xil_defaultlib.AESL_axi_master_BUS_SRC
Compiling module xil_defaultlib.AESL_axi_master_BUS_DST
Compiling module xil_defaultlib.AESL_axi_slave_BUS_CTRL
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.apatb_WriteOneBlock_f2r_entry_s2...
Compiling module work.glbl
Built simulation snapshot WriteOneBlock_f2r_entry_s2e_forEnd13
