{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 18:43:30 2011 " "Info: Processing started: Wed Feb 09 18:43:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_TLC549 -c ADC_TLC549 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_TLC549 -c ADC_TLC549" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ADC_TLC549.v(96) " "Warning (10229): Verilog HDL Expression warning at ADC_TLC549.v(96): truncated literal to match 4 bits" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ADC_TLC549.v(101) " "Warning (10229): Verilog HDL Expression warning at ADC_TLC549.v(101): truncated literal to match 4 bits" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ADC_TLC549.v(110) " "Warning (10229): Verilog HDL Expression warning at ADC_TLC549.v(110): truncated literal to match 4 bits" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC_TLC549.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADC_TLC549.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_TLC549 " "Info: Found entity 1: ADC_TLC549" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_TLC549 " "Info: Elaborating entity \"ADC_TLC549\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ADC_TLC549.v(58) " "Warning (10230): Verilog HDL assignment warning at ADC_TLC549.v(58): truncated value with size 32 to match size of target (25)" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_TLC549.v(75) " "Warning (10230): Verilog HDL assignment warning at ADC_TLC549.v(75): truncated value with size 32 to match size of target (4)" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ADC_TLC549.v(82) " "Warning (10230): Verilog HDL assignment warning at ADC_TLC549.v(82): truncated value with size 32 to match size of target (17)" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ADC_TLC549.v(147) " "Warning (10230): Verilog HDL assignment warning at ADC_TLC549.v(147): truncated value with size 32 to match size of target (3)" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "ADC_TLC549.v" "Div2" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 161 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ADC_TLC549.v" "Mod2" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 161 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ADC_TLC549.v" "Div1" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 156 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ADC_TLC549.v" "Mod1" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 156 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ADC_TLC549.v" "Div0" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 151 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ADC_TLC549.v" "Mod0" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 151 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "ADC_TLC549.v" "Div3" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 166 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 161 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 161 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ufm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ufm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ufm " "Info: Found entity 1: lpm_divide_ufm" {  } { { "db/lpm_divide_ufm.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/lpm_divide_ufm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Info: Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i5f " "Info: Found entity 1: alt_u_div_i5f" {  } { { "db/alt_u_div_i5f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_i5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 161 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 161 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_k6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k6m " "Info: Found entity 1: lpm_divide_k6m" {  } { { "db/lpm_divide_k6m.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/lpm_divide_k6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Info: Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 156 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 156 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_kem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kem " "Info: Found entity 1: lpm_divide_kem" {  } { { "db/lpm_divide_kem.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/lpm_divide_kem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Info: Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Info: Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_u2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 151 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 151 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Info: Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 166 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Info: Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 166 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Info: Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Info: Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Info: Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~10 " "Info: Register \"state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tenvalue\[0\] " "Info: Register \"tenvalue\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_16_result_int\[0\]~0" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_16_result_int\[0\]~0" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_o2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1082 " "Info: Implemented 1082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1066 " "Info: Implemented 1066 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 18:44:11 2011 " "Info: Processing ended: Wed Feb 09 18:44:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Info: Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
