Generating HDL for page 11.10.15.1 LOGIC GATE RING F at 6/7/2020 2:11:12 PM
Old test bench file ALD_11_10_15_1_LOGIC_GATE_RING_F_tb.vhdl 50 lines preserved.
Ignoring Logic Block 1E with symbol R
Processing extension from block at 4B (Database ID=188796) to 4C (Database ID=188797)
Copied connection to extension input pin E to master block at 4B
Copied connection to extension input pin A to master block at 4B
Copied connection to extension input pin P to master block at 4B
Copied connection from extension output pin B to master block at 4B
Copied mapped pin B from extension 4C to master block at 4B
Copied mapped pin H from extension 4C to master block at 4B
Copied mapped pin K from extension 4C to master block at 4B
Copied mapped pin P from extension 4C to master block at 4B
Copied mapped pin T from extension 4C to master block at 4B
Moved connection from extension 4C pin B to be from master at 4B
Processing extension from block at 1B (Database ID=188799) to 1C (Database ID=188800)
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Copied connection from extension output pin C to master block at 1B
Moved connection from extension 1C pin C to be from master at 1B
Removed 24 outputs from Gate at 1B to ignored block(s)
Removed 3 outputs from Gate at 2E to ignored block(s)
Removed 2 outputs from Gate at 1G to ignored block(s)
Added LAMP signal LAMP_15A1F06
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_3B_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_C
	and logic function of Lamp
Generating Statement for block at 4B with output pin(s) of OUT_4B_F, OUT_4B_B
	and inputs of PS_LOGIC_GATE_E,PS_LOGIC_RING_ON_ADVANCE_1,MS_LOGIC_GATE_E,PS_LOGIC_RING_OFF_ADVANCE_1,MS_PROGRAM_RESET_3
	and logic function of Trigger
Generating Statement for block at 3B with output pin(s) of OUT_3B_D, OUT_3B_D, OUT_3B_D
	and inputs of OUT_4B_F
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_C, OUT_1B_C
	and inputs of OUT_3B_D
	and logic function of Special
Generating Statement for block at 3C with output pin(s) of OUT_3C_C, OUT_3C_C
	and inputs of OUT_4B_B
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_F
	and inputs of OUT_1B_C
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of OUT_1G_C
	and inputs of OUT_3C_C
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_F
	from gate output OUT_3B_D
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_F_1
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_F
	from gate output OUT_3C_C
Generating output sheet edge signal assignment to 
	signal MY_LOGIC_GATE_F_1
	from gate output OUT_2E_F
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_F_1
	from gate output OUT_1G_C
