module clk_divider #(parameter factor = 2)
(
	input logic clk_in,
	input logic Reset,
	output logic clk_out

)
logic [factor-1:0] counter;
always_ff @ (posedge clk or posedge Reset )
    begin 
        if (Reset) 
            counter <= 0;
        else 
            clkdiv <= ~ (clkdiv);
    end
   

endmodule
