<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - HA_LR.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../HA_LR.vhd" target="rtwreport_document_frame" id="linkToText_plain">HA_LR.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\HA_sys8\HA_LR.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2018-12-04 11:17:57</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.4 and HDL Coder 3.12</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1.30208e-06</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1.30208e-06</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        2.08333e-05</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- HA_left_data_out              ce_out        2.08333e-05</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- HA_right_data_out             ce_out        2.08333e-05</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Module: HA_LR</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Source Path: HA_sys8/HA_LR</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a><span class="KW">USE</span> work.HA_LR_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a><span class="KW">ENTITY</span> HA_LR <span class="KW">IS</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        HA_left_data_in                   :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="48">   48   </a>        Gain_B4_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="49">   49   </a>        Gain_B3_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="50">   50   </a>        Gain_B2_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="51">   51   </a>        Gain_B1_left                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="52">   52   </a>        Gain_all_left                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="53">   53   </a>        HA_right_data_in                  :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="54">   54   </a>        Gain_B4_right                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="55">   55   </a>        Gain_B3_right                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="56">   56   </a>        Gain_B2_right                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="57">   57   </a>        Gain_B1_right                     :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="58">   58   </a>        Gain_all_right                    :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="59">   59   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="60">   60   </a>        HA_left_data_out                  :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="61">   61   </a>        HA_right_data_out                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="62">   62   </a>        );
</span><span><a class="LN" id="63">   63   </a><span class="KW">END</span> HA_LR;
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66">   66   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> HA_LR <span class="KW">IS</span>
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">COMPONENT</span> HA_LR_tc
</span><span><a class="LN" id="70">   70   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          clk_enable                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          enb_16_1_1                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="74">   74   </a>          enb_8_4_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="75">   75   </a>          enb                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="76">   76   </a>          enb_1_1_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="77">   77   </a>          enb_8_16_1                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="78">   78   </a>          enb_1_4_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="79">   79   </a>          enb_1_8_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="80">   80   </a>          enb_4_32_1                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="81">   81   </a>          enb_1_16_0                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="82">   82   </a>          enb_1_32_0                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="83">   83   </a>          );
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">COMPONENT</span> HA_left
</span><span><a class="LN" id="87">   87   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          enb_4_32_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="90">   90   </a>          enb_8_16_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="91">   91   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="92">   92   </a>          enb_8_4_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="93">   93   </a>          enb_16_1_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="94">   94   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="95">   95   </a>          enb_1_32_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="96">   96   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="97">   97   </a>          enb_1_8_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="98">   98   </a>          enb_1_16_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="99">   99   </a>          data_in                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="100">  100   </a>          Gain_B4                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="101">  101   </a>          Gain_B3                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="102">  102   </a>          Gain_B2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="103">  103   </a>          Gain_B1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="104">  104   </a>          data_out                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="105">  105   </a>          );
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">COMPONENT</span> HA_right
</span><span><a class="LN" id="109">  109   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="110">  110   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="111">  111   </a>          enb_4_32_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="112">  112   </a>          enb_8_16_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="113">  113   </a>          enb_1_1_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="114">  114   </a>          enb_8_4_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="115">  115   </a>          enb_16_1_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="116">  116   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="117">  117   </a>          enb_1_32_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="118">  118   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="119">  119   </a>          enb_1_8_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="120">  120   </a>          enb_1_16_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="121">  121   </a>          data_in                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="122">  122   </a>          Gain_B4                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="123">  123   </a>          Gain_B3                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="124">  124   </a>          Gain_B2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="125">  125   </a>          Gain_B1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="126">  126   </a>          data_out                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="127">  127   </a>          );
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="129">  129   </a>
</span><span><a class="LN" id="130">  130   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HA_LR_tc
</span><span><a class="LN" id="132">  132   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HA_LR_tc(rtl);
</span><span><a class="LN" id="133">  133   </a>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HA_left
</span><span><a class="LN" id="135">  135   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HA_left(rtl);
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HA_right
</span><span><a class="LN" id="138">  138   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HA_right(rtl);
</span><span><a class="LN" id="139">  139   </a>
</span><span><a class="LN" id="140">  140   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> enb_4_32_1                       : std_logic;
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> enb_8_16_1                       : std_logic;
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> enb_1_1_1                        : std_logic;
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> enb_8_4_1                        : std_logic;
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> enb_16_1_1                       : std_logic;
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> enb_1_32_0                       : std_logic;
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> enb_1_4_0                        : std_logic;
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> enb_1_8_0                        : std_logic;
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> enb_1_16_0                       : std_logic;
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> d5f                              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> d5f_signed                       : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> SignumOutput                     : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> Gain_all_left_signed             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> SignumOutput_1                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> delayMatch4_reg                  : vector_of_signed2(0 <span class="KW">TO</span> 185);  <span class="CT">-- sfix2 [186]</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> SignumOutput_2                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> mul_sign_mul_temp                : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> mulOutput                        : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> Gain_left_in0_dtc_in_abs_y       : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En28</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> Gain_left_in0_dtc_in_abs_cast    : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En28</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> d5f_1                            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En28</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> d5f_2                            : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> slicedOutput                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> Gain_left_in1_dtc_in_abs_y       : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> Gain_left_in1_dtc_in_abs_cast    : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> Gain_all_left_1                  : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En16</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> Gain_all_left_2                  : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> slicedOutput_1                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_unsigned14(0 <span class="KW">TO</span> 185);  <span class="CT">-- ufix14 [186]</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> slicedOutput_2                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> slicedOutput_3                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> slicedOutput_4                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> reduced_reg_1                    : vector_of_unsigned18(0 <span class="KW">TO</span> 185);  <span class="CT">-- ufix18 [186]</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> slicedOutput_5                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> mulOutput_1                      : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> mulOutput_2                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> bitshiftoutput                   : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> mulOutput_3                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> mulOutput_4                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_1                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> mulOutput_5                      : unsigned(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix65</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> mulOutput_6                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">SIGNAL</span> mulOutput_7                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_2                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">SIGNAL</span> mulOutput_8                      : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">SIGNAL</span> mulOutput_9                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">SIGNAL</span> mulOutput_10                     : unsigned(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix65</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">SIGNAL</span> mulOutput_11                     : unsigned(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix66</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">SIGNAL</span> mulOutput_12                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">SIGNAL</span> SwitchComp_in2_uminus_in0        : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">SIGNAL</span> mulOutput_13                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">SIGNAL</span> mulOutput_14                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">SIGNAL</span> mulOutput_15                     : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En44</span>
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">SIGNAL</span> mulOutput_16                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">SIGNAL</span> d5f_3                            : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">SIGNAL</span> d5f_signed_1                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">SIGNAL</span> SignumOutput_3                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">SIGNAL</span> Gain_all_right_signed            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">SIGNAL</span> SignumOutput_4                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">SIGNAL</span> delayMatch9_reg                  : vector_of_signed2(0 <span class="KW">TO</span> 185);  <span class="CT">-- sfix2 [186]</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">SIGNAL</span> SignumOutput_5                   : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">SIGNAL</span> mul_sign1_mul_temp               : signed(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">SIGNAL</span> mulOutput_17                     : signed(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix2</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">SIGNAL</span> Gain_right_in0_dtc_in_abs_y      : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En28</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">SIGNAL</span> Gain_right_in0_dtc_in_abs_cast   : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En28</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">SIGNAL</span> d5f_4                            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En28</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">SIGNAL</span> d5f_5                            : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">SIGNAL</span> slicedOutput_6                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">SIGNAL</span> Gain_right_in1_dtc_in_abs_y      : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">SIGNAL</span> Gain_right_in1_dtc_in_abs_cast   : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">SIGNAL</span> Gain_all_right_1                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32_En16</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">SIGNAL</span> Gain_all_right_2                 : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">SIGNAL</span> slicedOutput_7                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">SIGNAL</span> reduced_reg_2                    : vector_of_unsigned14(0 <span class="KW">TO</span> 185);  <span class="CT">-- ufix14 [186]</span>
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">SIGNAL</span> slicedOutput_8                   : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">SIGNAL</span> slicedOutput_9                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">SIGNAL</span> slicedOutput_10                  : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">SIGNAL</span> reduced_reg_3                    : vector_of_unsigned18(0 <span class="KW">TO</span> 185);  <span class="CT">-- ufix18 [186]</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">SIGNAL</span> slicedOutput_11                  : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">SIGNAL</span> mulOutput_18                     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">SIGNAL</span> mulOutput_19                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_3                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">SIGNAL</span> mulOutput_20                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">SIGNAL</span> mulOutput_21                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_4                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">SIGNAL</span> mulOutput_22                     : unsigned(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix65</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">SIGNAL</span> mulOutput_23                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">SIGNAL</span> mulOutput_24                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">SIGNAL</span> bitshiftoutput_5                 : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">SIGNAL</span> mulOutput_25                     : unsigned(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix36</span>
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">SIGNAL</span> mulOutput_26                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">SIGNAL</span> mulOutput_27                     : unsigned(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix65</span>
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">SIGNAL</span> mulOutput_28                     : unsigned(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix66</span>
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">SIGNAL</span> mulOutput_29                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">SIGNAL</span> SwitchComp_in2_uminus1_in0       : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">SIGNAL</span> mulOutput_30                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">SIGNAL</span> mulOutput_31                     : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">SIGNAL</span> mulOutput_32                     : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En44</span>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">SIGNAL</span> mulOutput_33                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="243">  243   </a>
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="245">  245   </a>
</span><span><a class="LN" id="246">  246   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="247">  247   </a>  u_HA_LR_tc : HA_LR_tc
</span><span><a class="LN" id="248">  248   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="249">  249   </a>              reset =&gt; reset,
</span><span><a class="LN" id="250">  250   </a>              clk_enable =&gt; clk_enable,
</span><span><a class="LN" id="251">  251   </a>              enb_16_1_1 =&gt; enb_16_1_1,
</span><span><a class="LN" id="252">  252   </a>              enb_8_4_1 =&gt; enb_8_4_1,
</span><span><a class="LN" id="253">  253   </a>              enb =&gt; enb,
</span><span><a class="LN" id="254">  254   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="255">  255   </a>              enb_8_16_1 =&gt; enb_8_16_1,
</span><span><a class="LN" id="256">  256   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="257">  257   </a>              enb_1_8_0 =&gt; enb_1_8_0,
</span><span><a class="LN" id="258">  258   </a>              enb_4_32_1 =&gt; enb_4_32_1,
</span><span><a class="LN" id="259">  259   </a>              enb_1_16_0 =&gt; enb_1_16_0,
</span><span><a class="LN" id="260">  260   </a>              enb_1_32_0 =&gt; enb_1_32_0
</span><span><a class="LN" id="261">  261   </a>              );
</span><span><a class="LN" id="262">  262   </a>
</span><span><a class="LN" id="263" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  263   </a>  u_HA_left : HA_left
</span><span><a class="LN" id="264" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  264   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="265" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  265   </a>              reset =&gt; reset,
</span><span><a class="LN" id="266" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  266   </a>              enb_4_32_1 =&gt; enb_4_32_1,
</span><span><a class="LN" id="267" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  267   </a>              enb_8_16_1 =&gt; enb_8_16_1,
</span><span><a class="LN" id="268" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  268   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="269" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  269   </a>              enb_8_4_1 =&gt; enb_8_4_1,
</span><span><a class="LN" id="270" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  270   </a>              enb_16_1_1 =&gt; enb_16_1_1,
</span><span><a class="LN" id="271" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  271   </a>              enb =&gt; enb,
</span><span><a class="LN" id="272" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  272   </a>              enb_1_32_0 =&gt; enb_1_32_0,
</span><span><a class="LN" id="273" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  273   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  274   </a>              enb_1_8_0 =&gt; enb_1_8_0,
</span><span><a class="LN" id="275" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  275   </a>              enb_1_16_0 =&gt; enb_1_16_0,
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  276   </a>              data_in =&gt; HA_left_data_in,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  277   </a>              Gain_B4 =&gt; Gain_B4_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  278   </a>              Gain_B3 =&gt; Gain_B3_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  279   </a>              Gain_B2 =&gt; Gain_B2_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  280   </a>              Gain_B1 =&gt; Gain_B1_left,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  281   </a>              data_out =&gt; d5f  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model('HA_sys8:117')" name="code2model">  282   </a>              );
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  284   </a>  u_HA_right : HA_right
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  285   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  286   </a>              reset =&gt; reset,
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  287   </a>              enb_4_32_1 =&gt; enb_4_32_1,
</span><span><a class="LN" id="288" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  288   </a>              enb_8_16_1 =&gt; enb_8_16_1,
</span><span><a class="LN" id="289" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  289   </a>              enb_1_1_1 =&gt; enb_1_1_1,
</span><span><a class="LN" id="290" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  290   </a>              enb_8_4_1 =&gt; enb_8_4_1,
</span><span><a class="LN" id="291" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  291   </a>              enb_16_1_1 =&gt; enb_16_1_1,
</span><span><a class="LN" id="292" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  292   </a>              enb =&gt; enb,
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  293   </a>              enb_1_32_0 =&gt; enb_1_32_0,
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  294   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  295   </a>              enb_1_8_0 =&gt; enb_1_8_0,
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  296   </a>              enb_1_16_0 =&gt; enb_1_16_0,
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  297   </a>              data_in =&gt; HA_right_data_in,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  298   </a>              Gain_B4 =&gt; Gain_B4_right,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  299   </a>              Gain_B3 =&gt; Gain_B3_right,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="300" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  300   </a>              Gain_B2 =&gt; Gain_B2_right,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="301" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  301   </a>              Gain_B1 =&gt; Gain_B1_right,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="302" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  302   </a>              data_out =&gt; d5f_3  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="303" href="matlab:coder.internal.code2model('HA_sys8:703')" name="code2model">  303   </a>              );
</span><span><a class="LN" id="304">  304   </a>
</span><span><a class="LN" id="305">  305   </a>  d5f_signed &lt;= signed(d5f);
</span><span><a class="LN" id="306">  306   </a>
</span><span><a class="LN" id="307">  307   </a>
</span><span><a class="LN" id="308">  308   </a>  SignumOutput &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> d5f_signed &gt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="309">  309   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> d5f_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="310">  310   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="311">  311   </a>
</span><span><a class="LN" id="312">  312   </a>  Gain_all_left_signed &lt;= signed(Gain_all_left);
</span><span><a class="LN" id="313">  313   </a>
</span><span><a class="LN" id="314">  314   </a>
</span><span><a class="LN" id="315">  315   </a>  SignumOutput_1 &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> Gain_all_left_signed &gt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="316">  316   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> Gain_all_left_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="317">  317   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="318">  318   </a>
</span><span><a class="LN" id="319">  319   </a>  delayMatch4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="320">  320   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="321">  321   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="322">  322   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="323">  323   </a>        delayMatch4_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0#, 2));
</span><span><a class="LN" id="324">  324   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="325">  325   </a>        delayMatch4_reg(0) &lt;= SignumOutput_1;
</span><span><a class="LN" id="326">  326   </a>        delayMatch4_reg(1 <span class="KW">TO</span> 185) &lt;= delayMatch4_reg(0 <span class="KW">TO</span> 184);
</span><span><a class="LN" id="327">  327   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="328">  328   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="329">  329   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch4_process;
</span><span><a class="LN" id="330">  330   </a>
</span><span><a class="LN" id="331">  331   </a>  SignumOutput_2 &lt;= delayMatch4_reg(185);
</span><span><a class="LN" id="332">  332   </a>
</span><span><a class="LN" id="333">  333   </a>  mul_sign_mul_temp &lt;= SignumOutput * SignumOutput_2;
</span><span><a class="LN" id="334">  334   </a>  mulOutput &lt;= mul_sign_mul_temp(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="335">  335   </a>
</span><span><a class="LN" id="336">  336   </a>
</span><span><a class="LN" id="337">  337   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> mulOutput &gt; to_signed(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="338">  338   </a>      '0';
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340">  340   </a>  Gain_left_in0_dtc_in_abs_cast &lt;= resize(d5f_signed, 33);
</span><span><a class="LN" id="341">  341   </a>
</span><span><a class="LN" id="342">  342   </a>  Gain_left_in0_dtc_in_abs_y &lt;=  - (Gain_left_in0_dtc_in_abs_cast) <span class="KW">WHEN</span> d5f_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="343">  343   </a>      resize(d5f_signed, 33);
</span><span><a class="LN" id="344">  344   </a>  d5f_1 &lt;= unsigned(Gain_left_in0_dtc_in_abs_y(31 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>  d5f_2 &lt;= resize(d5f_1, 36);
</span><span><a class="LN" id="347">  347   </a>
</span><span><a class="LN" id="348">  348   </a>  slicedOutput &lt;= d5f_2(31 <span class="KW">DOWNTO</span> 18);
</span><span><a class="LN" id="349">  349   </a>
</span><span><a class="LN" id="350">  350   </a>  Gain_left_in1_dtc_in_abs_cast &lt;= resize(Gain_all_left_signed, 33);
</span><span><a class="LN" id="351">  351   </a>
</span><span><a class="LN" id="352">  352   </a>  Gain_left_in1_dtc_in_abs_y &lt;=  - (Gain_left_in1_dtc_in_abs_cast) <span class="KW">WHEN</span> Gain_all_left_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="353">  353   </a>      resize(Gain_all_left_signed, 33);
</span><span><a class="LN" id="354">  354   </a>  Gain_all_left_1 &lt;= unsigned(Gain_left_in1_dtc_in_abs_y(31 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="355">  355   </a>
</span><span><a class="LN" id="356">  356   </a>  Gain_all_left_2 &lt;= resize(Gain_all_left_1, 36);
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358">  358   </a>  slicedOutput_1 &lt;= Gain_all_left_2(31 <span class="KW">DOWNTO</span> 18);
</span><span><a class="LN" id="359">  359   </a>
</span><span><a class="LN" id="360">  360   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="361">  361   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="362">  362   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="363">  363   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="364">  364   </a>        reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" id="365">  365   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="366">  366   </a>        reduced_reg(0) &lt;= slicedOutput_1;
</span><span><a class="LN" id="367">  367   </a>        reduced_reg(1 <span class="KW">TO</span> 185) &lt;= reduced_reg(0 <span class="KW">TO</span> 184);
</span><span><a class="LN" id="368">  368   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="369">  369   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="370">  370   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="371">  371   </a>
</span><span><a class="LN" id="372">  372   </a>  slicedOutput_2 &lt;= reduced_reg(185);
</span><span><a class="LN" id="373">  373   </a>
</span><span><a class="LN" id="374">  374   </a>  slicedOutput_3 &lt;= d5f_2(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="375">  375   </a>
</span><span><a class="LN" id="376">  376   </a>  slicedOutput_4 &lt;= Gain_all_left_2(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="377">  377   </a>
</span><span><a class="LN" id="378">  378   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="379">  379   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="380">  380   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="381">  381   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="382">  382   </a>        reduced_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00000#, 18));
</span><span><a class="LN" id="383">  383   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="384">  384   </a>        reduced_reg_1(0) &lt;= slicedOutput_4;
</span><span><a class="LN" id="385">  385   </a>        reduced_reg_1(1 <span class="KW">TO</span> 185) &lt;= reduced_reg_1(0 <span class="KW">TO</span> 184);
</span><span><a class="LN" id="386">  386   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="387">  387   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="388">  388   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" id="389">  389   </a>
</span><span><a class="LN" id="390">  390   </a>  slicedOutput_5 &lt;= reduced_reg_1(185);
</span><span><a class="LN" id="391">  391   </a>
</span><span><a class="LN" id="392" href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model">  392   </a>  mulOutput_1 &lt;= slicedOutput * slicedOutput_2;
</span><span><a class="LN" id="393">  393   </a>
</span><span><a class="LN" id="394">  394   </a>  mulOutput_2 &lt;= resize(mulOutput_1, 64);
</span><span><a class="LN" id="395">  395   </a>
</span><span><a class="LN" id="396">  396   </a>  bitshiftoutput &lt;= mulOutput_2 <span class="KW">sll</span> 36;
</span><span><a class="LN" id="397">  397   </a>
</span><span><a class="LN" id="398" href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model">  398   </a>  mulOutput_3 &lt;= slicedOutput_3 * slicedOutput_2;
</span><span><a class="LN" id="399">  399   </a>
</span><span><a class="LN" id="400">  400   </a>  mulOutput_4 &lt;= resize(mulOutput_3, 64);
</span><span><a class="LN" id="401">  401   </a>
</span><span><a class="LN" id="402">  402   </a>  bitshiftoutput_1 &lt;= mulOutput_4 <span class="KW">sll</span> 18;
</span><span><a class="LN" id="403">  403   </a>
</span><span><a class="LN" id="404">  404   </a>  mulOutput_5 &lt;= resize(bitshiftoutput, 65) + resize(bitshiftoutput_1, 65);
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406" href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model">  406   </a>  mulOutput_6 &lt;= slicedOutput * slicedOutput_5;
</span><span><a class="LN" id="407">  407   </a>
</span><span><a class="LN" id="408">  408   </a>  mulOutput_7 &lt;= resize(mulOutput_6, 64);
</span><span><a class="LN" id="409">  409   </a>
</span><span><a class="LN" id="410">  410   </a>  bitshiftoutput_2 &lt;= mulOutput_7 <span class="KW">sll</span> 18;
</span><span><a class="LN" id="411">  411   </a>
</span><span><a class="LN" id="412" href="matlab:coder.internal.code2model('HA_sys8:683')" name="code2model">  412   </a>  mulOutput_8 &lt;= slicedOutput_3 * slicedOutput_5;
</span><span><a class="LN" id="413">  413   </a>
</span><span><a class="LN" id="414">  414   </a>  mulOutput_9 &lt;= resize(mulOutput_8, 64);
</span><span><a class="LN" id="415">  415   </a>
</span><span><a class="LN" id="416">  416   </a>  mulOutput_10 &lt;= resize(bitshiftoutput_2, 65) + resize(mulOutput_9, 65);
</span><span><a class="LN" id="417">  417   </a>
</span><span><a class="LN" id="418">  418   </a>  mulOutput_11 &lt;= resize(mulOutput_5, 66) + resize(mulOutput_10, 66);
</span><span><a class="LN" id="419">  419   </a>
</span><span><a class="LN" id="420">  420   </a>  mulOutput_12 &lt;= signed(mulOutput_11);
</span><span><a class="LN" id="421">  421   </a>
</span><span><a class="LN" id="422">  422   </a>  SwitchComp_in2_uminus_in0 &lt;=  - (resize(mulOutput_12, 67));
</span><span><a class="LN" id="423">  423   </a>  mulOutput_13 &lt;= SwitchComp_in2_uminus_in0(65 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="424">  424   </a>
</span><span><a class="LN" id="425">  425   </a>
</span><span><a class="LN" id="426">  426   </a>  mulOutput_14 &lt;= mulOutput_13 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="427">  427   </a>      mulOutput_12;
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429">  429   </a>  mulOutput_15 &lt;= mulOutput_14(63 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="430">  430   </a>
</span><span><a class="LN" id="431">  431   </a>
</span><span><a class="LN" id="432">  432   </a>  mulOutput_16 &lt;= X<font color="#1122ff">&quot;7FFFFFFF&quot;</font> <span class="KW">WHEN</span> (mulOutput_15(63) = '0') <span class="KW">AND</span> (mulOutput_15(62 <span class="KW">DOWNTO</span> 47) /= X<font color="#1122ff">&quot;0000&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" id="433">  433   </a>      X<font color="#1122ff">&quot;80000000&quot;</font> <span class="KW">WHEN</span> (mulOutput_15(63) = '1') <span class="KW">AND</span> (mulOutput_15(62 <span class="KW">DOWNTO</span> 47) /= X<font color="#1122ff">&quot;FFFF&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" id="434">  434   </a>      mulOutput_15(47 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" id="435">  435   </a>
</span><span><a class="LN" id="436">  436   </a>  HA_left_data_out &lt;= std_logic_vector(mulOutput_16);
</span><span><a class="LN" id="437">  437   </a>
</span><span><a class="LN" id="438">  438   </a>  d5f_signed_1 &lt;= signed(d5f_3);
</span><span><a class="LN" id="439">  439   </a>
</span><span><a class="LN" id="440">  440   </a>
</span><span><a class="LN" id="441">  441   </a>  SignumOutput_3 &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> d5f_signed_1 &gt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="442">  442   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> d5f_signed_1 &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="443">  443   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="444">  444   </a>
</span><span><a class="LN" id="445">  445   </a>  Gain_all_right_signed &lt;= signed(Gain_all_right);
</span><span><a class="LN" id="446">  446   </a>
</span><span><a class="LN" id="447">  447   </a>
</span><span><a class="LN" id="448">  448   </a>  SignumOutput_4 &lt;= to_signed(16#1#, 2) <span class="KW">WHEN</span> Gain_all_right_signed &gt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="449">  449   </a>      to_signed(-16#1#, 2) <span class="KW">WHEN</span> Gain_all_right_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="450">  450   </a>      to_signed(16#0#, 2);
</span><span><a class="LN" id="451">  451   </a>
</span><span><a class="LN" id="452">  452   </a>  delayMatch9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="453">  453   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="454">  454   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="455">  455   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="456">  456   </a>        delayMatch9_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0#, 2));
</span><span><a class="LN" id="457">  457   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="458">  458   </a>        delayMatch9_reg(0) &lt;= SignumOutput_4;
</span><span><a class="LN" id="459">  459   </a>        delayMatch9_reg(1 <span class="KW">TO</span> 185) &lt;= delayMatch9_reg(0 <span class="KW">TO</span> 184);
</span><span><a class="LN" id="460">  460   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="461">  461   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="462">  462   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch9_process;
</span><span><a class="LN" id="463">  463   </a>
</span><span><a class="LN" id="464">  464   </a>  SignumOutput_5 &lt;= delayMatch9_reg(185);
</span><span><a class="LN" id="465">  465   </a>
</span><span><a class="LN" id="466">  466   </a>  mul_sign1_mul_temp &lt;= SignumOutput_3 * SignumOutput_5;
</span><span><a class="LN" id="467">  467   </a>  mulOutput_17 &lt;= mul_sign1_mul_temp(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="468">  468   </a>
</span><span><a class="LN" id="469">  469   </a>
</span><span><a class="LN" id="470">  470   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> mulOutput_17 &gt; to_signed(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" id="471">  471   </a>      '0';
</span><span><a class="LN" id="472">  472   </a>
</span><span><a class="LN" id="473">  473   </a>  Gain_right_in0_dtc_in_abs_cast &lt;= resize(d5f_signed_1, 33);
</span><span><a class="LN" id="474">  474   </a>
</span><span><a class="LN" id="475">  475   </a>  Gain_right_in0_dtc_in_abs_y &lt;=  - (Gain_right_in0_dtc_in_abs_cast) <span class="KW">WHEN</span> d5f_signed_1 &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="476">  476   </a>      resize(d5f_signed_1, 33);
</span><span><a class="LN" id="477">  477   </a>  d5f_4 &lt;= unsigned(Gain_right_in0_dtc_in_abs_y(31 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="478">  478   </a>
</span><span><a class="LN" id="479">  479   </a>  d5f_5 &lt;= resize(d5f_4, 36);
</span><span><a class="LN" id="480">  480   </a>
</span><span><a class="LN" id="481">  481   </a>  slicedOutput_6 &lt;= d5f_5(31 <span class="KW">DOWNTO</span> 18);
</span><span><a class="LN" id="482">  482   </a>
</span><span><a class="LN" id="483">  483   </a>  Gain_right_in1_dtc_in_abs_cast &lt;= resize(Gain_all_right_signed, 33);
</span><span><a class="LN" id="484">  484   </a>
</span><span><a class="LN" id="485">  485   </a>  Gain_right_in1_dtc_in_abs_y &lt;=  - (Gain_right_in1_dtc_in_abs_cast) <span class="KW">WHEN</span> Gain_all_right_signed &lt; to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="486">  486   </a>      resize(Gain_all_right_signed, 33);
</span><span><a class="LN" id="487">  487   </a>  Gain_all_right_1 &lt;= unsigned(Gain_right_in1_dtc_in_abs_y(31 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="488">  488   </a>
</span><span><a class="LN" id="489">  489   </a>  Gain_all_right_2 &lt;= resize(Gain_all_right_1, 36);
</span><span><a class="LN" id="490">  490   </a>
</span><span><a class="LN" id="491">  491   </a>  slicedOutput_7 &lt;= Gain_all_right_2(31 <span class="KW">DOWNTO</span> 18);
</span><span><a class="LN" id="492">  492   </a>
</span><span><a class="LN" id="493">  493   </a>  reduced_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="494">  494   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="495">  495   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="496">  496   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="497">  497   </a>        reduced_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" id="498">  498   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="499">  499   </a>        reduced_reg_2(0) &lt;= slicedOutput_7;
</span><span><a class="LN" id="500">  500   </a>        reduced_reg_2(1 <span class="KW">TO</span> 185) &lt;= reduced_reg_2(0 <span class="KW">TO</span> 184);
</span><span><a class="LN" id="501">  501   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="502">  502   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="503">  503   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_2_process;
</span><span><a class="LN" id="504">  504   </a>
</span><span><a class="LN" id="505">  505   </a>  slicedOutput_8 &lt;= reduced_reg_2(185);
</span><span><a class="LN" id="506">  506   </a>
</span><span><a class="LN" id="507">  507   </a>  slicedOutput_9 &lt;= d5f_5(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="508">  508   </a>
</span><span><a class="LN" id="509">  509   </a>  slicedOutput_10 &lt;= Gain_all_right_2(17 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="510">  510   </a>
</span><span><a class="LN" id="511">  511   </a>  reduced_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="512">  512   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="513">  513   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="514">  514   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="515">  515   </a>        reduced_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#00000#, 18));
</span><span><a class="LN" id="516">  516   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="517">  517   </a>        reduced_reg_3(0) &lt;= slicedOutput_10;
</span><span><a class="LN" id="518">  518   </a>        reduced_reg_3(1 <span class="KW">TO</span> 185) &lt;= reduced_reg_3(0 <span class="KW">TO</span> 184);
</span><span><a class="LN" id="519">  519   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="520">  520   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="521">  521   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_3_process;
</span><span><a class="LN" id="522">  522   </a>
</span><span><a class="LN" id="523">  523   </a>  slicedOutput_11 &lt;= reduced_reg_3(185);
</span><span><a class="LN" id="524">  524   </a>
</span><span><a class="LN" id="525" href="matlab:coder.internal.code2model('HA_sys8:702')" name="code2model">  525   </a>  mulOutput_18 &lt;= slicedOutput_6 * slicedOutput_8;
</span><span><a class="LN" id="526">  526   </a>
</span><span><a class="LN" id="527">  527   </a>  mulOutput_19 &lt;= resize(mulOutput_18, 64);
</span><span><a class="LN" id="528">  528   </a>
</span><span><a class="LN" id="529">  529   </a>  bitshiftoutput_3 &lt;= mulOutput_19 <span class="KW">sll</span> 36;
</span><span><a class="LN" id="530">  530   </a>
</span><span><a class="LN" id="531" href="matlab:coder.internal.code2model('HA_sys8:702')" name="code2model">  531   </a>  mulOutput_20 &lt;= slicedOutput_9 * slicedOutput_8;
</span><span><a class="LN" id="532">  532   </a>
</span><span><a class="LN" id="533">  533   </a>  mulOutput_21 &lt;= resize(mulOutput_20, 64);
</span><span><a class="LN" id="534">  534   </a>
</span><span><a class="LN" id="535">  535   </a>  bitshiftoutput_4 &lt;= mulOutput_21 <span class="KW">sll</span> 18;
</span><span><a class="LN" id="536">  536   </a>
</span><span><a class="LN" id="537">  537   </a>  mulOutput_22 &lt;= resize(bitshiftoutput_3, 65) + resize(bitshiftoutput_4, 65);
</span><span><a class="LN" id="538">  538   </a>
</span><span><a class="LN" id="539" href="matlab:coder.internal.code2model('HA_sys8:702')" name="code2model">  539   </a>  mulOutput_23 &lt;= slicedOutput_6 * slicedOutput_11;
</span><span><a class="LN" id="540">  540   </a>
</span><span><a class="LN" id="541">  541   </a>  mulOutput_24 &lt;= resize(mulOutput_23, 64);
</span><span><a class="LN" id="542">  542   </a>
</span><span><a class="LN" id="543">  543   </a>  bitshiftoutput_5 &lt;= mulOutput_24 <span class="KW">sll</span> 18;
</span><span><a class="LN" id="544">  544   </a>
</span><span><a class="LN" id="545" href="matlab:coder.internal.code2model('HA_sys8:702')" name="code2model">  545   </a>  mulOutput_25 &lt;= slicedOutput_9 * slicedOutput_11;
</span><span><a class="LN" id="546">  546   </a>
</span><span><a class="LN" id="547">  547   </a>  mulOutput_26 &lt;= resize(mulOutput_25, 64);
</span><span><a class="LN" id="548">  548   </a>
</span><span><a class="LN" id="549">  549   </a>  mulOutput_27 &lt;= resize(bitshiftoutput_5, 65) + resize(mulOutput_26, 65);
</span><span><a class="LN" id="550">  550   </a>
</span><span><a class="LN" id="551">  551   </a>  mulOutput_28 &lt;= resize(mulOutput_22, 66) + resize(mulOutput_27, 66);
</span><span><a class="LN" id="552">  552   </a>
</span><span><a class="LN" id="553">  553   </a>  mulOutput_29 &lt;= signed(mulOutput_28);
</span><span><a class="LN" id="554">  554   </a>
</span><span><a class="LN" id="555">  555   </a>  SwitchComp_in2_uminus1_in0 &lt;=  - (resize(mulOutput_29, 67));
</span><span><a class="LN" id="556">  556   </a>  mulOutput_30 &lt;= SwitchComp_in2_uminus1_in0(65 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="557">  557   </a>
</span><span><a class="LN" id="558">  558   </a>
</span><span><a class="LN" id="559">  559   </a>  mulOutput_31 &lt;= mulOutput_30 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="560">  560   </a>      mulOutput_29;
</span><span><a class="LN" id="561">  561   </a>
</span><span><a class="LN" id="562">  562   </a>  mulOutput_32 &lt;= mulOutput_31(63 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="563">  563   </a>
</span><span><a class="LN" id="564">  564   </a>
</span><span><a class="LN" id="565">  565   </a>  mulOutput_33 &lt;= X<font color="#1122ff">&quot;7FFFFFFF&quot;</font> <span class="KW">WHEN</span> (mulOutput_32(63) = '0') <span class="KW">AND</span> (mulOutput_32(62 <span class="KW">DOWNTO</span> 47) /= X<font color="#1122ff">&quot;0000&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" id="566">  566   </a>      X<font color="#1122ff">&quot;80000000&quot;</font> <span class="KW">WHEN</span> (mulOutput_32(63) = '1') <span class="KW">AND</span> (mulOutput_32(62 <span class="KW">DOWNTO</span> 47) /= X<font color="#1122ff">&quot;FFFF&quot;</font>) <span class="KW">ELSE</span>
</span><span><a class="LN" id="567">  567   </a>      mulOutput_32(47 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" id="568">  568   </a>
</span><span><a class="LN" id="569">  569   </a>  HA_right_data_out &lt;= std_logic_vector(mulOutput_33);
</span><span><a class="LN" id="570">  570   </a>
</span><span><a class="LN" id="571">  571   </a>  ce_out &lt;= enb_1_1_1;
</span><span><a class="LN" id="572">  572   </a>
</span><span><a class="LN" id="573">  573   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="574">  574   </a>
</span><span><a class="LN" id="575">  575   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
