// Seed: 2502986857
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    output tri0 id_0,
    output tri  id_1,
    input  wand _id_2,
    output tri  id_3
);
  logic [id_2 : -1] id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd56,
    parameter id_13 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output wire id_12;
  module_0 modCall_1 ();
  output wire _id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  wire _id_13;
  wire id_14;
endmodule
