[04/06 00:39:53      0s] 
[04/06 00:39:53      0s] Cadence Innovus(TM) Implementation System.
[04/06 00:39:53      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/06 00:39:53      0s] 
[04/06 00:39:53      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[04/06 00:39:53      0s] Options:	
[04/06 00:39:53      0s] Date:		Sun Apr  6 00:39:53 2025
[04/06 00:39:53      0s] Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[04/06 00:39:53      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/06 00:39:53      0s] 
[04/06 00:39:53      0s] License:
[04/06 00:39:53      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/06 00:39:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/06 00:40:01      8s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[04/06 00:40:02      8s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/06 00:40:02      8s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[04/06 00:40:02      8s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/06 00:40:02      8s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[04/06 00:40:02      8s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[04/06 00:40:02      8s] @(#)CDS: CPE v20.10-p006
[04/06 00:40:02      8s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/06 00:40:02      8s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[04/06 00:40:02      8s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[04/06 00:40:02      8s] @(#)CDS: RCDB 11.15.0
[04/06 00:40:02      8s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[04/06 00:40:02      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29256_nc-csuaf4-l01.apporto.com_c11879_csufresno_CoIfdN.

[04/06 00:40:02      8s] Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.
[04/06 00:40:02      9s] 
[04/06 00:40:02      9s] **INFO:  MMMC transition support version v31-84 
[04/06 00:40:02      9s] 
[04/06 00:40:02      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/06 00:40:02      9s] <CMD> suppressMessage ENCEXT-2799
[04/06 00:40:02      9s] <CMD> win
[04/06 00:40:17     10s] <CMD> set init_verilog MAC_512.vg
[04/06 00:40:17     10s] <CMD> set init_top_cell MAC_512
[04/06 00:40:17     10s] <CMD> set init_mmmc_file MAC_512.view
[04/06 00:40:17     10s] <CMD> set init_gnd_net VSS
[04/06 00:40:17     10s] <CMD> set init_pwr_net VDD
[04/06 00:40:17     10s] <CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[04/06 00:40:17     10s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/06 00:40:17     10s] <CMD> set conf_qxconf_file NULL
[04/06 00:40:17     10s] <CMD> set conf_qxlib_file NULL
[04/06 00:40:17     10s] <CMD> set defHierChar /
[04/06 00:40:17     10s] <CMD> set distributed_client_message_echo 1
[04/06 00:40:17     10s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/06 00:40:17     10s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/06 00:40:17     10s] <CMD> set init_design_settop 0
[04/06 00:40:17     10s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 00:40:17     10s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 00:40:17     10s] <CMD> set latch_time_borrow_mode max_borrow
[04/06 00:40:17     10s] <CMD> set pegDefaultResScaleFactor 1
[04/06 00:40:17     10s] <CMD> set pegDetailResScaleFactor 1
[04/06 00:40:17     10s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 00:40:17     10s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 00:40:17     10s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/06 00:40:17     10s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/06 00:40:17     10s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 00:40:17     10s] <CMD> suppressMessage -silent GLOBAL-100
[04/06 00:40:17     10s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/06 00:40:17     10s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/06 00:40:17     10s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 00:40:17     10s] <CMD> suppressMessage -silent GLOBAL-100
[04/06 00:40:17     10s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/06 00:40:17     10s] <CMD> set timing_enable_default_delay_arc 1
[04/06 00:40:30     10s] <CMD> init_design
[04/06 00:40:30     10s] #% Begin Load MMMC data ... (date=04/06 00:40:30, mem=544.0M)
[04/06 00:40:30     10s] #% End Load MMMC data ... (date=04/06 00:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=544.2M, current mem=544.2M)
[04/06 00:40:30     10s] 
[04/06 00:40:30     10s] Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[04/06 00:40:30     10s] Set DBUPerIGU to M2 pitch 380.
[04/06 00:40:30     10s] 
[04/06 00:40:30     10s] viaInitial starts at Sun Apr  6 00:40:30 2025
viaInitial ends at Sun Apr  6 00:40:30 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/06 00:40:30     10s] Loading view definition file from MAC_512.view
[04/06 00:40:30     10s] Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[04/06 00:40:31     11s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/06 00:40:31     11s] Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[04/06 00:40:33     13s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/06 00:40:33     13s] Ending "PreSetAnalysisView" (total cpu=0:00:02.5, real=0:00:03.0, peak res=676.0M, current mem=564.5M)
[04/06 00:40:33     13s] *** End library_loading (cpu=0.04min, real=0.05min, mem=29.0M, fe_cpu=0.22min, fe_real=0.67min, fe_mem=736.2M) ***
[04/06 00:40:33     13s] #% Begin Load netlist data ... (date=04/06 00:40:33, mem=564.5M)
[04/06 00:40:33     13s] *** Begin netlist parsing (mem=736.2M) ***
[04/06 00:40:33     13s] Created 134 new cells from 2 timing libraries.
[04/06 00:40:33     13s] Reading netlist ...
[04/06 00:40:33     13s] Backslashed names will retain backslash and a trailing blank character.
[04/06 00:40:33     13s] Reading verilog netlist 'MAC_512.vg'
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] *** Memory Usage v#1 (Current mem = 749.223M, initial mem = 268.238M) ***
[04/06 00:40:33     13s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=749.2M) ***
[04/06 00:40:33     13s] #% End Load netlist data ... (date=04/06 00:40:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=582.4M, current mem=582.4M)
[04/06 00:40:33     13s] Set top cell to MAC_512.
[04/06 00:40:33     13s] Hooked 268 DB cells to tlib cells.
[04/06 00:40:33     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=589.3M, current mem=589.3M)
[04/06 00:40:33     13s] Starting recursive module instantiation check.
[04/06 00:40:33     13s] No recursion found.
[04/06 00:40:33     13s] Building hierarchical netlist for Cell MAC_512 ...
[04/06 00:40:33     13s] *** Netlist is unique.
[04/06 00:40:33     13s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/06 00:40:33     13s] ** info: there are 269 modules.
[04/06 00:40:33     13s] ** info: there are 35970 stdCell insts.
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] *** Memory Usage v#1 (Current mem = 803.648M, initial mem = 268.238M) ***
[04/06 00:40:33     13s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/06 00:40:33     13s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/06 00:40:33     13s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/06 00:40:33     13s] Set Default Net Delay as 1000 ps.
[04/06 00:40:33     13s] Set Default Net Load as 0.5 pF. 
[04/06 00:40:33     13s] Set Default Input Pin Transition as 0.1 ps.
[04/06 00:40:33     13s] Extraction setup Started 
[04/06 00:40:33     13s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 00:40:33     13s] Type 'man IMPEXT-2773' for more detail.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 00:40:33     13s] Summary of Active RC-Corners : 
[04/06 00:40:33     13s]  
[04/06 00:40:33     13s]  Analysis View: worst
[04/06 00:40:33     13s]     RC-Corner Name        : default_rc_corner
[04/06 00:40:33     13s]     RC-Corner Index       : 0
[04/06 00:40:33     13s]     RC-Corner Temperature : 25 Celsius
[04/06 00:40:33     13s]     RC-Corner Cap Table   : ''
[04/06 00:40:33     13s]     RC-Corner PreRoute Res Factor         : 1
[04/06 00:40:33     13s]     RC-Corner PreRoute Cap Factor         : 1
[04/06 00:40:33     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/06 00:40:33     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/06 00:40:33     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/06 00:40:33     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/06 00:40:33     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/06 00:40:33     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/06 00:40:33     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/06 00:40:33     13s]  
[04/06 00:40:33     13s]  Analysis View: fast
[04/06 00:40:33     13s]     RC-Corner Name        : default_rc_corner
[04/06 00:40:33     13s]     RC-Corner Index       : 0
[04/06 00:40:33     13s]     RC-Corner Temperature : 25 Celsius
[04/06 00:40:33     13s]     RC-Corner Cap Table   : ''
[04/06 00:40:33     13s]     RC-Corner PreRoute Res Factor         : 1
[04/06 00:40:33     13s]     RC-Corner PreRoute Cap Factor         : 1
[04/06 00:40:33     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/06 00:40:33     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/06 00:40:33     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/06 00:40:33     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/06 00:40:33     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/06 00:40:33     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/06 00:40:33     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/06 00:40:33     13s] LayerId::1 widthSet size::1
[04/06 00:40:33     13s] LayerId::2 widthSet size::1
[04/06 00:40:33     13s] LayerId::3 widthSet size::1
[04/06 00:40:33     13s] LayerId::4 widthSet size::1
[04/06 00:40:33     13s] LayerId::5 widthSet size::1
[04/06 00:40:33     13s] LayerId::6 widthSet size::1
[04/06 00:40:33     13s] LayerId::7 widthSet size::1
[04/06 00:40:33     13s] LayerId::8 widthSet size::1
[04/06 00:40:33     13s] LayerId::9 widthSet size::1
[04/06 00:40:33     13s] LayerId::10 widthSet size::1
[04/06 00:40:33     13s] Updating RC grid for preRoute extraction ...
[04/06 00:40:33     13s] Initializing multi-corner resistance tables ...
[04/06 00:40:33     13s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 00:40:33     13s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 00:40:33     13s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[04/06 00:40:33     13s] *Info: initialize multi-corner CTS.
[04/06 00:40:33     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=783.8M, current mem=619.1M)
[04/06 00:40:33     13s] Reading timing constraints file 'MAC_512.sdc' ...
[04/06 00:40:33     13s] Current (total cpu=0:00:13.9, real=0:00:40.0, peak res=795.6M, current mem=795.6M)
[04/06 00:40:33     13s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
[04/06 00:40:33     13s] WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=815.1M, current mem=815.1M)
[04/06 00:40:33     13s] Current (total cpu=0:00:14.0, real=0:00:40.0, peak res=815.1M, current mem=815.1M)
[04/06 00:40:33     13s] Creating Cell Server ...(0, 1, 1, 1)
[04/06 00:40:33     13s] Summary for sequential cells identification: 
[04/06 00:40:33     13s]   Identified SBFF number: 16
[04/06 00:40:33     13s]   Identified MBFF number: 0
[04/06 00:40:33     13s]   Identified SB Latch number: 0
[04/06 00:40:33     13s]   Identified MB Latch number: 0
[04/06 00:40:33     13s]   Not identified SBFF number: 0
[04/06 00:40:33     13s]   Not identified MBFF number: 0
[04/06 00:40:33     13s]   Not identified SB Latch number: 0
[04/06 00:40:33     13s]   Not identified MB Latch number: 0
[04/06 00:40:33     13s]   Number of sequential cells which are not FFs: 13
[04/06 00:40:33     13s] Total number of combinational cells: 99
[04/06 00:40:33     13s] Total number of sequential cells: 29
[04/06 00:40:33     13s] Total number of tristate cells: 6
[04/06 00:40:33     13s] Total number of level shifter cells: 0
[04/06 00:40:33     13s] Total number of power gating cells: 0
[04/06 00:40:33     13s] Total number of isolation cells: 0
[04/06 00:40:33     13s] Total number of power switch cells: 0
[04/06 00:40:33     13s] Total number of pulse generator cells: 0
[04/06 00:40:33     13s] Total number of always on buffers: 0
[04/06 00:40:33     13s] Total number of retention cells: 0
[04/06 00:40:33     13s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/06 00:40:33     13s] Total number of usable buffers: 9
[04/06 00:40:33     13s] List of unusable buffers:
[04/06 00:40:33     13s] Total number of unusable buffers: 0
[04/06 00:40:33     13s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/06 00:40:33     13s] Total number of usable inverters: 6
[04/06 00:40:33     13s] List of unusable inverters:
[04/06 00:40:33     13s] Total number of unusable inverters: 0
[04/06 00:40:33     13s] List of identified usable delay cells:
[04/06 00:40:33     13s] Total number of identified usable delay cells: 0
[04/06 00:40:33     13s] List of identified unusable delay cells:
[04/06 00:40:33     13s] Total number of identified unusable delay cells: 0
[04/06 00:40:33     13s] Creating Cell Server, finished. 
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/06 00:40:33     13s] Deleting Cell Server ...
[04/06 00:40:33     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=836.8M, current mem=836.8M)
[04/06 00:40:33     13s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 00:40:33     13s] Summary for sequential cells identification: 
[04/06 00:40:33     13s]   Identified SBFF number: 16
[04/06 00:40:33     13s]   Identified MBFF number: 0
[04/06 00:40:33     13s]   Identified SB Latch number: 0
[04/06 00:40:33     13s]   Identified MB Latch number: 0
[04/06 00:40:33     13s]   Not identified SBFF number: 0
[04/06 00:40:33     13s]   Not identified MBFF number: 0
[04/06 00:40:33     13s]   Not identified SB Latch number: 0
[04/06 00:40:33     13s]   Not identified MB Latch number: 0
[04/06 00:40:33     13s]   Number of sequential cells which are not FFs: 13
[04/06 00:40:33     13s]  Visiting view : worst
[04/06 00:40:33     13s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 00:40:33     13s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 00:40:33     13s]  Visiting view : fast
[04/06 00:40:33     13s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 00:40:33     13s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 00:40:33     13s]  Setting StdDelay to 8.40
[04/06 00:40:33     13s] Creating Cell Server, finished. 
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] 
[04/06 00:40:33     13s] *** Summary of all messages that are not suppressed in this session:
[04/06 00:40:33     13s] Severity  ID               Count  Summary                                  
[04/06 00:40:33     13s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/06 00:40:33     13s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/06 00:40:33     14s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/06 00:40:33     14s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/06 00:40:33     14s] *** Message Summary: 22 warning(s), 0 error(s)
[04/06 00:40:33     14s] 
[04/06 00:40:39     14s] <CMD> getIoFlowFlag
[04/06 00:40:46     14s] <CMD> loadFPlan MAC_512.fp
[04/06 00:40:46     14s] Reading floorplan file - MAC_512.fp (mem = 1046.9M).
[04/06 00:40:46     14s] #% Begin Load floorplan data ... (date=04/06 00:40:46, mem=848.5M)
[04/06 00:40:46     14s] *info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
[04/06 00:40:46     14s] Deleting old partition specification.
[04/06 00:40:46     14s] Set FPlanBox to (0 0 687040 681520)
[04/06 00:40:46     14s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/06 00:40:46     14s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/06 00:40:46     14s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/06 00:40:46     14s]  ... processed partition successfully.
[04/06 00:40:46     14s] Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Fri Apr  4 04:27:31 2025, version: 1)
[04/06 00:40:46     14s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=849.1M, current mem=849.1M)
[04/06 00:40:46     14s] Extracting standard cell pins and blockage ...... 
[04/06 00:40:46     14s] Pin and blockage extraction finished
[04/06 00:40:46     14s] #% End Load floorplan data ... (date=04/06 00:40:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=849.7M, current mem=849.7M)
[04/06 00:40:46     14s] <CMD> setDrawView fplan
[04/06 00:40:46     14s] <CMD> fit
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingOffset 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingThreshold 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingLayers {}
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingOffset 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingThreshold 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingLayers {}
[04/06 00:47:14     31s] <CMD> set sprCreateIeStripeWidth 10.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeStripeWidth 10.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingOffset 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingThreshold 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeRingLayers {}
[04/06 00:47:14     31s] <CMD> set sprCreateIeStripeWidth 10.0
[04/06 00:47:14     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/06 00:49:41     37s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/06 00:49:41     37s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VSS VDD } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
[04/06 00:49:41     37s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/06 00:49:41     37s] *** Begin SPECIAL ROUTE on Sun Apr  6 00:49:41 2025 ***
[04/06 00:49:41     37s] SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/MAC_512/Innovus
[04/06 00:49:41     37s] SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)
[04/06 00:49:41     37s] 
[04/06 00:49:41     37s] Begin option processing ...
[04/06 00:49:41     37s] srouteConnectPowerBump set to false
[04/06 00:49:41     37s] routeSelectNet set to "VSS VDD"
[04/06 00:49:41     37s] routeSpecial set to true
[04/06 00:49:41     37s] srouteBottomLayerLimit set to 1
[04/06 00:49:41     37s] srouteBottomTargetLayerLimit set to 1
[04/06 00:49:41     37s] srouteConnectBlockPin set to false
[04/06 00:49:41     37s] srouteConnectConverterPin set to false
[04/06 00:49:41     37s] srouteConnectPadPin set to false
[04/06 00:49:41     37s] srouteConnectStripe set to false
[04/06 00:49:41     37s] srouteCrossoverViaBottomLayer set to 1
[04/06 00:49:41     37s] srouteCrossoverViaTopLayer set to 10
[04/06 00:49:41     37s] srouteFollowCorePinEnd set to 3
[04/06 00:49:41     37s] srouteFollowPadPin set to false
[04/06 00:49:41     37s] srouteJogControl set to "preferWithChanges differentLayer"
[04/06 00:49:41     37s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/06 00:49:41     37s] sroutePadPinAllPorts set to true
[04/06 00:49:41     37s] sroutePreserveExistingRoutes set to true
[04/06 00:49:41     37s] srouteRoutePowerBarPortOnBothDir set to true
[04/06 00:49:41     37s] srouteStopBlockPin set to "nearestTarget"
[04/06 00:49:41     37s] srouteTopLayerLimit set to 10
[04/06 00:49:41     37s] srouteTopTargetLayerLimit set to 10
[04/06 00:49:41     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2163.00 megs.
[04/06 00:49:41     37s] 
[04/06 00:49:41     37s] Reading DB technology information...
[04/06 00:49:41     37s] Finished reading DB technology information.
[04/06 00:49:41     37s] Reading floorplan and netlist information...
[04/06 00:49:41     37s] Finished reading floorplan and netlist information.
[04/06 00:49:41     37s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/06 00:49:41     37s] Read in 134 macros, 16 used
[04/06 00:49:41     37s] Read in 16 components
[04/06 00:49:41     37s]   16 core components: 16 unplaced, 0 placed, 0 fixed
[04/06 00:49:41     37s] Read in 771 logical pins
[04/06 00:49:41     37s] Read in 771 nets
[04/06 00:49:41     37s] Read in 2 special nets, 2 routed
[04/06 00:49:41     37s] Read in 32 terminals
[04/06 00:49:41     37s] 2 nets selected.
[04/06 00:49:41     37s] 
[04/06 00:49:41     37s] Begin power routing ...
[04/06 00:49:41     37s] CPU time for FollowPin 0 seconds
[04/06 00:49:41     37s] CPU time for FollowPin 0 seconds
[04/06 00:49:41     38s]   Number of Core ports routed: 460
[04/06 00:49:41     38s]   Number of Followpin connections: 230
[04/06 00:49:41     38s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2178.00 megs.
[04/06 00:49:41     38s] 
[04/06 00:49:41     38s] 
[04/06 00:49:41     38s] 
[04/06 00:49:41     38s]  Begin updating DB with routing results ...
[04/06 00:49:41     38s]  Updating DB with 0 via definition ...
[04/06 00:49:41     38s] sroute created 690 wires.
[04/06 00:49:41     38s] ViaGen created 4140 vias, deleted 0 via to avoid violation.
[04/06 00:49:41     38s] +--------+----------------+----------------+
[04/06 00:49:41     38s] |  Layer |     Created    |     Deleted    |
[04/06 00:49:41     38s] +--------+----------------+----------------+
[04/06 00:49:41     38s] | metal1 |       690      |       NA       |
[04/06 00:49:41     38s] |  via1  |       460      |        0       |
[04/06 00:49:41     38s] |  via2  |       460      |        0       |
[04/06 00:49:41     38s] |  via3  |       460      |        0       |
[04/06 00:49:41     38s] |  via4  |       460      |        0       |
[04/06 00:49:41     38s] |  via5  |       460      |        0       |
[04/06 00:49:41     38s] |  via6  |       460      |        0       |
[04/06 00:49:41     38s] |  via7  |       460      |        0       |
[04/06 00:49:41     38s] |  via8  |       460      |        0       |
[04/06 00:49:41     38s] |  via9  |       460      |        0       |
[04/06 00:49:41     38s] +--------+----------------+----------------+
[04/06 00:49:54     38s] <CMD> saveFPlan MAC_512.fp
[04/06 01:20:46    119s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/06 01:20:46    119s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VSS VDD } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
[04/06 01:20:46    119s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/06 01:20:46    119s] *** Begin SPECIAL ROUTE on Sun Apr  6 01:20:46 2025 ***
[04/06 01:20:46    119s] SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/MAC_512/Innovus
[04/06 01:20:46    119s] SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)
[04/06 01:20:46    119s] 
[04/06 01:20:46    119s] Begin option processing ...
[04/06 01:20:46    119s] srouteConnectPowerBump set to false
[04/06 01:20:46    119s] routeSelectNet set to "VSS VDD"
[04/06 01:20:46    119s] routeSpecial set to true
[04/06 01:20:46    119s] srouteBottomLayerLimit set to 1
[04/06 01:20:46    119s] srouteBottomTargetLayerLimit set to 1
[04/06 01:20:46    119s] srouteConnectBlockPin set to false
[04/06 01:20:46    119s] srouteConnectConverterPin set to false
[04/06 01:20:46    119s] srouteConnectPadPin set to false
[04/06 01:20:46    119s] srouteConnectStripe set to false
[04/06 01:20:46    119s] srouteCrossoverViaBottomLayer set to 1
[04/06 01:20:46    119s] srouteCrossoverViaTopLayer set to 10
[04/06 01:20:46    119s] srouteFollowCorePinEnd set to 3
[04/06 01:20:46    119s] srouteFollowPadPin set to false
[04/06 01:20:46    119s] srouteJogControl set to "preferWithChanges differentLayer"
[04/06 01:20:46    119s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/06 01:20:46    119s] sroutePadPinAllPorts set to true
[04/06 01:20:46    119s] sroutePreserveExistingRoutes set to true
[04/06 01:20:46    119s] srouteRoutePowerBarPortOnBothDir set to true
[04/06 01:20:46    119s] srouteStopBlockPin set to "nearestTarget"
[04/06 01:20:46    119s] srouteTopLayerLimit set to 10
[04/06 01:20:46    119s] srouteTopTargetLayerLimit set to 10
[04/06 01:20:46    119s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2178.00 megs.
[04/06 01:20:46    119s] 
[04/06 01:20:46    119s] Reading DB technology information...
[04/06 01:20:46    119s] Finished reading DB technology information.
[04/06 01:20:46    119s] Reading floorplan and netlist information...
[04/06 01:20:46    119s] Finished reading floorplan and netlist information.
[04/06 01:20:46    119s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/06 01:20:46    119s] Read in 134 macros, 16 used
[04/06 01:20:46    119s] Read in 16 components
[04/06 01:20:46    119s]   16 core components: 16 unplaced, 0 placed, 0 fixed
[04/06 01:20:46    119s] Read in 771 logical pins
[04/06 01:20:46    119s] Read in 771 nets
[04/06 01:20:46    119s] Read in 2 special nets, 2 routed
[04/06 01:20:46    119s] Read in 32 terminals
[04/06 01:20:46    119s] 2 nets selected.
[04/06 01:20:46    119s] 
[04/06 01:20:46    119s] Begin power routing ...
[04/06 01:20:47    119s] CPU time for FollowPin 0 seconds
[04/06 01:20:47    119s] CPU time for FollowPin 0 seconds
[04/06 01:20:47    119s]   Number of Core ports routed: 0
[04/06 01:20:47    119s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2181.00 megs.
[04/06 01:20:47    119s] 
[04/06 01:20:47    119s] 
[04/06 01:20:47    119s] 
[04/06 01:20:47    119s]  Begin updating DB with routing results ...
[04/06 01:20:47    119s]  Updating DB with 0 via definition ...
[04/06 01:20:47    119s] sroute created 0 wire.
[04/06 01:20:47    119s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/06 01:30:46    145s] <CMD> zoomBox -96.12950 -41.98400 389.91800 398.99950
[04/06 01:30:56    146s] <CMD> loadFPlan MAC_512.fp
[04/06 01:30:56    146s] Reading floorplan file - MAC_512.fp (mem = 1070.4M).
[04/06 01:30:56    146s] #% Begin Load floorplan data ... (date=04/06 01:30:56, mem=887.4M)
[04/06 01:30:56    146s] *info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
[04/06 01:30:56    146s] Deleting old partition specification.
[04/06 01:30:56    146s]  ... processed partition successfully.
[04/06 01:30:56    146s] Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
[04/06 01:30:56    146s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=887.5M, current mem=887.5M)
[04/06 01:30:56    146s] #% End Load floorplan data ... (date=04/06 01:30:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=887.5M, current mem=886.2M)
[04/06 01:30:56    146s] <CMD> setDrawView fplan
[04/06 01:30:56    146s] <CMD> fit
[04/06 01:31:01    146s]  *** Starting Verify Geometry (MEM: 1070.4) ***
[04/06 01:31:01    146s] 
[04/06 01:31:01    146s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[04/06 01:31:01    146s]   VERIFY GEOMETRY ...... Starting Verification
[04/06 01:31:01    146s]   VERIFY GEOMETRY ...... Initializing
[04/06 01:31:01    146s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/06 01:31:01    146s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/06 01:31:01    146s]                   ...... bin size: 2160
[04/06 01:31:01    146s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/06 01:31:02    146s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[04/06 01:31:02    146s] VG: elapsed time: 1.00
[04/06 01:31:02    146s] Begin Summary ...
[04/06 01:31:02    146s]   Cells       : 0
[04/06 01:31:02    146s]   SameNet     : 0
[04/06 01:31:02    146s]   Wiring      : 0
[04/06 01:31:02    146s]   Antenna     : 0
[04/06 01:31:02    146s]   Short       : 0
[04/06 01:31:02    146s]   Overlap     : 0
[04/06 01:31:02    146s] End Summary
[04/06 01:31:02    146s] 
[04/06 01:31:02    146s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/06 01:31:02    146s] 
[04/06 01:31:02    146s] **********End: VERIFY GEOMETRY**********
[04/06 01:31:02    146s]  *** verify geometry (CPU: 0:00:00.2  MEM: 110.0M)
[04/06 01:31:02    146s] 
[04/06 01:44:06    181s] <CMD> set ptngSprNoRefreshPins 1
[04/06 01:44:06    181s] <CMD> setPtnPinStatus -cell MAC_512 -pin clk -status unplaced -silent
[04/06 01:44:06    181s] <CMD> set ptngSprNoRefreshPins 0
[04/06 01:44:06    181s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[04/06 01:44:48    183s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:44:48    183s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:44:48    183s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1.0 -pin clk
[04/06 01:44:48    183s] #create default rule from bind_ndr_rule rule=0x7f85c7f68110 0x7f85ace68018
[04/06 01:44:48    183s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:44:48    183s] Successfully spread [1] pins.
[04/06 01:44:48    183s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1084.4M).
[04/06 01:44:48    183s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:45:00    184s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:45:00    184s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:45:00    184s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin clk
[04/06 01:45:00    184s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:45:00    184s] Successfully spread [1] pins.
[04/06 01:45:00    184s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1085.4M).
[04/06 01:45:00    184s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:45:16    185s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:45:16    185s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:45:16    185s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin en
[04/06 01:45:16    185s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:45:16    185s] Successfully spread [1] pins.
[04/06 01:45:16    185s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1086.4M).
[04/06 01:45:16    185s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:45:27    186s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:45:27    186s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:45:27    186s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin rst_n
[04/06 01:45:27    186s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:45:27    186s] Successfully spread [1] pins.
[04/06 01:45:27    186s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1086.4M).
[04/06 01:45:27    186s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:45:47    187s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:45:47    187s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:45:47    187s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:45:47    187s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:45:47    187s] Successfully spread [128] pins.
[04/06 01:45:47    187s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.4M).
[04/06 01:45:47    187s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:45:51    187s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:45:51    187s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:45:51    187s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 01:45:51    187s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:45:51    187s] Successfully spread [512] pins.
[04/06 01:45:51    187s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1088.4M).
[04/06 01:45:51    187s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:46:16    188s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:46:16    188s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:46:16    188s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -side Right -layer 1 -assign 343.52 206.29 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 01:46:16    188s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[04/06 01:46:16    188s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:46:16    188s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1088.4M).
[04/06 01:46:16    188s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:46:18    189s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:46:18    189s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:46:18    189s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing -0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 01:46:18    189s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:46:32    189s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:46:32    189s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:46:32    189s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing -0.14 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:46:32    189s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:46:42    190s] <CMD> set ptngSprNoRefreshPins 1
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[0]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[1]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[2]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[3]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[4]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[5]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[6]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[7]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[8]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[9]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[10]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[11]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[12]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[13]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[14]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[15]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[16]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[17]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[18]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[19]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[20]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[21]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[22]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[23]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[24]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[25]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[26]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[27]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[28]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[29]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[30]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[31]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[32]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[33]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[34]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[35]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[36]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[37]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[38]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[39]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[40]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[41]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[42]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[43]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[44]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[45]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[46]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[47]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[48]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[49]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[50]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[51]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[52]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[53]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[54]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[55]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[56]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[57]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[58]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[59]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[60]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[61]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[62]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[63]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[64]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[65]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[66]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[67]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[68]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[69]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[70]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[71]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[72]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[73]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[74]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[75]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[76]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[77]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[78]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[79]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[80]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[81]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[82]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[83]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[84]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[85]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[86]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[87]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[88]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[89]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[90]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[91]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[92]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[93]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[94]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[95]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[96]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[97]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[98]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[99]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[100]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[101]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[102]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[103]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[104]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[105]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[106]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[107]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[108]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[109]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[110]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[111]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[112]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[113]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[114]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[115]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[116]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[117]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[118]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[119]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[120]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[121]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[122]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[123]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[124]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[125]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[126]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[127]} -status unplaced -silent
[04/06 01:46:42    190s] <CMD> set ptngSprNoRefreshPins 0
[04/06 01:46:42    190s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[04/06 01:46:46    190s] <CMD> fit
[04/06 01:46:47    190s] <CMD> zoomBox -294.73300 95.41250 638.25300 470.24850
[04/06 01:46:48    190s] <CMD> zoomBox -187.48050 121.26800 605.55750 439.87850
[04/06 01:46:48    191s] <CMD> zoomBox 39.26250 152.07900 526.28700 347.74550
[04/06 01:46:48    191s] <CMD> zoomBox 137.42000 162.91150 489.29600 304.28100
[04/06 01:46:49    191s] <CMD> zoomBox 196.69400 168.16100 450.92550 270.30100
[04/06 01:46:50    191s] <CMD> zoomBox 257.39600 174.87400 413.52600 237.60050
[04/06 01:46:50    191s] <CMD> zoomBox 294.67500 178.99650 390.55850 217.51850
[04/06 01:46:50    191s] <CMD> zoomBox 302.87100 181.17550 384.37250 213.91950
[04/06 01:46:50    191s] <CMD> zoomBox 315.64900 184.64600 374.53450 208.30400
[04/06 01:46:51    191s] <CMD> zoomBox 326.89550 190.63800 363.05950 205.16700
[04/06 01:46:51    191s] <CMD> zoomBox 331.56450 193.06100 357.69350 203.55850
[04/06 01:46:52    191s] <CMD> zoomBox 336.24550 194.98600 352.29250 201.43300
[04/06 01:46:53    191s] <CMD> zoomBox 337.41000 195.37900 351.05000 200.85900
[04/06 01:46:53    191s] <CMD> zoomBox 339.24150 195.99650 349.09650 199.95600
[04/06 01:46:54    191s] <CMD> zoomBox 334.99750 194.80350 353.87800 202.38900
[04/06 01:46:54    191s] <CMD> zoomBox 323.86700 191.67900 366.42000 208.77500
[04/06 01:46:55    191s] <CMD> zoomBox 310.90300 187.99300 380.19400 215.83150
[04/06 01:46:55    191s] <CMD> zoomBox 304.91400 186.24800 386.43350 218.99900
[04/06 01:46:55    191s] <CMD> zoomBox 279.72900 178.93750 412.47000 232.26750
[04/06 01:46:56    191s] <CMD> zoomBox 254.66050 171.66100 438.38550 245.47450
[04/06 01:46:56    191s] <CMD> zoomBox 197.89850 155.26650 497.06500 275.45950
[04/06 01:46:56    191s] <CMD> zoomBox 105.47150 128.89750 592.61500 324.61200
[04/06 01:46:57    191s] <CMD> zoomBox 13.47450 102.92600 687.72150 373.81100
[04/06 01:46:57    191s] <CMD> zoomBox -194.83150 44.28050 903.06750 485.37200
[04/06 01:46:57    191s] <CMD> zoomBox -402.17100 -13.01600 1117.41350 597.49150
[04/06 01:46:58    191s] <CMD> fit
[04/06 01:47:14    192s] <CMD> fit
[04/06 01:48:56    197s] **ERROR: (IMPSYT-16250):	Choose the pin list first.
[04/06 01:48:59    197s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:48:59    197s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:48:59    197s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {}
[04/06 01:48:59    197s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:49:08    198s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:49:08    198s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:49:08    198s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:49:08    198s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:49:13    198s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:49:13    198s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:49:13    198s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:49:13    198s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:49:25    199s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:49:25    199s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:49:25    199s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -layer 1 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:49:25    199s] ### import design signature (8): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:49:25    199s] Updated attributes of 128 pin(s) of partition MAC_512
[04/06 01:49:25    199s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1096.7M).
[04/06 01:49:25    199s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:49:30    199s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:49:30    199s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:49:30    199s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:49:30    199s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:50:11    202s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:50:11    202s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:50:11    202s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:50:11    202s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:50:32    203s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:50:32    203s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:50:32    203s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:50:32    203s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:50:45    203s] <CMD> set ptngSprNoRefreshPins 1
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[0]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[1]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[2]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[3]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[4]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[5]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[6]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[7]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[8]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[9]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[10]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[11]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[12]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[13]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[14]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[15]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[16]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[17]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[18]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[19]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[20]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[21]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[22]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[23]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[24]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[25]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[26]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[27]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[28]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[29]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[30]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[31]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[32]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[33]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[34]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[35]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[36]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[37]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[38]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[39]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[40]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[41]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[42]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[43]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[44]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[45]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[46]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[47]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[48]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[49]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[50]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[51]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[52]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[53]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[54]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[55]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[56]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[57]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[58]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[59]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[60]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[61]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[62]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[63]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[64]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[65]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[66]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[67]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[68]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[69]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[70]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[71]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[72]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[73]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[74]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[75]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[76]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[77]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[78]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[79]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[80]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[81]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[82]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[83]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[84]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[85]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[86]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[87]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[88]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[89]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[90]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[91]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[92]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[93]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[94]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[95]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[96]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[97]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[98]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[99]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[100]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[101]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[102]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[103]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[104]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[105]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[106]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[107]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[108]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[109]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[110]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[111]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[112]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[113]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[114]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[115]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[116]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[117]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[118]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[119]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[120]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[121]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[122]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[123]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[124]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[125]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[126]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> setPtnPinStatus -cell MAC_512 -pin {B_in[127]} -status unplaced -silent
[04/06 01:50:45    203s] <CMD> set ptngSprNoRefreshPins 0
[04/06 01:50:45    203s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[04/06 01:51:00    204s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:51:00    204s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:51:00    204s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 1 -spreadType center -spacing 1.0 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:51:00    204s] ### import design signature (9): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:51:00    204s] Successfully spread [128] pins.
[04/06 01:51:00    204s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:51:00    204s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:51:15    205s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:51:15    205s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:51:15    205s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:51:15    205s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:51:28    206s] **ERROR: (IMPSYT-6000):	No Object Selected.
[04/06 01:51:30    206s] <CMD> selectWire 10.0700 282.9950 333.4500 283.1650 1 VSS
[04/06 01:51:31    206s] <CMD> deselectAll
[04/06 01:51:34    206s] **ERROR: (IMPSYT-6000):	No Object Selected.
[04/06 01:52:17    209s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:52:17    209s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:52:17    209s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.52 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:52:17    209s] ### import design signature (10): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:52:18    209s] Successfully spread [128] pins.
[04/06 01:52:18    209s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1099.9M).
[04/06 01:52:18    209s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:52:30    210s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:52:30    210s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:52:30    210s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing -0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 01:52:30    210s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:52:36    210s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:52:36    210s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:52:36    210s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 01:52:36    210s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:52:36    210s] Successfully spread [512] pins.
[04/06 01:52:36    210s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:52:36    210s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:53:01    211s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:53:01    211s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:53:01    211s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:53:01    211s] ### import design signature (12): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:53:01    211s] Successfully spread [128] pins.
[04/06 01:53:01    211s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:53:01    211s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:53:19    212s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:53:19    212s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:53:19    212s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:53:19    212s] ### import design signature (13): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:53:19    212s] Successfully spread [128] pins.
[04/06 01:53:19    212s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:53:19    212s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:53:30    213s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:53:30    213s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:53:30    213s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 01:53:30    213s] ### import design signature (14): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:53:30    213s] Successfully spread [128] pins.
[04/06 01:53:30    213s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:53:30    213s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:53:32    213s] <CMD> zoomBox -179.35200 90.55250 307.67450 286.22000
[04/06 01:53:33    213s] <CMD> zoomBox -109.86200 129.57450 144.36900 231.71400
[04/06 01:53:33    213s] <CMD> zoomBox -66.02750 145.95450 66.68400 199.27250
[04/06 01:53:34    213s] <CMD> zoomBox -43.88550 153.28600 37.61650 186.03000
[04/06 01:53:34    213s] <CMD> zoomBox -37.34850 155.55650 31.92800 183.38900
[04/06 01:53:35    213s] <CMD> zoomBox -22.63650 160.41700 19.90800 177.50950
[04/06 01:53:35    213s] <CMD> zoomBox -13.56950 163.48200 12.55850 173.97900
[04/06 01:53:36    213s] <CMD> zoomBox -8.76950 165.77050 7.27600 172.21700
[04/06 01:53:36    214s] <CMD> zoomBox -5.07400 167.78550 3.30300 171.15100
[04/06 01:53:37    214s] <CMD> zoomBox -11.42450 166.27000 7.45500 173.85500
[04/06 01:53:38    214s] <CMD> zoomBox -15.81300 165.22750 10.31950 175.72650
[04/06 01:53:38    214s] <CMD> zoomBox -25.74850 162.86800 16.80350 179.96350
[04/06 01:53:39    214s] <CMD> zoomBox -49.32550 157.26900 32.19150 190.01900
[04/06 01:53:39    214s] <CMD> zoomBox -94.49200 146.54250 61.67000 209.28200
[04/06 01:53:39    214s] <CMD> zoomBox -180.73750 125.85500 118.42050 246.04450
[04/06 01:53:40    214s] <CMD> zoomBox -380.40550 69.50900 192.68850 299.75500
[04/06 01:53:41    214s] <CMD> zoomBox -541.13550 24.75400 252.07450 343.43350
[04/06 01:53:42    214s] <CMD> zoomBox -646.08500 -21.76900 287.10350 353.14850
[04/06 01:53:42    214s] <CMD> zoomBox -709.83300 -76.66250 388.03650 364.41700
[04/06 01:53:44    214s] <CMD> fit
[04/06 01:54:25    216s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:54:25    216s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:54:25    216s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:54:25    216s] ### import design signature (15): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:54:25    216s] Successfully spread [128] pins.
[04/06 01:54:25    216s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:54:25    216s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:54:40    217s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:54:40    217s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:54:40    217s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 01:54:41    217s] ### import design signature (16): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:54:41    217s] Successfully spread [512] pins.
[04/06 01:54:41    217s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1099.9M).
[04/06 01:54:41    217s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 01:54:53    218s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 01:54:53    218s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 01:54:53    218s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 01:54:53    218s] ### import design signature (17): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 01:54:53    218s] Successfully spread [128] pins.
[04/06 01:54:53    218s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1099.9M).
[04/06 01:54:53    218s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:10:27    259s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:10:27    259s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:10:27    259s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.2 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:10:27    259s] ### import design signature (18): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:10:27    259s] Successfully spread [128] pins.
[04/06 02:10:27    259s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:10:27    259s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:10:51    260s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:10:51    260s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:10:51    260s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.4 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:10:51    260s] ### import design signature (19): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:10:51    260s] Successfully spread [512] pins.
[04/06 02:10:51    260s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:10:51    260s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:10:57    260s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:10:57    260s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:10:57    260s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 1 -spreadType center -spacing 0.4 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:10:57    260s] ### import design signature (20): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:10:57    260s] Successfully spread [512] pins.
[04/06 02:10:57    260s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:10:57    260s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:06    261s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:06    261s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:06    261s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 0.42 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:11:06    261s] ### import design signature (21): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:06    261s] Successfully spread [128] pins.
[04/06 02:11:06    261s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:06    261s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:12    261s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:12    261s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:12    261s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 0.8 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:11:12    261s] ### import design signature (22): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:12    261s] Successfully spread [128] pins.
[04/06 02:11:12    261s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:12    261s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:17    262s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:17    262s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:17    262s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 0.36 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:11:17    262s] ### import design signature (23): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:17    262s] Successfully spread [128] pins.
[04/06 02:11:17    262s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:17    262s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:22    262s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:22    262s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:22    262s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 1 -spreadType center -spacing 0.36 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:11:22    262s] ### import design signature (24): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:22    262s] Successfully spread [128] pins.
[04/06 02:11:22    262s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:22    262s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:34    263s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:34    263s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:34    263s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.6 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:11:34    263s] ### import design signature (25): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:34    263s] Successfully spread [128] pins.
[04/06 02:11:34    263s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:34    263s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:38    263s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:38    263s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:38    263s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.8 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:11:38    263s] ### import design signature (26): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:38    263s] Successfully spread [128] pins.
[04/06 02:11:38    263s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:38    263s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:44    264s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:44    264s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:44    264s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.84 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:11:44    264s] ### import design signature (27): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:44    264s] Successfully spread [128] pins.
[04/06 02:11:44    264s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:44    264s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:11:49    264s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:11:49    264s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:11:49    264s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.84 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:11:49    264s] ### import design signature (28): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:11:49    264s] Successfully spread [128] pins.
[04/06 02:11:49    264s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:11:49    264s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:12:26    266s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:12:26    266s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:12:26    266s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.8 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:12:26    266s] ### import design signature (29): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:12:26    266s] Successfully spread [128] pins.
[04/06 02:12:26    266s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:12:26    266s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:12:30    266s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:12:30    266s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:12:30    266s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.8 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:12:30    266s] ### import design signature (30): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:12:30    266s] Successfully spread [128] pins.
[04/06 02:12:30    266s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:12:30    266s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:12:35    266s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:12:35    266s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:12:35    266s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Top -layer 1 -spreadType center -spacing 0.8 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:12:35    266s] ### import design signature (31): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:12:35    266s] Successfully spread [128] pins.
[04/06 02:12:35    266s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:12:35    266s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:12:39    267s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:12:39    267s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:12:39    267s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.8 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:12:39    267s] ### import design signature (32): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:12:39    267s] Successfully spread [128] pins.
[04/06 02:12:39    267s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:12:39    267s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:13:27    269s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:13:27    269s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:13:27    269s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:13:27    269s] ### import design signature (33): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:13:27    269s] Successfully spread [128] pins.
[04/06 02:13:27    269s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:13:27    269s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:13:37    270s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:13:37    270s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:13:37    270s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.26 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:13:37    270s] ### import design signature (34): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:13:37    270s] Successfully spread [128] pins.
[04/06 02:13:37    270s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:13:37    270s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:13:48    270s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:13:48    270s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:13:48    270s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.4 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:13:48    270s] ### import design signature (35): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:13:48    270s] Successfully spread [128] pins.
[04/06 02:13:48    270s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:13:48    270s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:13:56    271s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:13:56    271s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:13:56    271s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.8 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:13:57    271s] ### import design signature (36): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:13:57    271s] Successfully spread [128] pins.
[04/06 02:13:57    271s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1105.7M).
[04/06 02:13:57    271s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:05    271s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:05    271s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:05    271s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.8 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:14:05    271s] ### import design signature (37): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:05    271s] Successfully spread [128] pins.
[04/06 02:14:05    271s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:05    271s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:09    272s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:09    272s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:09    272s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:14:09    272s] ### import design signature (38): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:09    272s] Successfully spread [128] pins.
[04/06 02:14:09    272s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:09    272s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:13    272s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:13    272s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:13    272s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:14:13    272s] ### import design signature (39): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:13    272s] Successfully spread [128] pins.
[04/06 02:14:13    272s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:13    272s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:16    272s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:16    272s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:16    272s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:14:16    272s] ### import design signature (40): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:16    272s] Successfully spread [128] pins.
[04/06 02:14:16    272s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:16    272s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:31    273s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:31    273s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:31    273s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin en
[04/06 02:14:31    273s] ### import design signature (41): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:31    273s] Successfully spread [1] pins.
[04/06 02:14:31    273s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:31    273s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:37    274s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:37    274s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:37    274s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin rst_n
[04/06 02:14:37    274s] ### import design signature (42): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:37    274s] Successfully spread [1] pins.
[04/06 02:14:37    274s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:37    274s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:41    274s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:41    274s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:41    274s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin clk
[04/06 02:14:41    274s] ### import design signature (43): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:41    274s] Successfully spread [1] pins.
[04/06 02:14:41    274s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:41    274s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:45    274s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:45    274s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:45    274s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.42 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:14:45    274s] ### import design signature (44): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:45    274s] Successfully spread [512] pins.
[04/06 02:14:45    274s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:45    274s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:14:49    275s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:14:49    275s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:14:49    275s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.26 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:14:49    275s] ### import design signature (45): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:14:49    275s] Successfully spread [128] pins.
[04/06 02:14:49    275s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:14:49    275s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:15:52    277s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:15:52    277s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:15:52    277s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.4 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:15:52    277s] ### import design signature (46): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:15:52    277s] Successfully spread [512] pins.
[04/06 02:15:52    277s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:15:52    277s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:16:06    278s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:16:06    278s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:16:06    278s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin en
[04/06 02:16:06    278s] ### import design signature (47): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:16:06    278s] Successfully spread [1] pins.
[04/06 02:16:06    278s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:16:06    278s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:16:10    279s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:16:10    279s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:16:10    279s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin rst_n
[04/06 02:16:10    279s] ### import design signature (48): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:16:10    279s] Successfully spread [1] pins.
[04/06 02:16:10    279s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:16:10    279s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:16:13    279s] <CMD> zoomBox -391.76300 -77.28750 899.56800 441.51700
[04/06 02:16:13    279s] <CMD> zoomBox -298.79500 -68.95650 798.83650 372.02750
[04/06 02:16:13    279s] <CMD> zoomBox -219.77200 -61.87500 713.21500 312.96150
[04/06 02:16:18    279s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:16:18    279s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:16:18    279s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.4 -pin rst_n
[04/06 02:16:18    279s] ### import design signature (49): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:16:18    279s] Successfully spread [1] pins.
[04/06 02:16:18    279s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:16:18    279s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:16:21    279s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:16:21    279s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:16:21    279s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.4 -pin en
[04/06 02:16:21    279s] ### import design signature (50): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:16:21    279s] Successfully spread [1] pins.
[04/06 02:16:21    279s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:16:21    279s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:16:24    280s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:16:24    280s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:16:24    280s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.4 -pin clk
[04/06 02:16:24    280s] ### import design signature (51): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:16:24    280s] Successfully spread [1] pins.
[04/06 02:16:24    280s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:16:24    280s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:16:41    281s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:16:41    281s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:16:41    281s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing -0.42 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:16:41    281s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:28:52    312s] <CMD> saveIoFile -locations -temp MAC_512.save.io
[04/06 02:28:52    312s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[04/06 02:28:52    312s] Dumping FTerm of cell MAC_512 to file
[04/06 02:39:23    340s] <CMD> zoomBox -397.25350 -42.30600 700.37700 398.67750
[04/06 02:39:24    340s] <CMD> zoomBox -287.16850 -12.37050 645.81750 362.46550
[04/06 02:39:25    340s] <CMD> zoomBox -526.76500 -77.52400 764.56500 441.28000
[04/06 02:39:27    340s] <CMD> zoomBox -406.53100 -40.60200 691.09950 400.38150
[04/06 02:39:27    340s] <CMD> zoomBox -304.65400 -9.37900 628.33200 365.45700
[04/06 02:39:27    340s] <CMD> zoomBox -218.05850 17.16050 574.97950 335.77100
[04/06 02:39:28    340s] <CMD> zoomBox -144.45250 39.71900 529.63000 310.53800
[04/06 02:39:28    340s] <CMD> zoomBox -28.70700 75.19200 458.31800 270.85900
[04/06 02:39:29    340s] <CMD> zoomBox 16.49650 89.04550 430.46750 255.36250
[04/06 02:39:30    340s] <CMD> zoomBox -218.05950 17.15900 574.98050 335.77050
[04/06 02:39:31    340s] <CMD> zoomBox -406.53250 -40.60350 691.10150 400.38150
[04/06 02:39:43    341s] <CMD> zoomBox -179.68300 0.60950 613.35500 319.22000
[04/06 02:39:44    341s] <CMD> zoomBox -12.96450 30.94150 560.00550 261.13750
[04/06 02:39:45    341s] <CMD> zoomBox 52.14550 42.87150 539.17000 238.53800
[04/06 02:39:45    341s] <CMD> zoomBox 107.48900 53.01150 521.46000 219.32850
[04/06 02:39:45    341s] <CMD> zoomBox 154.53050 61.63100 506.40650 203.00050
[04/06 02:39:46    341s] <CMD> zoomBox 280.70350 84.58750 464.38550 158.38350
[04/06 02:39:47    341s] <CMD> zoomBox 297.91350 89.86650 454.04350 152.59300
[04/06 02:39:47    342s] <CMD> zoomBox 291.55750 83.59100 475.23950 157.38700
[04/06 02:39:48    342s] <CMD> zoomBox 307.90900 99.73450 420.71300 145.05450
[04/06 02:39:48    342s] <CMD> zoomBox 320.78400 108.79750 390.06050 136.63000
[04/06 02:39:49    342s] <CMD> zoomBox 329.79900 114.72950 372.34350 131.82200
[04/06 02:39:49    342s] <CMD> zoomBox 331.95100 116.14500 368.11400 130.67400
[04/06 02:39:50    342s] <CMD> zoomBox 333.77950 117.34850 364.51950 129.69850
[04/06 02:39:52    342s] <CMD> uiSetTool ruler
[04/06 02:40:08    343s] <CMD> uiSetTool ruler
[04/06 02:40:13    344s] <CMD> zoomBox 84.76100 58.04900 498.73300 224.36600
[04/06 02:40:13    344s] <CMD> zoomBox 166.19250 72.49200 465.28750 192.65650
[04/06 02:40:13    344s] <CMD> zoomBox 224.85100 82.79550 440.94800 169.61450
[04/06 02:40:14    344s] <CMD> zoomBox 245.98550 86.88300 429.66800 160.67900
[04/06 02:40:15    344s] <CMD> zoomBox 278.87050 93.55900 411.58150 146.87700
[04/06 02:40:16    344s] <CMD> zoomBox 289.80600 97.74250 402.61100 143.06300
[04/06 02:40:16    344s] <CMD> zoomBox 299.10150 101.29850 394.98600 139.82100
[04/06 02:40:21    344s] <CMD> uiSetTool select
[04/06 02:40:26    345s] <CMD> uiSetTool cut
[04/06 02:40:28    345s] <CMD> uiSetTool ruler
[04/06 02:40:31    345s] <CMD> deselectAll
[04/06 02:40:37    346s] <CMD> zoomBox -159.02050 93.61800 328.00400 289.28450
[04/06 02:40:38    346s] <CMD> zoomBox -121.69400 124.80700 230.18100 266.17600
[04/06 02:40:38    346s] <CMD> zoomBox -95.06400 146.28300 159.16650 248.42250
[04/06 02:40:38    346s] <CMD> zoomBox -60.77250 172.53500 71.93850 225.85300
[04/06 02:40:39    346s] <CMD> zoomBox -38.79750 182.99750 42.70450 215.74150
[04/06 02:41:12    348s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:12    348s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:12    348s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 0.19 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:41:12    348s] ### import design signature (52): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:41:12    348s] Successfully spread [512] pins.
[04/06 02:41:12    348s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.7M).
[04/06 02:41:12    348s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:25    349s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:25    349s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:25    349s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin clk
[04/06 02:41:25    349s] ### import design signature (53): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:41:25    349s] Successfully spread [1] pins.
[04/06 02:41:25    349s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.3M).
[04/06 02:41:25    349s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:28    349s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:28    349s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:28    349s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin en
[04/06 02:41:28    349s] ### import design signature (54): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:41:28    349s] Successfully spread [1] pins.
[04/06 02:41:28    349s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1107.3M).
[04/06 02:41:28    349s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:31    349s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:31    349s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:31    349s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin rst_n
[04/06 02:41:31    349s] ### import design signature (55): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:41:31    349s] Successfully spread [1] pins.
[04/06 02:41:31    349s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1105.9M).
[04/06 02:41:31    349s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:39    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:39    350s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:39    350s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.19 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:41:39    350s] ### import design signature (56): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:41:39    350s] Successfully spread [128] pins.
[04/06 02:41:39    350s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1109.1M).
[04/06 02:41:39    350s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:40    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:40    350s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:40    350s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.19 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:41:40    350s] ### import design signature (57): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:41:40    350s] Successfully spread [128] pins.
[04/06 02:41:40    350s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1109.1M).
[04/06 02:41:40    350s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:45    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:45    350s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:45    350s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:41:45    350s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:41:45    350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:41:45    350s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:41:45    350s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:41:45    350s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:04    352s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:04    352s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:04    352s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:42:04    352s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:28    353s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:28    353s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:28    353s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.19 -pin rst_n
[04/06 02:42:28    353s] ### import design signature (58): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:42:28    353s] Successfully spread [1] pins.
[04/06 02:42:28    353s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1109.1M).
[04/06 02:42:28    353s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:33    353s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:33    353s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:33    353s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.19 -pin en
[04/06 02:42:33    353s] ### import design signature (59): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:42:33    353s] Successfully spread [1] pins.
[04/06 02:42:33    353s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1109.1M).
[04/06 02:42:33    353s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:37    354s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:37    354s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:37    354s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.19 -pin clk
[04/06 02:42:37    354s] ### import design signature (60): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:42:37    354s] Successfully spread [1] pins.
[04/06 02:42:37    354s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1109.1M).
[04/06 02:42:37    354s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:47    354s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:47    354s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:47    354s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.19 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:42:47    354s] ### import design signature (61): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:42:47    354s] Successfully spread [128] pins.
[04/06 02:42:47    354s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1109.1M).
[04/06 02:42:47    354s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:52    355s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:52    355s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:52    355s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing -0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:42:52    355s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:42:55    355s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:42:55    355s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:42:55    355s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing -0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:42:55    355s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:43:43    357s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:43:43    357s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:43:43    357s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:43:43    357s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:43:59    358s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:43:59    358s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:43:59    358s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing -0.14 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:43:59    358s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:44:03    358s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:44:03    358s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:44:03    358s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:44:03    358s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:44:10    359s] <CMD> uiSetTool ruler
[04/06 02:44:11    359s] <CMD> uiSetTool select
[04/06 02:44:13    359s] <CMD> zoomBox -214.57300 57.60800 358.39650 287.80400
[04/06 02:44:14    359s] <CMD> zoomBox -157.98600 81.00550 255.98450 247.32200
[04/06 02:44:14    359s] <CMD> zoomBox -292.49400 25.42400 500.54400 344.03450
[04/06 02:44:14    359s] <CMD> zoomBox -400.57550 -19.23800 697.05550 421.74550
[04/06 02:44:19    360s] <CMD> loadIoFile MAC_512.save.io
[04/06 02:44:19    360s] Reading IO assignment file "MAC_512.save.io" ...
[04/06 02:44:28    360s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:44:28    360s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:44:28    360s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing -0.14 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:44:28    360s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:44:33    361s] <CMD> zoomBox -100.22850 39.20800 573.85400 310.02700
[04/06 02:44:34    361s] <CMD> zoomBox -398.32700 -32.41850 699.30350 408.56500
[04/06 02:44:56    362s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:44:56    362s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:44:56    362s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:44:56    362s] ### import design signature (62): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:44:56    362s] Successfully spread [128] pins.
[04/06 02:44:56    362s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1117.1M).
[04/06 02:44:56    362s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:01    362s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:01    362s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:01    362s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.2 -pin {{A_in[0]} {A_in[1]} {A_in[2]} {A_in[3]} {A_in[4]} {A_in[5]} {A_in[6]} {A_in[7]} {A_in[8]} {A_in[9]} {A_in[10]} {A_in[11]} {A_in[12]} {A_in[13]} {A_in[14]} {A_in[15]} {A_in[16]} {A_in[17]} {A_in[18]} {A_in[19]} {A_in[20]} {A_in[21]} {A_in[22]} {A_in[23]} {A_in[24]} {A_in[25]} {A_in[26]} {A_in[27]} {A_in[28]} {A_in[29]} {A_in[30]} {A_in[31]} {A_in[32]} {A_in[33]} {A_in[34]} {A_in[35]} {A_in[36]} {A_in[37]} {A_in[38]} {A_in[39]} {A_in[40]} {A_in[41]} {A_in[42]} {A_in[43]} {A_in[44]} {A_in[45]} {A_in[46]} {A_in[47]} {A_in[48]} {A_in[49]} {A_in[50]} {A_in[51]} {A_in[52]} {A_in[53]} {A_in[54]} {A_in[55]} {A_in[56]} {A_in[57]} {A_in[58]} {A_in[59]} {A_in[60]} {A_in[61]} {A_in[62]} {A_in[63]} {A_in[64]} {A_in[65]} {A_in[66]} {A_in[67]} {A_in[68]} {A_in[69]} {A_in[70]} {A_in[71]} {A_in[72]} {A_in[73]} {A_in[74]} {A_in[75]} {A_in[76]} {A_in[77]} {A_in[78]} {A_in[79]} {A_in[80]} {A_in[81]} {A_in[82]} {A_in[83]} {A_in[84]} {A_in[85]} {A_in[86]} {A_in[87]} {A_in[88]} {A_in[89]} {A_in[90]} {A_in[91]} {A_in[92]} {A_in[93]} {A_in[94]} {A_in[95]} {A_in[96]} {A_in[97]} {A_in[98]} {A_in[99]} {A_in[100]} {A_in[101]} {A_in[102]} {A_in[103]} {A_in[104]} {A_in[105]} {A_in[106]} {A_in[107]} {A_in[108]} {A_in[109]} {A_in[110]} {A_in[111]} {A_in[112]} {A_in[113]} {A_in[114]} {A_in[115]} {A_in[116]} {A_in[117]} {A_in[118]} {A_in[119]} {A_in[120]} {A_in[121]} {A_in[122]} {A_in[123]} {A_in[124]} {A_in[125]} {A_in[126]} {A_in[127]}}
[04/06 02:45:01    362s] ### import design signature (63): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:01    362s] Successfully spread [128] pins.
[04/06 02:45:01    362s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1117.1M).
[04/06 02:45:01    362s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:09    363s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:09    363s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:09    363s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 0.2 -pin {{acc_out[0]} {acc_out[1]} {acc_out[2]} {acc_out[3]} {acc_out[4]} {acc_out[5]} {acc_out[6]} {acc_out[7]} {acc_out[8]} {acc_out[9]} {acc_out[10]} {acc_out[11]} {acc_out[12]} {acc_out[13]} {acc_out[14]} {acc_out[15]} {acc_out[16]} {acc_out[17]} {acc_out[18]} {acc_out[19]} {acc_out[20]} {acc_out[21]} {acc_out[22]} {acc_out[23]} {acc_out[24]} {acc_out[25]} {acc_out[26]} {acc_out[27]} {acc_out[28]} {acc_out[29]} {acc_out[30]} {acc_out[31]} {acc_out[32]} {acc_out[33]} {acc_out[34]} {acc_out[35]} {acc_out[36]} {acc_out[37]} {acc_out[38]} {acc_out[39]} {acc_out[40]} {acc_out[41]} {acc_out[42]} {acc_out[43]} {acc_out[44]} {acc_out[45]} {acc_out[46]} {acc_out[47]} {acc_out[48]} {acc_out[49]} {acc_out[50]} {acc_out[51]} {acc_out[52]} {acc_out[53]} {acc_out[54]} {acc_out[55]} {acc_out[56]} {acc_out[57]} {acc_out[58]} {acc_out[59]} {acc_out[60]} {acc_out[61]} {acc_out[62]} {acc_out[63]} {acc_out[64]} {acc_out[65]} {acc_out[66]} {acc_out[67]} {acc_out[68]} {acc_out[69]} {acc_out[70]} {acc_out[71]} {acc_out[72]} {acc_out[73]} {acc_out[74]} {acc_out[75]} {acc_out[76]} {acc_out[77]} {acc_out[78]} {acc_out[79]} {acc_out[80]} {acc_out[81]} {acc_out[82]} {acc_out[83]} {acc_out[84]} {acc_out[85]} {acc_out[86]} {acc_out[87]} {acc_out[88]} {acc_out[89]} {acc_out[90]} {acc_out[91]} {acc_out[92]} {acc_out[93]} {acc_out[94]} {acc_out[95]} {acc_out[96]} {acc_out[97]} {acc_out[98]} {acc_out[99]} {acc_out[100]} {acc_out[101]} {acc_out[102]} {acc_out[103]} {acc_out[104]} {acc_out[105]} {acc_out[106]} {acc_out[107]} {acc_out[108]} {acc_out[109]} {acc_out[110]} {acc_out[111]} {acc_out[112]} {acc_out[113]} {acc_out[114]} {acc_out[115]} {acc_out[116]} {acc_out[117]} {acc_out[118]} {acc_out[119]} {acc_out[120]} {acc_out[121]} {acc_out[122]} {acc_out[123]} {acc_out[124]} {acc_out[125]} {acc_out[126]} {acc_out[127]} {acc_out[128]} {acc_out[129]} {acc_out[130]} {acc_out[131]} {acc_out[132]} {acc_out[133]} {acc_out[134]} {acc_out[135]} {acc_out[136]} {acc_out[137]} {acc_out[138]} {acc_out[139]} {acc_out[140]} {acc_out[141]} {acc_out[142]} {acc_out[143]} {acc_out[144]} {acc_out[145]} {acc_out[146]} {acc_out[147]} {acc_out[148]} {acc_out[149]} {acc_out[150]} {acc_out[151]} {acc_out[152]} {acc_out[153]} {acc_out[154]} {acc_out[155]} {acc_out[156]} {acc_out[157]} {acc_out[158]} {acc_out[159]} {acc_out[160]} {acc_out[161]} {acc_out[162]} {acc_out[163]} {acc_out[164]} {acc_out[165]} {acc_out[166]} {acc_out[167]} {acc_out[168]} {acc_out[169]} {acc_out[170]} {acc_out[171]} {acc_out[172]} {acc_out[173]} {acc_out[174]} {acc_out[175]} {acc_out[176]} {acc_out[177]} {acc_out[178]} {acc_out[179]} {acc_out[180]} {acc_out[181]} {acc_out[182]} {acc_out[183]} {acc_out[184]} {acc_out[185]} {acc_out[186]} {acc_out[187]} {acc_out[188]} {acc_out[189]} {acc_out[190]} {acc_out[191]} {acc_out[192]} {acc_out[193]} {acc_out[194]} {acc_out[195]} {acc_out[196]} {acc_out[197]} {acc_out[198]} {acc_out[199]} {acc_out[200]} {acc_out[201]} {acc_out[202]} {acc_out[203]} {acc_out[204]} {acc_out[205]} {acc_out[206]} {acc_out[207]} {acc_out[208]} {acc_out[209]} {acc_out[210]} {acc_out[211]} {acc_out[212]} {acc_out[213]} {acc_out[214]} {acc_out[215]} {acc_out[216]} {acc_out[217]} {acc_out[218]} {acc_out[219]} {acc_out[220]} {acc_out[221]} {acc_out[222]} {acc_out[223]} {acc_out[224]} {acc_out[225]} {acc_out[226]} {acc_out[227]} {acc_out[228]} {acc_out[229]} {acc_out[230]} {acc_out[231]} {acc_out[232]} {acc_out[233]} {acc_out[234]} {acc_out[235]} {acc_out[236]} {acc_out[237]} {acc_out[238]} {acc_out[239]} {acc_out[240]} {acc_out[241]} {acc_out[242]} {acc_out[243]} {acc_out[244]} {acc_out[245]} {acc_out[246]} {acc_out[247]} {acc_out[248]} {acc_out[249]} {acc_out[250]} {acc_out[251]} {acc_out[252]} {acc_out[253]} {acc_out[254]} {acc_out[255]} {acc_out[256]} {acc_out[257]} {acc_out[258]} {acc_out[259]} {acc_out[260]} {acc_out[261]} {acc_out[262]} {acc_out[263]} {acc_out[264]} {acc_out[265]} {acc_out[266]} {acc_out[267]} {acc_out[268]} {acc_out[269]} {acc_out[270]} {acc_out[271]} {acc_out[272]} {acc_out[273]} {acc_out[274]} {acc_out[275]} {acc_out[276]} {acc_out[277]} {acc_out[278]} {acc_out[279]} {acc_out[280]} {acc_out[281]} {acc_out[282]} {acc_out[283]} {acc_out[284]} {acc_out[285]} {acc_out[286]} {acc_out[287]} {acc_out[288]} {acc_out[289]} {acc_out[290]} {acc_out[291]} {acc_out[292]} {acc_out[293]} {acc_out[294]} {acc_out[295]} {acc_out[296]} {acc_out[297]} {acc_out[298]} {acc_out[299]} {acc_out[300]} {acc_out[301]} {acc_out[302]} {acc_out[303]} {acc_out[304]} {acc_out[305]} {acc_out[306]} {acc_out[307]} {acc_out[308]} {acc_out[309]} {acc_out[310]} {acc_out[311]} {acc_out[312]} {acc_out[313]} {acc_out[314]} {acc_out[315]} {acc_out[316]} {acc_out[317]} {acc_out[318]} {acc_out[319]} {acc_out[320]} {acc_out[321]} {acc_out[322]} {acc_out[323]} {acc_out[324]} {acc_out[325]} {acc_out[326]} {acc_out[327]} {acc_out[328]} {acc_out[329]} {acc_out[330]} {acc_out[331]} {acc_out[332]} {acc_out[333]} {acc_out[334]} {acc_out[335]} {acc_out[336]} {acc_out[337]} {acc_out[338]} {acc_out[339]} {acc_out[340]} {acc_out[341]} {acc_out[342]} {acc_out[343]} {acc_out[344]} {acc_out[345]} {acc_out[346]} {acc_out[347]} {acc_out[348]} {acc_out[349]} {acc_out[350]} {acc_out[351]} {acc_out[352]} {acc_out[353]} {acc_out[354]} {acc_out[355]} {acc_out[356]} {acc_out[357]} {acc_out[358]} {acc_out[359]} {acc_out[360]} {acc_out[361]} {acc_out[362]} {acc_out[363]} {acc_out[364]} {acc_out[365]} {acc_out[366]} {acc_out[367]} {acc_out[368]} {acc_out[369]} {acc_out[370]} {acc_out[371]} {acc_out[372]} {acc_out[373]} {acc_out[374]} {acc_out[375]} {acc_out[376]} {acc_out[377]} {acc_out[378]} {acc_out[379]} {acc_out[380]} {acc_out[381]} {acc_out[382]} {acc_out[383]} {acc_out[384]} {acc_out[385]} {acc_out[386]} {acc_out[387]} {acc_out[388]} {acc_out[389]} {acc_out[390]} {acc_out[391]} {acc_out[392]} {acc_out[393]} {acc_out[394]} {acc_out[395]} {acc_out[396]} {acc_out[397]} {acc_out[398]} {acc_out[399]} {acc_out[400]} {acc_out[401]} {acc_out[402]} {acc_out[403]} {acc_out[404]} {acc_out[405]} {acc_out[406]} {acc_out[407]} {acc_out[408]} {acc_out[409]} {acc_out[410]} {acc_out[411]} {acc_out[412]} {acc_out[413]} {acc_out[414]} {acc_out[415]} {acc_out[416]} {acc_out[417]} {acc_out[418]} {acc_out[419]} {acc_out[420]} {acc_out[421]} {acc_out[422]} {acc_out[423]} {acc_out[424]} {acc_out[425]} {acc_out[426]} {acc_out[427]} {acc_out[428]} {acc_out[429]} {acc_out[430]} {acc_out[431]} {acc_out[432]} {acc_out[433]} {acc_out[434]} {acc_out[435]} {acc_out[436]} {acc_out[437]} {acc_out[438]} {acc_out[439]} {acc_out[440]} {acc_out[441]} {acc_out[442]} {acc_out[443]} {acc_out[444]} {acc_out[445]} {acc_out[446]} {acc_out[447]} {acc_out[448]} {acc_out[449]} {acc_out[450]} {acc_out[451]} {acc_out[452]} {acc_out[453]} {acc_out[454]} {acc_out[455]} {acc_out[456]} {acc_out[457]} {acc_out[458]} {acc_out[459]} {acc_out[460]} {acc_out[461]} {acc_out[462]} {acc_out[463]} {acc_out[464]} {acc_out[465]} {acc_out[466]} {acc_out[467]} {acc_out[468]} {acc_out[469]} {acc_out[470]} {acc_out[471]} {acc_out[472]} {acc_out[473]} {acc_out[474]} {acc_out[475]} {acc_out[476]} {acc_out[477]} {acc_out[478]} {acc_out[479]} {acc_out[480]} {acc_out[481]} {acc_out[482]} {acc_out[483]} {acc_out[484]} {acc_out[485]} {acc_out[486]} {acc_out[487]} {acc_out[488]} {acc_out[489]} {acc_out[490]} {acc_out[491]} {acc_out[492]} {acc_out[493]} {acc_out[494]} {acc_out[495]} {acc_out[496]} {acc_out[497]} {acc_out[498]} {acc_out[499]} {acc_out[500]} {acc_out[501]} {acc_out[502]} {acc_out[503]} {acc_out[504]} {acc_out[505]} {acc_out[506]} {acc_out[507]} {acc_out[508]} {acc_out[509]} {acc_out[510]} {acc_out[511]}}
[04/06 02:45:09    363s] ### import design signature (64): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:09    363s] Successfully spread [512] pins.
[04/06 02:45:09    363s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1114.1M).
[04/06 02:45:09    363s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:29    364s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:29    364s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:29    364s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.38 -pin {{B_in[0]} {B_in[1]} {B_in[2]} {B_in[3]} {B_in[4]} {B_in[5]} {B_in[6]} {B_in[7]} {B_in[8]} {B_in[9]} {B_in[10]} {B_in[11]} {B_in[12]} {B_in[13]} {B_in[14]} {B_in[15]} {B_in[16]} {B_in[17]} {B_in[18]} {B_in[19]} {B_in[20]} {B_in[21]} {B_in[22]} {B_in[23]} {B_in[24]} {B_in[25]} {B_in[26]} {B_in[27]} {B_in[28]} {B_in[29]} {B_in[30]} {B_in[31]} {B_in[32]} {B_in[33]} {B_in[34]} {B_in[35]} {B_in[36]} {B_in[37]} {B_in[38]} {B_in[39]} {B_in[40]} {B_in[41]} {B_in[42]} {B_in[43]} {B_in[44]} {B_in[45]} {B_in[46]} {B_in[47]} {B_in[48]} {B_in[49]} {B_in[50]} {B_in[51]} {B_in[52]} {B_in[53]} {B_in[54]} {B_in[55]} {B_in[56]} {B_in[57]} {B_in[58]} {B_in[59]} {B_in[60]} {B_in[61]} {B_in[62]} {B_in[63]} {B_in[64]} {B_in[65]} {B_in[66]} {B_in[67]} {B_in[68]} {B_in[69]} {B_in[70]} {B_in[71]} {B_in[72]} {B_in[73]} {B_in[74]} {B_in[75]} {B_in[76]} {B_in[77]} {B_in[78]} {B_in[79]} {B_in[80]} {B_in[81]} {B_in[82]} {B_in[83]} {B_in[84]} {B_in[85]} {B_in[86]} {B_in[87]} {B_in[88]} {B_in[89]} {B_in[90]} {B_in[91]} {B_in[92]} {B_in[93]} {B_in[94]} {B_in[95]} {B_in[96]} {B_in[97]} {B_in[98]} {B_in[99]} {B_in[100]} {B_in[101]} {B_in[102]} {B_in[103]} {B_in[104]} {B_in[105]} {B_in[106]} {B_in[107]} {B_in[108]} {B_in[109]} {B_in[110]} {B_in[111]} {B_in[112]} {B_in[113]} {B_in[114]} {B_in[115]} {B_in[116]} {B_in[117]} {B_in[118]} {B_in[119]} {B_in[120]} {B_in[121]} {B_in[122]} {B_in[123]} {B_in[124]} {B_in[125]} {B_in[126]} {B_in[127]}}
[04/06 02:45:29    364s] ### import design signature (65): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:29    364s] Successfully spread [128] pins.
[04/06 02:45:29    364s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1117.3M).
[04/06 02:45:29    364s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:39    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:39    365s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:39    365s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin clk
[04/06 02:45:39    365s] ### import design signature (66): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:39    365s] Successfully spread [1] pins.
[04/06 02:45:39    365s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1117.3M).
[04/06 02:45:39    365s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:43    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:43    365s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:43    365s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin en
[04/06 02:45:43    365s] ### import design signature (67): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:43    365s] Successfully spread [1] pins.
[04/06 02:45:43    365s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1114.3M).
[04/06 02:45:43    365s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:47    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:47    365s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:47    365s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin rst_n
[04/06 02:45:47    365s] ### import design signature (68): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:47    365s] Successfully spread [1] pins.
[04/06 02:45:47    365s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1117.5M).
[04/06 02:45:47    365s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:48    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/06 02:45:48    365s] <CMD> setPinAssignMode -pinEditInBatch true
[04/06 02:45:48    365s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.19 -pin rst_n
[04/06 02:45:48    365s] ### import design signature (69): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/06 02:45:48    365s] Successfully spread [1] pins.
[04/06 02:45:48    365s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1117.5M).
[04/06 02:45:48    365s] <CMD> setPinAssignMode -pinEditInBatch false
[04/06 02:45:59    366s] <CMD> saveIoFile -locations MAC_512.save.io
[04/06 02:46:00    366s] Dumping FTerm of cell MAC_512 to file
[04/06 02:46:04    366s] <CMD> zoomBox -388.03150 -17.03800 544.95450 357.79800
[04/06 02:46:05    366s] <CMD> zoomBox -361.62900 14.97300 431.40950 333.58400
[04/06 02:48:04    372s] <CMD> saveIoFile -locations MAC_512.save.io
[04/06 02:48:04    372s] Dumping FTerm of cell MAC_512 to file
[04/06 03:09:16    427s] <CMD> saveFPlan MAC_512_pin.fp
[04/06 04:52:06    696s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/06 04:52:06    696s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix MAC_512_prePlace -outDir timingReports
[04/06 04:52:06    696s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/06 04:52:06    696s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/06 04:52:06    696s] Set Using Default Delay Limit as 101.
[04/06 04:52:06    696s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/06 04:52:06    696s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[04/06 04:52:06    696s] Set Default Net Delay as 0 ps.
[04/06 04:52:06    696s] Set Default Net Load as 0 pF. 
[04/06 04:52:06    696s] Effort level <high> specified for reg2reg path_group
[04/06 04:52:07    697s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1149.2M
[04/06 04:52:07    697s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1149.2M
[04/06 04:52:07    697s] Use non-trimmed site array because memory saving is not enough.
[04/06 04:52:07    697s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1174.8M
[04/06 04:52:07    697s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1174.8M
[04/06 04:52:07    697s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1174.8M
[04/06 04:52:07    697s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:1174.8M
[04/06 04:52:07    697s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1174.8M
[04/06 04:52:07    697s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1174.8M
[04/06 04:52:07    697s] Starting delay calculation for Setup views
[04/06 04:52:07    697s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[04/06 04:52:07    697s] AAE DB initialization (MEM=1174.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/06 04:52:07    697s] #################################################################################
[04/06 04:52:07    697s] # Design Stage: PreRoute
[04/06 04:52:07    697s] # Design Name: MAC_512
[04/06 04:52:07    697s] # Design Mode: 90nm
[04/06 04:52:07    697s] # Analysis Mode: MMMC Non-OCV 
[04/06 04:52:07    697s] # Parasitics Mode: No SPEF/RCDB
[04/06 04:52:07    697s] # Signoff Settings: SI Off 
[04/06 04:52:07    697s] #################################################################################
[04/06 04:52:07    697s] Calculate delays in BcWc mode...
[04/06 04:52:07    697s] Topological Sorting (REAL = 0:00:00.0, MEM = 1174.8M, InitMEM = 1174.8M)
[04/06 04:52:07    697s] Start delay calculation (fullDC) (1 T). (MEM=1174.77)
[04/06 04:52:08    697s] Start AAE Lib Loading. (MEM=1191.5)
[04/06 04:52:08    697s] End AAE Lib Loading. (MEM=1210.58 CPU=0:00:00.0 Real=0:00:00.0)
[04/06 04:52:08    697s] End AAE Lib Interpolated Model. (MEM=1210.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 04:52:08    698s] First Iteration Infinite Tw... 
[04/06 04:52:13    703s] Total number of fetched objects 45123
[04/06 04:52:13    703s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 04:52:13    703s] End delay calculation. (MEM=1262.88 CPU=0:00:05.1 REAL=0:00:05.0)
[04/06 04:52:13    703s] End delay calculation (fullDC). (MEM=1235.8 CPU=0:00:05.7 REAL=0:00:06.0)
[04/06 04:52:13    703s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1235.8M) ***
[04/06 04:52:14    704s] *** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:11:44 mem=1235.8M)
[04/06 04:52:14    704s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.133  |  1.133  |  3.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

Density: 69.997%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[04/06 04:52:14    704s] Resetting back High Fanout Nets as non-ideal
[04/06 04:52:14    704s] Set Default Net Delay as 1000 ps.
[04/06 04:52:14    704s] Set Default Net Load as 0.5 pF. 
[04/06 04:52:14    704s] Reported timing to dir timingReports
[04/06 04:52:14    704s] Total CPU time: 8.29 sec
[04/06 04:52:14    704s] Total Real time: 8.0 sec
[04/06 04:52:14    704s] Total Memory Usage: 1156.0625 Mbytes
[04/06 04:52:14    704s] 
[04/06 04:52:14    704s] =============================================================================================
[04/06 04:52:14    704s]  Final TAT Report for timeDesign
[04/06 04:52:14    704s] =============================================================================================
[04/06 04:52:14    704s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 04:52:14    704s] ---------------------------------------------------------------------------------------------
[04/06 04:52:14    704s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 04:52:14    704s] [ TimingUpdate           ]      1   0:00:00.5  (   6.2 % )     0:00:06.7 /  0:00:06.6    1.0
[04/06 04:52:14    704s] [ FullDelayCalc          ]      1   0:00:06.2  (  73.4 % )     0:00:06.2 /  0:00:06.1    1.0
[04/06 04:52:14    704s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:07.1 /  0:00:07.0    1.0
[04/06 04:52:14    704s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.7
[04/06 04:52:14    704s] [ GenerateReports        ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    0.9
[04/06 04:52:14    704s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.7
[04/06 04:52:14    704s] [ MISC                   ]          0:00:01.3  (  15.2 % )     0:00:01.3 /  0:00:01.2    1.0
[04/06 04:52:14    704s] ---------------------------------------------------------------------------------------------
[04/06 04:52:14    704s]  timeDesign TOTAL                   0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.3    1.0
[04/06 04:52:14    704s] ---------------------------------------------------------------------------------------------
[04/06 04:52:14    704s] 
[04/06 05:10:17    752s] <CMD> saveDesign -cellview {gpdk045 MAC_512 layout}
[04/06 05:10:17    752s] #% Begin save design ... (date=04/06 05:10:17, mem=975.4M)
[04/06 05:10:17    752s] **ERROR: (IMPOAX-1715):	Layer 'metal1' is not present in the technology graph of the library 'gpdk045' with which we are saving the design. This OpenAccess design cannot be saved.
**ERROR: Save OA design failed. Please check the logfile.
[04/06 05:10:23    752s] <CMD> saveDesign MAC_512
[04/06 05:10:23    752s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 05:10:23    752s] % Begin save design ... (date=04/06 05:10:23, mem=978.5M)
[04/06 05:10:23    752s] % Begin Save ccopt configuration ... (date=04/06 05:10:23, mem=978.5M)
[04/06 05:10:23    752s] % End Save ccopt configuration ... (date=04/06 05:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.2M, current mem=979.2M)
[04/06 05:10:23    752s] % Begin Save netlist data ... (date=04/06 05:10:23, mem=979.2M)
[04/06 05:10:23    752s] Writing Binary DB to MAC_512.dat/MAC_512.v.bin in single-threaded mode...
[04/06 05:10:23    752s] % End Save netlist data ... (date=04/06 05:10:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=979.2M, current mem=978.5M)
[04/06 05:10:23    752s] Saving symbol-table file ...
[04/06 05:10:23    752s] Saving congestion map file MAC_512.dat/MAC_512.route.congmap.gz ...
[04/06 05:10:23    752s] % Begin Save AAE data ... (date=04/06 05:10:23, mem=979.2M)
[04/06 05:10:23    752s] Saving AAE Data ...
[04/06 05:10:23    752s] % End Save AAE data ... (date=04/06 05:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.3M, current mem=979.3M)
[04/06 05:10:23    752s] Saving preference file MAC_512.dat/gui.pref.tcl ...
[04/06 05:10:23    752s] Saving mode setting ...
[04/06 05:10:23    752s] Saving global file ...
[04/06 05:10:23    752s] % Begin Save floorplan data ... (date=04/06 05:10:23, mem=979.0M)
[04/06 05:10:23    752s] Saving floorplan file ...
[04/06 05:10:23    752s] % End Save floorplan data ... (date=04/06 05:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.0M, current mem=979.0M)
[04/06 05:10:23    752s] Saving PG file MAC_512.dat/MAC_512.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Apr  6 05:10:23 2025)
[04/06 05:10:23    752s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1158.2M) ***
[04/06 05:10:23    752s] Saving Drc markers ...
[04/06 05:10:23    752s] ... No Drc file written since there is no markers found.
[04/06 05:10:23    752s] % Begin Save placement data ... (date=04/06 05:10:23, mem=978.5M)
[04/06 05:10:23    752s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/06 05:10:23    752s] Save Adaptive View Pruning View Names to Binary file
[04/06 05:10:23    752s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1161.2M) ***
[04/06 05:10:23    752s] % End Save placement data ... (date=04/06 05:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=978.5M, current mem=978.5M)
[04/06 05:10:23    752s] % Begin Save routing data ... (date=04/06 05:10:23, mem=978.5M)
[04/06 05:10:23    752s] Saving route file ...
[04/06 05:10:23    752s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1158.2M) ***
[04/06 05:10:23    752s] % End Save routing data ... (date=04/06 05:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=978.9M, current mem=978.9M)
[04/06 05:10:23    752s] Saving property file MAC_512.dat/MAC_512.prop
[04/06 05:10:23    752s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1161.2M) ***
[04/06 05:10:23    752s] % Begin Save power constraints data ... (date=04/06 05:10:23, mem=979.7M)
[04/06 05:10:23    752s] % End Save power constraints data ... (date=04/06 05:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.8M, current mem=979.8M)
[04/06 05:10:26    755s] Generated self-contained design MAC_512.dat
[04/06 05:10:27    755s] % End save design ... (date=04/06 05:10:27, total cpu=0:00:03.2, real=0:00:04.0, peak res=982.9M, current mem=981.5M)
[04/06 05:10:27    755s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 05:10:27    755s] <CMD> saveDesign MAC_512
[04/06 05:10:27    755s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 05:10:27    755s] % Begin save design ... (date=04/06 05:10:27, mem=981.5M)
[04/06 05:10:27    755s] % Begin Save ccopt configuration ... (date=04/06 05:10:27, mem=981.5M)
[04/06 05:10:27    755s] % End Save ccopt configuration ... (date=04/06 05:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.7M, current mem=981.7M)
[04/06 05:10:27    755s] % Begin Save netlist data ... (date=04/06 05:10:27, mem=981.7M)
[04/06 05:10:27    755s] Writing Binary DB to MAC_512.dat.tmp/MAC_512.v.bin in single-threaded mode...
[04/06 05:10:27    755s] % End Save netlist data ... (date=04/06 05:10:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=981.9M, current mem=981.9M)
[04/06 05:10:27    755s] Saving symbol-table file ...
[04/06 05:10:27    755s] Saving congestion map file MAC_512.dat.tmp/MAC_512.route.congmap.gz ...
[04/06 05:10:27    755s] % Begin Save AAE data ... (date=04/06 05:10:27, mem=981.9M)
[04/06 05:10:27    755s] Saving AAE Data ...
[04/06 05:10:27    755s] % End Save AAE data ... (date=04/06 05:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.9M, current mem=981.9M)
[04/06 05:10:27    755s] Saving preference file MAC_512.dat.tmp/gui.pref.tcl ...
[04/06 05:10:27    755s] Saving mode setting ...
[04/06 05:10:27    755s] Saving global file ...
[04/06 05:10:27    755s] % Begin Save floorplan data ... (date=04/06 05:10:27, mem=982.0M)
[04/06 05:10:27    755s] Saving floorplan file ...
[04/06 05:10:27    755s] % End Save floorplan data ... (date=04/06 05:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.0M, current mem=982.0M)
[04/06 05:10:27    755s] Saving PG file MAC_512.dat.tmp/MAC_512.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sun Apr  6 05:10:27 2025)
[04/06 05:10:27    755s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1191.0M) ***
[04/06 05:10:27    755s] Saving Drc markers ...
[04/06 05:10:27    755s] ... No Drc file written since there is no markers found.
[04/06 05:10:27    755s] % Begin Save placement data ... (date=04/06 05:10:27, mem=982.0M)
[04/06 05:10:27    755s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/06 05:10:27    755s] Save Adaptive View Pruning View Names to Binary file
[04/06 05:10:27    755s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1194.0M) ***
[04/06 05:10:27    756s] % End Save placement data ... (date=04/06 05:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.0M, current mem=982.0M)
[04/06 05:10:27    756s] % Begin Save routing data ... (date=04/06 05:10:27, mem=982.0M)
[04/06 05:10:27    756s] Saving route file ...
[04/06 05:10:27    756s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1191.0M) ***
[04/06 05:10:27    756s] % End Save routing data ... (date=04/06 05:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.1M, current mem=982.1M)
[04/06 05:10:27    756s] Saving property file MAC_512.dat.tmp/MAC_512.prop
[04/06 05:10:27    756s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1194.0M) ***
[04/06 05:10:27    756s] % Begin Save power constraints data ... (date=04/06 05:10:27, mem=982.1M)
[04/06 05:10:27    756s] % End Save power constraints data ... (date=04/06 05:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=982.1M, current mem=982.1M)
[04/06 05:10:30    758s] Generated self-contained design MAC_512.dat.tmp
[04/06 05:10:30    758s] % End save design ... (date=04/06 05:10:30, total cpu=0:00:03.1, real=0:00:03.0, peak res=982.3M, current mem=982.3M)
[04/06 05:10:30    758s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
