(edif SevenSegmentDecoder
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 10 19 14 53 33)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure SevenSegmentDecoder.ngc SevenSegmentDecoder.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library SevenSegmentDecoder_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell SevenSegmentDecoder
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename output "output<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename input "input<3:0>") 4)
              (direction INPUT))
            (designator "xc3s200-4-ft256")
            (property TYPE (string "SevenSegmentDecoder") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:output<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:input<3:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "SevenSegmentDecoder_SevenSegmentDecoder") (owner "Xilinx"))
          )
          (contents
            (instance Mrom_output21
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "445C") (owner "Xilinx"))
            )
            (instance Mrom_output41
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80C2") (owner "Xilinx"))
            )
            (instance Mrom_output51
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC48") (owner "Xilinx"))
            )
            (instance Mrom_output111
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6032") (owner "Xilinx"))
            )
            (instance Mrom_output11
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0941") (owner "Xilinx"))
            )
            (instance Mrom_output31
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A118") (owner "Xilinx"))
            )
            (instance Mrom_output61
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2812") (owner "Xilinx"))
            )
            (instance (rename input_3_IBUF_renamed_0 "input_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_2_IBUF_renamed_1 "input_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_1_IBUF_renamed_2 "input_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input_0_IBUF_renamed_3 "input_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_6_OBUF_renamed_4 "output_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_5_OBUF_renamed_5 "output_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_4_OBUF_renamed_6 "output_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_3_OBUF_renamed_7 "output_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_2_OBUF_renamed_8 "output_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_1_OBUF_renamed_9 "output_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename output_0_OBUF_renamed_10 "output_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename input_0_ "input<0>")
              (joined
                (portRef (member input 3))
                (portRef I (instanceRef input_0_IBUF_renamed_3))
              )
            )
            (net (rename input_1_ "input<1>")
              (joined
                (portRef (member input 2))
                (portRef I (instanceRef input_1_IBUF_renamed_2))
              )
            )
            (net (rename input_2_ "input<2>")
              (joined
                (portRef (member input 1))
                (portRef I (instanceRef input_2_IBUF_renamed_1))
              )
            )
            (net (rename input_3_ "input<3>")
              (joined
                (portRef (member input 0))
                (portRef I (instanceRef input_3_IBUF_renamed_0))
              )
            )
            (net input_0_IBUF
              (joined
                (portRef I1 (instanceRef Mrom_output21))
                (portRef I3 (instanceRef Mrom_output41))
                (portRef I2 (instanceRef Mrom_output51))
                (portRef I2 (instanceRef Mrom_output111))
                (portRef I3 (instanceRef Mrom_output11))
                (portRef I2 (instanceRef Mrom_output31))
                (portRef I0 (instanceRef Mrom_output61))
                (portRef O (instanceRef input_0_IBUF_renamed_3))
              )
            )
            (net input_1_IBUF
              (joined
                (portRef I3 (instanceRef Mrom_output21))
                (portRef I0 (instanceRef Mrom_output41))
                (portRef I3 (instanceRef Mrom_output51))
                (portRef I0 (instanceRef Mrom_output111))
                (portRef I0 (instanceRef Mrom_output11))
                (portRef I0 (instanceRef Mrom_output31))
                (portRef I1 (instanceRef Mrom_output61))
                (portRef O (instanceRef input_1_IBUF_renamed_2))
              )
            )
            (net input_2_IBUF
              (joined
                (portRef I2 (instanceRef Mrom_output21))
                (portRef I1 (instanceRef Mrom_output41))
                (portRef I1 (instanceRef Mrom_output51))
                (portRef I3 (instanceRef Mrom_output111))
                (portRef I1 (instanceRef Mrom_output11))
                (portRef I3 (instanceRef Mrom_output31))
                (portRef I2 (instanceRef Mrom_output61))
                (portRef O (instanceRef input_2_IBUF_renamed_1))
              )
            )
            (net input_3_IBUF
              (joined
                (portRef I0 (instanceRef Mrom_output21))
                (portRef I2 (instanceRef Mrom_output41))
                (portRef I0 (instanceRef Mrom_output51))
                (portRef I1 (instanceRef Mrom_output111))
                (portRef I2 (instanceRef Mrom_output11))
                (portRef I1 (instanceRef Mrom_output31))
                (portRef I3 (instanceRef Mrom_output61))
                (portRef O (instanceRef input_3_IBUF_renamed_0))
              )
            )
            (net (rename output_0_ "output<0>")
              (joined
                (portRef (member output 6))
                (portRef O (instanceRef output_0_OBUF_renamed_10))
              )
            )
            (net (rename output_1_ "output<1>")
              (joined
                (portRef (member output 5))
                (portRef O (instanceRef output_1_OBUF_renamed_9))
              )
            )
            (net (rename output_2_ "output<2>")
              (joined
                (portRef (member output 4))
                (portRef O (instanceRef output_2_OBUF_renamed_8))
              )
            )
            (net (rename output_3_ "output<3>")
              (joined
                (portRef (member output 3))
                (portRef O (instanceRef output_3_OBUF_renamed_7))
              )
            )
            (net (rename output_4_ "output<4>")
              (joined
                (portRef (member output 2))
                (portRef O (instanceRef output_4_OBUF_renamed_6))
              )
            )
            (net (rename output_5_ "output<5>")
              (joined
                (portRef (member output 1))
                (portRef O (instanceRef output_5_OBUF_renamed_5))
              )
            )
            (net (rename output_6_ "output<6>")
              (joined
                (portRef (member output 0))
                (portRef O (instanceRef output_6_OBUF_renamed_4))
              )
            )
            (net output_0_OBUF
              (joined
                (portRef O (instanceRef Mrom_output11))
                (portRef I (instanceRef output_0_OBUF_renamed_10))
              )
            )
            (net output_1_OBUF
              (joined
                (portRef O (instanceRef Mrom_output111))
                (portRef I (instanceRef output_1_OBUF_renamed_9))
              )
            )
            (net output_2_OBUF
              (joined
                (portRef O (instanceRef Mrom_output21))
                (portRef I (instanceRef output_2_OBUF_renamed_8))
              )
            )
            (net output_3_OBUF
              (joined
                (portRef O (instanceRef Mrom_output31))
                (portRef I (instanceRef output_3_OBUF_renamed_7))
              )
            )
            (net output_4_OBUF
              (joined
                (portRef O (instanceRef Mrom_output41))
                (portRef I (instanceRef output_4_OBUF_renamed_6))
              )
            )
            (net output_5_OBUF
              (joined
                (portRef O (instanceRef Mrom_output51))
                (portRef I (instanceRef output_5_OBUF_renamed_5))
              )
            )
            (net output_6_OBUF
              (joined
                (portRef O (instanceRef Mrom_output61))
                (portRef I (instanceRef output_6_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design SevenSegmentDecoder
    (cellRef SevenSegmentDecoder
      (libraryRef SevenSegmentDecoder_lib)
    )
    (property PART (string "xc3s200-4-ft256") (owner "Xilinx"))
  )
)

