$date
	Sun Sep 14 00:38:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a5_tb $end
$var wire 4 ! a [3:0] $end
$var reg 1 " clk $end
$var reg 1 # n0 $end
$var reg 1 $ s $end
$scope module NBBS $end
$var wire 1 " clk $end
$var wire 1 # n0 $end
$var wire 1 $ s $end
$var parameter 32 % N $end
$var reg 4 & a [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
$end
#0
$dumpvars
b101 &
0$
0#
0"
b101 !
$end
#5
b1010 !
b1010 &
1"
#10
0"
#11
1#
#15
b101 !
b101 &
1"
#20
0"
#22
0#
1$
#25
b10 !
b10 &
1"
#30
0"
#33
1#
#35
b1001 !
b1001 &
1"
#40
0"
#44
