#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 15 21:06:13 2022
# Process ID: 12956
# Current directory: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/top.vds
# Journal file: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 722.230 ; gain = 179.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'sonic' [C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sonic' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v:1]
INFO: [Synth 8-6157] synthesizing module 'shownumber' [C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'showdigit' [C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'showdigit' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shownumber' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/.Xil/Vivado-12956-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/.Xil/Vivado-12956-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clock' of module 'clk_wiz_0' has 5 connections declared, but only 3 given [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 786.332 ; gain = 243.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 786.332 ; gain = 243.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 786.332 ; gain = 243.359
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 906.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 906.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.008 ; gain = 363.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.008 ; gain = 363.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.008 ; gain = 363.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.008 ; gain = 363.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sonic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module showdigit 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 906.008 ; gain = 363.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_out1' to pin 'clock/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clk_out2' to pin 'clock/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 906.008 ; gain = 363.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1007.117 ; gain = 464.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1031.070 ; gain = 488.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[6] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[6]_inv.
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[5] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[5]_inv.
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[4] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[4]_inv.
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[3] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[3]_inv.
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[2] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[2]_inv.
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[1] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[1]_inv.
INFO: [Synth 8-5365] Flop sn/cd0/r_Hex_Encoding_reg[0] is being inverted and renamed to sn/cd0/r_Hex_Encoding_reg[0]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[6] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[6]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[5] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[5]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[4] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[4]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[3] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[3]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[2] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[2]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[1] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[1]_inv.
INFO: [Synth 8-5365] Flop sn/cd1/r_Hex_Encoding_reg[0] is being inverted and renamed to sn/cd1/r_Hex_Encoding_reg[0]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[6] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[6]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[5] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[5]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[4] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[4]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[3] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[3]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[2] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[2]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[1] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[1]_inv.
INFO: [Synth 8-5365] Flop sn/cd2/r_Hex_Encoding_reg[0] is being inverted and renamed to sn/cd2/r_Hex_Encoding_reg[0]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[6] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[6]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[5] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[5]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[4] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[4]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[3] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[3]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[2] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[2]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[1] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[1]_inv.
INFO: [Synth 8-5365] Flop sn/cd3/r_Hex_Encoding_reg[0] is being inverted and renamed to sn/cd3/r_Hex_Encoding_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clock has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |   462|
|3     |LUT1      |    48|
|4     |LUT2      |   550|
|5     |LUT3      |   683|
|6     |LUT4      |   469|
|7     |LUT5      |   284|
|8     |LUT6      |   890|
|9     |FDRE      |   132|
|10    |IBUF      |     1|
|11    |OBUF      |    29|
+------+----------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  3551|
|2     |  sc     |sonic       |  1699|
|3     |  sn     |shownumber  |  1571|
|4     |    cd0  |showdigit   |    14|
|5     |    cd1  |showdigit_0 |    57|
|6     |    cd2  |showdigit_1 |    19|
|7     |    cd3  |showdigit_2 |    65|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.473 ; gain = 494.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1037.473 ; gain = 374.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1037.473 ; gain = 494.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1037.473 ; gain = 743.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 21:07:04 2022...
