FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;6.446563;10.143602;0.070084;0.499146;0.445558;0.024875;Number of seconds simulated 
sim_ticks;6446562540000;10143602220000;70083990000;499145870000;445557730000;24874990000;Number of ticks simulated 
final_tick;6446562540000;16590164760000;16660248750000;17159394620000;17604952350000;17629827340000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;879224;1058290;238254891;29244789;23493347;719877653;Simulator instruction rate (inst/s) 
host_op_rate;879224;1058290;238254742;29244787;23493345;719876427;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;4696700730;1851981998;2870483407;2432251389;1682153591;2874312212;Simulator tick rate (ticks/s) 
host_mem_usage;851952;986096;987120;987120;987120;987120;Number of bytes of host memory used 
host_seconds;1372.57;5477.16;24.42;205.22;264.87;8.65;Real time elapsed on the host 
sim_insts;1206798564;5796426201;5817080693;6001605636;6222761819;6229961711;Number of instructions simulated 
sim_ops;1206798564;5796426201;5817080693;6001605636;6222761819;6229961711;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu00.inst;66332032;26190336;70080;923200;815424;33920;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu00.data;174336832;15553472;154304;733952;1434880;47616;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;13312;1984;1856;1792;1856;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu01.inst;27040640;22491072;44352;570240;346560;24832;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu01.data;14075520;14053504;132608;789056;1213824;44544;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu02.inst;39726592;28656896;1301312;6539392;7052416;17792;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu02.data;13982464;18695936;636928;4523584;7927360;5056;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu03.inst;4533888;32926656;211136;1590336;1318272;19584;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu03.data;2009792;20617984;267264;947200;2702976;26944;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu04.inst;3630016;36743296;393216;1744064;1779968;217152;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu04.data;3948480;22578560;872960;1887808;3640000;267008;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu05.inst;3019520;36954688;44096;315200;1251392;125760;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu05.data;5597248;25004672;158144;354880;3068032;165120;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu06.inst;1682816;5184640;39744;780416;1033984;378112;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu06.data;4562304;10845504;110592;927808;2710528;747712;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu07.inst;1936064;5334912;41600;515328;1058624;26112;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu07.data;5002944;10944192;157440;760576;3009152;44608;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu08.inst;1568192;5115520;41088;848960;1004352;17664;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu08.data;4356224;10794624;158144;902080;2605056;4544;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu09.inst;1566080;6219136;31808;245056;966848;25216;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu09.data;4484352;11863552;19712;775232;2628544;46912;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu10.inst;1332352;36857536;43904;678784;714176;25472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu10.data;1119616;25420160;125184;934336;2706496;36800;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu11.inst;1561088;35062912;25280;219840;221504;20352;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu11.data;4310208;23662976;5568;531584;776768;42944;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu12.inst;1560320;5134592;39168;244416;220800;20224;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu12.data;4480512;11659968;109248;708224;789824;41728;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu13.inst;1327104;35293184;43392;531008;415552;24704;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu13.data;1137856;23761088;124736;686848;1536960;46464;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu14.inst;1556992;5139712;39360;244480;220736;19968;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu14.data;4398336;11336896;106880;725760;805184;43520;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu15.inst;1556352;37210688;31616;244928;220480;19712;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu15.data;4540480;22525760;29312;743488;821760;35392;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu16.inst;1309824;32505216;44096;245184;388224;16896;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu16.data;1091392;19373888;145600;755136;1222528;4608;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu17.inst;1538112;5167360;41664;660288;318464;23104;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu17.data;4214592;11188288;151168;759872;923328;43776;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu18.inst;1538688;22417216;45568;239488;508416;16448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu18.data;4345024;15500352;141952;814784;2181056;4864;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu19.inst;1304000;38092928;42880;899392;335168;22784;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu19.data;1165568;23076288;108032;998208;1088128;37120;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu20.inst;1536704;22725312;45504;576384;309184;23232;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu20.data;4261312;13980928;152512;828672;815040;45248;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu21.inst;1535680;5148096;39616;863744;395968;23808;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu21.data;4309696;11160768;109568;1056832;1343616;48000;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu22.inst;1299520;5788032;44096;610368;398336;16192;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu22.data;1244224;10784192;130112;829120;1379840;13312;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu23.inst;1531776;37055168;43072;800768;411008;23936;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu23.data;4267200;22655744;112896;902976;1329856;38784;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu24.inst;1529600;32187328;27904;396224;450560;23680;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu24.data;4334016;22677312;6528;665664;1640832;45824;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu25.inst;1528704;5205952;40896;521088;237568;19456;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu25.data;4187968;10822656;143808;685696;795968;50496;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu26.inst;1526400;31377088;44800;1127040;233856;9472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu26.data;5177152;23770176;158720;1394496;924416;43200;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu27.inst;1524800;34395584;37440;544768;385728;3264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu27.data;4398592;20440832;88640;726080;1203200;448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu28.inst;1522368;5118272;40768;578752;323008;10176;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu28.data;4150976;10315008;140096;783040;955456;39232;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu29.inst;1521152;5180352;40704;1053376;392832;3264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu29.data;4231744;10611392;142144;1068928;1273856;448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu30.inst;1519616;7786432;44096;862080;228800;9472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu30.data;4489728;11447040;145088;959424;795008;42368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu31.inst;1286016;5146368;40704;241792;404544;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu31.data;1078592;10704512;144384;799616;1255936;41472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu32.inst;1517376;9235072;44544;1071744;572864;3264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu32.data;4275328;12179456;148160;1147200;2114816;448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu33.inst;1514752;36509184;43776;732992;349504;10304;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu33.data;4445120;21978560;124736;793600;1186304;40832;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu34.inst;1278016;5124096;40832;253568;572032;10624;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu34.data;1131456;10865728;149504;766336;2502912;43328;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu35.inst;1512768;5164160;40896;256832;388544;10112;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu35.data;4277952;11268544;153728;718720;1282112;32896;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu36.inst;1509376;5181568;40832;239232;226816;9536;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu36.data;4484480;11366144;153024;801600;765056;42752;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu37.inst;1276416;5095168;41216;257408;446208;9856;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu37.data;1111360;11465472;156480;727424;1641792;32448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu38.inst;1505536;22023872;29632;257984;231552;9472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu38.data;4308864;13967744;6272;732736;806848;41728;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu39.inst;1503680;22360512;44672;239936;428544;9856;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu39.data;4426496;13998400;143552;800832;1541440;33024;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu40.inst;1268160;11942976;25792;251136;227392;9472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu40.data;979776;13027392;14016;666496;754240;39232;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu41.inst;1501056;22235136;44480;1273728;404224;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu41.data;4213184;13699840;151104;1260672;1389120;42560;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu42.inst;1499840;22140032;43008;779584;398208;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu42.data;4235328;14168064;98176;843072;1381120;42624;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu43.inst;1265664;5143424;41152;615168;235776;9088;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu43.data;1203904;11797376;148672;954880;814400;31936;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu44.inst;1497024;22399872;25856;239296;398592;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu44.data;4126976;14227328;4224;794432;1322112;42048;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu45.inst;1493376;22482816;44480;256512;226304;9088;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu45.data;4257024;14398720;138560;753024;802944;32832;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu46.inst;1492800;22754624;44416;254016;446464;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu46.data;4233792;14613632;140800;785024;1573824;42240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu47.inst;1490816;5160384;41408;237952;418944;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu47.data;4208448;12193216;150592;816768;1358528;40384;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu48.inst;1488768;34899008;44736;789248;192576;9152;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu48.data;4431616;20324992;142912;800896;540096;33536;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu49.inst;1488448;32708480;44992;802624;386240;3264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu49.data;4351040;19923264;154304;807808;1260096;512;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu50.inst;1488000;22449216;37696;610880;373824;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu50.data;4342208;14377152;94656;997568;1301952;41728;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu51.inst;1487232;22153920;25728;501248;599936;10496;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu51.data;3640576;13573632;4608;605056;2417216;43264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu52.inst;1567040;21984064;44864;515200;456000;10496;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu52.data;846784;12784896;157824;758656;1610816;41344;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu53.inst;1544256;34991616;44608;620864;402368;10176;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu53.data;4122688;21656384;153920;766400;1363904;32448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu54.inst;1540800;25088768;27008;575232;358848;3264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu54.data;4009856;15627328;4928;808512;1128512;512;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu55.inst;1559104;36654400;44352;871488;388736;10496;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu55.data;834112;22809984;152512;905984;1265600;40192;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu56.inst;1537088;30726336;44352;240640;221824;9088;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu56.data;4127168;18048896;130624;815488;751936;32960;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu57.inst;1533632;36366336;37824;259264;491456;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu57.data;4084864;22072832;76864;736256;1749056;38784;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu58.inst;1554944;29523072;24192;204800;452288;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu58.data;962304;18565248;6080;333184;1550464;39680;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu59.inst;1531264;37574144;353152;837312;549632;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu59.data;4424192;25732096;357248;943680;2220800;39872;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu60.inst;1531008;22714304;162752;199680;433472;10368;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu60.data;4469312;14010240;185472;212032;1605056;43712;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu61.inst;1551616;22456896;30720;270784;388096;10240;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu61.data;1066560;13609152;145152;770368;1242816;41920;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu62.inst;1525248;27180032;30208;269056;401472;3264;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu62.data;4499520;16568704;119104;851392;1480896;512;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu63.inst;1530816;34905984;30528;539008;503808;10624;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu63.data;4532160;20921856;138880;735104;1996160;41920;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;651037632;2406794432;13868480;97954752;139165504;4806464;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu00.inst;66332032;26190336;70080;923200;815424;33920;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu01.inst;27040640;22491072;44352;570240;346560;24832;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu02.inst;39726592;28656896;1301312;6539392;7052416;17792;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu03.inst;4533888;32926656;211136;1590336;1318272;19584;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu04.inst;3630016;36743296;393216;1744064;1779968;217152;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu05.inst;3019520;36954688;44096;315200;1251392;125760;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu06.inst;1682816;5184640;39744;780416;1033984;378112;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu07.inst;1936064;5334912;41600;515328;1058624;26112;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu08.inst;1568192;5115520;41088;848960;1004352;17664;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu09.inst;1566080;6219136;31808;245056;966848;25216;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu10.inst;1332352;36857536;43904;678784;714176;25472;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu11.inst;1561088;35062912;25280;219840;221504;20352;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu12.inst;1560320;5134592;39168;244416;220800;20224;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu13.inst;1327104;35293184;43392;531008;415552;24704;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu14.inst;1556992;5139712;39360;244480;220736;19968;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu15.inst;1556352;37210688;31616;244928;220480;19712;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu16.inst;1309824;32505216;44096;245184;388224;16896;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu17.inst;1538112;5167360;41664;660288;318464;23104;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu18.inst;1538688;22417216;45568;239488;508416;16448;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu19.inst;1304000;38092928;42880;899392;335168;22784;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu20.inst;1536704;22725312;45504;576384;309184;23232;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu21.inst;1535680;5148096;39616;863744;395968;23808;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu22.inst;1299520;5788032;44096;610368;398336;16192;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu23.inst;1531776;37055168;43072;800768;411008;23936;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu24.inst;1529600;32187328;27904;396224;450560;23680;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu25.inst;1528704;5205952;40896;521088;237568;19456;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu26.inst;1526400;31377088;44800;1127040;233856;9472;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu27.inst;1524800;34395584;37440;544768;385728;3264;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu28.inst;1522368;5118272;40768;578752;323008;10176;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu29.inst;1521152;5180352;40704;1053376;392832;3264;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu30.inst;1519616;7786432;44096;862080;228800;9472;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu31.inst;1286016;5146368;40704;241792;404544;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu32.inst;1517376;9235072;44544;1071744;572864;3264;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu33.inst;1514752;36509184;43776;732992;349504;10304;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu34.inst;1278016;5124096;40832;253568;572032;10624;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu35.inst;1512768;5164160;40896;256832;388544;10112;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu36.inst;1509376;5181568;40832;239232;226816;9536;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu37.inst;1276416;5095168;41216;257408;446208;9856;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu38.inst;1505536;22023872;29632;257984;231552;9472;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu39.inst;1503680;22360512;44672;239936;428544;9856;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu40.inst;1268160;11942976;25792;251136;227392;9472;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu41.inst;1501056;22235136;44480;1273728;404224;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu42.inst;1499840;22140032;43008;779584;398208;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu43.inst;1265664;5143424;41152;615168;235776;9088;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu44.inst;1497024;22399872;25856;239296;398592;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu45.inst;1493376;22482816;44480;256512;226304;9088;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu46.inst;1492800;22754624;44416;254016;446464;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu47.inst;1490816;5160384;41408;237952;418944;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu48.inst;1488768;34899008;44736;789248;192576;9152;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu49.inst;1488448;32708480;44992;802624;386240;3264;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu50.inst;1488000;22449216;37696;610880;373824;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu51.inst;1487232;22153920;25728;501248;599936;10496;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu52.inst;1567040;21984064;44864;515200;456000;10496;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu53.inst;1544256;34991616;44608;620864;402368;10176;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu54.inst;1540800;25088768;27008;575232;358848;3264;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu55.inst;1559104;36654400;44352;871488;388736;10496;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu56.inst;1537088;30726336;44352;240640;221824;9088;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu57.inst;1533632;36366336;37824;259264;491456;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu58.inst;1554944;29523072;24192;204800;452288;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu59.inst;1531264;37574144;353152;837312;549632;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu60.inst;1531008;22714304;162752;199680;433472;10368;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu61.inst;1551616;22456896;30720;270784;388096;10240;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu62.inst;1525248;27180032;30208;269056;401472;3264;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu63.inst;1530816;34905984;30528;539008;503808;10624;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;231068928;1373141952;4769664;41780800;36935296;1566144;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;53943424;180110208;1368896;8014528;39075968;829888;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;56775808;180958080;2106176;8719040;39776384;829888;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu00.inst;1036438;409224;1095;14425;12741;530;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu00.data;2724013;243023;2411;11468;22420;744;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;208;31;29;28;29;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu01.inst;422510;351423;693;8910;5415;388;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu01.data;219930;219586;2072;12329;18966;696;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu02.inst;620728;447764;20333;102178;110194;278;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu02.data;218476;292124;9952;70681;123865;79;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu03.inst;70842;514479;3299;24849;20598;306;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu03.data;31403;322156;4176;14800;42234;421;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu04.inst;56719;574114;6144;27251;27812;3393;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu04.data;61695;352790;13640;29497;56875;4172;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu05.inst;47180;577417;689;4925;19553;1965;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu05.data;87457;390698;2471;5545;47938;2580;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu06.inst;26294;81010;621;12194;16156;5908;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu06.data;71286;169461;1728;14497;42352;11683;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu07.inst;30251;83358;650;8052;16541;408;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu07.data;78171;171003;2460;11884;47018;697;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu08.inst;24503;79930;642;13265;15693;276;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu08.data;68066;168666;2471;14095;40704;71;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu09.inst;24470;97174;497;3829;15107;394;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu09.data;70068;185368;308;12113;41071;733;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu10.inst;20818;575899;686;10606;11159;398;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu10.data;17494;397190;1956;14599;42289;575;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu11.inst;24392;547858;395;3435;3461;318;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu11.data;67347;369734;87;8306;12137;671;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu12.inst;24380;80228;612;3819;3450;316;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu12.data;70008;182187;1707;11066;12341;652;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu13.inst;20736;551456;678;8297;6493;386;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu13.data;17779;371267;1949;10732;24015;726;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu14.inst;24328;80308;615;3820;3449;312;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu14.data;68724;177139;1670;11340;12581;680;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu15.inst;24318;581417;494;3827;3445;308;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu15.data;70945;351965;458;11617;12840;553;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu16.inst;20466;507894;689;3831;6066;264;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu16.data;17053;302717;2275;11799;19102;72;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu17.inst;24033;80740;651;10317;4976;361;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu17.data;65853;174817;2362;11873;14427;684;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu18.inst;24042;350269;712;3742;7944;257;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu18.data;67891;242193;2218;12731;34079;76;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu19.inst;20375;595202;670;14053;5237;356;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu19.data;18212;360567;1688;15597;17002;580;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu20.inst;24011;355083;711;9006;4831;363;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu20.data;66583;218452;2383;12948;12735;707;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu21.inst;23995;80439;619;13496;6187;372;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu21.data;67339;174387;1712;16513;20994;750;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu22.inst;20305;90438;689;9537;6224;253;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu22.data;19441;168503;2033;12955;21560;208;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu23.inst;23934;578987;673;12512;6422;374;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu23.data;66675;353996;1764;14109;20779;606;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu24.inst;23900;502927;436;6191;7040;370;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu24.data;67719;354333;102;10401;25638;716;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu25.inst;23886;81343;639;8142;3712;304;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu25.data;65437;169104;2247;10714;12437;789;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu26.inst;23850;490267;700;17610;3654;148;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu26.data;80893;371409;2480;21789;14444;675;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu27.inst;23825;537431;585;8512;6027;51;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu27.data;68728;319388;1385;11345;18800;7;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu28.inst;23787;79973;637;9043;5047;159;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu28.data;64859;161172;2189;12235;14929;613;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu29.inst;23768;80943;636;16459;6138;51;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu29.data;66121;165803;2221;16702;19904;7;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu30.inst;23744;121663;689;13470;3575;148;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu30.data;70152;178860;2267;14991;12422;662;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu31.inst;20094;80412;636;3778;6321;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu31.data;16853;167258;2256;12494;19624;648;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu32.inst;23709;144298;696;16746;8951;51;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu32.data;66802;190304;2315;17925;33044;7;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu33.inst;23668;570456;684;11453;5461;161;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu33.data;69455;343415;1949;12400;18536;638;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu34.inst;19969;80064;638;3962;8938;166;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu34.data;17679;169777;2336;11974;39108;677;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu35.inst;23637;80690;639;4013;6071;158;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu35.data;66843;176071;2402;11230;20033;514;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu36.inst;23584;80962;638;3738;3544;149;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu36.data;70070;177596;2391;12525;11954;668;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu37.inst;19944;79612;644;4022;6972;154;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu37.data;17365;179148;2445;11366;25653;507;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu38.inst;23524;344123;463;4031;3618;148;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu38.data;67326;218246;98;11449;12607;652;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu39.inst;23495;349383;698;3749;6696;154;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu39.data;69164;218725;2243;12513;24085;516;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu40.inst;19815;186609;403;3924;3553;148;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu40.data;15309;203553;219;10414;11785;613;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu41.inst;23454;347424;695;19902;6316;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu41.data;65831;214060;2361;19698;21705;665;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu42.inst;23435;345938;672;12181;6222;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu42.data;66177;221376;1534;13173;21580;666;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu43.inst;19776;80366;643;9612;3684;142;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu43.data;18811;184334;2323;14920;12725;499;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu44.inst;23391;349998;404;3739;6228;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu44.data;64484;222302;66;12413;20658;657;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu45.inst;23334;351294;695;4008;3536;142;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu45.data;66516;224980;2165;11766;12546;513;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu46.inst;23325;355541;694;3969;6976;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu46.data;66153;228338;2200;12266;24591;660;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu47.inst;23294;80631;647;3718;6546;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu47.data;65757;190519;2353;12762;21227;631;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu48.inst;23262;545297;699;12332;3009;143;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu48.data;69244;317578;2233;12514;8439;524;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu49.inst;23257;511070;703;12541;6035;51;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu49.data;67985;311301;2411;12622;19689;8;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu50.inst;23250;350769;589;9545;5841;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu50.data;67847;224643;1479;15587;20343;652;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu51.inst;23238;346155;402;7832;9374;164;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu51.data;56884;212088;72;9454;37769;676;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu52.inst;24485;343501;701;8050;7125;164;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu52.data;13231;199764;2466;11854;25169;646;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu53.inst;24129;546744;697;9701;6287;159;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu53.data;64417;338381;2405;11975;21311;507;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu54.inst;24075;392012;422;8988;5607;51;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu54.data;62654;244177;77;12633;17633;8;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu55.inst;24361;572725;693;13617;6074;164;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu55.data;13033;356406;2383;14156;19775;628;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu56.inst;24017;480099;693;3760;3466;142;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu56.data;64487;282014;2041;12742;11749;515;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu57.inst;23963;568224;591;4051;7679;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu57.data;63826;344888;1201;11504;27329;606;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu58.inst;24296;461298;378;3200;7067;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu58.data;15036;290082;95;5206;24226;620;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu59.inst;23926;587096;5518;13083;8588;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu59.data;69128;402064;5582;14745;34700;623;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu60.inst;23922;354911;2543;3120;6773;162;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu60.data;69833;218910;2898;3313;25079;683;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu61.inst;24244;350889;480;4231;6064;160;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu61.data;16665;212643;2268;12037;19419;655;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu62.inst;23832;424688;472;4204;6273;51;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu62.data;70305;258886;1861;13303;23139;8;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu63.inst;23919;545406;477;8422;7872;166;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu63.data;70815;326904;2170;11486;31190;655;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;10172463;37606163;216695;1530543;2174461;75101;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;842866;2814222;21389;125227;610562;12967;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;887122;2827470;32909;136235;621506;12967;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu00.inst;10289520;2581956;999943;1849560;1830120;1363619;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu00.data;27043379;1533328;2201701;1470416;3220413;1914212;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;2065;196;26483;3590;4166;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu01.inst;4194583;2217267;632841;1142432;777812;998272;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu01.data;2183415;1385455;1892130;1580812;2724280;1790714;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu02.inst;6162446;2825120;18567893;13101164;15828288;715257;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu02.data;2168980;1843126;9088067;9062649;17791993;203256;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu03.inst;703303;3246052;3012614;3186115;2958701;787297;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu03.data;311762;2032610;3813482;1897642;6066500;1083176;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu04.inst;563093;3622312;5610639;3494097;3994921;8729732;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu04.data;612494;2225892;12455912;3782077;8169536;10733994;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu05.inst;468392;3643152;629188;631479;2808597;5055680;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu05.data;868253;2465068;2256493;710975;6885824;6637993;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu06.inst;261041;511124;567091;1563503;2320651;15200489;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu06.data;707711;1069197;1577992;1858791;6083450;30058786;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu07.inst;300325;525939;593574;1032420;2375952;1049729;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu07.data;776064;1078926;2246447;1523755;6753675;1793287;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu08.inst;243260;504310;586268;1700825;2254146;710111;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu08.data;675744;1064181;2256493;1807247;5846731;182673;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu09.inst;242933;613109;453855;490951;2169972;1013709;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu09.data;695619;1169560;281263;1553117;5899447;1885910;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu10.inst;206676;3633575;626448;1359891;1602881;1024000;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu10.data;173676;2506029;1786200;1871870;6074400;1479398;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu11.inst;242158;3456653;360710;440432;497139;818171;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu11.data;668606;2332798;79448;1064987;1743361;1726393;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu12.inst;242039;506190;558872;489668;495559;813025;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu12.data;695023;1149490;1558815;1418872;1772664;1677508;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu13.inst;205862;3479354;619143;1063833;932656;993126;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu13.data;176506;2342470;1779807;1376047;3449519;1867900;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu14.inst;241523;506695;561612;489797;495415;802734;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu14.data;682276;1117640;1525027;1454004;1807137;1749548;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu15.inst;241424;3668390;451116;490694;494840;792443;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu15.data;704326;2220686;418241;1489520;1844340;1422795;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu16.inst;203182;3204504;629188;491207;871321;679236;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu16.data;169298;1909961;2077507;1512856;2743815;185246;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu17.inst;238594;509421;594487;1322836;714754;928804;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu17.data;653774;1102990;2156955;1522345;2072297;1759840;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu18.inst;238683;2209986;650191;479796;1141078;661226;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu18.data;674006;1528091;2025455;1632356;4895114;195538;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu19.inst;202278;3755365;611837;1801862;752244;915940;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu19.data;180805;2274960;1541465;1999832;2442171;1492262;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu20.inst;238376;2240359;649278;1154741;693926;933950;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu20.data;661021;1378300;2176132;1660180;1829258;1819016;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu21.inst;238217;507521;565265;1730444;888702;957106;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu21.data;668526;1100277;1563381;2117281;3015582;1929649;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu22.inst;201583;570609;629188;1222825;894017;650935;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu22.data;193006;1063152;1856515;1661078;3096883;535156;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu23.inst;237611;3653058;614577;1604277;922457;962252;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu23.data;661934;2233501;1610867;1809042;2984700;1559156;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu24.inst;237274;3173165;398151;793804;1011227;951960;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu24.data;672299;2235627;93145;1333606;3682647;1842172;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu25.inst;237135;513225;583528;1043959;533192;782151;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu25.data;649644;1066944;2051938;1373739;1786453;2029991;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu26.inst;236777;3093288;639233;2257937;524861;380784;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu26.data;803087;2343366;2264711;2793764;2074739;1736684;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu27.inst;236529;3390865;534216;1091400;865719;131216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu27.data;682316;2015145;1264768;1454645;2700436;18010;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu28.inst;236152;504581;581702;1159485;724952;409086;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu28.data;643905;1016898;1998973;1568760;2144404;1577166;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu29.inst;235963;510701;580789;2110357;881664;131216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu29.data;656434;1046117;2028195;2141514;2859014;18010;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu30.inst;235725;767620;629188;1727110;513514;380784;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu30.data;696453;1128499;2070202;1922132;1784299;1703237;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu31.inst;199489;507351;580789;484412;907950;416804;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu31.data;167313;1055297;2060157;1601969;2818795;1667217;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu32.inst;235378;910433;635580;2147156;1285723;131216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu32.data;663195;1200703;2114035;2298326;4746447;18010;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu33.inst;234970;3599233;624622;1468493;784419;414231;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu33.data;689533;2166741;1779807;1589916;2662515;1641488;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu34.inst;198248;505155;582615;508004;1283856;427096;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu34.data;175513;1071190;2133212;1535295;5617481;1741830;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu35.inst;234663;509105;583528;514543;872040;406513;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu35.data;663602;1110902;2193482;1439900;2877544;1322453;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu36.inst;234137;510821;582615;479283;509061;383357;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu36.data;695639;1120523;2183437;1605943;1717075;1718674;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu37.inst;197999;502304;588094;515697;1001459;396221;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu37.data;172396;1130316;2232750;1457338;3684802;1304443;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu38.inst;233541;2171208;422807;516851;519690;380784;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu38.data;668397;1377000;89493;1467980;1810872;1677508;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu39.inst;233253;2204396;637407;480693;961815;396221;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu39.data;686644;1380023;2048285;1604405;3459574;1327599;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu40.inst;196719;1177390;368016;503131;510354;380784;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu40.data;151984;1284296;199989;1335273;1692800;1577166;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu41.inst;232846;2192035;634667;2551815;907231;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu41.data;653555;1350589;2156042;2525658;3117710;1710955;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu42.inst;232657;2182660;613664;1561836;893729;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu42.data;656990;1396749;1400833;1689029;3099755;1713528;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu43.inst;196332;507061;587181;1232441;529170;365347;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu43.data;186751;1163036;2121340;1913028;1827822;1283860;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu44.inst;232221;2208276;368929;479411;894591;416804;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu44.data;640182;1402591;60271;1591583;2967319;1690373;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu45.inst;231655;2216453;634667;513902;507912;365347;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu45.data;660356;1419488;1977056;1508625;1802110;1319880;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu46.inst;231565;2243249;633754;508901;1002034;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu46.data;656752;1440675;2009018;1572735;3532256;1698091;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu47.inst;231258;508733;590834;476718;940269;416804;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu47.data;652820;1202060;2148736;1636331;3049050;1623478;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu48.inst;230940;3440495;638320;1581197;432213;367920;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu48.data;687439;2003725;2039153;1604533;1212180;1348181;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu49.inst;230890;3224543;641973;1607995;866869;131216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu49.data;674940;1964121;2201701;1618381;2828132;20583;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu50.inst;230821;2213140;537869;1223851;839002;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu50.data;673570;1417362;1350608;1998550;2922073;1677508;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu51.inst;230702;2184029;367102;1004211;1346483;421950;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu51.data;564731;1338147;65750;1212183;5425147;1739257;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu52.inst;243081;2167284;640146;1032163;1023436;421950;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu52.data;131354;1260390;2251927;1519908;3615280;1662071;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu53.inst;239547;3449624;636493;1243853;903066;409086;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu53.data;639517;2134980;2196222;1535423;3061116;1304443;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu54.inst;239011;2473359;385366;1152433;805391;131216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu54.data;622015;1540609;70316;1619791;2532808;20583;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu55.inst;241850;3613549;632841;1745959;872471;421950;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu55.data;129389;2248706;2176132;1815069;2840485;1615759;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu56.inst;238435;3029135;632841;482104;497857;365347;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu56.data;640212;1779338;1863821;1633767;1687629;1325026;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu57.inst;237899;3585150;539695;519415;1103013;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu57.data;633650;2176035;1096741;1475032;3925543;1559156;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu58.inst;241205;2910512;345186;410301;1015105;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu58.data;149274;1830242;86753;667508;3479827;1595177;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu59.inst;237532;3704221;5038983;1677490;1233582;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu59.data;686287;2536781;5097427;1890590;4984315;1602895;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu60.inst;237492;2239274;2322242;400043;972875;416804;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu60.data;693286;1381190;2646425;424790;3602352;1757267;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu61.inst;240689;2213898;438331;542495;871034;411658;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu61.data;165446;1341649;2071115;1543372;2789349;1685227;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu62.inst;236599;2679525;431026;539033;901055;131216;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu62.data;697972;1633414;1699447;1705698;3323691;20583;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu63.inst;237462;3441182;435592;1079861;1130736;427096;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu63.data;703035;2062567;1981622;1472724;4480138;1685227;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;100989888;237272162;197883711;196244741;312340006;193224761;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu00.inst;10289520;2581956;999943;1849560;1830120;1363619;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu01.inst;4194583;2217267;632841;1142432;777812;998272;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu02.inst;6162446;2825120;18567893;13101164;15828288;715257;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu03.inst;703303;3246052;3012614;3186115;2958701;787297;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu04.inst;563093;3622312;5610639;3494097;3994921;8729732;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu05.inst;468392;3643152;629188;631479;2808597;5055680;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu06.inst;261041;511124;567091;1563503;2320651;15200489;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu07.inst;300325;525939;593574;1032420;2375952;1049729;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu08.inst;243260;504310;586268;1700825;2254146;710111;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu09.inst;242933;613109;453855;490951;2169972;1013709;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu10.inst;206676;3633575;626448;1359891;1602881;1024000;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu11.inst;242158;3456653;360710;440432;497139;818171;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu12.inst;242039;506190;558872;489668;495559;813025;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu13.inst;205862;3479354;619143;1063833;932656;993126;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu14.inst;241523;506695;561612;489797;495415;802734;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu15.inst;241424;3668390;451116;490694;494840;792443;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu16.inst;203182;3204504;629188;491207;871321;679236;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu17.inst;238594;509421;594487;1322836;714754;928804;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu18.inst;238683;2209986;650191;479796;1141078;661226;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu19.inst;202278;3755365;611837;1801862;752244;915940;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu20.inst;238376;2240359;649278;1154741;693926;933950;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu21.inst;238217;507521;565265;1730444;888702;957106;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu22.inst;201583;570609;629188;1222825;894017;650935;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu23.inst;237611;3653058;614577;1604277;922457;962252;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu24.inst;237274;3173165;398151;793804;1011227;951960;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu25.inst;237135;513225;583528;1043959;533192;782151;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu26.inst;236777;3093288;639233;2257937;524861;380784;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu27.inst;236529;3390865;534216;1091400;865719;131216;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu28.inst;236152;504581;581702;1159485;724952;409086;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu29.inst;235963;510701;580789;2110357;881664;131216;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu30.inst;235725;767620;629188;1727110;513514;380784;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu31.inst;199489;507351;580789;484412;907950;416804;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu32.inst;235378;910433;635580;2147156;1285723;131216;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu33.inst;234970;3599233;624622;1468493;784419;414231;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu34.inst;198248;505155;582615;508004;1283856;427096;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu35.inst;234663;509105;583528;514543;872040;406513;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu36.inst;234137;510821;582615;479283;509061;383357;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu37.inst;197999;502304;588094;515697;1001459;396221;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu38.inst;233541;2171208;422807;516851;519690;380784;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu39.inst;233253;2204396;637407;480693;961815;396221;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu40.inst;196719;1177390;368016;503131;510354;380784;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu41.inst;232846;2192035;634667;2551815;907231;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu42.inst;232657;2182660;613664;1561836;893729;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu43.inst;196332;507061;587181;1232441;529170;365347;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu44.inst;232221;2208276;368929;479411;894591;416804;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu45.inst;231655;2216453;634667;513902;507912;365347;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu46.inst;231565;2243249;633754;508901;1002034;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu47.inst;231258;508733;590834;476718;940269;416804;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu48.inst;230940;3440495;638320;1581197;432213;367920;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu49.inst;230890;3224543;641973;1607995;866869;131216;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu50.inst;230821;2213140;537869;1223851;839002;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu51.inst;230702;2184029;367102;1004211;1346483;421950;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu52.inst;243081;2167284;640146;1032163;1023436;421950;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu53.inst;239547;3449624;636493;1243853;903066;409086;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu54.inst;239011;2473359;385366;1152433;805391;131216;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu55.inst;241850;3613549;632841;1745959;872471;421950;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu56.inst;238435;3029135;632841;482104;497857;365347;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu57.inst;237899;3585150;539695;519415;1103013;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu58.inst;241205;2910512;345186;410301;1015105;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu59.inst;237532;3704221;5038983;1677490;1233582;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu60.inst;237492;2239274;2322242;400043;972875;416804;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu61.inst;240689;2213898;438331;542495;871034;411658;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu62.inst;236599;2679525;431026;539033;901055;131216;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu63.inst;237462;3441182;435592;1079861;1130736;427096;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;35843743;135370248;68056399;83704589;82896769;62960588;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;8367781;17756040;19532221;16056485;87701246;33362345;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;439363;83587;10519949;1411435;1571998;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;8807145;17839627;30052170;17467920;89273244;33362345;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;8367781;17756040;19532221;16056485;87701246;33362345;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu00.inst;10289520;2581956;999943;1849560;1830120;1363619;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu00.data;27043379;1533328;2201701;1470416;3220413;1914212;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;441428;83782;10546432;1415025;1576164;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu01.inst;4194583;2217267;632841;1142432;777812;998272;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu01.data;2183415;1385455;1892130;1580812;2724280;1790714;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu02.inst;6162446;2825120;18567893;13101164;15828288;715257;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu02.data;2168980;1843126;9088067;9062649;17791993;203256;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu03.inst;703303;3246052;3012614;3186115;2958701;787297;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu03.data;311762;2032610;3813482;1897642;6066500;1083176;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu04.inst;563093;3622312;5610639;3494097;3994921;8729732;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu04.data;612494;2225892;12455912;3782077;8169536;10733994;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu05.inst;468392;3643152;629188;631479;2808597;5055680;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu05.data;868253;2465068;2256493;710975;6885824;6637993;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu06.inst;261041;511124;567091;1563503;2320651;15200489;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu06.data;707711;1069197;1577992;1858791;6083450;30058786;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu07.inst;300325;525939;593574;1032420;2375952;1049729;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu07.data;776064;1078926;2246447;1523755;6753675;1793287;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu08.inst;243260;504310;586268;1700825;2254146;710111;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu08.data;675744;1064181;2256493;1807247;5846731;182673;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu09.inst;242933;613109;453855;490951;2169972;1013709;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu09.data;695619;1169560;281263;1553117;5899447;1885910;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu10.inst;206676;3633575;626448;1359891;1602881;1024000;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu10.data;173676;2506029;1786200;1871870;6074400;1479398;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu11.inst;242158;3456653;360710;440432;497139;818171;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu11.data;668606;2332798;79448;1064987;1743361;1726393;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu12.inst;242039;506190;558872;489668;495559;813025;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu12.data;695023;1149490;1558815;1418872;1772664;1677508;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu13.inst;205862;3479354;619143;1063833;932656;993126;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu13.data;176506;2342470;1779807;1376047;3449519;1867900;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu14.inst;241523;506695;561612;489797;495415;802734;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu14.data;682276;1117640;1525027;1454004;1807137;1749548;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu15.inst;241424;3668390;451116;490694;494840;792443;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu15.data;704326;2220686;418241;1489520;1844340;1422795;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu16.inst;203182;3204504;629188;491207;871321;679236;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu16.data;169298;1909961;2077507;1512856;2743815;185246;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu17.inst;238594;509421;594487;1322836;714754;928804;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu17.data;653774;1102990;2156955;1522345;2072297;1759840;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu18.inst;238683;2209986;650191;479796;1141078;661226;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu18.data;674006;1528091;2025455;1632356;4895114;195538;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu19.inst;202278;3755365;611837;1801862;752244;915940;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu19.data;180805;2274960;1541465;1999832;2442171;1492262;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu20.inst;238376;2240359;649278;1154741;693926;933950;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu20.data;661021;1378300;2176132;1660180;1829258;1819016;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu21.inst;238217;507521;565265;1730444;888702;957106;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu21.data;668526;1100277;1563381;2117281;3015582;1929649;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu22.inst;201583;570609;629188;1222825;894017;650935;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu22.data;193006;1063152;1856515;1661078;3096883;535156;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu23.inst;237611;3653058;614577;1604277;922457;962252;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu23.data;661934;2233501;1610867;1809042;2984700;1559156;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu24.inst;237274;3173165;398151;793804;1011227;951960;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu24.data;672299;2235627;93145;1333606;3682647;1842172;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu25.inst;237135;513225;583528;1043959;533192;782151;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu25.data;649644;1066944;2051938;1373739;1786453;2029991;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu26.inst;236777;3093288;639233;2257937;524861;380784;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu26.data;803087;2343366;2264711;2793764;2074739;1736684;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu27.inst;236529;3390865;534216;1091400;865719;131216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu27.data;682316;2015145;1264768;1454645;2700436;18010;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu28.inst;236152;504581;581702;1159485;724952;409086;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu28.data;643905;1016898;1998973;1568760;2144404;1577166;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu29.inst;235963;510701;580789;2110357;881664;131216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu29.data;656434;1046117;2028195;2141514;2859014;18010;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu30.inst;235725;767620;629188;1727110;513514;380784;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu30.data;696453;1128499;2070202;1922132;1784299;1703237;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu31.inst;199489;507351;580789;484412;907950;416804;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu31.data;167313;1055297;2060157;1601969;2818795;1667217;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu32.inst;235378;910433;635580;2147156;1285723;131216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu32.data;663195;1200703;2114035;2298326;4746447;18010;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu33.inst;234970;3599233;624622;1468493;784419;414231;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu33.data;689533;2166741;1779807;1589916;2662515;1641488;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu34.inst;198248;505155;582615;508004;1283856;427096;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu34.data;175513;1071190;2133212;1535295;5617481;1741830;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu35.inst;234663;509105;583528;514543;872040;406513;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu35.data;663602;1110902;2193482;1439900;2877544;1322453;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu36.inst;234137;510821;582615;479283;509061;383357;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu36.data;695639;1120523;2183437;1605943;1717075;1718674;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu37.inst;197999;502304;588094;515697;1001459;396221;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu37.data;172396;1130316;2232750;1457338;3684802;1304443;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu38.inst;233541;2171208;422807;516851;519690;380784;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu38.data;668397;1377000;89493;1467980;1810872;1677508;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu39.inst;233253;2204396;637407;480693;961815;396221;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu39.data;686644;1380023;2048285;1604405;3459574;1327599;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu40.inst;196719;1177390;368016;503131;510354;380784;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu40.data;151984;1284296;199989;1335273;1692800;1577166;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu41.inst;232846;2192035;634667;2551815;907231;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu41.data;653555;1350589;2156042;2525658;3117710;1710955;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu42.inst;232657;2182660;613664;1561836;893729;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu42.data;656990;1396749;1400833;1689029;3099755;1713528;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu43.inst;196332;507061;587181;1232441;529170;365347;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu43.data;186751;1163036;2121340;1913028;1827822;1283860;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu44.inst;232221;2208276;368929;479411;894591;416804;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu44.data;640182;1402591;60271;1591583;2967319;1690373;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu45.inst;231655;2216453;634667;513902;507912;365347;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu45.data;660356;1419488;1977056;1508625;1802110;1319880;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu46.inst;231565;2243249;633754;508901;1002034;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu46.data;656752;1440675;2009018;1572735;3532256;1698091;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu47.inst;231258;508733;590834;476718;940269;416804;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu47.data;652820;1202060;2148736;1636331;3049050;1623478;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu48.inst;230940;3440495;638320;1581197;432213;367920;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu48.data;687439;2003725;2039153;1604533;1212180;1348181;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu49.inst;230890;3224543;641973;1607995;866869;131216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu49.data;674940;1964121;2201701;1618381;2828132;20583;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu50.inst;230821;2213140;537869;1223851;839002;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu50.data;673570;1417362;1350608;1998550;2922073;1677508;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu51.inst;230702;2184029;367102;1004211;1346483;421950;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu51.data;564731;1338147;65750;1212183;5425147;1739257;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu52.inst;243081;2167284;640146;1032163;1023436;421950;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu52.data;131354;1260390;2251927;1519908;3615280;1662071;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu53.inst;239547;3449624;636493;1243853;903066;409086;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu53.data;639517;2134980;2196222;1535423;3061116;1304443;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu54.inst;239011;2473359;385366;1152433;805391;131216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu54.data;622015;1540609;70316;1619791;2532808;20583;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu55.inst;241850;3613549;632841;1745959;872471;421950;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu55.data;129389;2248706;2176132;1815069;2840485;1615759;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu56.inst;238435;3029135;632841;482104;497857;365347;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu56.data;640212;1779338;1863821;1633767;1687629;1325026;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu57.inst;237899;3585150;539695;519415;1103013;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu57.data;633650;2176035;1096741;1475032;3925543;1559156;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu58.inst;241205;2910512;345186;410301;1015105;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu58.data;149274;1830242;86753;667508;3479827;1595177;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu59.inst;237532;3704221;5038983;1677490;1233582;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu59.data;686287;2536781;5097427;1890590;4984315;1602895;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu60.inst;237492;2239274;2322242;400043;972875;416804;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu60.data;693286;1381190;2646425;424790;3602352;1757267;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu61.inst;240689;2213898;438331;542495;871034;411658;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu61.data;165446;1341649;2071115;1543372;2789349;1685227;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu62.inst;236599;2679525;431026;539033;901055;131216;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu62.data;697972;1633414;1699447;1705698;3323691;20583;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu63.inst;237462;3441182;435592;1079861;1130736;427096;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu63.data;703035;2062567;1981622;1472724;4480138;1685227;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;109797033;255111789;227935881;213712661;401613250;226587106;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;10172463;37606163;216695;1530543;2174461;75101;Number of read requests accepted 
system.mem_ctrls.writeReqs;887122;2827470;32909;136235;621506;12967;Number of write requests accepted 
system.mem_ctrls.readBursts;10172463;37606163;216695;1530543;2174461;75101;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;887122;2827470;32909;136235;621506;12967;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;620862656;2287614336;13321792;93296192;136484480;4739200;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;30174976;119180096;546688;4658560;2681024;67264;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;55933952;175421440;2097152;8588160;39724736;827520;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;651037632;2406794432;13868480;97954752;139165504;4806464;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;56775808;180958080;2106176;8719040;39776384;829888;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;471484;1862189;8542;72790;41891;1051;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;13124;86523;136;2046;808;37;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;832395;3391633;12517;112235;106963;3579;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;678829;1852959;12128;71676;130013;4719;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;412650;1053319;9504;59167;98986;2438;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;582455;3886768;13531;147043;164300;3989;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;375575;1125718;8624;60434;104020;3668;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;540524;1328629;10480;61475;111070;3322;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;567993;1786389;13516;82781;131841;4906;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;460780;1807170;10304;70416;111202;4229;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;509310;2398564;12038;81647;128274;4141;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;764308;6327459;19404;174197;193436;6127;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;863891;1746691;15250;94872;121180;5586;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;552261;2290975;13069;88057;123673;4915;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;987075;2358752;17963;112764;165690;6077;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;605955;2363203;12316;84549;124973;4624;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;642158;2059224;16002;101862;152511;5900;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;467008;1416885;10048;68717;117323;3492;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;690207;1941269;13976;98096;154078;5917;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;52729;151423;2151;7481;40455;993;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;57125;156545;2041;9336;39966;1208;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;59866;184920;2176;7890;38499;342;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;61882;236371;1362;8760;41588;820;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;58502;146137;1456;7442;39100;853;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;57169;185444;2320;9559;36227;552;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;56870;153237;1826;7236;39859;848;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;56879;199007;2006;11873;40392;586;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;42634;105855;2127;6519;34274;912;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;66343;193385;2673;8346;33172;885;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;41336;104690;1441;5781;33861;936;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;63386;213902;2204;9248;42920;907;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;55938;148713;2145;7781;35033;774;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;45455;194865;2715;11057;40398;674;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;44771;131605;1945;6818;35654;406;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;53083;234861;2180;9063;49301;1234;Per bank write bursts 
system.mem_ctrls.numRdRetry;1206;1691;32;1235;605;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;10;2;3;3;2;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;6446562450000;10143602220000;70083990000;499145870000;445557730000;24874990000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;10172463;37606163;216695;1530543;2174461;75101;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;887122;2827470;32909;136235;621506;12967;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;6879045;27748429;117421;883324;1114559;47226;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;1032007;4673875;37960;195691;444960;12260;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;550017;1307673;21278;101698;227251;5724;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;343034;620682;11533;71176;124626;2969;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;240475;366216;6366;52643;72218;1750;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;167275;240246;3675;38046;43612;1081;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;127153;169275;2462;28606;28219;778;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;93351;126161;1845;21232;19182;558;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;50371;97569;1238;14793;12997;367;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;42262;75180;967;10888;9505;307;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;33795;62260;786;7987;7217;249;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;32116;53071;631;6192;5646;194;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;35102;59492;567;5471;4960;164;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;33555;58073;500;4708;4228;149;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;10207;23322;199;2576;2675;76;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;4914;14439;128;1801;1958;42;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;3975;9838;112;1418;1485;32;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;3438;6723;80;1210;1168;25;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;2779;5389;72;1041;950;18;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;2478;4156;47;897;739;16;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;2122;3360;39;779;594;16;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;1828;2863;28;664;522;13;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;1643;2515;29;563;446;12;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;1391;2196;26;532;384;8;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;1101;1899;24;455;324;8;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;966;1586;25;400;304;8;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;794;1386;24;363;274;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;702;1187;20;312;245;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;626;1012;15;273;233;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;512;879;13;253;215;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;428;741;6;272;148;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;1517;2281;37;1489;726;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;40443;114784;1005;5474;14656;578;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;42445;118853;1181;5768;15630;584;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;46291;152694;1390;6933;24704;711;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;46876;155086;1465;7058;30504;716;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;47379;155927;1500;7153;34120;722;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;48165;156620;1606;7343;36316;727;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;48708;157057;1655;7442;37482;729;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;49666;157318;1830;7680;38175;730;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;50387;157488;1917;7856;38441;733;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;51349;157877;2117;8091;38615;741;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;51233;157934;2087;8113;38723;738;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;51081;158051;2053;8049;39068;740;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;50224;157077;2000;7886;38929;740;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;50740;157995;2068;7939;39735;734;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;48470;155972;1849;7518;38161;732;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;48152;155845;1793;7419;37885;733;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;47855;155656;1735;7338;37166;729;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;47726;155597;1731;7308;37015;727;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;843;768;170;135;1126;8;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;645;390;109;112;659;7;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;518;292;84;110;422;6;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;432;242;87;96;313;6;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;353;184;94;83;234;6;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;294;150;89;82;206;6;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;242;106;78;90;176;5;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;207;84;83;96;159;6;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;192;71;76;77;139;5;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;185;60;68;76;145;5;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;186;54;61;81;150;4;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;188;50;66;90;161;5;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;203;54;59;88;152;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;199;56;53;77;136;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;196;51;55;72;137;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;173;52;51;72;144;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;176;49;45;55;135;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;165;47;45;48;124;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;167;46;44;46;118;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;160;48;41;35;122;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;156;44;41;33;101;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;147;39;52;26;101;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;146;35;52;24;49;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;147;35;50;21;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;136;30;41;22;25;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;106;19;31;16;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;82;22;27;16;23;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;55;17;18;16;18;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;43;12;8;14;12;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;27;5;5;6;7;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;24;4;8;6;6;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;4398832;19442198;124495;873363;1763812;43207;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;153.858108;126.685067;123.849857;116.657802;99.902239;128.836901;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;105.385227;97.633285;90.684360;89.626991;80.854914;94.414433;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;198.769069;136.411903;164.499510;140.835115;116.530172;159.710626;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;2586129;11881204;85342;598046;1369030;28419;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;1196239;5452081;28799;207863;301327;10393;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;257016;1190071;3884;31761;43992;1796;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;92882;451677;1546;12638;17070;746;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;62474;132179;1222;5244;8165;631;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;30166;60843;450;2595;4520;240;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;16637;38643;368;1709;3043;217;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;13510;26823;315;1702;2592;156;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;143779;208677;2569;11805;14073;609;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;4398832;19442198;124495;873363;1763812;43207;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;46977;155287;1511;7211;36066;729;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;206.503885;230.180247;137.740569;202.157953;59.130123;101.580247;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;4782.161101;219.847791;457.869731;599.815908;188.959535;177.768183;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;46976;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;46977;155287;1511;7211;36066;729;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;46977;155287;1511;7211;36066;729;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.604168;17.650930;21.686300;18.609069;17.210087;17.736626;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.328747;17.598739;20.122199;18.213013;17.082939;17.693593;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.798610;1.763503;11.681063;5.859272;2.996542;1.346257;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;43427;151967;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;1704;2648;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;725;387;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;473;126;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;216;43;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;71;10;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;44;14;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;57;17;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;34;10;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;23;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;23;10;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;22;8;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;36;7;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;12;7;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;13;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;17;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;15;6;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;14;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;11;4;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;15;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;15;5;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;2;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;1;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-127;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::132-135;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::140-143;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;46977;155287;1511;7211;36066;729;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;168120644023;620210064105;4878436746;34871493506;61657421048;1596249263;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;350014000273;1290409576605;8781305496;62204362256;101643108548;2984686763;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;48504895000;178719870000;1040765000;7288765000;10662850000;370250000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;17330.28;17351.46;23436.78;23921.40;28912.26;21556.37;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;36080.28;36101.46;42186.78;42671.40;47662.26;40306.37;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;96.31;225.52;190.08;186.91;306.32;190.52;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;8.68;17.29;29.92;17.21;89.16;33.27;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;100.99;237.27;197.88;196.24;312.34;193.22;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;8.81;17.84;30.05;17.47;89.27;33.36;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.82;1.90;1.72;1.59;3.09;1.75;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.75;1.76;1.49;1.46;2.39;1.49;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.07;0.14;0.23;0.13;0.70;0.26;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.49;1.12;1.12;1.13;1.24;1.11;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.71;24.70;24.85;24.75;24.76;24.64;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;5666674;17922274;92856;646839;747262;35519;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;509438;1120462;23567;71744;242195;8254;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;58.41;50.14;44.61;44.37;35.04;47.97;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;58.29;40.88;71.91;53.46;39.02;63.84;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;582893.70;250870.41;280780.72;299467.52;159357.29;282452.08;Average gap between requests 
system.mem_ctrls.pageHitRate;58.40;49.48;48.32;45.14;35.94;50.33;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;3122864608284;824156094365;22453185751;135432436753;101248716001;5455894750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;215264660000;338717340000;2340260000;16667560000;14877980000;830700000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;3108427151716;8980733665635;45290219249;347045345747;329426016499;18590345250;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;15612193800;82896465960;83335384440;86457664440;92955227400;93105187560;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;17642976120;97341720840;97843969440;101324313720;108161184600;108337869360;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;8518558125;45231206625;45470695875;47174320875;50719618125;50801441625;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;9626623875;53113042125;53387086500;55286083875;59016519375;59112924750;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;32199304800;151067521800;151770496800;156720688800;164362387800;164607401400;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;43468253400;203403080400;204323644200;210743964600;219736272600;220068841200;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;2987422560;12144206880;12243597120;12694456080;14742693360;14782882320;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;2675890080;11280526560;11393472960;11812165200;13786057440;13829654880;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;421057674960;1083588792000;1088166340560;1120768087920;1149869416800;1151494266000;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;421057674960;1083588792000;1088166340560;1120768087920;1149869416800;1151494266000;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1661752557765;7339546280025;7365256306155;7565668083855;7757670483405;7768077348465;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1765937624310;7620972156585;7647864847785;7863975232605;8069156695350;8080043779710;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;2410255840500;3515899389750;3535397157000;3659084557500;3757992950250;3763790362500;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;2318865431250;3269034585750;3287494927500;3397411620000;3484759431000;3490135598250;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;4552383552510;12230373863040;12281639977950;12648567859470;12988312777140;13006658889870;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;4579274473995;12338733904260;12390474288945;12761321467920;13104485577165;13123022934150;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;706.172977;737.206365;737.182339;737.122124;737.765026;737.764611;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;710.344340;743.737949;743.714914;743.693080;744.363899;744.365020;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;20009725;81615784;333670;2784234;2908902;117532;Transaction distribution 
system.membus.trans_dist::ReadResp;20009652;81615752;333669;2784228;2908885;117532;Transaction distribution 
system.membus.trans_dist::ReadRespWithInvalidate;73;32;1;6;17;;Transaction distribution 
system.membus.trans_dist::WriteReq;424116;934629;5277;52424;46031;1730;Transaction distribution 
system.membus.trans_dist::WriteResp;424116;934629;5277;52424;46031;1730;Transaction distribution 
system.membus.trans_dist::Writeback;842866;2814222;21389;125227;610562;12967;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;674231;4868326;9004;122781;108862;2726;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;427830;2277542;5534;75020;73972;1980;Transaction distribution 
system.membus.trans_dist::UpgradeResp;1102061;7145868;14538;197801;182834;4706;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;47932;12518;387;1285;4814;260;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;47932;12518;387;1285;4814;260;Transaction distribution 
system.membus.trans_dist::ReadExReq;613201;1587758;16969;81550;643252;10724;Transaction distribution 
system.membus.trans_dist::ReadExResp;613201;1587758;16969;81550;643252;10724;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88929;26558;23100;22073;21947;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88929;26558;23100;22073;21947;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port;2072878;818448;2190;28850;25482;1060;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.icache.mem_side::total;2072878;818448;2190;28850;25482;1060;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave;56858;71306;1008;49960;39128;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port;6455472;1402455;7942;50366;80094;2690;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::total;6512330;1473761;8950;100326;119222;2742;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port;845020;702846;1386;17820;10830;776;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.icache.mem_side::total;845020;702846;1386;17820;10830;776;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave;20000;28224;148;1264;1086;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port;1415477;1318883;7247;50221;66359;2707;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::total;1435477;1347107;7395;51485;67445;2759;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port;1241497;895528;40666;204356;220388;556;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.icache.mem_side::total;1241497;895528;40666;204356;220388;556;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave;26244;38856;1152;10478;10476;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port;1043760;1620245;29737;240567;393187;875;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::total;1070004;1659101;30889;251045;403663;927;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port;141689;1028958;6598;49698;41196;612;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.icache.mem_side::total;141689;1028958;6598;49698;41196;612;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave;13258;33750;188;1766;1454;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port;262920;1933361;12851;86332;149035;1600;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::total;276178;1967111;13039;88098;150489;1652;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port;113444;1148228;12289;54503;55625;6786;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.icache.mem_side::total;113444;1148228;12289;54503;55625;6786;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave;13320;40238;274;2180;1410;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port;308340;2165449;37214;118603;185696;12886;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::total;321660;2205687;37488;120783;187106;12940;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port;94373;1154834;1378;9850;39106;3930;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.icache.mem_side::total;94373;1154834;1378;9850;39106;3930;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave;12928;35982;148;1192;1290;56;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port;361403;2225503;7525;27076;163322;7564;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::total;374331;2261485;7673;28268;164612;7620;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port;52588;162020;1242;24388;32312;11817;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.icache.mem_side::total;52588;162020;1242;24388;32312;11817;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave;12796;20948;148;1364;1242;178;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port;320146;787109;6462;60325;147084;32817;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::total;332942;808057;6610;61689;148326;32995;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port;60503;166716;1300;16104;33082;816;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.icache.mem_side::total;60503;166716;1300;16104;33082;816;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave;12914;20952;148;1362;1558;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port;339752;770740;7322;46690;160348;2809;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::total;352666;791692;7470;48052;161906;2861;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port;49006;159860;1284;26530;31386;552;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.icache.mem_side::total;49006;159860;1284;26530;31386;552;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave;12780;20984;148;1374;1354;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port;312904;756739;7452;61338;139293;962;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::total;325684;777723;7600;62712;140647;1014;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port;48940;194348;994;7658;30214;788;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.icache.mem_side::total;48940;194348;994;7658;30214;788;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave;12776;21320;148;1156;1534;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port;314451;825530;2852;43018;140698;2629;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::total;327227;846850;3000;44174;142232;2681;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port;41636;1151798;1372;21212;22318;796;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.icache.mem_side::total;41636;1151798;1372;21212;22318;796;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave;12774;38776;148;1750;1374;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port;202000;2304026;6725;61526;138814;2385;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::total;214774;2342802;6873;63276;140188;2437;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port;48784;1095716;790;6870;6922;636;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.icache.mem_side::total;48784;1095716;790;6870;6922;636;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave;12770;35480;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port;309904;2125268;1661;34197;46290;2492;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::total;322674;2160748;1809;35353;47342;2544;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port;48760;160456;1224;7638;6900;632;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.icache.mem_side::total;48760;160456;1224;7638;6900;632;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave;12764;20948;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port;312021;793053;6598;41603;46738;2423;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::total;324785;814001;6746;42759;47790;2475;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port;41472;1102912;1356;16594;12986;772;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.icache.mem_side::total;41472;1102912;1356;16594;12986;772;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave;12756;39306;148;1264;1102;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port;204900;2212277;6757;42632;80435;2688;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::total;217656;2251583;6905;43896;81537;2740;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port;48656;160616;1230;7640;6898;624;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.icache.mem_side::total;48656;160616;1230;7640;6898;624;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave;12750;20948;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port;312706;782687;6387;41894;46527;2527;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::total;325456;803635;6535;43050;47579;2579;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port;48636;1162834;988;7654;6890;616;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.icache.mem_side::total;48636;1162834;988;7654;6890;616;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave;12748;38098;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port;313512;2170008;2808;42682;46495;2397;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::total;326260;2208106;2956;43838;47547;2449;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls.port;40932;1015788;1378;7662;12132;528;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.icache.mem_side::total;40932;1015788;1378;7662;12132;528;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.bridge.slave;12740;34718;148;1156;1102;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls.port;196845;1888620;7056;42536;64663;726;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu16.dcache.mem_side::total;209585;1923338;7204;43692;65765;778;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls.port;48066;161480;1302;20634;9952;722;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.icache.mem_side::total;48066;161480;1302;20634;9952;722;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.bridge.slave;12736;20948;148;1306;1084;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls.port;305742;787155;7462;48828;56421;2500;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu17.dcache.mem_side::total;318478;808103;7610;50134;57505;2552;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.icache.mem_side::system.mem_ctrls.port;48084;700538;1424;7484;15888;514;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.icache.mem_side::total;48084;700538;1424;7484;15888;514;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.dcache.mem_side::system.bridge.slave;12732;27724;148;1156;1116;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.dcache.mem_side::system.mem_ctrls.port;307673;1381664;7232;43073;107890;810;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu18.dcache.mem_side::total;320405;1409388;7380;44229;109006;862;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.icache.mem_side::system.mem_ctrls.port;40750;1190404;1340;28106;10474;712;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.icache.mem_side::total;40750;1190404;1340;28106;10474;712;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.dcache.mem_side::system.bridge.slave;12726;37646;148;1610;1090;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.dcache.mem_side::system.mem_ctrls.port;200160;2231877;6430;67489;62269;2198;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu19.dcache.mem_side::total;212886;2269523;6578;69099;63359;2250;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.icache.mem_side::system.mem_ctrls.port;48022;710166;1422;18012;9662;726;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.icache.mem_side::total;48022;710166;1422;18012;9662;726;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.dcache.mem_side::system.bridge.slave;12718;27596;148;1264;1084;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.dcache.mem_side::system.mem_ctrls.port;301909;1331684;7242;50396;46918;2562;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu20.dcache.mem_side::total;314627;1359280;7390;51660;48002;2614;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.icache.mem_side::system.mem_ctrls.port;47990;160878;1238;26992;12374;744;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.icache.mem_side::total;47990;160878;1238;26992;12374;744;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.dcache.mem_side::system.bridge.slave;12716;20948;148;1350;1102;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.dcache.mem_side::system.mem_ctrls.port;303323;784531;6555;73158;70062;2644;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu21.dcache.mem_side::total;316039;805479;6703;74508;71164;2696;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.icache.mem_side::system.mem_ctrls.port;40610;180876;1378;19074;12448;506;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.icache.mem_side::total;40610;180876;1378;19074;12448;506;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.dcache.mem_side::system.bridge.slave;12708;21182;148;1398;1098;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.dcache.mem_side::system.mem_ctrls.port;204945;788059;7170;51715;72202;1104;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu22.dcache.mem_side::total;217653;809241;7318;53113;73300;1156;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.icache.mem_side::system.mem_ctrls.port;47868;1157974;1346;25024;12844;748;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.icache.mem_side::total;47868;1157974;1346;25024;12844;748;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.dcache.mem_side::system.bridge.slave;12704;38032;148;1370;1104;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.dcache.mem_side::system.mem_ctrls.port;306198;2160408;6660;60777;70866;2456;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu23.dcache.mem_side::total;318902;2198440;6808;62147;71970;2508;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.icache.mem_side::system.mem_ctrls.port;47800;1005854;872;12382;14080;740;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.icache.mem_side::total;47800;1005854;872;12382;14080;740;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.dcache.mem_side::system.bridge.slave;12698;36978;148;1208;1114;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.dcache.mem_side::system.mem_ctrls.port;307751;2042691;1823;38648;84490;2735;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu24.dcache.mem_side::total;320449;2079669;1971;39856;85604;2787;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.icache.mem_side::system.mem_ctrls.port;47772;162686;1278;16284;7424;608;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.icache.mem_side::total;47772;162686;1278;16284;7424;608;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.dcache.mem_side::system.bridge.slave;12692;20948;148;1264;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.dcache.mem_side::system.mem_ctrls.port;303883;786132;7242;42569;47048;2859;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu25.dcache.mem_side::total;316575;807080;7390;43833;48100;2911;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.icache.mem_side::system.mem_ctrls.port;47700;980534;1400;35220;7308;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.icache.mem_side::total;47700;980534;1400;35220;7308;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.dcache.mem_side::system.bridge.slave;12688;37464;148;1452;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.dcache.mem_side::system.mem_ctrls.port;340920;2065422;7762;90932;50089;2434;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu26.dcache.mem_side::total;353608;2102886;7910;92384;51141;2486;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.icache.mem_side::system.mem_ctrls.port;47650;1074862;1170;17024;12054;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.icache.mem_side::total;47650;1074862;1170;17024;12054;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.dcache.mem_side::system.bridge.slave;12682;33644;148;1380;1098;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.dcache.mem_side::system.mem_ctrls.port;304293;1960879;4915;46585;65243;369;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu27.dcache.mem_side::total;316975;1994523;5063;47965;66341;421;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.icache.mem_side::system.mem_ctrls.port;47574;159946;1274;18086;10094;318;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.icache.mem_side::total;47574;159946;1274;18086;10094;318;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.dcache.mem_side::system.bridge.slave;12676;20948;148;1272;1086;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.dcache.mem_side::system.mem_ctrls.port;305455;766078;7289;46858;57482;2245;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu28.dcache.mem_side::total;318131;787026;7437;48130;58568;2297;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.icache.mem_side::system.mem_ctrls.port;47536;161886;1272;32918;12276;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.icache.mem_side::total;47536;161886;1272;32918;12276;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.dcache.mem_side::system.bridge.slave;12672;20948;148;1460;1102;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.dcache.mem_side::system.mem_ctrls.port;304108;778735;7097;73625;68346;297;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu29.dcache.mem_side::total;316780;799683;7245;75085;69448;349;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.icache.mem_side::system.mem_ctrls.port;47488;243326;1378;26940;7150;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.icache.mem_side::total;47488;243326;1378;26940;7150;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.dcache.mem_side::system.bridge.slave;12666;21858;148;1354;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.dcache.mem_side::system.mem_ctrls.port;311168;870973;7267;68959;47257;2320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu30.dcache.mem_side::total;323834;892831;7415;70313;48309;2372;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.icache.mem_side::system.mem_ctrls.port;40188;160824;1272;7556;12642;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.icache.mem_side::total;40188;160824;1272;7556;12642;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.dcache.mem_side::system.bridge.slave;12660;20948;148;1156;1100;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.dcache.mem_side::system.mem_ctrls.port;195976;774883;7429;43213;69190;2199;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu31.dcache.mem_side::total;208636;795831;7577;44369;70290;2251;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu32.icache.mem_side::system.mem_ctrls.port;47418;288596;1392;33492;17902;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu32.icache.mem_side::total;47418;288596;1392;33492;17902;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu32.dcache.mem_side::system.bridge.slave;12654;22612;148;1442;1136;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu32.dcache.mem_side::system.mem_ctrls.port;302853;928685;7260;84103;107759;471;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu32.dcache.mem_side::total;315507;951297;7408;85545;108895;523;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu33.icache.mem_side::system.mem_ctrls.port;47336;1140912;1368;22906;10922;322;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu33.icache.mem_side::total;47336;1140912;1368;22906;10922;322;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu33.dcache.mem_side::system.bridge.slave;12650;36892;148;1430;1086;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu33.dcache.mem_side::system.mem_ctrls.port;305922;2111712;6784;54821;67184;2193;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu33.dcache.mem_side::total;318572;2148604;6932;56251;68270;2245;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu34.icache.mem_side::system.mem_ctrls.port;39938;160128;1276;7924;17876;332;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu34.icache.mem_side::total;39938;160128;1276;7924;17876;332;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu34.dcache.mem_side::system.bridge.slave;12646;20948;148;1156;1354;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu34.dcache.mem_side::system.mem_ctrls.port;199435;776443;7362;42382;129219;2270;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu34.dcache.mem_side::total;212081;797391;7510;43538;130573;2322;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu35.icache.mem_side::system.mem_ctrls.port;47274;161380;1278;8026;12142;316;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu35.icache.mem_side::total;47274;161380;1278;8026;12142;316;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu35.dcache.mem_side::system.bridge.slave;12638;20948;148;1156;1222;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu35.dcache.mem_side::system.mem_ctrls.port;302608;790221;7399;42382;69183;2027;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu35.dcache.mem_side::total;315246;811169;7547;43538;70405;2079;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu36.icache.mem_side::system.mem_ctrls.port;47168;161924;1276;7476;7088;298;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu36.icache.mem_side::total;47168;161924;1276;7476;7088;298;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu36.dcache.mem_side::system.bridge.slave;12634;20948;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu36.dcache.mem_side::system.mem_ctrls.port;307266;793708;7620;42604;45493;2197;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu36.dcache.mem_side::total;319900;814656;7768;43760;46545;2249;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu37.icache.mem_side::system.mem_ctrls.port;39888;159224;1288;8044;13944;308;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu37.icache.mem_side::total;39888;159224;1288;8044;13944;308;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu37.dcache.mem_side::system.bridge.slave;12628;20948;148;1156;1102;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu37.dcache.mem_side::system.mem_ctrls.port;197447;783307;7260;42415;85209;2092;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu37.dcache.mem_side::total;210075;804255;7408;43571;86311;2144;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu38.icache.mem_side::system.mem_ctrls.port;47048;688246;926;8062;7236;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu38.icache.mem_side::total;47048;688246;926;8062;7236;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu38.dcache.mem_side::system.bridge.slave;12622;27580;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu38.dcache.mem_side::system.mem_ctrls.port;303979;1310399;1998;42490;46928;2337;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu38.dcache.mem_side::total;316601;1337979;2146;43646;47980;2389;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu39.icache.mem_side::system.mem_ctrls.port;46990;698766;1396;7498;13392;308;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu39.icache.mem_side::total;46990;698766;1396;7498;13392;308;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu39.dcache.mem_side::system.bridge.slave;12618;28252;148;1156;1104;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu39.dcache.mem_side::system.mem_ctrls.port;305377;1312825;7033;42622;81356;2135;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu39.dcache.mem_side::total;317995;1341077;7181;43778;82460;2187;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu40.icache.mem_side::system.mem_ctrls.port;39630;373218;806;7848;7106;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu40.icache.mem_side::total;39630;373218;806;7848;7106;296;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu40.dcache.mem_side::system.bridge.slave;12612;23734;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu40.dcache.mem_side::system.mem_ctrls.port;194906;1020744;1569;40262;45757;2350;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu40.dcache.mem_side::total;207518;1044478;1717;41418;46809;2402;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu41.icache.mem_side::system.mem_ctrls.port;46908;694848;1390;39804;12632;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu41.icache.mem_side::total;46908;694848;1390;39804;12632;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu41.dcache.mem_side::system.bridge.slave;12608;28466;148;1534;1100;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu41.dcache.mem_side::system.mem_ctrls.port;301049;1297825;7407;90353;72115;2349;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu41.dcache.mem_side::total;313657;1326291;7555;91887;73215;2401;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu42.icache.mem_side::system.mem_ctrls.port;46870;691876;1344;24362;12444;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu42.icache.mem_side::total;46870;691876;1344;24362;12444;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu42.dcache.mem_side::system.bridge.slave;12600;29120;148;1354;1100;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu42.dcache.mem_side::system.mem_ctrls.port;299666;1320270;5970;58245;71154;2418;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu42.dcache.mem_side::total;312266;1349390;6118;59599;72254;2470;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu43.icache.mem_side::system.mem_ctrls.port;39552;160732;1286;19224;7368;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu43.icache.mem_side::total;39552;160732;1286;19224;7368;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu43.dcache.mem_side::system.bridge.slave;12596;20948;148;1264;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu43.dcache.mem_side::system.mem_ctrls.port;197572;793762;7475;59347;47005;2155;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu43.dcache.mem_side::total;210168;814710;7623;60611;48057;2207;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu44.icache.mem_side::system.mem_ctrls.port;46782;699996;808;7478;12456;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu44.icache.mem_side::total;46782;699996;808;7478;12456;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu44.dcache.mem_side::system.bridge.slave;12590;28110;148;1156;1100;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu44.dcache.mem_side::system.mem_ctrls.port;300853;1326139;1323;42942;68898;2393;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu44.dcache.mem_side::total;313443;1354249;1471;44098;69998;2445;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu45.icache.mem_side::system.mem_ctrls.port;46668;702588;1390;8016;7072;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu45.icache.mem_side::total;46668;702588;1390;8016;7072;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu45.dcache.mem_side::system.bridge.slave;12584;27662;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu45.dcache.mem_side::system.mem_ctrls.port;304298;1334987;7290;43001;46548;2014;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu45.dcache.mem_side::total;316882;1362649;7438;44157;47600;2066;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu46.icache.mem_side::system.mem_ctrls.port;46650;711082;1388;7938;13952;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu46.icache.mem_side::total;46650;711082;1388;7938;13952;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu46.dcache.mem_side::system.bridge.slave;12578;27982;148;1156;1108;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu46.dcache.mem_side::system.mem_ctrls.port;300513;1360879;7348;42699;82572;2341;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu46.dcache.mem_side::total;313091;1388861;7496;43855;83680;2393;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu47.icache.mem_side::system.mem_ctrls.port;46588;161262;1294;7436;13092;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu47.icache.mem_side::total;46588;161262;1294;7436;13092;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu47.dcache.mem_side::system.bridge.slave;12574;20948;148;1156;1100;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu47.dcache.mem_side::system.mem_ctrls.port;299080;802059;7376;42920;74512;2210;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu47.dcache.mem_side::total;311654;823007;7524;44076;75612;2262;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu48.icache.mem_side::system.mem_ctrls.port;46524;1090594;1398;24664;6018;286;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu48.icache.mem_side::total;46524;1090594;1398;24664;6018;286;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu48.dcache.mem_side::system.bridge.slave;12568;37038;148;1352;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu48.dcache.mem_side::system.mem_ctrls.port;304259;1991441;7192;55011;34965;2100;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu48.dcache.mem_side::total;316827;2028479;7340;56363;36017;2152;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu49.icache.mem_side::system.mem_ctrls.port;46514;1022140;1406;25082;12070;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu49.icache.mem_side::total;46514;1022140;1406;25082;12070;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu49.dcache.mem_side::system.bridge.slave;12564;36154;148;1354;1222;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu49.dcache.mem_side::system.mem_ctrls.port;301520;1937333;7552;56232;67344;399;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu49.dcache.mem_side::total;314084;1973487;7700;57586;68566;451;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu50.icache.mem_side::system.mem_ctrls.port;46500;701538;1178;19090;11682;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu50.icache.mem_side::total;46500;701538;1178;19090;11682;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu50.dcache.mem_side::system.bridge.slave;12558;27544;148;1264;1092;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu50.dcache.mem_side::system.mem_ctrls.port;304209;1317936;4932;59091;70843;2316;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu50.dcache.mem_side::total;316767;1345480;5080;60355;71935;2368;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu51.icache.mem_side::system.mem_ctrls.port;46476;692310;804;15664;18748;328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu51.icache.mem_side::total;46476;692310;804;15664;18748;328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu51.dcache.mem_side::system.bridge.slave;12552;29058;148;1252;1134;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu51.dcache.mem_side::system.mem_ctrls.port;289606;1288938;1508;40232;122359;2308;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu51.dcache.mem_side::total;302158;1317996;1656;41484;123493;2360;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu52.icache.mem_side::system.mem_ctrls.port;48970;687002;1402;16100;14250;328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu52.icache.mem_side::total;48970;687002;1402;16100;14250;328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu52.dcache.mem_side::system.bridge.slave;12546;27522;148;1494;1234;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu52.dcache.mem_side::system.mem_ctrls.port;263978;1239603;7610;47459;86766;2234;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu52.dcache.mem_side::total;276524;1267125;7758;48953;88000;2286;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu53.icache.mem_side::system.mem_ctrls.port;48258;1093488;1394;19402;12574;318;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu53.icache.mem_side::total;48258;1093488;1394;19402;12574;318;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu53.dcache.mem_side::system.bridge.slave;12542;36590;148;1266;1096;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu53.dcache.mem_side::system.mem_ctrls.port;305858;2063373;7365;53819;74784;2054;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu53.dcache.mem_side::total;318400;2099963;7513;55085;75880;2106;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu54.icache.mem_side::system.mem_ctrls.port;48150;784024;844;17976;11214;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu54.icache.mem_side::total;48150;784024;844;17976;11214;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu54.dcache.mem_side::system.bridge.slave;12536;29636;148;1264;1096;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu54.dcache.mem_side::system.mem_ctrls.port;302220;1486777;1611;50128;61905;372;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu54.dcache.mem_side::total;314756;1516413;1759;51392;63001;424;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu55.icache.mem_side::system.mem_ctrls.port;48722;1145450;1386;27234;12148;328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu55.icache.mem_side::total;48722;1145450;1386;27234;12148;328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu55.dcache.mem_side::system.bridge.slave;12534;38752;148;1372;1100;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu55.dcache.mem_side::system.mem_ctrls.port;260715;2193275;7266;65467;67324;2185;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu55.dcache.mem_side::total;273249;2232027;7414;66839;68424;2237;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu56.icache.mem_side::system.mem_ctrls.port;48034;960198;1386;7520;6932;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu56.icache.mem_side::total;48034;960198;1386;7520;6932;284;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu56.dcache.mem_side::system.bridge.slave;12526;32726;148;1156;1052;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu56.dcache.mem_side::system.mem_ctrls.port;310481;1739638;7041;43227;45635;1876;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu56.dcache.mem_side::total;323007;1772364;7189;44383;46687;1928;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu57.icache.mem_side::system.mem_ctrls.port;47926;1136448;1182;8102;15358;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu57.icache.mem_side::total;47926;1136448;1182;8102;15358;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu57.dcache.mem_side::system.bridge.slave;12524;37246;148;1156;1114;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu57.dcache.mem_side::system.mem_ctrls.port;305775;2058511;4630;42751;93744;2150;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu57.dcache.mem_side::total;318299;2095757;4778;43907;94858;2202;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu58.icache.mem_side::system.mem_ctrls.port;48592;922596;756;6400;14134;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu58.icache.mem_side::total;48592;922596;756;6400;14134;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu58.dcache.mem_side::system.bridge.slave;12516;32446;148;1156;1104;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu58.dcache.mem_side::system.mem_ctrls.port;238322;1740754;1217;26841;83007;1921;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu58.dcache.mem_side::total;250838;1773200;1365;27997;84111;1973;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu59.icache.mem_side::system.mem_ctrls.port;47852;1174193;11036;26166;17176;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu59.icache.mem_side::total;47852;1174193;11036;26166;17176;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu59.dcache.mem_side::system.bridge.slave;12510;36458;152;1372;1128;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu59.dcache.mem_side::system.mem_ctrls.port;307314;2273981;17092;61328;113180;2285;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu59.dcache.mem_side::total;319824;2310439;17244;62700;114308;2337;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu60.icache.mem_side::system.mem_ctrls.port;47844;709822;5086;6240;13546;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu60.icache.mem_side::total;47844;709822;5086;6240;13546;324;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu60.dcache.mem_side::system.bridge.slave;12506;28234;184;1156;1106;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu60.dcache.mem_side::system.mem_ctrls.port;306790;1334455;8731;23505;83493;2292;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu60.dcache.mem_side::total;319296;1362689;8915;24661;84599;2344;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu61.icache.mem_side::system.mem_ctrls.port;48488;701778;960;8462;12128;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu61.icache.mem_side::total;48488;701778;960;8462;12128;320;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu61.dcache.mem_side::system.bridge.slave;12500;27956;148;1156;1098;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu61.dcache.mem_side::system.mem_ctrls.port;255966;1298797;6986;43983;67791;2144;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu61.dcache.mem_side::total;268466;1326753;7134;45139;68889;2196;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu62.icache.mem_side::system.mem_ctrls.port;47664;849376;944;8408;12546;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu62.icache.mem_side::total;47664;849376;944;8408;12546;102;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu62.dcache.mem_side::system.bridge.slave;12494;32310;148;1156;1102;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu62.dcache.mem_side::system.mem_ctrls.port;310211;1582141;6333;44669;75731;389;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu62.dcache.mem_side::total;322705;1614451;6481;45825;76833;441;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu63.icache.mem_side::system.mem_ctrls.port;47838;1090812;954;16844;15744;332;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu63.icache.mem_side::total;47838;1090812;954;16844;15744;332;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu63.dcache.mem_side::system.bridge.slave;12490;36844;148;1264;1112;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu63.dcache.mem_side::system.mem_ctrls.port;305331;2043155;6847;43419;102784;2040;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu63.dcache.mem_side::total;317821;2079999;6995;44683;103896;2092;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;34571245;136085700;650253;4977725;6759840;228329;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2845696;849856;739136;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2845696;849856;739136;706304;702272;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port;66332032;26190336;70080;923200;815424;33920;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.icache.mem_side::total;66332032;26190336;70080;923200;815424;33920;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave;160038;134360;1050;29768;23722;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port;202432384;17931968;161664;811776;1852160;52032;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::total;202592422;18066328;162714;841544;1875882;52240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port;27040640;22491072;44352;570240;346560;24832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.icache.mem_side::total;27040640;22491072;44352;570240;346560;24832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave;80000;112896;592;5056;4344;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port;18664192;16004992;137600;851712;1516608;48000;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::total;18744192;16117888;138192;856768;1520952;48208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port;39726592;28656896;1301312;6539392;7052416;17792;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.icache.mem_side::total;39726592;28656896;1301312;6539392;7052416;17792;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave;79054;152781;2028;39462;39247;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port;22503488;23626752;977408;6732352;13214912;7360;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::total;22582542;23779533;979436;6771814;13254159;7568;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port;4533888;32926656;211136;1590336;1318272;19584;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.icache.mem_side::total;4533888;32926656;211136;1590336;1318272;19584;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave;52460;134768;636;6948;5584;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port;2918976;25720000;335680;1317120;4267776;29184;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::total;2971436;25854768;336316;1324068;4273360;29392;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port;3630016;36743296;393216;1744064;1779968;217152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.icache.mem_side::total;3630016;36743296;393216;1744064;1779968;217152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave;52816;160952;1096;8713;5633;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port;5170048;28109248;1329152;2932992;5875584;457152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::total;5222864;28270200;1330248;2941705;5881217;457368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port;3019520;36954688;44096;315200;1251392;125760;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.icache.mem_side::total;3019520;36954688;44096;315200;1251392;125760;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave;51691;143928;592;4652;5044;224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port;6322816;32136704;162944;431360;4775040;229696;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::total;6374507;32280632;163536;436012;4780084;229920;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port;1682816;5184640;39744;780416;1033984;378112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.icache.mem_side::total;1682816;5184640;39744;780416;1033984;378112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave;51184;83792;592;5456;4968;712;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port;4769216;11441600;115072;1069568;4230080;1216192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::total;4820400;11525392;115664;1075024;4235048;1216904;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port;1936064;5334912;41600;515328;1058624;26112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.icache.mem_side::total;1936064;5334912;41600;515328;1058624;26112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave;51656;83801;592;5448;6232;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port;5609280;11699968;162304;829760;4636416;48320;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::total;5660936;11783769;162896;835208;4642648;48528;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port;1568192;5115520;41088;848960;1004352;17664;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.icache.mem_side::total;1568192;5115520;41088;848960;1004352;17664;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave;51120;83820;592;5496;5416;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port;4548544;11516032;163456;1033792;4156416;6080;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::total;4599664;11599852;164048;1039288;4161832;6288;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port;1566080;6219136;31808;245056;966848;25216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.icache.mem_side::total;1566080;6219136;31808;245056;966848;25216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave;51104;85280;592;4624;6136;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port;4644864;12483776;21696;803392;3963520;49984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::total;4695968;12569056;22288;808016;3969656;50192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port;1332352;36857536;43904;678784;714176;25472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.icache.mem_side::total;1332352;36857536;43904;678784;714176;25472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave;51096;155104;592;7000;5496;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port;1224896;33138432;129856;1114176;4137152;40000;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::total;1275992;33293536;130448;1121176;4142648;40208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port;1561088;35062912;25280;219840;221504;20352;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.icache.mem_side::total;1561088;35062912;25280;219840;221504;20352;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave;51080;141920;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port;4469440;30370880;7232;554624;815424;44928;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::total;4520520;30512800;7824;559248;819632;45136;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port;1560320;5134592;39168;244416;220800;20224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.icache.mem_side::total;1560320;5134592;39168;244416;220800;20224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave;51056;83792;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port;4648768;12234240;114240;736576;817920;43968;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::total;4699824;12318032;114832;741200;822128;44176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port;1327104;35293184;43392;531008;415552;24704;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.icache.mem_side::total;1327104;35293184;43392;531008;415552;24704;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave;51024;157224;592;5056;4408;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port;1244672;31313664;129856;723264;2062016;49984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::total;1295696;31470888;130448;728320;2066424;50192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port;1556992;5139712;39360;244480;220736;19968;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.icache.mem_side::total;1556992;5139712;39360;244480;220736;19968;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave;51000;83792;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port;4559872;11891072;111296;752128;830400;45440;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::total;4610872;11974864;111888;756752;834608;45648;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port;1556352;37210688;31616;244928;220480;19712;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.icache.mem_side::total;1556352;37210688;31616;244928;220480;19712;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave;50992;152392;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port;4709312;27253312;32128;770240;848320;37248;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::total;4760304;27405704;32720;774864;852528;37456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls.port;1309824;32505216;44096;245184;388224;16896;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.icache.mem_side::total;1309824;32505216;44096;245184;388224;16896;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.bridge.slave;50960;138872;592;4624;4408;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls.port;1187840;23384896;149952;781312;1578112;5952;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu16.dcache.mem_side::total;1238800;23523768;150544;785936;1582520;6160;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls.port;1538112;5167360;41664;660288;318464;23104;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.icache.mem_side::total;1538112;5167360;41664;660288;318464;23104;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.bridge.slave;50944;83792;592;5224;4336;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls.port;4367872;11749632;155840;828736;1204800;46848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu17.dcache.mem_side::total;4418816;11833424;156432;833960;1209136;47056;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.icache.mem_side::system.mem_ctrls.port;1538688;22417216;45568;239488;508416;16448;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.icache.mem_side::total;1538688;22417216;45568;239488;508416;16448;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.dcache.mem_side::system.bridge.slave;50928;110896;592;4624;4464;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.dcache.mem_side::system.mem_ctrls.port;4501120;18070464;147456;841408;3089792;6336;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu18.dcache.mem_side::total;4552048;18181360;148048;846032;3094256;6544;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.icache.mem_side::system.mem_ctrls.port;1304000;38092928;42880;899392;335168;22784;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.icache.mem_side::total;1304000;38092928;42880;899392;335168;22784;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.dcache.mem_side::system.bridge.slave;50904;150584;592;6440;4360;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.dcache.mem_side::system.mem_ctrls.port;1262848;28326336;112832;1172352;1459584;39808;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu19.dcache.mem_side::total;1313752;28476920;113424;1178792;1463944;40016;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.icache.mem_side::system.mem_ctrls.port;1536704;22725312;45504;576384;309184;23232;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.icache.mem_side::total;1536704;22725312;45504;576384;309184;23232;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.dcache.mem_side::system.bridge.slave;50872;110384;592;5056;4336;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.dcache.mem_side::system.mem_ctrls.port;4417664;15456960;157376;885184;961344;48384;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu20.dcache.mem_side::total;4468536;15567344;157968;890240;965680;48592;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.icache.mem_side::system.mem_ctrls.port;1535680;5148096;39616;863744;395968;23808;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.icache.mem_side::total;1535680;5148096;39616;863744;395968;23808;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.dcache.mem_side::system.bridge.slave;50864;83792;592;5400;4408;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.dcache.mem_side::system.mem_ctrls.port;4461696;11713920;113600;1197248;1737856;50624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu21.dcache.mem_side::total;4512560;11797712;114192;1202648;1742264;50832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.icache.mem_side::system.mem_ctrls.port;1299520;5788032;44096;610368;398336;16192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.icache.mem_side::total;1299520;5788032;44096;610368;398336;16192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.dcache.mem_side::system.bridge.slave;50832;84728;592;5592;4392;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.dcache.mem_side::system.mem_ctrls.port;1340480;11361472;135296;931520;1801088;15104;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu22.dcache.mem_side::total;1391312;11446200;135888;937112;1805480;15312;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.icache.mem_side::system.mem_ctrls.port;1531776;37055168;43072;800768;411008;23936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.icache.mem_side::total;1531776;37055168;43072;800768;411008;23936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.dcache.mem_side::system.bridge.slave;50816;152128;592;5480;4416;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.dcache.mem_side::system.mem_ctrls.port;4421440;27511872;117824;1016192;1721920;41536;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu23.dcache.mem_side::total;4472256;27664000;118416;1021672;1726336;41744;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.icache.mem_side::system.mem_ctrls.port;1529600;32187328;27904;396224;450560;23680;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.icache.mem_side::total;1529600;32187328;27904;396224;450560;23680;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.dcache.mem_side::system.bridge.slave;50792;147912;592;4832;4456;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.dcache.mem_side::system.mem_ctrls.port;4496576;29394176;8896;697152;2255040;49088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu24.dcache.mem_side::total;4547368;29542088;9488;701984;2259496;49296;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.icache.mem_side::system.mem_ctrls.port;1528704;5205952;40896;521088;237568;19456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.icache.mem_side::total;1528704;5205952;40896;521088;237568;19456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.dcache.mem_side::system.bridge.slave;50768;83792;592;5056;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.dcache.mem_side::system.mem_ctrls.port;4338304;11381312;148096;732032;833792;52288;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu25.dcache.mem_side::total;4389072;11465104;148688;737088;838000;52496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.icache.mem_side::system.mem_ctrls.port;1526400;31377088;44800;1127040;233856;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.icache.mem_side::total;1526400;31377088;44800;1127040;233856;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.dcache.mem_side::system.bridge.slave;50752;149856;592;5808;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.dcache.mem_side::system.mem_ctrls.port;6062528;31136576;171904;1731072;1009472;47104;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu26.dcache.mem_side::total;6113280;31286432;172496;1736880;1013680;47312;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.icache.mem_side::system.mem_ctrls.port;1524800;34395584;37440;544768;385728;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.icache.mem_side::total;1524800;34395584;37440;544768;385728;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.dcache.mem_side::system.bridge.slave;50728;134576;592;5520;4392;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.dcache.mem_side::system.mem_ctrls.port;4547072;24134208;92032;779328;1554048;512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu27.dcache.mem_side::total;4597800;24268784;92624;784848;1558440;720;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.icache.mem_side::system.mem_ctrls.port;1522368;5118272;40768;578752;323008;10176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.icache.mem_side::total;1522368;5118272;40768;578752;323008;10176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.dcache.mem_side::system.bridge.slave;50704;83792;592;5088;4344;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.dcache.mem_side::system.mem_ctrls.port;4308480;10876736;144448;876736;1247872;40640;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu28.dcache.mem_side::total;4359184;10960528;145040;881824;1252216;40848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.icache.mem_side::system.mem_ctrls.port;1521152;5180352;40704;1053376;392832;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.icache.mem_side::total;1521152;5180352;40704;1053376;392832;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.dcache.mem_side::system.bridge.slave;50688;83792;592;5840;4408;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.dcache.mem_side::system.mem_ctrls.port;4382720;11170560;146496;1225216;1641408;512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu29.dcache.mem_side::total;4433408;11254352;147088;1231056;1645816;720;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.icache.mem_side::system.mem_ctrls.port;1519616;7786432;44096;862080;228800;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.icache.mem_side::total;1519616;7786432;44096;862080;228800;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.dcache.mem_side::system.bridge.slave;50664;87432;592;5416;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.dcache.mem_side::system.mem_ctrls.port;4672960;12289664;150784;1067392;834432;43904;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu30.dcache.mem_side::total;4723624;12377096;151376;1072808;838640;44112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.icache.mem_side::system.mem_ctrls.port;1286016;5146368;40704;241792;404544;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.icache.mem_side::total;1286016;5146368;40704;241792;404544;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.dcache.mem_side::system.bridge.slave;50640;83792;592;4624;4400;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.dcache.mem_side::system.mem_ctrls.port;1182592;11247872;148672;825216;1612544;43200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu31.dcache.mem_side::total;1233232;11331664;149264;829840;1616944;43408;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu32.icache.mem_side::system.mem_ctrls.port;1517376;9235072;44544;1071744;572864;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu32.icache.mem_side::total;1517376;9235072;44544;1071744;572864;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu32.dcache.mem_side::system.bridge.slave;50616;90448;592;5768;4544;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu32.dcache.mem_side::system.mem_ctrls.port;4423488;13168512;152704;1356864;3012288;640;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu32.dcache.mem_side::total;4474104;13258960;153296;1362632;3016832;848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu33.icache.mem_side::system.mem_ctrls.port;1514752;36509184;43776;732992;349504;10304;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu33.icache.mem_side::total;1514752;36509184;43776;732992;349504;10304;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu33.dcache.mem_side::system.bridge.slave;50600;147568;592;5720;4344;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu33.dcache.mem_side::system.mem_ctrls.port;4597504;27543040;129536;888384;1501760;42368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu33.dcache.mem_side::total;4648104;27690608;130128;894104;1506104;42576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu34.icache.mem_side::system.mem_ctrls.port;1278016;5124096;40832;253568;572032;10624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu34.icache.mem_side::total;1278016;5124096;40832;253568;572032;10624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu34.dcache.mem_side::system.bridge.slave;50584;83792;592;4624;5416;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu34.dcache.mem_side::system.mem_ctrls.port;1234624;11432640;153984;794112;3628480;44736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu34.dcache.mem_side::total;1285208;11516432;154576;798736;3633896;44944;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu35.icache.mem_side::system.mem_ctrls.port;1512768;5164160;40896;256832;388544;10112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu35.icache.mem_side::total;1512768;5164160;40896;256832;388544;10112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu35.dcache.mem_side::system.bridge.slave;50552;83792;592;4624;4888;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu35.dcache.mem_side::system.mem_ctrls.port;4427200;11815232;158272;746496;1664576;34112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu35.dcache.mem_side::total;4477752;11899024;158864;751120;1669464;34320;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu36.icache.mem_side::system.mem_ctrls.port;1509376;5181568;40832;239232;226816;9536;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu36.icache.mem_side::total;1509376;5181568;40832;239232;226816;9536;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu36.dcache.mem_side::system.bridge.slave;50536;83792;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu36.dcache.mem_side::system.mem_ctrls.port;4637824;11923584;157760;827584;795776;43776;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu36.dcache.mem_side::total;4688360;12007376;158352;832208;799984;43984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu37.icache.mem_side::system.mem_ctrls.port;1276416;5095168;41216;257408;446208;9856;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu37.icache.mem_side::total;1276416;5095168;41216;257408;446208;9856;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu37.dcache.mem_side::system.bridge.slave;50512;83792;592;4624;4408;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu37.dcache.mem_side::system.mem_ctrls.port;1206528;12011072;161088;753536;2176064;33344;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu37.dcache.mem_side::total;1257040;12094864;161680;758160;2180472;33552;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu38.icache.mem_side::system.mem_ctrls.port;1505536;22023872;29632;257984;231552;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu38.icache.mem_side::total;1505536;22023872;29632;257984;231552;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu38.dcache.mem_side::system.bridge.slave;50488;110320;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu38.dcache.mem_side::system.mem_ctrls.port;4458432;15775104;8064;759488;838528;42944;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu38.dcache.mem_side::total;4508920;15885424;8656;764112;842736;43152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu39.icache.mem_side::system.mem_ctrls.port;1503680;22360512;44672;239936;428544;9856;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu39.icache.mem_side::total;1503680;22360512;44672;239936;428544;9856;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu39.dcache.mem_side::system.bridge.slave;50472;113008;592;4624;4416;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu39.dcache.mem_side::system.mem_ctrls.port;4578304;15999680;148608;827648;2017152;33984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu39.dcache.mem_side::total;4628776;16112688;149200;832272;2021568;34192;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu40.icache.mem_side::system.mem_ctrls.port;1268160;11942976;25792;251136;227392;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu40.icache.mem_side::total;1268160;11942976;25792;251136;227392;9472;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu40.dcache.mem_side::system.bridge.slave;50448;94936;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu40.dcache.mem_side::system.mem_ctrls.port;1100608;14446912;14912;698496;794368;40512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu40.dcache.mem_side::total;1151056;14541848;15504;703120;798576;40720;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu41.icache.mem_side::system.mem_ctrls.port;1501056;22235136;44480;1273728;404224;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu41.icache.mem_side::total;1501056;22235136;44480;1273728;404224;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu41.dcache.mem_side::system.bridge.slave;50432;113864;592;6136;4400;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu41.dcache.mem_side::system.mem_ctrls.port;4361344;15554688;155904;1566784;1818560;43968;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu41.dcache.mem_side::total;4411776;15668552;156496;1572920;1822960;44176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu42.icache.mem_side::system.mem_ctrls.port;1499840;22140032;43008;779584;398208;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu42.icache.mem_side::total;1499840;22140032;43008;779584;398208;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu42.dcache.mem_side::system.bridge.slave;50400;116480;592;5416;4400;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu42.dcache.mem_side::system.mem_ctrls.port;4395904;16426624;102720;964800;1786432;43840;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu42.dcache.mem_side::total;4446304;16543104;103312;970216;1790832;44048;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu43.icache.mem_side::system.mem_ctrls.port;1265664;5143424;41152;615168;235776;9088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu43.icache.mem_side::total;1265664;5143424;41152;615168;235776;9088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu43.dcache.mem_side::system.bridge.slave;50384;83792;592;5056;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu43.dcache.mem_side::system.mem_ctrls.port;1296448;12348096;152960;1011328;846336;32896;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu43.dcache.mem_side::total;1346832;12431888;153552;1016384;850544;33104;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu44.icache.mem_side::system.mem_ctrls.port;1497024;22399872;25856;239296;398592;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu44.icache.mem_side::total;1497024;22399872;25856;239296;398592;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu44.dcache.mem_side::system.bridge.slave;50360;112440;592;4624;4400;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu44.dcache.mem_side::system.mem_ctrls.port;4314112;16475904;5696;826752;1703872;43968;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu44.dcache.mem_side::total;4364472;16588344;6288;831376;1708272;44176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu45.icache.mem_side::system.mem_ctrls.port;1493376;22482816;44480;256512;226304;9088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu45.icache.mem_side::total;1493376;22482816;44480;256512;226304;9088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu45.dcache.mem_side::system.bridge.slave;50336;110648;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu45.dcache.mem_side::system.mem_ctrls.port;4403968;16823424;143360;779456;840192;33856;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu45.dcache.mem_side::total;4454304;16934072;143952;784080;844400;34064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu46.icache.mem_side::system.mem_ctrls.port;1492800;22754624;44416;254016;446464;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu46.icache.mem_side::total;1492800;22754624;44416;254016;446464;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu46.dcache.mem_side::system.bridge.slave;50312;111928;592;4624;4432;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu46.dcache.mem_side::system.mem_ctrls.port;4379584;16489920;145216;811712;2099712;43904;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu46.dcache.mem_side::total;4429896;16601848;145808;816336;2104144;44112;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu47.icache.mem_side::system.mem_ctrls.port;1490816;5160384;41408;237952;418944;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu47.icache.mem_side::total;1490816;5160384;41408;237952;418944;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu47.dcache.mem_side::system.bridge.slave;50296;83792;592;4624;4400;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu47.dcache.mem_side::system.mem_ctrls.port;4359296;12756800;154944;842496;1726144;41664;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu47.dcache.mem_side::total;4409592;12840592;155536;847120;1730544;41872;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu48.icache.mem_side::system.mem_ctrls.port;1488768;34899008;44736;789248;192576;9152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu48.icache.mem_side::total;1488768;34899008;44736;789248;192576;9152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu48.dcache.mem_side::system.bridge.slave;50272;148152;592;5408;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu48.dcache.mem_side::system.mem_ctrls.port;4584448;24105856;147776;877376;567296;34624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu48.dcache.mem_side::total;4634720;24254008;148368;882784;571504;34832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu49.icache.mem_side::system.mem_ctrls.port;1488448;32708480;44992;802624;386240;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu49.icache.mem_side::total;1488448;32708480;44992;802624;386240;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu49.dcache.mem_side::system.bridge.slave;50256;144616;592;5416;4888;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu49.dcache.mem_side::system.mem_ctrls.port;4496960;24454976;158848;878720;1618752;640;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu49.dcache.mem_side::total;4547216;24599592;159440;884136;1623640;848;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu50.icache.mem_side::system.mem_ctrls.port;1488000;22449216;37696;610880;373824;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu50.icache.mem_side::total;1488000;22449216;37696;610880;373824;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu50.dcache.mem_side::system.bridge.slave;50232;110176;592;5056;4368;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu50.dcache.mem_side::system.mem_ctrls.port;4487424;16365312;97600;1054272;1663104;43392;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu50.dcache.mem_side::total;4537656;16475488;98192;1059328;1667472;43600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu51.icache.mem_side::system.mem_ctrls.port;1487232;22153920;25728;501248;599936;10496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu51.icache.mem_side::total;1487232;22153920;25728;501248;599936;10496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu51.dcache.mem_side::system.bridge.slave;50208;116232;592;5008;4536;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu51.dcache.mem_side::system.mem_ctrls.port;3796416;15582144;5696;661440;3458752;44928;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu51.dcache.mem_side::total;3846624;15698376;6288;666448;3463288;45136;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu52.icache.mem_side::system.mem_ctrls.port;1567040;21984064;44864;515200;456000;10496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu52.icache.mem_side::total;1567040;21984064;44864;515200;456000;10496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu52.dcache.mem_side::system.bridge.slave;50184;110088;592;5976;4936;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu52.dcache.mem_side::system.mem_ctrls.port;1028288;14601920;162752;829120;2166336;43072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu52.dcache.mem_side::total;1078472;14712008;163344;835096;2171272;43280;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu53.icache.mem_side::system.mem_ctrls.port;1544256;34991616;44608;620864;402368;10176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu53.icache.mem_side::total;1544256;34991616;44608;620864;402368;10176;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu53.dcache.mem_side::system.bridge.slave;50168;146360;592;5064;4384;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu53.dcache.mem_side::system.mem_ctrls.port;4286592;26246464;158336;818752;1798976;33792;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu53.dcache.mem_side::total;4336760;26392824;158928;823816;1803360;34000;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu54.icache.mem_side::system.mem_ctrls.port;1540800;25088768;27008;575232;358848;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu54.icache.mem_side::total;1540800;25088768;27008;575232;358848;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu54.dcache.mem_side::system.bridge.slave;50144;118544;592;5056;4384;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu54.dcache.mem_side::system.mem_ctrls.port;4173184;18338112;6208;856128;1576320;576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu54.dcache.mem_side::total;4223328;18456656;6800;861184;1580704;784;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu55.icache.mem_side::system.mem_ctrls.port;1559104;36654400;44352;871488;388736;10496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu55.icache.mem_side::total;1559104;36654400;44352;871488;388736;10496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu55.dcache.mem_side::system.bridge.slave;50136;155008;592;5488;4400;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu55.dcache.mem_side::system.mem_ctrls.port;1000192;28239872;157184;1001984;1616512;41664;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu55.dcache.mem_side::total;1050328;28394880;157776;1007472;1620912;41872;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu56.icache.mem_side::system.mem_ctrls.port;1537088;30726336;44352;240640;221824;9088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu56.icache.mem_side::total;1537088;30726336;44352;240640;221824;9088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu56.dcache.mem_side::system.bridge.slave;50104;130904;592;4624;4208;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu56.dcache.mem_side::system.mem_ctrls.port;4288576;21004864;135744;842240;791168;33920;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu56.dcache.mem_side::total;4338680;21135768;136336;846864;795376;34128;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu57.icache.mem_side::system.mem_ctrls.port;1533632;36366336;37824;259264;491456;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu57.icache.mem_side::total;1533632;36366336;37824;259264;491456;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu57.dcache.mem_side::system.bridge.slave;50096;148970;592;4624;4456;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu57.dcache.mem_side::system.mem_ctrls.port;4241920;27043008;80320;767104;2343552;40064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu57.dcache.mem_side::total;4292016;27191978;80912;771728;2348008;40272;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu58.icache.mem_side::system.mem_ctrls.port;1554944;29523072;24192;204800;452288;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu58.icache.mem_side::total;1554944;29523072;24192;204800;452288;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu58.dcache.mem_side::system.bridge.slave;50064;129784;592;4624;4416;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu58.dcache.mem_side::system.mem_ctrls.port;1126272;21994752;8512;353600;2038080;41280;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu58.dcache.mem_side::total;1176336;22124536;9104;358224;2042496;41488;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu59.icache.mem_side::system.mem_ctrls.port;1531264;37574144;353152;837312;549632;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu59.icache.mem_side::total;1531264;37574144;353152;837312;549632;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu59.dcache.mem_side::system.bridge.slave;50040;145832;601;5488;4512;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu59.dcache.mem_side::system.mem_ctrls.port;4581504;32916160;548352;1046592;3318784;41600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu59.dcache.mem_side::total;4631544;33061992;548953;1052080;3323296;41808;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu60.icache.mem_side::system.mem_ctrls.port;1531008;22714304;162752;199680;433472;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu60.icache.mem_side::total;1531008;22714304;162752;199680;433472;10368;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu60.dcache.mem_side::system.bridge.slave;50024;112936;620;4624;4424;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu60.dcache.mem_side::system.mem_ctrls.port;4623488;15699264;244864;230080;2132224;44928;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu60.dcache.mem_side::total;4673512;15812200;245484;234704;2136648;45136;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu61.icache.mem_side::system.mem_ctrls.port;1551616;22456896;30720;270784;388096;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu61.icache.mem_side::total;1551616;22456896;30720;270784;388096;10240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu61.dcache.mem_side::system.bridge.slave;50000;111824;592;4624;4392;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu61.dcache.mem_side::system.mem_ctrls.port;1225088;15380352;148800;799104;1636928;43456;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu61.dcache.mem_side::total;1275088;15492176;149392;803728;1641320;43664;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu62.icache.mem_side::system.mem_ctrls.port;1525248;27180032;30208;269056;401472;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu62.icache.mem_side::total;1525248;27180032;30208;269056;401472;3264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu62.dcache.mem_side::system.bridge.slave;49976;129240;592;4624;4408;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu62.dcache.mem_side::system.mem_ctrls.port;4690240;19533760;123520;885120;1941376;512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu62.dcache.mem_side::total;4740216;19663000;124112;889744;1945784;720;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu63.icache.mem_side::system.mem_ctrls.port;1530816;34905984;30528;539008;503808;10624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu63.icache.mem_side::total;1530816;34905984;30528;539008;503808;10624;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu63.dcache.mem_side::system.bridge.slave;49960;147376;592;5056;4448;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu63.dcache.mem_side::system.mem_ctrls.port;4700096;25183360;142528;776192;2843072;43840;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu63.dcache.mem_side::total;4750056;25330736;143120;781248;2847520;44048;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;711222859;2595203668;16015023;107064311;179287150;5650192;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;10754203;49348132;135858;1404106;1444276;54542;Total snoops (count) 
system.membus.snoop_fanout::samples;22647399;93175091;398014;3184357;4347813;146189;Request fanout histogram 
system.membus.snoop_fanout::mean;128;128;128;128;128;128;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::10;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::11;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::12;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::13;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::14;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::15;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::16;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::17;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::18;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::19;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::20;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::21;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::22;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::23;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::24;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::25;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::26;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::27;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::28;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::29;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::30;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::31;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::32;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::33;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::34;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::35;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::36;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::37;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::38;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::39;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::40;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::41;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::42;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::43;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::44;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::45;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::46;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::47;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::48;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::49;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::50;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::51;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::52;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::53;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::54;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::55;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::56;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::57;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::58;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::59;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::60;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::61;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::62;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::63;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::64;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::65;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::66;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::67;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::68;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::69;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::70;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::71;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::72;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::73;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::74;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::75;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::76;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::77;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::78;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::79;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::80;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::81;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::82;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::83;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::84;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::85;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::86;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::87;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::88;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::89;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::90;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::91;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::92;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::93;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::94;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::95;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::96;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::97;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::98;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::99;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::100;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::101;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::102;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::103;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::104;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::105;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::106;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::107;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::108;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::109;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::110;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::111;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::112;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::113;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::114;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::115;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::116;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::117;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::118;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::119;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::120;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::121;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::122;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::123;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::124;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::125;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::126;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::127;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::128;22647399;93175091;398014;3184357;4347813;146189;Request fanout histogram 
system.membus.snoop_fanout::129;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;128;128;128;128;128;128;Request fanout histogram 
system.membus.snoop_fanout::max_value;128;128;128;128;128;128;Request fanout histogram 
system.membus.snoop_fanout::total;22647399;93175091;398014;3184357;4347813;146189;Request fanout histogram 
system.membus.reqLayer0.occupancy;1200557962;2479781531;15153999;152096948;131774953;4888000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;29753677394;115849457562;661521064;4277005137;9323546806;250011938;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.5;1.1;0.9;0.9;2.1;1.0;Layer utilization (%) 
system.membus.respLayer1.occupancy;46176987;13539995;11810496;11277998;11226247;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;9714678749;3843701990;10253500;135844999;120068498;4975750;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.2;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer3.occupancy;29824165571;8725819435;44414275;296497770;427084328;14949030;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.5;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer4.occupancy;3961914248;3298356994;6460500;83582000;50783749;3630750;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.1;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer5.occupancy;9533234564;8462171385;44540051;304919865;369975726;17282574;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.1;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer6.occupancy;5814010246;4202253247;190416500;957701749;1034034999;2598500;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.1;0.0;0.3;0.2;0.2;0.0;Layer utilization (%) 
system.membus.respLayer7.occupancy;5645829607;9932002791;128811680;1135315569;1608758429;6110844;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;0.1;0.2;0.2;0.4;0.0;Layer utilization (%) 
system.membus.respLayer8.occupancy;663952249;4830752491;30911500;233291000;193584997;2889499;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer9.occupancy;1763027019;12130856467;66628997;523046263;708073983;9645672;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.0;0.1;0.1;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer10.occupancy;531285750;5392070991;57580250;255896499;261430748;31817500;Layer occupancy (ticks) 
system.membus.respLayer10.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer11.occupancy;1903736662;13422825364;149650857;582850173;818137150;52076657;Layer occupancy (ticks) 
system.membus.respLayer11.utilization;0.0;0.1;0.2;0.1;0.2;0.2;Layer utilization (%) 
system.membus.respLayer12.occupancy;441954500;5421617240;6436000;46166250;183923997;18441000;Layer occupancy (ticks) 
system.membus.respLayer12.utilization;0.0;0.1;0.0;0.0;0.0;0.1;Layer utilization (%) 
system.membus.respLayer13.occupancy;2237955363;13674921718;43229561;161080179;769886013;35470192;Layer occupancy (ticks) 
system.membus.respLayer13.utilization;0.0;0.1;0.1;0.0;0.2;0.1;Layer utilization (%) 
system.membus.respLayer14.occupancy;246129000;757195498;5812500;114543249;151869499;55432750;Layer occupancy (ticks) 
system.membus.respLayer14.utilization;0.0;0.0;0.0;0.0;0.0;0.2;Layer utilization (%) 
system.membus.respLayer15.occupancy;2081883804;5014056265;40221717;355226296;703846076;126641338;Layer occupancy (ticks) 
system.membus.respLayer15.utilization;0.0;0.0;0.1;0.1;0.2;0.5;Layer utilization (%) 
system.membus.respLayer16.occupancy;283239000;778782248;6080250;75494000;155598500;3814500;Layer occupancy (ticks) 
system.membus.respLayer16.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer17.occupancy;2141759851;4832527539;41372143;271128048;747758006;18090819;Layer occupancy (ticks) 
system.membus.respLayer17.utilization;0.0;0.0;0.1;0.1;0.2;0.1;Layer utilization (%) 
system.membus.respLayer18.occupancy;229347250;746793499;5995750;124598750;147724249;2576250;Layer occupancy (ticks) 
system.membus.respLayer18.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer19.occupancy;2048527757;4732607078;42558635;368577474;642662108;7090489;Layer occupancy (ticks) 
system.membus.respLayer19.utilization;0.0;0.0;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer20.occupancy;229007750;909005997;4648000;35750250;142068498;3681000;Layer occupancy (ticks) 
system.membus.respLayer20.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer21.occupancy;2049654629;5180899984;20210561;258325662;673936774;16229173;Layer occupancy (ticks) 
system.membus.respLayer21.utilization;0.0;0.1;0.0;0.1;0.2;0.1;Layer utilization (%) 
system.membus.respLayer22.occupancy;195026750;5409109489;6407000;99583499;105019000;3722500;Layer occupancy (ticks) 
system.membus.respLayer22.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer23.occupancy;1489420109;14098672135;40555455;343466847;641322782;15326042;Layer occupancy (ticks) 
system.membus.respLayer23.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer24.occupancy;228342000;5144675488;3689500;32083750;32343499;2973000;Layer occupancy (ticks) 
system.membus.respLayer24.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer25.occupancy;2029425870;13085848538;11358977;211827376;287752048;15764018;Layer occupancy (ticks) 
system.membus.respLayer25.utilization;0.0;0.1;0.0;0.0;0.1;0.1;Layer utilization (%) 
system.membus.respLayer26.occupancy;228166500;749740997;5724250;35670000;32234249;2960250;Layer occupancy (ticks) 
system.membus.respLayer26.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer27.occupancy;2025230129;4967816075;41653000;254244372;292559185;15262410;Layer occupancy (ticks) 
system.membus.respLayer27.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer28.occupancy;194232500;5177879488;6326250;77856750;61045499;3608500;Layer occupancy (ticks) 
system.membus.respLayer28.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer29.occupancy;1512138125;13493741862;40889094;253202489;419743239;16795969;Layer occupancy (ticks) 
system.membus.respLayer29.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer30.occupancy;227660500;750555999;5760750;35676750;32237000;2929500;Layer occupancy (ticks) 
system.membus.respLayer30.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer31.occupancy;2045063080;4921882552;40115727;254634388;288773071;15841700;Layer occupancy (ticks) 
system.membus.respLayer31.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer32.occupancy;227566000;5458896989;4628000;35734250;32200750;2885500;Layer occupancy (ticks) 
system.membus.respLayer32.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer33.occupancy;2028650038;13707068482;18165155;259329713;287072886;15959790;Layer occupancy (ticks) 
system.membus.respLayer33.utilization;0.0;0.1;0.0;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer34.occupancy;191543250;4768576495;6436250;35777250;57074248;2479500;Layer occupancy (ticks) 
system.membus.respLayer34.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer35.occupancy;1446593005;11996996740;40865043;257025468;342189439;4988686;Layer occupancy (ticks) 
system.membus.respLayer35.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer36.occupancy;224752250;754638499;6086000;96897750;46744998;3369500;Layer occupancy (ticks) 
system.membus.respLayer36.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer37.occupancy;2006902339;4976636051;43776549;288843130;323091030;15455939;Layer occupancy (ticks) 
system.membus.respLayer37.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer38.occupancy;224819000;3286896494;6649250;34956000;74835998;2397000;Layer occupancy (ticks) 
system.membus.respLayer38.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer39.occupancy;2006015344;8777239894;42801293;254001290;524251372;5633282;Layer occupancy (ticks) 
system.membus.respLayer39.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer40.occupancy;190696250;5588563495;6264000;132022000;49134248;3330000;Layer occupancy (ticks) 
system.membus.respLayer40.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer41.occupancy;1465624456;14106697561;39873794;389399768;340395496;13518855;Layer occupancy (ticks) 
system.membus.respLayer41.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer42.occupancy;224555500;3332790244;6643250;84431750;45354748;3390500;Layer occupancy (ticks) 
system.membus.respLayer42.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer43.occupancy;1962729131;8676612153;41419010;301488258;269356992;15870296;Layer occupancy (ticks) 
system.membus.respLayer43.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer44.occupancy;224358750;751911497;5794750;126597250;58136498;3469500;Layer occupancy (ticks) 
system.membus.respLayer44.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer45.occupancy;1969191904;4955388397;41111788;454651914;368470491;16315763;Layer occupancy (ticks) 
system.membus.respLayer45.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer46.occupancy;190041500;846009999;6433750;89539499;58526747;2386750;Layer occupancy (ticks) 
system.membus.respLayer46.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer47.occupancy;1516257331;5016184033;43987220;299085138;379543418;7113174;Layer occupancy (ticks) 
system.membus.respLayer47.utilization;0.0;0.0;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer48.occupancy;223887000;5438056243;6292500;117469500;60360247;3493500;Layer occupancy (ticks) 
system.membus.respLayer48.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer49.occupancy;2001665461;13590753645;41610543;365059364;378561419;15845321;Layer occupancy (ticks) 
system.membus.respLayer49.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer50.occupancy;223977250;4722126238;4087250;58055000;66285247;3474750;Layer occupancy (ticks) 
system.membus.respLayer50.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer51.occupancy;2006476592;12461279232;12564479;226461670;426150266;17372374;Layer occupancy (ticks) 
system.membus.respLayer51.utilization;0.0;0.1;0.0;0.0;0.1;0.1;Layer utilization (%) 
system.membus.respLayer52.occupancy;223970500;760613999;5978250;76427000;34739998;2847500;Layer occupancy (ticks) 
system.membus.respLayer52.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer53.occupancy;1995020317;5018527021;42792065;251657760;292805205;18266396;Layer occupancy (ticks) 
system.membus.respLayer53.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer54.occupancy;222556250;4603061990;6537250;165377999;34153250;1384500;Layer occupancy (ticks) 
system.membus.respLayer54.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer55.occupancy;2135657199;12462444453;44806845;535423321;300800964;15217278;Layer occupancy (ticks) 
system.membus.respLayer55.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer56.occupancy;223361500;5047356743;5469250;79888500;56698746;481500;Layer occupancy (ticks) 
system.membus.respLayer56.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer57.occupancy;1969005830;12562324617;29333635;275743901;350856091;2518076;Layer occupancy (ticks) 
system.membus.respLayer57.utilization;0.0;0.1;0.0;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer58.occupancy;222978250;747789998;5948500;84861250;47381748;1485250;Layer occupancy (ticks) 
system.membus.respLayer58.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer59.occupancy;2013337004;4903038507;43624905;268802516;325326434;14169743;Layer occupancy (ticks) 
system.membus.respLayer59.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer60.occupancy;222706250;756766998;5948750;154622249;57763248;481250;Layer occupancy (ticks) 
system.membus.respLayer60.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer61.occupancy;1987922470;4976516240;41484740;443919804;366307875;1827504;Layer occupancy (ticks) 
system.membus.respLayer61.utilization;0.0;0.0;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer62.occupancy;222475500;1139671247;6436500;126397249;33438498;1386000;Layer occupancy (ticks) 
system.membus.respLayer62.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer63.occupancy;2016206155;5553881365;42542506;434393282;295898125;14490856;Layer occupancy (ticks) 
system.membus.respLayer63.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer64.occupancy;188595750;751996249;5943750;35312750;59375745;1521750;Layer occupancy (ticks) 
system.membus.respLayer64.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer65.occupancy;1436022822;4933512775;44438893;256798341;377669789;13317847;Layer occupancy (ticks) 
system.membus.respLayer65.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer66.occupancy;222326750;1352526998;6509750;157254250;84356997;480500;Layer occupancy (ticks) 
system.membus.respLayer66.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer67.occupancy;1973479516;5893789447;42353563;522773370;531916716;3500980;Layer occupancy (ticks) 
system.membus.respLayer67.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer68.occupancy;221978250;5356768741;6398500;107435250;51204499;1504500;Layer occupancy (ticks) 
system.membus.respLayer68.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer69.occupancy;1977924185;13228786247;41246407;327856951;380409805;13429969;Layer occupancy (ticks) 
system.membus.respLayer69.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer70.occupancy;187651000;749107747;5961750;37040000;84113499;1557250;Layer occupancy (ticks) 
system.membus.respLayer70.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer71.occupancy;1466863338;4926538095;43014162;253266014;632194067;13849576;Layer occupancy (ticks) 
system.membus.respLayer71.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer72.occupancy;221704500;755073999;5975500;37513250;57081247;1485000;Layer occupancy (ticks) 
system.membus.respLayer72.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer73.occupancy;1968844301;4994732637;42729816;259551406;370935632;13021017;Layer occupancy (ticks) 
system.membus.respLayer73.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer74.occupancy;221195500;757771748;5960250;34954250;33188750;1395250;Layer occupancy (ticks) 
system.membus.respLayer74.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer75.occupancy;1986123660;5011456883;45082650;251130994;284470091;13305063;Layer occupancy (ticks) 
system.membus.respLayer75.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer76.occupancy;187450250;745313250;6019250;37599500;65613999;1443750;Layer occupancy (ticks) 
system.membus.respLayer76.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer77.occupancy;1451156890;4910494104;41012009;258860430;444206295;13752386;Layer occupancy (ticks) 
system.membus.respLayer77.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer78.occupancy;220688000;3230391997;4340500;37683250;33865500;1387500;Layer occupancy (ticks) 
system.membus.respLayer78.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer79.occupancy;1982974156;8467141910;14265571;258748349;291832265;14812987;Layer occupancy (ticks) 
system.membus.respLayer79.utilization;0.0;0.1;0.0;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer80.occupancy;220396000;3280319995;6529000;35068750;63008500;1447000;Layer occupancy (ticks) 
system.membus.respLayer80.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer81.occupancy;1973830930;8408791966;40655213;251392299;432431160;14076037;Layer occupancy (ticks) 
system.membus.respLayer81.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer82.occupancy;186337750;1750885997;3794500;36680750;33278750;1384000;Layer occupancy (ticks) 
system.membus.respLayer82.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer83.occupancy;1449479682;6427784854;9208599;246872180;287466831;15264116;Layer occupancy (ticks) 
system.membus.respLayer83.utilization;0.0;0.1;0.0;0.0;0.1;0.1;Layer utilization (%) 
system.membus.respLayer84.occupancy;220083000;3262107493;6501250;186968500;59420749;1499500;Layer occupancy (ticks) 
system.membus.respLayer84.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer85.occupancy;1964179962;8311514290;43251823;539876228;375723176;14738363;Layer occupancy (ticks) 
system.membus.respLayer85.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer86.occupancy;219913998;3247556991;6291750;114447250;58530999;1499000;Layer occupancy (ticks) 
system.membus.respLayer86.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer87.occupancy;1949451154;8385965284;37437644;352271294;372738990;15472062;Layer occupancy (ticks) 
system.membus.respLayer87.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer88.occupancy;186147500;754471000;6018000;90169250;34512999;1332250;Layer occupancy (ticks) 
system.membus.respLayer88.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer89.occupancy;1450463896;4959351681;44259480;364249196;290538034;14437439;Layer occupancy (ticks) 
system.membus.respLayer89.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer90.occupancy;219470500;3287495744;3791000;35003250;58579249;1514250;Layer occupancy (ticks) 
system.membus.respLayer90.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer91.occupancy;1972376894;8468101533;8311368;254683382;362247575;15150894;Layer occupancy (ticks) 
system.membus.respLayer91.utilization;0.0;0.1;0.0;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer92.occupancy;218906750;3299009239;6491000;37495750;33137249;1331500;Layer occupancy (ticks) 
system.membus.respLayer92.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer93.occupancy;1988251427;8517927102;43811015;261504945;287449626;12903821;Layer occupancy (ticks) 
system.membus.respLayer93.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer94.occupancy;218804250;3339379745;6493000;37143500;65684249;1502000;Layer occupancy (ticks) 
system.membus.respLayer94.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer95.occupancy;1956353307;8787126160;44171192;254112801;433082062;14647825;Layer occupancy (ticks) 
system.membus.respLayer95.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer96.occupancy;218545250;758279499;6058750;34830750;61563250;1517250;Layer occupancy (ticks) 
system.membus.respLayer96.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer97.occupancy;1944661274;4986766214;43121737;252285220;410935507;13698711;Layer occupancy (ticks) 
system.membus.respLayer97.utilization;0.0;0.0;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer98.occupancy;218587999;5121826244;6540750;115814750;28277000;1345000;Layer occupancy (ticks) 
system.membus.respLayer98.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer99.occupancy;1965158291;12637183465;42274577;334411230;218995981;13678612;Layer occupancy (ticks) 
system.membus.respLayer99.utilization;0.0;0.1;0.1;0.1;0.0;0.1;Layer utilization (%) 
system.membus.respLayer100.occupancy;218655500;4799995994;6577500;117806500;56824499;481750;Layer occupancy (ticks) 
system.membus.respLayer100.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer101.occupancy;1952866555;12169729541;44082294;345138028;354096591;2789486;Layer occupancy (ticks) 
system.membus.respLayer101.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer102.occupancy;218571250;3295498995;5520000;89672500;54935499;1504000;Layer occupancy (ticks) 
system.membus.respLayer102.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer103.occupancy;1985312513;8446013938;28542769;356868391;389249552;14461449;Layer occupancy (ticks) 
system.membus.respLayer103.utilization;0.0;0.1;0.0;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer104.occupancy;218543000;3252166493;3772750;73548000;88338750;1541000;Layer occupancy (ticks) 
system.membus.respLayer104.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer105.occupancy;1942679029;8205393405;9996774;241185340;603200947;14184432;Layer occupancy (ticks) 
system.membus.respLayer105.utilization;0.0;0.1;0.0;0.0;0.1;0.1;Layer utilization (%) 
system.membus.respLayer106.occupancy;230285500;3226445747;6562500;75652250;67144499;1541750;Layer occupancy (ticks) 
system.membus.respLayer106.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer107.occupancy;2073503680;7965918901;44208893;272827622;461419251;13776755;Layer occupancy (ticks) 
system.membus.respLayer107.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer108.occupancy;227005749;5136366995;6536000;91142000;59194000;1497750;Layer occupancy (ticks) 
system.membus.respLayer108.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer109.occupancy;2012925270;13003916361;42406895;339851852;404472231;13309490;Layer occupancy (ticks) 
system.membus.respLayer109.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer110.occupancy;226627000;3682969995;3970250;84464249;52897249;483250;Layer occupancy (ticks) 
system.membus.respLayer110.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer111.occupancy;1996513862;9522309011;10871137;303326148;317839139;2556479;Layer occupancy (ticks) 
system.membus.respLayer111.utilization;0.0;0.1;0.0;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer112.occupancy;229126750;5381367741;6496500;127915250;57185000;1543000;Layer occupancy (ticks) 
system.membus.respLayer112.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer113.occupancy;2044765375;13750004573;41646493;410744833;361763713;13450674;Layer occupancy (ticks) 
system.membus.respLayer113.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer114.occupancy;226082000;4510976245;6498750;35340500;32581750;1336250;Layer occupancy (ticks) 
system.membus.respLayer114.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer115.occupancy;2063055065;11114942905;42822506;255752231;287113077;11721164;Layer occupancy (ticks) 
system.membus.respLayer115.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer116.occupancy;225550500;5337185988;5558000;38050750;72406000;1508750;Layer occupancy (ticks) 
system.membus.respLayer116.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer117.occupancy;2024529257;12767681267;28348420;260356572;501146685;13349023;Layer occupancy (ticks) 
system.membus.respLayer117.utilization;0.0;0.1;0.0;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer118.occupancy;228975000;4333737492;3562500;30135000;66604000;1507000;Layer occupancy (ticks) 
system.membus.respLayer118.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer119.occupancy;1808778429;11071827714;6798926;171745209;444174559;10955986;Layer occupancy (ticks) 
system.membus.respLayer119.utilization;0.0;0.1;0.0;0.0;0.1;0.0;Layer utilization (%) 
system.membus.respLayer120.occupancy;225413000;5514810489;51700500;122931750;81026249;1509000;Layer occupancy (ticks) 
system.membus.respLayer120.utilization;0.0;0.1;0.1;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer121.occupancy;1983652986;13990502412;75434266;366169541;536508683;14417256;Layer occupancy (ticks) 
system.membus.respLayer121.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer122.occupancy;225399250;3335387744;23880500;29375500;63841746;1522000;Layer occupancy (ticks) 
system.membus.respLayer122.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer123.occupancy;1979131873;8634860259;42061685;158354621;437773809;14069513;Layer occupancy (ticks) 
system.membus.respLayer123.utilization;0.0;0.1;0.1;0.0;0.1;0.1;Layer utilization (%) 
system.membus.respLayer124.occupancy;228522000;3297803993;4510500;39780500;57151250;1502250;Layer occupancy (ticks) 
system.membus.respLayer124.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer125.occupancy;1975599839;8349735318;40359865;264901379;358865001;12739873;Layer occupancy (ticks) 
system.membus.respLayer125.utilization;0.0;0.1;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer126.occupancy;224409250;3990247740;4436750;39498000;59170500;484500;Layer occupancy (ticks) 
system.membus.respLayer126.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer127.occupancy;1996453627;9988120057;37906428;259891845;389780785;2666740;Layer occupancy (ticks) 
system.membus.respLayer127.utilization;0.0;0.1;0.1;0.1;0.1;0.0;Layer utilization (%) 
system.membus.respLayer128.occupancy;225607000;5123995989;4488500;79230749;74203499;1564250;Layer occupancy (ticks) 
system.membus.respLayer128.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer129.occupancy;1940885235;12946385330;39806636;245815726;506674671;11662566;Layer occupancy (ticks) 
system.membus.respLayer129.utilization;0.0;0.1;0.1;0.0;0.1;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44433;13279;11551;11037;10974;0;number of replacements 
system.iocache.tags.tagsinuse;1.523235;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44433;13279;11551;11037;10974;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;5785350819000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.523235;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.095202;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.095202;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400185;119511;103983;99333;98766;0;Number of tag accesses 
system.iocache.tags.data_accesses;400185;119511;103983;99333;98766;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;31;31;29;30;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;31;31;29;30;;number of ReadReq misses 
system.iocache.demand_misses::tsunami.ide;209;31;31;29;30;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;31;31;29;30;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;31;31;29;30;;number of overall misses 
system.iocache.overall_misses::total;209;31;31;29;30;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;36047604;4553482;4621483;4347734;4312982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;36047604;4553482;4621483;4347734;4312982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;36047604;4553482;4621483;4347734;4312982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;36047604;4553482;4621483;4347734;4312982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;36047604;4553482;4621483;4347734;4312982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;36047604;4553482;4621483;4347734;4312982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;31;31;29;30;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;31;31;29;30;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44256;13248;11523;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44256;13248;11523;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;31;31;29;30;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;31;31;29;30;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;31;31;29;30;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;31;31;29;30;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;172476.574163;146886.516129;149080.096774;149921.862069;143766.066667;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;172476.574163;146886.516129;149080.096774;149921.862069;143766.066667;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;172476.574163;146886.516129;149080.096774;149921.862069;143766.066667;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;172476.574163;146886.516129;149080.096774;149921.862069;143766.066667;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;172476.574163;146886.516129;149080.096774;149921.862069;143766.066667;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;172476.574163;146886.516129;149080.096774;149921.862069;143766.066667;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;435;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.666667;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;31;31;29;30;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;31;31;29;30;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;31;31;29;30;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;31;31;29;30;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;31;31;29;30;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;31;31;29;30;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;25134604;2926482;2996483;2828234;2736982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;25134604;2926482;2996483;2828234;2736982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2733525731;828376349;724565063;684322626;681303385;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2733525731;828376349;724565063;684322626;681303385;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;25134604;2926482;2996483;2828234;2736982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;25134604;2926482;2996483;2828234;2736982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;25134604;2926482;2996483;2828234;2736982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;25134604;2926482;2996483;2828234;2736982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;1;1;0.999740;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;1;1;0.999740;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;120261.263158;94402.645161;96660.741935;97525.310345;91232.733333;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;120261.263158;94402.645161;96660.741935;97525.310345;91232.733333;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;61766.217711;62528.407986;62896.272830;62165.936228;62253.598776;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;61766.217711;62528.407986;62896.272830;62165.936228;62253.598776;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;120261.263158;94402.645161;96660.741935;97525.310345;91232.733333;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;120261.263158;94402.645161;96660.741935;97525.310345;91232.733333;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;120261.263158;94402.645161;96660.741935;97525.310345;91232.733333;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;120261.263158;94402.645161;96660.741935;97525.310345;91232.733333;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu00.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu00.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu00.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu00.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu00.dtb.read_hits;22778908;16095268;86672;1071711;1083204;31239;DTB read hits 
system.cpu00.dtb.read_misses;44;367;0;23;674;0;DTB read misses 
system.cpu00.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu00.dtb.read_accesses;1042;102677;0;57902;165653;0;DTB read accesses 
system.cpu00.dtb.write_hits;9736558;6252197;33991;469870;438456;10520;DTB write hits 
system.cpu00.dtb.write_misses;2;243;0;5;6247;0;DTB write misses 
system.cpu00.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu00.dtb.write_accesses;508;35634;0;27350;51673;0;DTB write accesses 
system.cpu00.dtb.data_hits;32515466;22347465;120663;1541581;1521660;41759;DTB hits 
system.cpu00.dtb.data_misses;46;610;0;28;6921;0;DTB misses 
system.cpu00.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu00.dtb.data_accesses;1550;138311;0;85252;217326;0;DTB accesses 
system.cpu00.itb.fetch_hits;3577513;3602693;19141;543351;761241;6141;ITB hits 
system.cpu00.itb.fetch_misses;24;37;0;10;7;0;ITB misses 
system.cpu00.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu00.itb.fetch_accesses;3577537;3602730;19141;543361;761248;6141;ITB accesses 
system.cpu00.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu00.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu00.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu00.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu00.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu00.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu00.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu00.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu00.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu00.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu00.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu00.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu00.numCycles;644633887;1014355576;7031163;49918835;44514897;2441422;number of cpu cycles simulated 
system.cpu00.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu00.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu00.committedInsts;124460723;76615851;414549;5435718;5101279;135216;Number of instructions committed 
system.cpu00.committedOps;124460723;76615851;414549;5435718;5101279;135216;Number of ops (including micro ops) committed 
system.cpu00.num_int_alu_accesses;120904467;74741409;403386;5217233;4946646;131941;Number of integer alu accesses 
system.cpu00.num_fp_alu_accesses;341075;398530;134;141374;2438;134;Number of float alu accesses 
system.cpu00.num_func_calls;4071452;3148081;20270;420484;343318;5022;number of times a function call or return occured 
system.cpu00.num_conditional_control_insts;16387239;7448649;38175;455452;469146;16355;number of instructions that are conditional controls 
system.cpu00.num_int_insts;120904467;74741409;403386;5217233;4946646;131941;number of integer instructions 
system.cpu00.num_fp_insts;341075;398530;134;141374;2438;134;number of float instructions 
system.cpu00.num_int_register_reads;165428005;104281964;552217;6960175;6469666;179678;number of times the integer registers were read 
system.cpu00.num_int_register_writes;93100462;59633499;323371;4057281;3887532;103232;number of times the integer registers were written 
system.cpu00.num_fp_register_reads;134075;281350;66;137469;1215;66;number of times the floating registers were read 
system.cpu00.num_fp_register_writes;137148;246459;68;111602;1244;68;number of times the floating registers were written 
system.cpu00.num_mem_refs;32556243;22396024;120757;1542918;1530124;41801;number of memory refs 
system.cpu00.num_load_insts;22796444;16116976;86686;1072180;1084760;31249;Number of load instructions 
system.cpu00.num_store_insts;9759799;6279048;34071;470738;445364;10552;Number of store instructions 
system.cpu00.num_idle_cycles;296635359.079487;805337908.652753;5893484.416937;35012514.099750;30310350.687172;2075028.942580;Number of idle cycles 
system.cpu00.num_busy_cycles;347998527.920513;209017667.347247;1137678.583063;14906320.900250;14204546.312828;366393.057420;Number of busy cycles 
system.cpu00.not_idle_fraction;0.539839;0.206060;0.161805;0.298611;0.319096;0.150074;Percentage of non-idle cycles 
system.cpu00.idle_fraction;0.460161;0.793940;0.838195;0.701389;0.680904;0.849926;Percentage of idle cycles 
system.cpu00.Branches;21690142;11715071;64825;943051;871672;23413;Number of branches fetched 
system.cpu00.op_class::No_OpClass;1526394;166612;1041;25993;36165;261;Class of executed instruction 
system.cpu00.op_class::IntAlu;88171669;52361370;282424;3663100;3348039;90062;Class of executed instruction 
system.cpu00.op_class::IntMult;322833;289588;1501;10024;9172;512;Class of executed instruction 
system.cpu00.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatAdd;80778;54528;4;28753;85;4;Class of executed instruction 
system.cpu00.op_class::FloatCmp;0;5274;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatCvt;0;1918;0;837;5;0;Class of executed instruction 
system.cpu00.op_class::FloatMult;0;12679;0;25304;0;0;Class of executed instruction 
system.cpu00.op_class::FloatDiv;304;2506;0;900;0;0;Class of executed instruction 
system.cpu00.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::MemRead;23191810;16344591;88522;1117429;1122865;31619;Class of executed instruction 
system.cpu00.op_class::MemWrite;9797917;6304435;34217;471816;446316;10604;Class of executed instruction 
system.cpu00.op_class::IprAccess;1369064;1072960;6840;91590;145553;2154;Class of executed instruction 
system.cpu00.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::total;124460769;76616461;414549;5435746;5108200;135216;Class of executed instruction 
system.cpu00.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu00.kern.inst.quiesce;11342;11746;75;1273;1031;25;number of quiesce instructions executed 
system.cpu00.kern.inst.hwrei;338336;250216;1681;22069;25434;527;number of hwrei instructions executed 
system.cpu00.kern.ipl_count::0;107928;59857;411;7926;6371;111;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::21;14;25;2;27;23;;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::22;6189;10392;72;511;456;25;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::30;1117;2156;2;103;87;1;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::31;201485;146769;1047;12315;10614;338;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::total;316733;219199;1534;20882;17551;475;number of times we switched to this ipl 
system.cpu00.kern.ipl_good::0;107267;59857;411;7926;6371;111;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::21;14;25;2;27;23;;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::22;6189;10392;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::30;1117;2156;2;103;87;1;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::31;106152;57707;409;7825;6285;110;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::total;220739;130137;896;16392;13222;247;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_ticks::0;4749939720000;8603740970000;65363900000;393143920000;362861510000;22481510000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::21;65850000;109870000;9640000;118820000;101140000;;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::22;23425420000;37942020000;267940000;1832000000;1638170000;93390000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::30;8387730000;15223490000;20880000;931780000;828510000;10130000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::31;1664519870000;1486539410000;4649270000;103155290000;79726180000;1829190000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::total;6446338590000;10143555760000;70311630000;499181810000;445155510000;24414220000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_used::0;0.993876;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::31;0.526848;0.393182;0.390640;0.635404;0.592142;0.325444;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::total;0.696925;0.593693;0.584094;0.784982;0.753347;0.520000;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.syscall::3;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::45;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::71;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::total;3;1;;1;1;;number of syscalls executed 
system.cpu00.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wripir;5469;1510;;18;7;;number of callpals executed 
system.cpu00.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::swpctx;3488;4185;2;77;37;2;number of callpals executed 
system.cpu00.kern.callpal::tbi;1;9;;;4;;number of callpals executed 
system.cpu00.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu00.kern.callpal::swpipl;301440;190922;1382;19498;16366;423;number of callpals executed 
system.cpu00.kern.callpal::rdps;12552;21273;145;946;854;50;number of callpals executed 
system.cpu00.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::rdusp;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::rti;7974;15710;76;744;620;26;number of callpals executed 
system.cpu00.kern.callpal::callsys;4;3141;;106;37;;number of callpals executed 
system.cpu00.kern.callpal::imb;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::total;330946;237002;1605;21391;17941;501;number of callpals executed 
system.cpu00.kern.mode_switch::kernel;10813;19895;78;823;655;28;number of protection mode switches 
system.cpu00.kern.mode_switch::user;5;3167;0;115;72;0;number of protection mode switches 
system.cpu00.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu00.kern.mode_switch_good::kernel;0.000462;0.159186;0;0.139733;0.109924;0;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::user;1;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::total;0.000924;0.274651;0;0.245203;0.198074;0;fraction of useful protection mode switches 
system.cpu00.kern.mode_ticks::kernel;6129588340000;10344027700000;0;556331310000;415333040000;0;number of ticks spent at the given mode 
system.cpu00.kern.mode_ticks::user;175420000;16225460000;0;7911620000;16414030000;0;number of ticks spent at the given mode 
system.cpu00.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu00.kern.swap_context;3489;4185;2;77;37;2;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;14067;16031;525;18015;14132;;Transaction distribution 
system.iobus.trans_dist::ReadResp;14067;16031;525;18015;14132;;Transaction distribution 
system.iobus.trans_dist::WriteReq;468372;947877;16794;63432;56975;1730;Transaction distribution 
system.iobus.trans_dist::WriteResp;468372;947877;16797;63432;56975;1730;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;797448;1857202;9842;91366;81370;3460;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;28;24;28;36;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;208;192;16;206;178;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20576;42972;844;48448;37818;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;50792;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5908;864;816;772;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;875948;1901258;11542;140820;120266;3460;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26558;23102;22074;21948;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26558;23102;22074;21948;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;964878;1927816;34644;162894;142214;3460;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;3189792;7428808;39368;365464;325480;13840;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;112;96;112;144;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;202;264;22;285;243;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10288;21486;422;24224;18909;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;203148;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3748;486;459;434;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;3409419;7451156;40367;390519;345262;13840;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848120;737528;704744;700656;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848120;737528;704744;700656;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;6247059;8299276;777895;1095263;1045918;13840;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;797332000;1857160000;9823000;91323000;81330000;3460000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;21000;18000;21000;27000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;181000;168000;14000;180000;156000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15218000;27207000;530000;30684000;23949000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;44199000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4471000;702000;663000;626000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398811322;119302826;103755042;99138858;98564614;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;451832000;966629000;6265000;88396000;74235000;1730000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45150013;13318005;11588504;11073002;11010753;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu00.icache.tags.replacements;1035926;409224;1095;14425;12741;530;number of replacements 
system.cpu00.icache.tags.tagsinuse;501.906654;512;512;512;512;512;Cycle average of tags in use 
system.cpu00.icache.tags.total_refs;122570010;70737833;726574;4287217;5743413;6631439;Total number of references to valid blocks. 
system.cpu00.icache.tags.sampled_refs;1035926;409224;1095;14425;12741;1042;Sample count of references to valid blocks. 
system.cpu00.icache.tags.avg_refs;118.319272;172.858466;663.537900;297.207418;450.781964;6364.144914;Average number of references to valid blocks. 
system.cpu00.icache.tags.warmup_cycle;530551612500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu00.icache.tags.occ_blocks::cpu00.inst;501.906654;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu00.icache.tags.occ_percent::cpu00.inst;0.980286;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu00.icache.tags.occ_percent::total;0.980286;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu00.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::2;2;20;;14;16;12;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::3;26;83;26;21;12;16;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::4;484;409;484;477;484;484;Occupied blocks per task id 
system.cpu00.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu00.icache.tags.tag_accesses;249957978;153642146;830193;10885919;10229139;270962;Number of tag accesses 
system.cpu00.icache.tags.data_accesses;249957978;153642146;830193;10885919;10229139;270962;Number of data accesses 
system.cpu00.icache.ReadReq_hits::cpu00.inst;123424329;76207237;413454;5421322;5095458;134686;number of ReadReq hits 
system.cpu00.icache.ReadReq_hits::total;123424329;76207237;413454;5421322;5095458;134686;number of ReadReq hits 
system.cpu00.icache.demand_hits::cpu00.inst;123424329;76207237;413454;5421322;5095458;134686;number of demand (read+write) hits 
system.cpu00.icache.demand_hits::total;123424329;76207237;413454;5421322;5095458;134686;number of demand (read+write) hits 
system.cpu00.icache.overall_hits::cpu00.inst;123424329;76207237;413454;5421322;5095458;134686;number of overall hits 
system.cpu00.icache.overall_hits::total;123424329;76207237;413454;5421322;5095458;134686;number of overall hits 
system.cpu00.icache.ReadReq_misses::cpu00.inst;1036440;409224;1095;14425;12741;530;number of ReadReq misses 
system.cpu00.icache.ReadReq_misses::total;1036440;409224;1095;14425;12741;530;number of ReadReq misses 
system.cpu00.icache.demand_misses::cpu00.inst;1036440;409224;1095;14425;12741;530;number of demand (read+write) misses 
system.cpu00.icache.demand_misses::total;1036440;409224;1095;14425;12741;530;number of demand (read+write) misses 
system.cpu00.icache.overall_misses::cpu00.inst;1036440;409224;1095;14425;12741;530;number of overall misses 
system.cpu00.icache.overall_misses::total;1036440;409224;1095;14425;12741;530;number of overall misses 
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst;100071978749;40762773990;114328500;1478419999;1341911498;53715750;number of ReadReq miss cycles 
system.cpu00.icache.ReadReq_miss_latency::total;100071978749;40762773990;114328500;1478419999;1341911498;53715750;number of ReadReq miss cycles 
system.cpu00.icache.demand_miss_latency::cpu00.inst;100071978749;40762773990;114328500;1478419999;1341911498;53715750;number of demand (read+write) miss cycles 
system.cpu00.icache.demand_miss_latency::total;100071978749;40762773990;114328500;1478419999;1341911498;53715750;number of demand (read+write) miss cycles 
system.cpu00.icache.overall_miss_latency::cpu00.inst;100071978749;40762773990;114328500;1478419999;1341911498;53715750;number of overall miss cycles 
system.cpu00.icache.overall_miss_latency::total;100071978749;40762773990;114328500;1478419999;1341911498;53715750;number of overall miss cycles 
system.cpu00.icache.ReadReq_accesses::cpu00.inst;124460769;76616461;414549;5435747;5108199;135216;number of ReadReq accesses(hits+misses) 
system.cpu00.icache.ReadReq_accesses::total;124460769;76616461;414549;5435747;5108199;135216;number of ReadReq accesses(hits+misses) 
system.cpu00.icache.demand_accesses::cpu00.inst;124460769;76616461;414549;5435747;5108199;135216;number of demand (read+write) accesses 
system.cpu00.icache.demand_accesses::total;124460769;76616461;414549;5435747;5108199;135216;number of demand (read+write) accesses 
system.cpu00.icache.overall_accesses::cpu00.inst;124460769;76616461;414549;5435747;5108199;135216;number of overall (read+write) accesses 
system.cpu00.icache.overall_accesses::total;124460769;76616461;414549;5435747;5108199;135216;number of overall (read+write) accesses 
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;miss rate for ReadReq accesses 
system.cpu00.icache.ReadReq_miss_rate::total;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;miss rate for ReadReq accesses 
system.cpu00.icache.demand_miss_rate::cpu00.inst;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;miss rate for demand accesses 
system.cpu00.icache.demand_miss_rate::total;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;miss rate for demand accesses 
system.cpu00.icache.overall_miss_rate::cpu00.inst;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;miss rate for overall accesses 
system.cpu00.icache.overall_miss_rate::total;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;miss rate for overall accesses 
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst;96553.566776;99609.929989;104409.589041;102490.121248;105322.305784;101350.471698;average ReadReq miss latency 
system.cpu00.icache.ReadReq_avg_miss_latency::total;96553.566776;99609.929989;104409.589041;102490.121248;105322.305784;101350.471698;average ReadReq miss latency 
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst;96553.566776;99609.929989;104409.589041;102490.121248;105322.305784;101350.471698;average overall miss latency 
system.cpu00.icache.demand_avg_miss_latency::total;96553.566776;99609.929989;104409.589041;102490.121248;105322.305784;101350.471698;average overall miss latency 
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst;96553.566776;99609.929989;104409.589041;102490.121248;105322.305784;101350.471698;average overall miss latency 
system.cpu00.icache.overall_avg_miss_latency::total;96553.566776;99609.929989;104409.589041;102490.121248;105322.305784;101350.471698;average overall miss latency 
system.cpu00.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu00.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst;1036440;409224;1095;14425;12741;530;number of ReadReq MSHR misses 
system.cpu00.icache.ReadReq_mshr_misses::total;1036440;409224;1095;14425;12741;530;number of ReadReq MSHR misses 
system.cpu00.icache.demand_mshr_misses::cpu00.inst;1036440;409224;1095;14425;12741;530;number of demand (read+write) MSHR misses 
system.cpu00.icache.demand_mshr_misses::total;1036440;409224;1095;14425;12741;530;number of demand (read+write) MSHR misses 
system.cpu00.icache.overall_mshr_misses::cpu00.inst;1036440;409224;1095;14425;12741;530;number of overall MSHR misses 
system.cpu00.icache.overall_mshr_misses::total;1036440;409224;1095;14425;12741;530;number of overall MSHR misses 
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst;73377434251;30216596010;85855500;1099046001;1005883502;40047250;number of ReadReq MSHR miss cycles 
system.cpu00.icache.ReadReq_mshr_miss_latency::total;73377434251;30216596010;85855500;1099046001;1005883502;40047250;number of ReadReq MSHR miss cycles 
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst;73377434251;30216596010;85855500;1099046001;1005883502;40047250;number of demand (read+write) MSHR miss cycles 
system.cpu00.icache.demand_mshr_miss_latency::total;73377434251;30216596010;85855500;1099046001;1005883502;40047250;number of demand (read+write) MSHR miss cycles 
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst;73377434251;30216596010;85855500;1099046001;1005883502;40047250;number of overall MSHR miss cycles 
system.cpu00.icache.overall_mshr_miss_latency::total;73377434251;30216596010;85855500;1099046001;1005883502;40047250;number of overall MSHR miss cycles 
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;mshr miss rate for ReadReq accesses 
system.cpu00.icache.ReadReq_mshr_miss_rate::total;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;mshr miss rate for ReadReq accesses 
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;mshr miss rate for demand accesses 
system.cpu00.icache.demand_mshr_miss_rate::total;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;mshr miss rate for demand accesses 
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;mshr miss rate for overall accesses 
system.cpu00.icache.overall_mshr_miss_rate::total;0.008327;0.005341;0.002641;0.002654;0.002494;0.003920;mshr miss rate for overall accesses 
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst;70797.570772;73838.768034;78406.849315;76190.364021;78948.552076;75560.849057;average ReadReq mshr miss latency 
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total;70797.570772;73838.768034;78406.849315;76190.364021;78948.552076;75560.849057;average ReadReq mshr miss latency 
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst;70797.570772;73838.768034;78406.849315;76190.364021;78948.552076;75560.849057;average overall mshr miss latency 
system.cpu00.icache.demand_avg_mshr_miss_latency::total;70797.570772;73838.768034;78406.849315;76190.364021;78948.552076;75560.849057;average overall mshr miss latency 
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst;70797.570772;73838.768034;78406.849315;76190.364021;78948.552076;75560.849057;average overall mshr miss latency 
system.cpu00.icache.overall_avg_mshr_miss_latency::total;70797.570772;73838.768034;78406.849315;76190.364021;78948.552076;75560.849057;average overall mshr miss latency 
system.cpu00.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu00.dcache.tags.replacements;3087252;749447;3667;19632;28394;1253;number of replacements 
system.cpu00.dcache.tags.tagsinuse;992.770001;848.884755;829.962660;834.073972;756.508797;869.560522;Cycle average of tags in use 
system.cpu00.dcache.tags.total_refs;28913739;13783951;30602;2244966;7639817;1209996;Total number of references to valid blocks. 
system.cpu00.dcache.tags.sampled_refs;3087252;749447;3667;19632;28394;2109;Sample count of references to valid blocks. 
system.cpu00.dcache.tags.avg_refs;9.365526;18.392162;8.345241;114.352384;269.064485;573.729730;Average number of references to valid blocks. 
system.cpu00.dcache.tags.warmup_cycle;1109128750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu00.dcache.tags.occ_blocks::cpu00.data;992.770001;848.884755;829.962660;834.073972;756.508797;869.560522;Average occupied blocks per requestor 
system.cpu00.dcache.tags.occ_percent::cpu00.data;0.969502;0.828989;0.810510;0.814525;0.738778;0.849180;Average percentage of cache occupancy 
system.cpu00.dcache.tags.occ_percent::total;0.969502;0.828989;0.810510;0.814525;0.738778;0.849180;Average percentage of cache occupancy 
system.cpu00.dcache.tags.occ_task_id_blocks::1024;955;828;818;855;864;856;Occupied blocks per task id 
system.cpu00.dcache.tags.age_task_id_blocks_1024::3;17;20;12;11;10;9;Occupied blocks per task id 
system.cpu00.dcache.tags.age_task_id_blocks_1024::4;938;792;804;843;847;841;Occupied blocks per task id 
system.cpu00.dcache.tags.occ_task_id_percent::1024;0.932617;0.808594;0.798828;0.834961;0.843750;0.835938;Percentage of cache occupancy per task id 
system.cpu00.dcache.tags.tag_accesses;68225659;45615271;244625;3059654;3043494;84945;Number of tag accesses 
system.cpu00.dcache.tags.data_accesses;68225659;45615271;244625;3059654;3043494;84945;Number of data accesses 
system.cpu00.dcache.ReadReq_hits::cpu00.data;19600217;15094810;81052;1018463;1026875;29475;number of ReadReq hits 
system.cpu00.dcache.ReadReq_hits::total;19600217;15094810;81052;1018463;1026875;29475;number of ReadReq hits 
system.cpu00.dcache.WriteReq_hits::cpu00.data;9103136;6022854;32687;447426;410979;10113;number of WriteReq hits 
system.cpu00.dcache.WriteReq_hits::total;9103136;6022854;32687;447426;410979;10113;number of WriteReq hits 
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data;314262;96645;820;10265;10469;237;number of LoadLockedReq hits 
system.cpu00.dcache.LoadLockedReq_hits::total;314262;96645;820;10265;10469;237;number of LoadLockedReq hits 
system.cpu00.dcache.StoreCondReq_hits::cpu00.data;227125;74283;464;7735;6196;135;number of StoreCondReq hits 
system.cpu00.dcache.StoreCondReq_hits::total;227125;74283;464;7735;6196;135;number of StoreCondReq hits 
system.cpu00.dcache.demand_hits::cpu00.data;28703353;21117664;113739;1465889;1437854;39588;number of demand (read+write) hits 
system.cpu00.dcache.demand_hits::total;28703353;21117664;113739;1465889;1437854;39588;number of demand (read+write) hits 
system.cpu00.dcache.overall_hits::cpu00.data;28703353;21117664;113739;1465889;1437854;39588;number of overall hits 
system.cpu00.dcache.overall_hits::total;28703353;21117664;113739;1465889;1437854;39588;number of overall hits 
system.cpu00.dcache.ReadReq_misses::cpu00.data;2846081;889543;4456;24741;31840;1522;number of ReadReq misses 
system.cpu00.dcache.ReadReq_misses::total;2846081;889543;4456;24741;31840;1522;number of ReadReq misses 
system.cpu00.dcache.WriteReq_misses::cpu00.data;366384;107782;369;5102;11962;139;number of WriteReq misses 
system.cpu00.dcache.WriteReq_misses::total;366384;107782;369;5102;11962;139;number of WriteReq misses 
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data;30368;19798;40;873;988;15;number of LoadLockedReq misses 
system.cpu00.dcache.LoadLockedReq_misses::total;30368;19798;40;873;988;15;number of LoadLockedReq misses 
system.cpu00.dcache.StoreCondReq_misses::cpu00.data;23447;36797;142;2144;2030;53;number of StoreCondReq misses 
system.cpu00.dcache.StoreCondReq_misses::total;23447;36797;142;2144;2030;53;number of StoreCondReq misses 
system.cpu00.dcache.demand_misses::cpu00.data;3212465;997325;4825;29843;43802;1661;number of demand (read+write) misses 
system.cpu00.dcache.demand_misses::total;3212465;997325;4825;29843;43802;1661;number of demand (read+write) misses 
system.cpu00.dcache.overall_misses::cpu00.data;3212465;997325;4825;29843;43802;1661;number of overall misses 
system.cpu00.dcache.overall_misses::total;3212465;997325;4825;29843;43802;1661;number of overall misses 
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data;247940372542;64448358778;404411436;2132633129;3013314315;134000181;number of ReadReq miss cycles 
system.cpu00.dcache.ReadReq_miss_latency::total;247940372542;64448358778;404411436;2132633129;3013314315;134000181;number of ReadReq miss cycles 
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data;32007416605;6505308422;22148696;294337379;1065508682;8925892;number of WriteReq miss cycles 
system.cpu00.dcache.WriteReq_miss_latency::total;32007416605;6505308422;22148696;294337379;1065508682;8925892;number of WriteReq miss cycles 
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data;2448061524;1289589892;3800248;56633220;68297104;1193997;number of LoadLockedReq miss cycles 
system.cpu00.dcache.LoadLockedReq_miss_latency::total;2448061524;1289589892;3800248;56633220;68297104;1193997;number of LoadLockedReq miss cycles 
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data;1377596900;2167413343;7238895;123203042;114577227;2863960;number of StoreCondReq miss cycles 
system.cpu00.dcache.StoreCondReq_miss_latency::total;1377596900;2167413343;7238895;123203042;114577227;2863960;number of StoreCondReq miss cycles 
system.cpu00.dcache.StoreCondFailReq_miss_latency::cpu00.data;26590000;12894000;760000;1152000;6460000;72000;number of StoreCondFailReq miss cycles 
system.cpu00.dcache.StoreCondFailReq_miss_latency::total;26590000;12894000;760000;1152000;6460000;72000;number of StoreCondFailReq miss cycles 
system.cpu00.dcache.demand_miss_latency::cpu00.data;279947789147;70953667200;426560132;2426970508;4078822997;142926073;number of demand (read+write) miss cycles 
system.cpu00.dcache.demand_miss_latency::total;279947789147;70953667200;426560132;2426970508;4078822997;142926073;number of demand (read+write) miss cycles 
system.cpu00.dcache.overall_miss_latency::cpu00.data;279947789147;70953667200;426560132;2426970508;4078822997;142926073;number of overall miss cycles 
system.cpu00.dcache.overall_miss_latency::total;279947789147;70953667200;426560132;2426970508;4078822997;142926073;number of overall miss cycles 
system.cpu00.dcache.ReadReq_accesses::cpu00.data;22446298;15984353;85508;1043204;1058715;30997;number of ReadReq accesses(hits+misses) 
system.cpu00.dcache.ReadReq_accesses::total;22446298;15984353;85508;1043204;1058715;30997;number of ReadReq accesses(hits+misses) 
system.cpu00.dcache.WriteReq_accesses::cpu00.data;9469520;6130636;33056;452528;422941;10252;number of WriteReq accesses(hits+misses) 
system.cpu00.dcache.WriteReq_accesses::total;9469520;6130636;33056;452528;422941;10252;number of WriteReq accesses(hits+misses) 
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data;344630;116443;860;11138;11457;252;number of LoadLockedReq accesses(hits+misses) 
system.cpu00.dcache.LoadLockedReq_accesses::total;344630;116443;860;11138;11457;252;number of LoadLockedReq accesses(hits+misses) 
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data;250572;111080;606;9879;8226;188;number of StoreCondReq accesses(hits+misses) 
system.cpu00.dcache.StoreCondReq_accesses::total;250572;111080;606;9879;8226;188;number of StoreCondReq accesses(hits+misses) 
system.cpu00.dcache.demand_accesses::cpu00.data;31915818;22114989;118564;1495732;1481656;41249;number of demand (read+write) accesses 
system.cpu00.dcache.demand_accesses::total;31915818;22114989;118564;1495732;1481656;41249;number of demand (read+write) accesses 
system.cpu00.dcache.overall_accesses::cpu00.data;31915818;22114989;118564;1495732;1481656;41249;number of overall (read+write) accesses 
system.cpu00.dcache.overall_accesses::total;31915818;22114989;118564;1495732;1481656;41249;number of overall (read+write) accesses 
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data;0.126795;0.055651;0.052112;0.023716;0.030074;0.049102;miss rate for ReadReq accesses 
system.cpu00.dcache.ReadReq_miss_rate::total;0.126795;0.055651;0.052112;0.023716;0.030074;0.049102;miss rate for ReadReq accesses 
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data;0.038691;0.017581;0.011163;0.011274;0.028283;0.013558;miss rate for WriteReq accesses 
system.cpu00.dcache.WriteReq_miss_rate::total;0.038691;0.017581;0.011163;0.011274;0.028283;0.013558;miss rate for WriteReq accesses 
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data;0.088118;0.170023;0.046512;0.078380;0.086235;0.059524;miss rate for LoadLockedReq accesses 
system.cpu00.dcache.LoadLockedReq_miss_rate::total;0.088118;0.170023;0.046512;0.078380;0.086235;0.059524;miss rate for LoadLockedReq accesses 
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data;0.093574;0.331266;0.234323;0.217026;0.246779;0.281915;miss rate for StoreCondReq accesses 
system.cpu00.dcache.StoreCondReq_miss_rate::total;0.093574;0.331266;0.234323;0.217026;0.246779;0.281915;miss rate for StoreCondReq accesses 
system.cpu00.dcache.demand_miss_rate::cpu00.data;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;miss rate for demand accesses 
system.cpu00.dcache.demand_miss_rate::total;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;miss rate for demand accesses 
system.cpu00.dcache.overall_miss_rate::cpu00.data;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;miss rate for overall accesses 
system.cpu00.dcache.overall_miss_rate::total;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;miss rate for overall accesses 
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data;87116.414657;72451.088680;90756.605925;86198.339962;94639.268687;88042.168857;average ReadReq miss latency 
system.cpu00.dcache.ReadReq_avg_miss_latency::total;87116.414657;72451.088680;90756.605925;86198.339962;94639.268687;88042.168857;average ReadReq miss latency 
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data;87360.301228;60356.167282;60023.566396;57690.587809;89074.459288;64215.050360;average WriteReq miss latency 
system.cpu00.dcache.WriteReq_avg_miss_latency::total;87360.301228;60356.167282;60023.566396;57690.587809;89074.459288;64215.050360;average WriteReq miss latency 
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data;80613.195601;65137.382160;95006.200000;64871.958763;69126.623482;79599.800000;average LoadLockedReq miss latency 
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total;80613.195601;65137.382160;95006.200000;64871.958763;69126.623482;79599.800000;average LoadLockedReq miss latency 
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data;58753.652919;58901.903498;50978.133803;57464.105410;56441.983744;54036.981132;average StoreCondReq miss latency 
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total;58753.652919;58901.903498;50978.133803;57464.105410;56441.983744;54036.981132;average StoreCondReq miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data;87144.230100;71143.977339;88406.244974;81324.615756;93119.560682;86048.207706;average overall miss latency 
system.cpu00.dcache.demand_avg_miss_latency::total;87144.230100;71143.977339;88406.244974;81324.615756;93119.560682;86048.207706;average overall miss latency 
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data;87144.230100;71143.977339;88406.244974;81324.615756;93119.560682;86048.207706;average overall miss latency 
system.cpu00.dcache.overall_avg_miss_latency::total;87144.230100;71143.977339;88406.244974;81324.615756;93119.560682;86048.207706;average overall miss latency 
system.cpu00.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu00.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu00.dcache.writebacks::writebacks;438993;37164;115;1216;6520;69;number of writebacks 
system.cpu00.dcache.writebacks::total;438993;37164;115;1216;6520;69;number of writebacks 
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data;2846081;889543;4456;24741;31840;1522;number of ReadReq MSHR misses 
system.cpu00.dcache.ReadReq_mshr_misses::total;2846081;889543;4456;24741;31840;1522;number of ReadReq MSHR misses 
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data;366384;107782;369;5102;11962;139;number of WriteReq MSHR misses 
system.cpu00.dcache.WriteReq_mshr_misses::total;366384;107782;369;5102;11962;139;number of WriteReq MSHR misses 
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data;30368;19798;40;873;988;15;number of LoadLockedReq MSHR misses 
system.cpu00.dcache.LoadLockedReq_mshr_misses::total;30368;19798;40;873;988;15;number of LoadLockedReq MSHR misses 
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data;23442;36784;142;2139;2028;53;number of StoreCondReq MSHR misses 
system.cpu00.dcache.StoreCondReq_mshr_misses::total;23442;36784;142;2139;2028;53;number of StoreCondReq MSHR misses 
system.cpu00.dcache.demand_mshr_misses::cpu00.data;3212465;997325;4825;29843;43802;1661;number of demand (read+write) MSHR misses 
system.cpu00.dcache.demand_mshr_misses::total;3212465;997325;4825;29843;43802;1661;number of demand (read+write) MSHR misses 
system.cpu00.dcache.overall_mshr_misses::cpu00.data;3212465;997325;4825;29843;43802;1661;number of overall MSHR misses 
system.cpu00.dcache.overall_mshr_misses::total;3212465;997325;4825;29843;43802;1661;number of overall MSHR misses 
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data;178594244458;43809497222;292250564;1526866871;2192762685;95874819;number of ReadReq MSHR miss cycles 
system.cpu00.dcache.ReadReq_mshr_miss_latency::total;178594244458;43809497222;292250564;1526866871;2192762685;95874819;number of ReadReq MSHR miss cycles 
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data;22709619395;3492087578;10537304;138504621;735863318;4603108;number of WriteReq MSHR miss cycles 
system.cpu00.dcache.WriteReq_mshr_miss_latency::total;22709619395;3492087578;10537304;138504621;735863318;4603108;number of WriteReq MSHR miss cycles 
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data;1698290476;848297108;2824752;37194780;45726896;820003;number of LoadLockedReq MSHR miss cycles 
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total;1698290476;848297108;2824752;37194780;45726896;820003;number of LoadLockedReq MSHR miss cycles 
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data;803769100;1226137657;3208105;66153958;63278773;1293040;number of StoreCondReq MSHR miss cycles 
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total;803769100;1226137657;3208105;66153958;63278773;1293040;number of StoreCondReq MSHR miss cycles 
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::cpu00.data;18560000;9220000;540000;800000;4810000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::total;18560000;9220000;540000;800000;4810000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data;201303863853;47301584800;302787868;1665371492;2928626003;100477927;number of demand (read+write) MSHR miss cycles 
system.cpu00.dcache.demand_mshr_miss_latency::total;201303863853;47301584800;302787868;1665371492;2928626003;100477927;number of demand (read+write) MSHR miss cycles 
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data;201303863853;47301584800;302787868;1665371492;2928626003;100477927;number of overall MSHR miss cycles 
system.cpu00.dcache.overall_mshr_miss_latency::total;201303863853;47301584800;302787868;1665371492;2928626003;100477927;number of overall MSHR miss cycles 
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency::cpu00.data;1145664000;3482396000;70003000;3921824000;3063304000;;number of ReadReq MSHR uncacheable cycles 
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency::total;1145664000;3482396000;70003000;3921824000;3063304000;;number of ReadReq MSHR uncacheable cycles 
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency::cpu00.data;7668870000;9088848000;85564000;1824132000;1461642000;21165000;number of WriteReq MSHR uncacheable cycles 
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency::total;7668870000;9088848000;85564000;1824132000;1461642000;21165000;number of WriteReq MSHR uncacheable cycles 
system.cpu00.dcache.overall_mshr_uncacheable_latency::cpu00.data;8814534000;12571244000;155567000;5745956000;4524946000;21165000;number of overall MSHR uncacheable cycles 
system.cpu00.dcache.overall_mshr_uncacheable_latency::total;8814534000;12571244000;155567000;5745956000;4524946000;21165000;number of overall MSHR uncacheable cycles 
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data;0.126795;0.055651;0.052112;0.023716;0.030074;0.049102;mshr miss rate for ReadReq accesses 
system.cpu00.dcache.ReadReq_mshr_miss_rate::total;0.126795;0.055651;0.052112;0.023716;0.030074;0.049102;mshr miss rate for ReadReq accesses 
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data;0.038691;0.017581;0.011163;0.011274;0.028283;0.013558;mshr miss rate for WriteReq accesses 
system.cpu00.dcache.WriteReq_mshr_miss_rate::total;0.038691;0.017581;0.011163;0.011274;0.028283;0.013558;mshr miss rate for WriteReq accesses 
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data;0.088118;0.170023;0.046512;0.078380;0.086235;0.059524;mshr miss rate for LoadLockedReq accesses 
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total;0.088118;0.170023;0.046512;0.078380;0.086235;0.059524;mshr miss rate for LoadLockedReq accesses 
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data;0.093554;0.331149;0.234323;0.216520;0.246535;0.281915;mshr miss rate for StoreCondReq accesses 
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total;0.093554;0.331149;0.234323;0.216520;0.246535;0.281915;mshr miss rate for StoreCondReq accesses 
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;mshr miss rate for demand accesses 
system.cpu00.dcache.demand_mshr_miss_rate::total;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;mshr miss rate for demand accesses 
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;mshr miss rate for overall accesses 
system.cpu00.dcache.overall_mshr_miss_rate::total;0.100654;0.045097;0.040695;0.019952;0.029563;0.040268;mshr miss rate for overall accesses 
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data;62750.935219;49249.442941;65585.853680;61714.032214;68868.174780;62992.653745;average ReadReq mshr miss latency 
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total;62750.935219;49249.442941;65585.853680;61714.032214;68868.174780;62992.653745;average ReadReq mshr miss latency 
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data;61983.108965;32399.543319;28556.379404;27147.122893;61516.746196;33115.884892;average WriteReq mshr miss latency 
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total;61983.108965;32399.543319;28556.379404;27147.122893;61516.746196;33115.884892;average WriteReq mshr miss latency 
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data;55923.685327;42847.616325;70618.800000;42605.704467;46282.283401;54666.866667;average LoadLockedReq mshr miss latency 
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55923.685327;42847.616325;70618.800000;42605.704467;46282.283401;54666.866667;average LoadLockedReq mshr miss latency 
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data;34287.565054;33333.450875;22592.288732;30927.516597;31202.550789;24396.981132;average StoreCondReq mshr miss latency 
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total;34287.565054;33333.450875;22592.288732;30927.516597;31202.550789;24396.981132;average StoreCondReq mshr miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data;62663.364069;47428.455920;62753.962280;55804.426231;66860.554381;60492.430464;average overall mshr miss latency 
system.cpu00.dcache.demand_avg_mshr_miss_latency::total;62663.364069;47428.455920;62753.962280;55804.426231;66860.554381;60492.430464;average overall mshr miss latency 
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data;62663.364069;47428.455920;62753.962280;55804.426231;66860.554381;60492.430464;average overall mshr miss latency 
system.cpu00.dcache.overall_avg_mshr_miss_latency::total;62663.364069;47428.455920;62753.962280;55804.426231;66860.554381;60492.430464;average overall mshr miss latency 
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu00.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu01.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu01.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu01.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu01.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu01.dtb.read_hits;13801525;14146082;68833;528897;587797;32283;DTB read hits 
system.cpu01.dtb.read_misses;0;406;0;13;651;0;DTB read misses 
system.cpu01.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu01.dtb.read_accesses;0;102779;0;2595;116128;0;DTB read accesses 
system.cpu01.dtb.write_hits;4752622;5294056;24678;198173;198752;8909;DTB write hits 
system.cpu01.dtb.write_misses;0;256;0;5;6171;0;DTB write misses 
system.cpu01.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu01.dtb.write_accesses;0;35654;0;1414;36085;0;DTB write accesses 
system.cpu01.dtb.data_hits;18554147;19440138;93511;727070;786549;41192;DTB hits 
system.cpu01.dtb.data_misses;0;662;0;18;6822;0;DTB misses 
system.cpu01.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu01.dtb.data_accesses;0;138433;0;4009;152213;0;DTB accesses 
system.cpu01.itb.fetch_hits;1934698;3311353;15592;143215;512366;5691;ITB hits 
system.cpu01.itb.fetch_misses;0;46;0;10;7;0;ITB misses 
system.cpu01.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu01.itb.fetch_accesses;1934698;3311399;15592;143225;512373;5691;ITB accesses 
system.cpu01.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu01.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu01.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu01.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu01.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu01.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu01.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu01.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu01.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu01.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu01.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu01.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu01.numCycles;644632537;1014355472;7031251;49902342;44531388;2441420;number of cpu cycles simulated 
system.cpu01.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu01.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu01.committedInsts;66098142;68020255;329539;2537975;2631853;131962;Number of instructions committed 
system.cpu01.committedOps;66098142;68020255;329539;2537975;2631853;131962;Number of ops (including micro ops) committed 
system.cpu01.num_int_alu_accesses;64615363;66426646;321552;2474146;2562781;129026;Number of integer alu accesses 
system.cpu01.num_fp_alu_accesses;301189;398370;134;9156;1764;134;Number of float alu accesses 
system.cpu01.num_func_calls;2349719;2524425;12242;94245;78979;4326;number of times a function call or return occured 
system.cpu01.num_conditional_control_insts;7688894;6832080;32826;252357;279101;19735;number of instructions that are conditional controls 
system.cpu01.num_int_insts;64615363;66426646;321552;2474146;2562781;129026;number of integer instructions 
system.cpu01.num_fp_insts;301189;398370;134;9156;1764;134;number of float instructions 
system.cpu01.num_int_register_reads;89365631;93318425;447466;3458555;3525356;173054;number of times the integer registers were read 
system.cpu01.num_int_register_writes;51065050;53135091;259549;1984997;2049483;98860;number of times the integer registers were written 
system.cpu01.num_fp_register_reads;146017;281271;66;5261;877;66;number of times the floating registers were read 
system.cpu01.num_fp_register_writes;150422;246359;68;5330;900;68;number of times the floating registers were written 
system.cpu01.num_mem_refs;18592922;19488754;93601;728346;794769;41234;number of memory refs 
system.cpu01.num_load_insts;13819679;14167784;68843;529305;589222;32293;Number of load instructions 
system.cpu01.num_store_insts;4773243;5320970;24758;199041;205547;8941;Number of store instructions 
system.cpu01.num_idle_cycles;464810612.018943;829624391.854385;6133484.202475;43010257.424661;37271570.412861;2082703.364735;Number of idle cycles 
system.cpu01.num_busy_cycles;179821924.981057;184731080.145615;897766.797525;6892084.575339;7259817.587139;358716.635265;Number of busy cycles 
system.cpu01.not_idle_fraction;0.278953;0.182117;0.127682;0.138111;0.163027;0.146930;Percentage of non-idle cycles 
system.cpu01.idle_fraction;0.721047;0.817883;0.872318;0.861889;0.836973;0.853070;Percentage of idle cycles 
system.cpu01.Branches;10964728;10357062;50426;385839;392805;26011;Number of branches fetched 
system.cpu01.op_class::No_OpClass;219962;155172;717;7162;20800;260;Class of executed instruction 
system.cpu01.op_class::IntAlu;46203213;46959049;228014;1741938;1705709;87826;Class of executed instruction 
system.cpu01.op_class::IntMult;250875;262741;1355;10348;8628;464;Class of executed instruction 
system.cpu01.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatAdd;13636;54524;4;1553;61;4;Class of executed instruction 
system.cpu01.op_class::FloatCmp;0;5274;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatCvt;0;1918;0;837;5;0;Class of executed instruction 
system.cpu01.op_class::FloatMult;0;12679;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatDiv;4;2506;0;268;0;0;Class of executed instruction 
system.cpu01.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::MemRead;13926788;14297942;69371;534340;593538;32511;Class of executed instruction 
system.cpu01.op_class::MemWrite;4833299;5325794;24760;199097;205568;8943;Class of executed instruction 
system.cpu01.op_class::IprAccess;650365;943318;5318;42450;104366;1954;Class of executed instruction 
system.cpu01.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::total;66098142;68020917;329539;2537993;2638675;131962;Class of executed instruction 
system.cpu01.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu01.kern.inst.quiesce;8771;11180;74;580;512;25;number of quiesce instructions executed 
system.cpu01.kern.inst.hwrei;152913;217915;1304;9956;15471;477;number of hwrei instructions executed 
system.cpu01.kern.ipl_count::0;43879;54112;299;2422;2010;111;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::22;6059;10394;72;511;456;25;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::30;1889;2157;2;103;82;1;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::31;83549;119980;785;5652;5105;288;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::total;135376;186643;1158;8688;7653;425;number of times we switched to this ipl 
system.cpu01.kern.ipl_good::0;42878;54112;299;2422;2010;111;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::22;6059;10394;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::30;1889;2157;2;103;82;1;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::31;40997;51962;297;2319;1930;110;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::total;91823;118625;670;5355;4478;247;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_ticks::0;4774784230000;8809890870000;67477970000;463452830000;421729170000;22622410000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::22;22245760000;37899930000;266740000;1875150000;1668390000;93060000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::30;13800500000;15183260000;20230000;931220000;784670000;10090000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::31;1635494600000;1280580660000;2547570000;32764220000;21131650000;1688640000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::total;6446325090000;10143554720000;70312510000;499023420000;445313880000;24414200000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_used::0;0.977187;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::31;0.490694;0.433089;0.378344;0.410297;0.378061;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::total;0.678281;0.635572;0.578584;0.616367;0.585130;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::wripir;1789;1568;;18;5;;number of callpals executed 
system.cpu01.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::swpctx;3630;4182;2;77;27;2;number of callpals executed 
system.cpu01.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu01.kern.callpal::swpipl;118494;158382;1010;7354;6548;373;number of callpals executed 
system.cpu01.kern.callpal::rdps;12102;21408;144;1037;918;50;number of callpals executed 
system.cpu01.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu01.kern.callpal::rti;8941;15717;74;720;567;26;number of callpals executed 
system.cpu01.kern.callpal::rdunique;1;252;;2;9;;number of callpals executed 
system.cpu01.kern.callpal::total;144971;204663;1230;9314;8104;451;number of callpals executed 
system.cpu01.kern.mode_switch::kernel;2511;5533;1;148;59;1;number of protection mode switches 
system.cpu01.kern.mode_switch::user;0;3191;0;107;44;0;number of protection mode switches 
system.cpu01.kern.mode_switch::idle;9062;14366;75;649;535;27;number of protection mode switches 
system.cpu01.kern.mode_switch_good::kernel;0.721625;0.953732;1;0.972973;0.966102;1;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::idle;0.199956;0.145204;0.013333;0.057011;0.024299;0.037037;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::total;0.313143;0.457081;0.026316;0.318584;0.178683;0.071429;fraction of useful protection mode switches 
system.cpu01.kern.mode_ticks::kernel;1322318300000;1036299930000;432610000;18679610000;8326240000;443580000;number of ticks spent at the given mode 
system.cpu01.kern.mode_ticks::user;0;16168500000;0;476370000;11778870000;0;number of ticks spent at the given mode 
system.cpu01.kern.mode_ticks::idle;5066184830000;9050649520000;114905360000;426188680000;414718220000;120383600000;number of ticks spent at the given mode 
system.cpu01.kern.swap_context;3631;4182;2;77;27;2;number of times the context was actually changed 
system.cpu01.icache.tags.replacements;422016;351408;693;8910;5414;388;number of replacements 
system.cpu01.icache.tags.tagsinuse;442.260815;502.581302;504;504;504.350715;505;Cycle average of tags in use 
system.cpu01.icache.tags.total_refs;47620416;74926588;354927;3649701;6562656;5853586;Total number of references to valid blocks. 
system.cpu01.icache.tags.sampled_refs;422016;351408;693;8910;5414;893;Sample count of references to valid blocks. 
system.cpu01.icache.tags.avg_refs;112.840309;213.218219;512.160173;409.618519;1212.164019;6554.967525;Average number of references to valid blocks. 
system.cpu01.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu01.icache.tags.occ_blocks::cpu01.inst;442.260815;502.581302;504;504;504.350715;505;Average occupied blocks per requestor 
system.cpu01.icache.tags.occ_percent::cpu01.inst;0.863791;0.981604;0.984375;0.984375;0.985060;0.986328;Average percentage of cache occupancy 
system.cpu01.icache.tags.occ_percent::total;0.863791;0.981604;0.984375;0.984375;0.985060;0.986328;Average percentage of cache occupancy 
system.cpu01.icache.tags.occ_task_id_blocks::1024;489;504;504;504;505;505;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::3;12;12;12;12;5;5;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::4;475;490;490;490;491;491;Occupied blocks per task id 
system.cpu01.icache.tags.occ_task_id_percent::1024;0.955078;0.984375;0.984375;0.984375;0.986328;0.986328;Percentage of cache occupancy per task id 
system.cpu01.icache.tags.tag_accesses;132618794;136393257;659771;5084896;5282765;264312;Number of tag accesses 
system.cpu01.icache.tags.data_accesses;132618794;136393257;659771;5084896;5282765;264312;Number of data accesses 
system.cpu01.icache.ReadReq_hits::cpu01.inst;65675632;67669494;328846;2529083;2633260;131574;number of ReadReq hits 
system.cpu01.icache.ReadReq_hits::total;65675632;67669494;328846;2529083;2633260;131574;number of ReadReq hits 
system.cpu01.icache.demand_hits::cpu01.inst;65675632;67669494;328846;2529083;2633260;131574;number of demand (read+write) hits 
system.cpu01.icache.demand_hits::total;65675632;67669494;328846;2529083;2633260;131574;number of demand (read+write) hits 
system.cpu01.icache.overall_hits::cpu01.inst;65675632;67669494;328846;2529083;2633260;131574;number of overall hits 
system.cpu01.icache.overall_hits::total;65675632;67669494;328846;2529083;2633260;131574;number of overall hits 
system.cpu01.icache.ReadReq_misses::cpu01.inst;422510;351423;693;8910;5415;388;number of ReadReq misses 
system.cpu01.icache.ReadReq_misses::total;422510;351423;693;8910;5415;388;number of ReadReq misses 
system.cpu01.icache.demand_misses::cpu01.inst;422510;351423;693;8910;5415;388;number of demand (read+write) misses 
system.cpu01.icache.demand_misses::total;422510;351423;693;8910;5415;388;number of demand (read+write) misses 
system.cpu01.icache.overall_misses::cpu01.inst;422510;351423;693;8910;5415;388;number of overall misses 
system.cpu01.icache.overall_misses::total;422510;351423;693;8910;5415;388;number of overall misses 
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst;41125084248;34973155994;74829500;927242000;599948749;39804750;number of ReadReq miss cycles 
system.cpu01.icache.ReadReq_miss_latency::total;41125084248;34973155994;74829500;927242000;599948749;39804750;number of ReadReq miss cycles 
system.cpu01.icache.demand_miss_latency::cpu01.inst;41125084248;34973155994;74829500;927242000;599948749;39804750;number of demand (read+write) miss cycles 
system.cpu01.icache.demand_miss_latency::total;41125084248;34973155994;74829500;927242000;599948749;39804750;number of demand (read+write) miss cycles 
system.cpu01.icache.overall_miss_latency::cpu01.inst;41125084248;34973155994;74829500;927242000;599948749;39804750;number of overall miss cycles 
system.cpu01.icache.overall_miss_latency::total;41125084248;34973155994;74829500;927242000;599948749;39804750;number of overall miss cycles 
system.cpu01.icache.ReadReq_accesses::cpu01.inst;66098142;68020917;329539;2537993;2638675;131962;number of ReadReq accesses(hits+misses) 
system.cpu01.icache.ReadReq_accesses::total;66098142;68020917;329539;2537993;2638675;131962;number of ReadReq accesses(hits+misses) 
system.cpu01.icache.demand_accesses::cpu01.inst;66098142;68020917;329539;2537993;2638675;131962;number of demand (read+write) accesses 
system.cpu01.icache.demand_accesses::total;66098142;68020917;329539;2537993;2638675;131962;number of demand (read+write) accesses 
system.cpu01.icache.overall_accesses::cpu01.inst;66098142;68020917;329539;2537993;2638675;131962;number of overall (read+write) accesses 
system.cpu01.icache.overall_accesses::total;66098142;68020917;329539;2537993;2638675;131962;number of overall (read+write) accesses 
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;miss rate for ReadReq accesses 
system.cpu01.icache.ReadReq_miss_rate::total;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;miss rate for ReadReq accesses 
system.cpu01.icache.demand_miss_rate::cpu01.inst;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;miss rate for demand accesses 
system.cpu01.icache.demand_miss_rate::total;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;miss rate for demand accesses 
system.cpu01.icache.overall_miss_rate::cpu01.inst;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;miss rate for overall accesses 
system.cpu01.icache.overall_miss_rate::total;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;miss rate for overall accesses 
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst;97335.173719;99518.688287;107979.076479;104067.564534;110793.859464;102589.561856;average ReadReq miss latency 
system.cpu01.icache.ReadReq_avg_miss_latency::total;97335.173719;99518.688287;107979.076479;104067.564534;110793.859464;102589.561856;average ReadReq miss latency 
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst;97335.173719;99518.688287;107979.076479;104067.564534;110793.859464;102589.561856;average overall miss latency 
system.cpu01.icache.demand_avg_miss_latency::total;97335.173719;99518.688287;107979.076479;104067.564534;110793.859464;102589.561856;average overall miss latency 
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst;97335.173719;99518.688287;107979.076479;104067.564534;110793.859464;102589.561856;average overall miss latency 
system.cpu01.icache.overall_avg_miss_latency::total;97335.173719;99518.688287;107979.076479;104067.564534;110793.859464;102589.561856;average overall miss latency 
system.cpu01.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu01.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst;422510;351423;693;8910;5415;388;number of ReadReq MSHR misses 
system.cpu01.icache.ReadReq_mshr_misses::total;422510;351423;693;8910;5415;388;number of ReadReq MSHR misses 
system.cpu01.icache.demand_mshr_misses::cpu01.inst;422510;351423;693;8910;5415;388;number of demand (read+write) MSHR misses 
system.cpu01.icache.demand_mshr_misses::total;422510;351423;693;8910;5415;388;number of demand (read+write) MSHR misses 
system.cpu01.icache.overall_mshr_misses::cpu01.inst;422510;351423;693;8910;5415;388;number of overall MSHR misses 
system.cpu01.icache.overall_mshr_misses::total;422510;351423;693;8910;5415;388;number of overall MSHR misses 
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst;30243939752;25944413006;57191500;698435000;460258251;29968250;number of ReadReq MSHR miss cycles 
system.cpu01.icache.ReadReq_mshr_miss_latency::total;30243939752;25944413006;57191500;698435000;460258251;29968250;number of ReadReq MSHR miss cycles 
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst;30243939752;25944413006;57191500;698435000;460258251;29968250;number of demand (read+write) MSHR miss cycles 
system.cpu01.icache.demand_mshr_miss_latency::total;30243939752;25944413006;57191500;698435000;460258251;29968250;number of demand (read+write) MSHR miss cycles 
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst;30243939752;25944413006;57191500;698435000;460258251;29968250;number of overall MSHR miss cycles 
system.cpu01.icache.overall_mshr_miss_latency::total;30243939752;25944413006;57191500;698435000;460258251;29968250;number of overall MSHR miss cycles 
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;mshr miss rate for ReadReq accesses 
system.cpu01.icache.ReadReq_mshr_miss_rate::total;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;mshr miss rate for ReadReq accesses 
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;mshr miss rate for demand accesses 
system.cpu01.icache.demand_mshr_miss_rate::total;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;mshr miss rate for demand accesses 
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;mshr miss rate for overall accesses 
system.cpu01.icache.overall_mshr_miss_rate::total;0.006392;0.005166;0.002103;0.003511;0.002052;0.002940;mshr miss rate for overall accesses 
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst;71581.595115;73826.735888;82527.417027;78387.766554;84996.906925;77237.757732;average ReadReq mshr miss latency 
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total;71581.595115;73826.735888;82527.417027;78387.766554;84996.906925;77237.757732;average ReadReq mshr miss latency 
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst;71581.595115;73826.735888;82527.417027;78387.766554;84996.906925;77237.757732;average overall mshr miss latency 
system.cpu01.icache.demand_avg_mshr_miss_latency::total;71581.595115;73826.735888;82527.417027;78387.766554;84996.906925;77237.757732;average overall mshr miss latency 
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst;71581.595115;73826.735888;82527.417027;78387.766554;84996.906925;77237.757732;average overall mshr miss latency 
system.cpu01.icache.overall_avg_mshr_miss_latency::total;71581.595115;73826.735888;82527.417027;78387.766554;84996.906925;77237.757732;average overall mshr miss latency 
system.cpu01.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu01.dcache.tags.replacements;814728;710976;3527;25833;27872;1231;number of replacements 
system.cpu01.dcache.tags.tagsinuse;607.724863;836.179808;789.406230;727.268489;732.827928;818.417733;Cycle average of tags in use 
system.cpu01.dcache.tags.total_refs;16158052;13864937;27832;1182137;6067771;317786;Total number of references to valid blocks. 
system.cpu01.dcache.tags.sampled_refs;814728;710976;3527;25833;27872;2023;Sample count of references to valid blocks. 
system.cpu01.dcache.tags.avg_refs;19.832450;19.501273;7.891126;45.760732;217.701313;157.086505;Average number of references to valid blocks. 
system.cpu01.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu01.dcache.tags.occ_blocks::cpu01.data;607.724863;836.179808;789.406230;727.268489;732.827928;818.417733;Average occupied blocks per requestor 
system.cpu01.dcache.tags.occ_percent::cpu01.data;0.593481;0.816582;0.770905;0.710223;0.715652;0.799236;Average percentage of cache occupancy 
system.cpu01.dcache.tags.occ_percent::total;0.593481;0.816582;0.770905;0.710223;0.715652;0.799236;Average percentage of cache occupancy 
system.cpu01.dcache.tags.occ_task_id_blocks::1024;794;785;774;691;817;792;Occupied blocks per task id 
system.cpu01.dcache.tags.age_task_id_blocks_1024::3;16;11;12;12;8;6;Occupied blocks per task id 
system.cpu01.dcache.tags.age_task_id_blocks_1024::4;778;774;762;679;803;780;Occupied blocks per task id 
system.cpu01.dcache.tags.occ_task_id_percent::1024;0.775391;0.766602;0.755859;0.674805;0.797852;0.773438;Percentage of cache occupancy per task id 
system.cpu01.dcache.tags.tag_accesses;38158969;39824034;191208;1485772;1609489;83913;Number of tag accesses 
system.cpu01.dcache.tags.data_accesses;38158969;39824034;191208;1485772;1609489;83913;Number of data accesses 
system.cpu01.dcache.ReadReq_hits::cpu01.data;12819163;13220126;63768;494932;551888;30256;number of ReadReq hits 
system.cpu01.dcache.ReadReq_hits::total;12819163;13220126;63768;494932;551888;30256;number of ReadReq hits 
system.cpu01.dcache.WriteReq_hits::cpu01.data;4538430;5121545;23959;192412;187375;8554;number of WriteReq hits 
system.cpu01.dcache.WriteReq_hits::total;4538430;5121545;23959;192412;187375;8554;number of WriteReq hits 
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data;58349;58558;433;2495;3450;248;number of LoadLockedReq hits 
system.cpu01.dcache.LoadLockedReq_hits::total;58349;58558;433;2495;3450;248;number of LoadLockedReq hits 
system.cpu01.dcache.StoreCondReq_hits::cpu01.data;38333;40016;179;1530;1302;81;number of StoreCondReq hits 
system.cpu01.dcache.StoreCondReq_hits::total;38333;40016;179;1530;1302;81;number of StoreCondReq hits 
system.cpu01.dcache.demand_hits::cpu01.data;17357593;18341671;87727;687344;739263;38810;number of demand (read+write) hits 
system.cpu01.dcache.demand_hits::total;17357593;18341671;87727;687344;739263;38810;number of demand (read+write) hits 
system.cpu01.dcache.overall_hits::cpu01.data;17357593;18341671;87727;687344;739263;38810;number of overall hits 
system.cpu01.dcache.overall_hits::total;17357593;18341671;87727;687344;739263;38810;number of overall hits 
system.cpu01.dcache.ReadReq_misses::cpu01.data;920541;869283;4602;31369;32806;1771;number of ReadReq misses 
system.cpu01.dcache.ReadReq_misses::total;920541;869283;4602;31369;32806;1771;number of ReadReq misses 
system.cpu01.dcache.WriteReq_misses::cpu01.data;137164;93957;185;2345;7093;73;number of WriteReq misses 
system.cpu01.dcache.WriteReq_misses::total;137164;93957;185;2345;7093;73;number of WriteReq misses 
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data;21561;19411;40;496;427;18;number of LoadLockedReq misses 
system.cpu01.dcache.LoadLockedReq_misses::total;21561;19411;40;496;427;18;number of LoadLockedReq misses 
system.cpu01.dcache.StoreCondReq_misses::cpu01.data;28435;34161;85;1043;873;41;number of StoreCondReq misses 
system.cpu01.dcache.StoreCondReq_misses::total;28435;34161;85;1043;873;41;number of StoreCondReq misses 
system.cpu01.dcache.demand_misses::cpu01.data;1057705;963240;4787;33714;39899;1844;number of demand (read+write) misses 
system.cpu01.dcache.demand_misses::total;1057705;963240;4787;33714;39899;1844;number of demand (read+write) misses 
system.cpu01.dcache.overall_misses::cpu01.data;1057705;963240;4787;33714;39899;1844;number of overall misses 
system.cpu01.dcache.overall_misses::total;1057705;963240;4787;33714;39899;1844;number of overall misses 
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data;62860128981;62220415900;402625517;2569658046;2975344361;150838129;number of ReadReq miss cycles 
system.cpu01.dcache.ReadReq_miss_latency::total;62860128981;62220415900;402625517;2569658046;2975344361;150838129;number of ReadReq miss cycles 
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data;11036249919;5705821288;12533373;148935038;684672184;6804461;number of WriteReq miss cycles 
system.cpu01.dcache.WriteReq_miss_latency::total;11036249919;5705821288;12533373;148935038;684672184;6804461;number of WriteReq miss cycles 
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data;1496389561;1261901346;3383219;34698232;32618584;1298000;number of LoadLockedReq miss cycles 
system.cpu01.dcache.LoadLockedReq_miss_latency::total;1496389561;1261901346;3383219;34698232;32618584;1298000;number of LoadLockedReq miss cycles 
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data;1709311104;2018637851;4385942;59592549;47150597;1839984;number of StoreCondReq miss cycles 
system.cpu01.dcache.StoreCondReq_miss_latency::total;1709311104;2018637851;4385942;59592549;47150597;1839984;number of StoreCondReq miss cycles 
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data;37942999;10388000;432000;1532000;5018000;676000;number of StoreCondFailReq miss cycles 
system.cpu01.dcache.StoreCondFailReq_miss_latency::total;37942999;10388000;432000;1532000;5018000;676000;number of StoreCondFailReq miss cycles 
system.cpu01.dcache.demand_miss_latency::cpu01.data;73896378900;67926237188;415158890;2718593084;3660016545;157642590;number of demand (read+write) miss cycles 
system.cpu01.dcache.demand_miss_latency::total;73896378900;67926237188;415158890;2718593084;3660016545;157642590;number of demand (read+write) miss cycles 
system.cpu01.dcache.overall_miss_latency::cpu01.data;73896378900;67926237188;415158890;2718593084;3660016545;157642590;number of overall miss cycles 
system.cpu01.dcache.overall_miss_latency::total;73896378900;67926237188;415158890;2718593084;3660016545;157642590;number of overall miss cycles 
system.cpu01.dcache.ReadReq_accesses::cpu01.data;13739704;14089409;68370;526301;584694;32027;number of ReadReq accesses(hits+misses) 
system.cpu01.dcache.ReadReq_accesses::total;13739704;14089409;68370;526301;584694;32027;number of ReadReq accesses(hits+misses) 
system.cpu01.dcache.WriteReq_accesses::cpu01.data;4675594;5215502;24144;194757;194468;8627;number of WriteReq accesses(hits+misses) 
system.cpu01.dcache.WriteReq_accesses::total;4675594;5215502;24144;194757;194468;8627;number of WriteReq accesses(hits+misses) 
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data;79910;77969;473;2991;3877;266;number of LoadLockedReq accesses(hits+misses) 
system.cpu01.dcache.LoadLockedReq_accesses::total;79910;77969;473;2991;3877;266;number of LoadLockedReq accesses(hits+misses) 
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data;66768;74177;264;2573;2175;122;number of StoreCondReq accesses(hits+misses) 
system.cpu01.dcache.StoreCondReq_accesses::total;66768;74177;264;2573;2175;122;number of StoreCondReq accesses(hits+misses) 
system.cpu01.dcache.demand_accesses::cpu01.data;18415298;19304911;92514;721058;779162;40654;number of demand (read+write) accesses 
system.cpu01.dcache.demand_accesses::total;18415298;19304911;92514;721058;779162;40654;number of demand (read+write) accesses 
system.cpu01.dcache.overall_accesses::cpu01.data;18415298;19304911;92514;721058;779162;40654;number of overall (read+write) accesses 
system.cpu01.dcache.overall_accesses::total;18415298;19304911;92514;721058;779162;40654;number of overall (read+write) accesses 
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data;0.066999;0.061698;0.067310;0.059603;0.056108;0.055297;miss rate for ReadReq accesses 
system.cpu01.dcache.ReadReq_miss_rate::total;0.066999;0.061698;0.067310;0.059603;0.056108;0.055297;miss rate for ReadReq accesses 
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data;0.029336;0.018015;0.007662;0.012041;0.036474;0.008462;miss rate for WriteReq accesses 
system.cpu01.dcache.WriteReq_miss_rate::total;0.029336;0.018015;0.007662;0.012041;0.036474;0.008462;miss rate for WriteReq accesses 
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data;0.269816;0.248958;0.084567;0.165831;0.110137;0.067669;miss rate for LoadLockedReq accesses 
system.cpu01.dcache.LoadLockedReq_miss_rate::total;0.269816;0.248958;0.084567;0.165831;0.110137;0.067669;miss rate for LoadLockedReq accesses 
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data;0.425878;0.460534;0.321970;0.405363;0.401379;0.336066;miss rate for StoreCondReq accesses 
system.cpu01.dcache.StoreCondReq_miss_rate::total;0.425878;0.460534;0.321970;0.405363;0.401379;0.336066;miss rate for StoreCondReq accesses 
system.cpu01.dcache.demand_miss_rate::cpu01.data;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;miss rate for demand accesses 
system.cpu01.dcache.demand_miss_rate::total;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;miss rate for demand accesses 
system.cpu01.dcache.overall_miss_rate::cpu01.data;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;miss rate for overall accesses 
system.cpu01.dcache.overall_miss_rate::total;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;miss rate for overall accesses 
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data;68286.071974;71576.708506;87489.247501;81917.117090;90695.127751;85171.162620;average ReadReq miss latency 
system.cpu01.dcache.ReadReq_avg_miss_latency::total;68286.071974;71576.708506;87489.247501;81917.117090;90695.127751;85171.162620;average ReadReq miss latency 
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data;80460.251371;60728.006301;67747.962162;63511.743284;96527.870295;93211.794521;average WriteReq miss latency 
system.cpu01.dcache.WriteReq_avg_miss_latency::total;80460.251371;60728.006301;67747.962162;63511.743284;96527.870295;93211.794521;average WriteReq miss latency 
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data;69402.604749;65009.600021;84580.475000;69956.112903;76390.126464;72111.111111;average LoadLockedReq miss latency 
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total;69402.604749;65009.600021;84580.475000;69956.112903;76390.126464;72111.111111;average LoadLockedReq miss latency 
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data;60112.927871;59091.884049;51599.317647;57135.713327;54009.847652;44877.658537;average StoreCondReq miss latency 
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total;60112.927871;59091.884049;51599.317647;57135.713327;54009.847652;44877.658537;average StoreCondReq miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data;69864.828946;70518.497143;86726.319198;80636.918906;91732.037018;85489.473970;average overall miss latency 
system.cpu01.dcache.demand_avg_miss_latency::total;69864.828946;70518.497143;86726.319198;80636.918906;91732.037018;85489.473970;average overall miss latency 
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data;69864.828946;70518.497143;86726.319198;80636.918906;91732.037018;85489.473970;average overall miss latency 
system.cpu01.dcache.overall_avg_miss_latency::total;69864.828946;70518.497143;86726.319198;80636.918906;91732.037018;85489.473970;average overall miss latency 
system.cpu01.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu01.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu01.dcache.writebacks::writebacks;71698;30493;78;979;4731;54;number of writebacks 
system.cpu01.dcache.writebacks::total;71698;30493;78;979;4731;54;number of writebacks 
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data;920541;869283;4602;31369;32806;1771;number of ReadReq MSHR misses 
system.cpu01.dcache.ReadReq_mshr_misses::total;920541;869283;4602;31369;32806;1771;number of ReadReq MSHR misses 
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data;137164;93957;185;2345;7093;73;number of WriteReq MSHR misses 
system.cpu01.dcache.WriteReq_mshr_misses::total;137164;93957;185;2345;7093;73;number of WriteReq MSHR misses 
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data;21561;19411;40;496;427;18;number of LoadLockedReq MSHR misses 
system.cpu01.dcache.LoadLockedReq_mshr_misses::total;21561;19411;40;496;427;18;number of LoadLockedReq MSHR misses 
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data;28433;34144;85;1042;873;40;number of StoreCondReq MSHR misses 
system.cpu01.dcache.StoreCondReq_mshr_misses::total;28433;34144;85;1042;873;40;number of StoreCondReq MSHR misses 
system.cpu01.dcache.demand_mshr_misses::cpu01.data;1057705;963240;4787;33714;39899;1844;number of demand (read+write) MSHR misses 
system.cpu01.dcache.demand_mshr_misses::total;1057705;963240;4787;33714;39899;1844;number of demand (read+write) MSHR misses 
system.cpu01.dcache.overall_mshr_misses::cpu01.data;1057705;963240;4787;33714;39899;1844;number of overall MSHR misses 
system.cpu01.dcache.overall_mshr_misses::total;1057705;963240;4787;33714;39899;1844;number of overall MSHR misses 
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data;41599357019;42115005100;285906483;1813928954;2138639639;105513871;number of ReadReq MSHR miss cycles 
system.cpu01.dcache.ReadReq_mshr_miss_latency::total;41599357019;42115005100;285906483;1813928954;2138639639;105513871;number of ReadReq MSHR miss cycles 
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data;7590039081;3170277712;6958627;83318962;497803816;4663539;number of WriteReq MSHR miss cycles 
system.cpu01.dcache.WriteReq_mshr_miss_latency::total;7590039081;3170277712;6958627;83318962;497803816;4663539;number of WriteReq MSHR miss cycles 
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data;995832439;829377654;2355781;23396768;22403416;882000;number of LoadLockedReq MSHR miss cycles 
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total;995832439;829377654;2355781;23396768;22403416;882000;number of LoadLockedReq MSHR miss cycles 
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data;1063515896;1150837149;2037058;32326451;24972403;967016;number of StoreCondReq MSHR miss cycles 
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total;1063515896;1150837149;2037058;32326451;24972403;967016;number of StoreCondReq MSHR miss cycles 
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data;26910001;7440000;300000;1070000;3720000;500000;number of StoreCondFailReq MSHR miss cycles 
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total;26910001;7440000;300000;1070000;3720000;500000;number of StoreCondFailReq MSHR miss cycles 
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data;49189396100;45285282812;292865110;1897247916;2636443455;110177410;number of demand (read+write) MSHR miss cycles 
system.cpu01.dcache.demand_mshr_miss_latency::total;49189396100;45285282812;292865110;1897247916;2636443455;110177410;number of demand (read+write) MSHR miss cycles 
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data;49189396100;45285282812;292865110;1897247916;2636443455;110177410;number of overall MSHR miss cycles 
system.cpu01.dcache.overall_mshr_miss_latency::total;49189396100;45285282812;292865110;1897247916;2636443455;110177410;number of overall MSHR miss cycles 
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency::cpu01.data;15052000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency::total;15052000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency::cpu01.data;5105027000;7777380000;61205000;423593000;373270000;20928000;number of WriteReq MSHR uncacheable cycles 
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency::total;5105027000;7777380000;61205000;423593000;373270000;20928000;number of WriteReq MSHR uncacheable cycles 
system.cpu01.dcache.overall_mshr_uncacheable_latency::cpu01.data;5120079000;7777380000;61205000;423593000;373270000;20928000;number of overall MSHR uncacheable cycles 
system.cpu01.dcache.overall_mshr_uncacheable_latency::total;5120079000;7777380000;61205000;423593000;373270000;20928000;number of overall MSHR uncacheable cycles 
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data;0.066999;0.061698;0.067310;0.059603;0.056108;0.055297;mshr miss rate for ReadReq accesses 
system.cpu01.dcache.ReadReq_mshr_miss_rate::total;0.066999;0.061698;0.067310;0.059603;0.056108;0.055297;mshr miss rate for ReadReq accesses 
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data;0.029336;0.018015;0.007662;0.012041;0.036474;0.008462;mshr miss rate for WriteReq accesses 
system.cpu01.dcache.WriteReq_mshr_miss_rate::total;0.029336;0.018015;0.007662;0.012041;0.036474;0.008462;mshr miss rate for WriteReq accesses 
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data;0.269816;0.248958;0.084567;0.165831;0.110137;0.067669;mshr miss rate for LoadLockedReq accesses 
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total;0.269816;0.248958;0.084567;0.165831;0.110137;0.067669;mshr miss rate for LoadLockedReq accesses 
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data;0.425848;0.460304;0.321970;0.404975;0.401379;0.327869;mshr miss rate for StoreCondReq accesses 
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total;0.425848;0.460304;0.321970;0.404975;0.401379;0.327869;mshr miss rate for StoreCondReq accesses 
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;mshr miss rate for demand accesses 
system.cpu01.dcache.demand_mshr_miss_rate::total;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;mshr miss rate for demand accesses 
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;mshr miss rate for overall accesses 
system.cpu01.dcache.overall_mshr_miss_rate::total;0.057436;0.049896;0.051744;0.046756;0.051208;0.045358;mshr miss rate for overall accesses 
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data;45190.118657;48447.979657;62126.571708;57825.526921;65190.502926;59578.696217;average ReadReq mshr miss latency 
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total;45190.118657;48447.979657;62126.571708;57825.526921;65190.502926;59578.696217;average ReadReq mshr miss latency 
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data;55335.504075;33741.793714;37614.200000;35530.474200;70182.407444;63884.095890;average WriteReq mshr miss latency 
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total;55335.504075;33741.793714;37614.200000;35530.474200;70182.407444;63884.095890;average WriteReq mshr miss latency 
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data;46186.746394;42727.198702;58894.525000;47170.903226;52467.016393;49000;average LoadLockedReq mshr miss latency 
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total;46186.746394;42727.198702;58894.525000;47170.903226;52467.016393;49000;average LoadLockedReq mshr miss latency 
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data;37404.280097;33705.399162;23965.388235;31023.465451;28605.272623;24175.400000;average StoreCondReq mshr miss latency 
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total;37404.280097;33705.399162;23965.388235;31023.465451;28605.272623;24175.400000;average StoreCondReq mshr miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data;46505.780062;47013.499037;61179.258408;56274.779498;66077.933156;59749.137744;average overall mshr miss latency 
system.cpu01.dcache.demand_avg_mshr_miss_latency::total;46505.780062;47013.499037;61179.258408;56274.779498;66077.933156;59749.137744;average overall mshr miss latency 
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data;46505.780062;47013.499037;61179.258408;56274.779498;66077.933156;59749.137744;average overall mshr miss latency 
system.cpu01.dcache.overall_avg_mshr_miss_latency::total;46505.780062;47013.499037;61179.258408;56274.779498;66077.933156;59749.137744;average overall mshr miss latency 
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu01.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu01.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu02.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu02.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu02.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu02.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu02.dtb.read_hits;12529072;16207442;218034;2105397;2182114;12475;DTB read hits 
system.cpu02.dtb.read_misses;4564;1621;258;1996;2854;0;DTB read misses 
system.cpu02.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu02.dtb.read_accesses;428105;157654;11987;571672;395171;0;DTB read accesses 
system.cpu02.dtb.write_hits;4360103;6132560;114417;945860;1219212;5640;DTB write hits 
system.cpu02.dtb.write_misses;500;800;64;610;7395;0;DTB write misses 
system.cpu02.dtb.write_acv;62;0;7;7;7;0;DTB write access violations 
system.cpu02.dtb.write_accesses;147828;72105;7812;298109;180730;0;DTB write accesses 
system.cpu02.dtb.data_hits;16889175;22340002;332451;3051257;3401326;18115;DTB hits 
system.cpu02.dtb.data_misses;5064;2421;322;2606;10249;0;DTB misses 
system.cpu02.dtb.data_acv;62;0;7;7;7;0;DTB access violations 
system.cpu02.dtb.data_accesses;575933;229759;19799;869781;575901;0;DTB accesses 
system.cpu02.itb.fetch_hits;3621146;3871654;100958;3445066;2831282;5691;ITB hits 
system.cpu02.itb.fetch_misses;2557;741;233;1147;1147;0;ITB misses 
system.cpu02.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu02.itb.fetch_accesses;3623703;3872395;101191;3446213;2832429;5691;ITB accesses 
system.cpu02.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu02.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu02.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu02.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu02.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu02.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu02.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu02.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu02.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu02.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu02.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu02.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu02.numCycles;644632536;1014355473;7031524;49902347;44530967;2441423;number of cpu cycles simulated 
system.cpu02.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu02.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu02.committedInsts;53002164;77579395;1075296;10869121;11712045;55425;Number of instructions committed 
system.cpu02.committedOps;53002164;77579395;1075296;10869121;11712045;55425;Number of ops (including micro ops) committed 
system.cpu02.num_int_alu_accesses;51796287;75739631;1042038;10394129;10895235;53353;Number of integer alu accesses 
system.cpu02.num_fp_alu_accesses;154116;469798;967;161084;421896;134;Number of float alu accesses 
system.cpu02.num_func_calls;1613144;2834324;38830;375028;285705;2174;number of times a function call or return occured 
system.cpu02.num_conditional_control_insts;8038422;8194629;110877;1403209;1596411;5279;number of instructions that are conditional controls 
system.cpu02.num_int_insts;51796287;75739631;1042038;10394129;10895235;53353;number of integer instructions 
system.cpu02.num_fp_insts;154116;469798;967;161084;421896;134;number of float instructions 
system.cpu02.num_int_register_reads;69315585;106100228;1424960;14451469;15445751;72590;number of times the integer registers were read 
system.cpu02.num_int_register_writes;38779001;60089196;802532;7830371;7958278;41932;number of times the integer registers were written 
system.cpu02.num_fp_register_reads;77678;329318;385;135749;692248;66;number of times the floating registers were read 
system.cpu02.num_fp_register_writes;79018;285566;356;115360;406640;68;number of times the floating registers were written 
system.cpu02.num_mem_refs;16922598;22402824;333566;3065209;3423513;18157;number of memory refs 
system.cpu02.num_load_insts;12546653;16235604;218780;2112947;2191131;12485;Number of load instructions 
system.cpu02.num_store_insts;4375945;6167220;114786;952262;1232382;5672;Number of store instructions 
system.cpu02.num_idle_cycles;494820255.351423;802620429.599174;3908277.589902;20100166.250484;11774434.744633;2288459.813066;Number of idle cycles 
system.cpu02.num_busy_cycles;149812280.648577;211735043.400826;3123246.410098;29802180.749516;32756532.255367;152963.186934;Number of busy cycles 
system.cpu02.not_idle_fraction;0.232400;0.208739;0.444178;0.597210;0.735590;0.062653;Percentage of non-idle cycles 
system.cpu02.idle_fraction;0.767600;0.791261;0.555822;0.402790;0.264410;0.937347;Percentage of idle cycles 
system.cpu02.Branches;10271166;12139628;163372;1882774;1987327;8563;Number of branches fetched 
system.cpu02.op_class::No_OpClass;194076;221394;9350;253669;159021;244;Class of executed instruction 
system.cpu02.op_class::IntAlu;34732028;53376314;704607;7251089;7382630;34658;Class of executed instruction 
system.cpu02.op_class::IntMult;130925;289987;2595;72588;24168;197;Class of executed instruction 
system.cpu02.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::FloatAdd;16373;61750;290;38238;204573;4;Class of executed instruction 
system.cpu02.op_class::FloatCmp;0;6187;0;966;579;0;Class of executed instruction 
system.cpu02.op_class::FloatCvt;0;2368;14;18554;1236;0;Class of executed instruction 
system.cpu02.op_class::FloatMult;0;14746;0;128;188650;0;Class of executed instruction 
system.cpu02.op_class::FloatDiv;1536;2983;4;16865;278;0;Class of executed instruction 
system.cpu02.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::MemRead;12725166;16401527;224655;2142883;2316218;12694;Class of executed instruction 
system.cpu02.op_class::MemWrite;4383568;6178446;115373;957583;1238067;5674;Class of executed instruction 
system.cpu02.op_class::IprAccess;823618;1026113;18737;119170;206881;1954;Class of executed instruction 
system.cpu02.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::total;53007290;77581816;1075625;10871734;11722301;55425;Class of executed instruction 
system.cpu02.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu02.kern.inst.quiesce;9465;11107;92;341;217;26;number of quiesce instructions executed 
system.cpu02.kern.inst.hwrei;191182;237440;4015;29487;39271;477;number of hwrei instructions executed 
system.cpu02.kern.ipl_count::0;53793;58474;1002;6179;7621;115;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::21;102;18;17;18;18;;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::22;6049;10398;72;511;456;25;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::30;943;2400;1;74;81;1;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::31;105659;125647;1973;10380;11686;284;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::total;166546;196937;3065;17162;19862;425;number of times we switched to this ipl 
system.cpu02.kern.ipl_good::0;52993;58473;1001;6178;7620;115;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::21;102;18;17;18;18;;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::22;6049;10398;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::30;943;2400;1;74;81;1;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::31;52053;56084;1000;6105;7540;114;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::total;112140;127373;2091;12886;15715;255;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_ticks::0;4928920740000;8615446820000;56915160000;405949670000;331054790000;23125030000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::21;538060000;94700000;91910000;92230000;95400000;;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::22;22338550000;37843650000;273200000;1906230000;1720290000;91910000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::30;6777700000;16689650000;11420000;529460000;618920000;10050000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::31;1487750030000;1473479910000;13023550000;90545880000;111820270000;1187240000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::total;6446325080000;10143554730000;70315240000;499023470000;445309670000;24414230000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_used::0;0.985128;0.999983;0.999002;0.999838;0.999869;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::31;0.492651;0.446362;0.506842;0.588150;0.645216;0.401408;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::total;0.673327;0.646770;0.682219;0.750845;0.791209;0.600000;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.syscall::2;6;;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::3;15;;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::4;4;8;1;85;87;;number of syscalls executed 
system.cpu02.kern.syscall::6;19;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::17;9;4;4;5;20;;number of syscalls executed 
system.cpu02.kern.syscall::19;7;;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::23;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::33;7;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::45;28;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::48;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::54;6;1;;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::71;22;77;;64;69;;number of syscalls executed 
system.cpu02.kern.syscall::73;3;;;58;60;;number of syscalls executed 
system.cpu02.kern.syscall::74;6;63;;63;64;;number of syscalls executed 
system.cpu02.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::92;5;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::132;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::total;159;157;11;283;307;;number of syscalls executed 
system.cpu02.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wripir;1697;6189;65;4233;4243;;number of callpals executed 
system.cpu02.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::swpctx;2197;4961;53;322;329;2;number of callpals executed 
system.cpu02.kern.callpal::tbi;15;11;1;2;7;;number of callpals executed 
system.cpu02.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu02.kern.callpal::swpipl;150888;167227;2813;15257;17886;373;number of callpals executed 
system.cpu02.kern.callpal::rdps;12654;21543;222;1181;1052;50;number of callpals executed 
system.cpu02.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wrusp;3;1;1;1;1;;number of callpals executed 
system.cpu02.kern.callpal::rdusp;6;;1;1;1;;number of callpals executed 
system.cpu02.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu02.kern.callpal::rti;8566;16905;162;1303;1421;26;number of callpals executed 
system.cpu02.kern.callpal::callsys;248;3897;24;561;423;;number of callpals executed 
system.cpu02.kern.callpal::imb;117;1;;1;2;;number of callpals executed 
system.cpu02.kern.callpal::rdunique;1;737;20;2262;1947;;number of callpals executed 
system.cpu02.kern.callpal::total;176406;221473;3363;25125;27313;451;number of callpals executed 
system.cpu02.kern.mode_switch::kernel;9977;21866;215;1625;1749;28;number of protection mode switches 
system.cpu02.kern.mode_switch::user;723;4137;73;791;940;0;number of protection mode switches 
system.cpu02.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu02.kern.mode_switch_good::kernel;0.072467;0.189198;0.339535;0.486769;0.537450;0;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::total;0.135140;0.318194;0.506944;0.654801;0.699145;0;fraction of useful protection mode switches 
system.cpu02.kern.mode_ticks::kernel;6312687870000;10110341670000;148590000000;415863220000;380963670000;0;number of ticks spent at the given mode 
system.cpu02.kern.mode_ticks::user;42138470000;25986140000;1771960000;83240020000;64969840000;0;number of ticks spent at the given mode 
system.cpu02.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu02.kern.swap_context;2198;4961;53;322;329;2;number of times the context was actually changed 
system.cpu02.icache.tags.replacements;620144;447764;20333;102178;110194;278;number of replacements 
system.cpu02.icache.tags.tagsinuse;452.428006;512;512;512;512;512;Cycle average of tags in use 
system.cpu02.icache.tags.total_refs;52216856;68333256;9952862;10756830;11612561;140310;Total number of references to valid blocks. 
system.cpu02.icache.tags.sampled_refs;620144;447764;20333;102178;110194;790;Sample count of references to valid blocks. 
system.cpu02.icache.tags.avg_refs;84.201179;152.609982;489.493041;105.275402;105.382879;177.607595;Average number of references to valid blocks. 
system.cpu02.icache.tags.warmup_cycle;5787270903500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu02.icache.tags.occ_blocks::cpu02.inst;452.428006;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu02.icache.tags.occ_percent::cpu02.inst;0.883648;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu02.icache.tags.occ_percent::total;0.883648;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu02.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::4;510;497;510;510;510;510;Occupied blocks per task id 
system.cpu02.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu02.icache.tags.tag_accesses;106635349;155611396;2171583;21845646;23554796;111128;Number of tag accesses 
system.cpu02.icache.tags.data_accesses;106635349;155611396;2171583;21845646;23554796;111128;Number of data accesses 
system.cpu02.icache.ReadReq_hits::cpu02.inst;52386521;77134052;1055292;10769556;11612107;55147;number of ReadReq hits 
system.cpu02.icache.ReadReq_hits::total;52386521;77134052;1055292;10769556;11612107;55147;number of ReadReq hits 
system.cpu02.icache.demand_hits::cpu02.inst;52386521;77134052;1055292;10769556;11612107;55147;number of demand (read+write) hits 
system.cpu02.icache.demand_hits::total;52386521;77134052;1055292;10769556;11612107;55147;number of demand (read+write) hits 
system.cpu02.icache.overall_hits::cpu02.inst;52386521;77134052;1055292;10769556;11612107;55147;number of overall hits 
system.cpu02.icache.overall_hits::total;52386521;77134052;1055292;10769556;11612107;55147;number of overall hits 
system.cpu02.icache.ReadReq_misses::cpu02.inst;620769;447764;20333;102178;110194;278;number of ReadReq misses 
system.cpu02.icache.ReadReq_misses::total;620769;447764;20333;102178;110194;278;number of ReadReq misses 
system.cpu02.icache.demand_misses::cpu02.inst;620769;447764;20333;102178;110194;278;number of demand (read+write) misses 
system.cpu02.icache.demand_misses::total;620769;447764;20333;102178;110194;278;number of demand (read+write) misses 
system.cpu02.icache.overall_misses::cpu02.inst;620769;447764;20333;102178;110194;278;number of overall misses 
system.cpu02.icache.overall_misses::total;620769;447764;20333;102178;110194;278;number of overall misses 
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst;59891717246;44388115247;1979665500;9929925749;10833486999;28002500;number of ReadReq miss cycles 
system.cpu02.icache.ReadReq_miss_latency::total;59891717246;44388115247;1979665500;9929925749;10833486999;28002500;number of ReadReq miss cycles 
system.cpu02.icache.demand_miss_latency::cpu02.inst;59891717246;44388115247;1979665500;9929925749;10833486999;28002500;number of demand (read+write) miss cycles 
system.cpu02.icache.demand_miss_latency::total;59891717246;44388115247;1979665500;9929925749;10833486999;28002500;number of demand (read+write) miss cycles 
system.cpu02.icache.overall_miss_latency::cpu02.inst;59891717246;44388115247;1979665500;9929925749;10833486999;28002500;number of overall miss cycles 
system.cpu02.icache.overall_miss_latency::total;59891717246;44388115247;1979665500;9929925749;10833486999;28002500;number of overall miss cycles 
system.cpu02.icache.ReadReq_accesses::cpu02.inst;53007290;77581816;1075625;10871734;11722301;55425;number of ReadReq accesses(hits+misses) 
system.cpu02.icache.ReadReq_accesses::total;53007290;77581816;1075625;10871734;11722301;55425;number of ReadReq accesses(hits+misses) 
system.cpu02.icache.demand_accesses::cpu02.inst;53007290;77581816;1075625;10871734;11722301;55425;number of demand (read+write) accesses 
system.cpu02.icache.demand_accesses::total;53007290;77581816;1075625;10871734;11722301;55425;number of demand (read+write) accesses 
system.cpu02.icache.overall_accesses::cpu02.inst;53007290;77581816;1075625;10871734;11722301;55425;number of overall (read+write) accesses 
system.cpu02.icache.overall_accesses::total;53007290;77581816;1075625;10871734;11722301;55425;number of overall (read+write) accesses 
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;miss rate for ReadReq accesses 
system.cpu02.icache.ReadReq_miss_rate::total;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;miss rate for ReadReq accesses 
system.cpu02.icache.demand_miss_rate::cpu02.inst;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;miss rate for demand accesses 
system.cpu02.icache.demand_miss_rate::total;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;miss rate for demand accesses 
system.cpu02.icache.overall_miss_rate::cpu02.inst;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;miss rate for overall accesses 
system.cpu02.icache.overall_miss_rate::total;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;miss rate for overall accesses 
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst;96479.877774;99132.836153;97362.194462;97182.620026;98312.857315;100728.417266;average ReadReq miss latency 
system.cpu02.icache.ReadReq_avg_miss_latency::total;96479.877774;99132.836153;97362.194462;97182.620026;98312.857315;100728.417266;average ReadReq miss latency 
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst;96479.877774;99132.836153;97362.194462;97182.620026;98312.857315;100728.417266;average overall miss latency 
system.cpu02.icache.demand_avg_miss_latency::total;96479.877774;99132.836153;97362.194462;97182.620026;98312.857315;100728.417266;average overall miss latency 
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst;96479.877774;99132.836153;97362.194462;97182.620026;98312.857315;100728.417266;average overall miss latency 
system.cpu02.icache.overall_avg_miss_latency::total;96479.877774;99132.836153;97362.194462;97182.620026;98312.857315;100728.417266;average overall miss latency 
system.cpu02.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu02.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst;620769;447764;20333;102178;110194;278;number of ReadReq MSHR misses 
system.cpu02.icache.ReadReq_mshr_misses::total;620769;447764;20333;102178;110194;278;number of ReadReq MSHR misses 
system.cpu02.icache.demand_mshr_misses::cpu02.inst;620769;447764;20333;102178;110194;278;number of demand (read+write) MSHR misses 
system.cpu02.icache.demand_mshr_misses::total;620769;447764;20333;102178;110194;278;number of demand (read+write) MSHR misses 
system.cpu02.icache.overall_mshr_misses::cpu02.inst;620769;447764;20333;102178;110194;278;number of overall MSHR misses 
system.cpu02.icache.overall_mshr_misses::total;620769;447764;20333;102178;110194;278;number of overall MSHR misses 
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst;43966605754;32871397753;1460118500;7303166251;7986763001;20983500;number of ReadReq MSHR miss cycles 
system.cpu02.icache.ReadReq_mshr_miss_latency::total;43966605754;32871397753;1460118500;7303166251;7986763001;20983500;number of ReadReq MSHR miss cycles 
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst;43966605754;32871397753;1460118500;7303166251;7986763001;20983500;number of demand (read+write) MSHR miss cycles 
system.cpu02.icache.demand_mshr_miss_latency::total;43966605754;32871397753;1460118500;7303166251;7986763001;20983500;number of demand (read+write) MSHR miss cycles 
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst;43966605754;32871397753;1460118500;7303166251;7986763001;20983500;number of overall MSHR miss cycles 
system.cpu02.icache.overall_mshr_miss_latency::total;43966605754;32871397753;1460118500;7303166251;7986763001;20983500;number of overall MSHR miss cycles 
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;mshr miss rate for ReadReq accesses 
system.cpu02.icache.ReadReq_mshr_miss_rate::total;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;mshr miss rate for ReadReq accesses 
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;mshr miss rate for demand accesses 
system.cpu02.icache.demand_mshr_miss_rate::total;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;mshr miss rate for demand accesses 
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;mshr miss rate for overall accesses 
system.cpu02.icache.overall_mshr_miss_rate::total;0.011711;0.005772;0.018903;0.009399;0.009400;0.005016;mshr miss rate for overall accesses 
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst;70826.033120;73412.328264;71810.283775;71474.938353;72479.109579;75480.215827;average ReadReq mshr miss latency 
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total;70826.033120;73412.328264;71810.283775;71474.938353;72479.109579;75480.215827;average ReadReq mshr miss latency 
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst;70826.033120;73412.328264;71810.283775;71474.938353;72479.109579;75480.215827;average overall mshr miss latency 
system.cpu02.icache.demand_avg_mshr_miss_latency::total;70826.033120;73412.328264;71810.283775;71474.938353;72479.109579;75480.215827;average overall mshr miss latency 
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst;70826.033120;73412.328264;71810.283775;71474.938353;72479.109579;75480.215827;average overall mshr miss latency 
system.cpu02.icache.overall_avg_mshr_miss_latency::total;70826.033120;73412.328264;71810.283775;71474.938353;72479.109579;75480.215827;average overall mshr miss latency 
system.cpu02.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu02.dcache.tags.replacements;499287;845802;12207;101887;148087;277;number of replacements 
system.cpu02.dcache.tags.tagsinuse;820.565720;843.823577;913.112920;941.223664;928.436351;723.822270;Cycle average of tags in use 
system.cpu02.dcache.tags.total_refs;16224975;18236654;3389159;2936024;3255911;36018;Total number of references to valid blocks. 
system.cpu02.dcache.tags.sampled_refs;499287;845802;12207;101887;148087;992;Sample count of references to valid blocks. 
system.cpu02.dcache.tags.avg_refs;32.496290;21.561375;277.640616;28.816473;21.986474;36.308468;Average number of references to valid blocks. 
system.cpu02.dcache.tags.warmup_cycle;5825928318750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu02.dcache.tags.occ_blocks::cpu02.data;820.565720;843.823577;913.112920;941.223664;928.436351;723.822270;Average occupied blocks per requestor 
system.cpu02.dcache.tags.occ_percent::cpu02.data;0.801334;0.824046;0.891712;0.919164;0.906676;0.706858;Average percentage of cache occupancy 
system.cpu02.dcache.tags.occ_percent::total;0.801334;0.824046;0.891712;0.919164;0.906676;0.706858;Average percentage of cache occupancy 
system.cpu02.dcache.tags.occ_task_id_blocks::1024;699;761;985;679;807;715;Occupied blocks per task id 
system.cpu02.dcache.tags.age_task_id_blocks_1024::3;3;14;4;3;4;3;Occupied blocks per task id 
system.cpu02.dcache.tags.age_task_id_blocks_1024::4;696;747;981;676;803;712;Occupied blocks per task id 
system.cpu02.dcache.tags.occ_task_id_percent::1024;0.682617;0.743164;0.961914;0.663086;0.788086;0.698242;Percentage of cache occupancy per task id 
system.cpu02.dcache.tags.tag_accesses;34390107;45792772;678384;6233022;6982955;36681;Number of tag accesses 
system.cpu02.dcache.tags.data_accesses;34390107;45792772;678384;6233022;6982955;36681;Number of data accesses 
system.cpu02.dcache.ReadReq_hits::cpu02.data;11942453;15157868;205570;2007954;2075223;11678;number of ReadReq hits 
system.cpu02.dcache.ReadReq_hits::total;11942453;15157868;205570;2007954;2075223;11678;number of ReadReq hits 
system.cpu02.dcache.WriteReq_hits::cpu02.data;4121935;5893375;106598;893830;1113906;5360;number of WriteReq hits 
system.cpu02.dcache.WriteReq_hits::total;4121935;5893375;106598;893830;1113906;5360;number of WriteReq hits 
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data;82939;68679;2981;11115;16965;192;number of LoadLockedReq hits 
system.cpu02.dcache.LoadLockedReq_hits::total;82939;68679;2981;11115;16965;192;number of LoadLockedReq hits 
system.cpu02.dcache.StoreCondReq_hits::cpu02.data;71217;48464;2962;10576;16122;87;number of StoreCondReq hits 
system.cpu02.dcache.StoreCondReq_hits::total;71217;48464;2962;10576;16122;87;number of StoreCondReq hits 
system.cpu02.dcache.demand_hits::cpu02.data;16064388;21051243;312168;2901784;3189129;17038;number of demand (read+write) hits 
system.cpu02.dcache.demand_hits::total;16064388;21051243;312168;2901784;3189129;17038;number of demand (read+write) hits 
system.cpu02.dcache.overall_hits::cpu02.data;16064388;21051243;312168;2901784;3189129;17038;number of overall hits 
system.cpu02.dcache.overall_hits::total;16064388;21051243;312168;2901784;3189129;17038;number of overall hits 
system.cpu02.dcache.ReadReq_misses::cpu02.data;493760;979065;9422;84630;88211;598;number of ReadReq misses 
system.cpu02.dcache.ReadReq_misses::total;493760;979065;9422;84630;88211;598;number of ReadReq misses 
system.cpu02.dcache.WriteReq_misses::cpu02.data;132014;143193;4202;33907;80687;54;number of WriteReq misses 
system.cpu02.dcache.WriteReq_misses::total;132014;143193;4202;33907;80687;54;number of WriteReq misses 
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data;21103;28196;381;7090;7701;17;number of LoadLockedReq misses 
system.cpu02.dcache.LoadLockedReq_misses::total;21103;28196;381;7090;7701;17;number of LoadLockedReq misses 
system.cpu02.dcache.StoreCondReq_misses::cpu02.data;27212;44067;248;6871;7099;37;number of StoreCondReq misses 
system.cpu02.dcache.StoreCondReq_misses::total;27212;44067;248;6871;7099;37;number of StoreCondReq misses 
system.cpu02.dcache.demand_misses::cpu02.data;625774;1122258;13624;118537;168898;652;number of demand (read+write) misses 
system.cpu02.dcache.demand_misses::total;625774;1122258;13624;118537;168898;652;number of demand (read+write) misses 
system.cpu02.dcache.overall_misses::cpu02.data;625774;1122258;13624;118537;168898;652;number of overall misses 
system.cpu02.dcache.overall_misses::total;625774;1122258;13624;118537;168898;652;number of overall misses 
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data;36838015397;70355725514;835531146;7047176717;7787846240;43840904;number of ReadReq miss cycles 
system.cpu02.dcache.ReadReq_miss_latency::total;36838015397;70355725514;835531146;7047176717;7787846240;43840904;number of ReadReq miss cycles 
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data;10055194105;9971886585;384452863;3070211714;7788609748;4831712;number of WriteReq miss cycles 
system.cpu02.dcache.WriteReq_miss_latency::total;10055194105;9971886585;384452863;3070211714;7788609748;4831712;number of WriteReq miss cycles 
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data;1563063044;1836950219;32556747;486829736;537991984;1178244;number of LoadLockedReq miss cycles 
system.cpu02.dcache.LoadLockedReq_miss_latency::total;1563063044;1836950219;32556747;486829736;537991984;1178244;number of LoadLockedReq miss cycles 
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data;1627937061;2632667473;13885924;421887402;435226457;1911984;number of StoreCondReq miss cycles 
system.cpu02.dcache.StoreCondReq_miss_latency::total;1627937061;2632667473;13885924;421887402;435226457;1911984;number of StoreCondReq miss cycles 
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data;9964000;10530000;1046000;926000;2490000;288000;number of StoreCondFailReq miss cycles 
system.cpu02.dcache.StoreCondFailReq_miss_latency::total;9964000;10530000;1046000;926000;2490000;288000;number of StoreCondFailReq miss cycles 
system.cpu02.dcache.demand_miss_latency::cpu02.data;46893209502;80327612099;1219984009;10117388431;15576455988;48672616;number of demand (read+write) miss cycles 
system.cpu02.dcache.demand_miss_latency::total;46893209502;80327612099;1219984009;10117388431;15576455988;48672616;number of demand (read+write) miss cycles 
system.cpu02.dcache.overall_miss_latency::cpu02.data;46893209502;80327612099;1219984009;10117388431;15576455988;48672616;number of overall miss cycles 
system.cpu02.dcache.overall_miss_latency::total;46893209502;80327612099;1219984009;10117388431;15576455988;48672616;number of overall miss cycles 
system.cpu02.dcache.ReadReq_accesses::cpu02.data;12436213;16136933;214992;2092584;2163434;12276;number of ReadReq accesses(hits+misses) 
system.cpu02.dcache.ReadReq_accesses::total;12436213;16136933;214992;2092584;2163434;12276;number of ReadReq accesses(hits+misses) 
system.cpu02.dcache.WriteReq_accesses::cpu02.data;4253949;6036568;110800;927737;1194593;5414;number of WriteReq accesses(hits+misses) 
system.cpu02.dcache.WriteReq_accesses::total;4253949;6036568;110800;927737;1194593;5414;number of WriteReq accesses(hits+misses) 
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data;104042;96875;3362;18205;24666;209;number of LoadLockedReq accesses(hits+misses) 
system.cpu02.dcache.LoadLockedReq_accesses::total;104042;96875;3362;18205;24666;209;number of LoadLockedReq accesses(hits+misses) 
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data;98429;92531;3210;17447;23221;124;number of StoreCondReq accesses(hits+misses) 
system.cpu02.dcache.StoreCondReq_accesses::total;98429;92531;3210;17447;23221;124;number of StoreCondReq accesses(hits+misses) 
system.cpu02.dcache.demand_accesses::cpu02.data;16690162;22173501;325792;3020321;3358027;17690;number of demand (read+write) accesses 
system.cpu02.dcache.demand_accesses::total;16690162;22173501;325792;3020321;3358027;17690;number of demand (read+write) accesses 
system.cpu02.dcache.overall_accesses::cpu02.data;16690162;22173501;325792;3020321;3358027;17690;number of overall (read+write) accesses 
system.cpu02.dcache.overall_accesses::total;16690162;22173501;325792;3020321;3358027;17690;number of overall (read+write) accesses 
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data;0.039703;0.060672;0.043825;0.040443;0.040774;0.048713;miss rate for ReadReq accesses 
system.cpu02.dcache.ReadReq_miss_rate::total;0.039703;0.060672;0.043825;0.040443;0.040774;0.048713;miss rate for ReadReq accesses 
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data;0.031033;0.023721;0.037924;0.036548;0.067544;0.009974;miss rate for WriteReq accesses 
system.cpu02.dcache.WriteReq_miss_rate::total;0.031033;0.023721;0.037924;0.036548;0.067544;0.009974;miss rate for WriteReq accesses 
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data;0.202832;0.291055;0.113325;0.389453;0.312211;0.081340;miss rate for LoadLockedReq accesses 
system.cpu02.dcache.LoadLockedReq_miss_rate::total;0.202832;0.291055;0.113325;0.389453;0.312211;0.081340;miss rate for LoadLockedReq accesses 
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data;0.276463;0.476240;0.077259;0.393821;0.305715;0.298387;miss rate for StoreCondReq accesses 
system.cpu02.dcache.StoreCondReq_miss_rate::total;0.276463;0.476240;0.077259;0.393821;0.305715;0.298387;miss rate for StoreCondReq accesses 
system.cpu02.dcache.demand_miss_rate::cpu02.data;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;miss rate for demand accesses 
system.cpu02.dcache.demand_miss_rate::total;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;miss rate for demand accesses 
system.cpu02.dcache.overall_miss_rate::cpu02.data;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;miss rate for overall accesses 
system.cpu02.dcache.overall_miss_rate::total;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;miss rate for overall accesses 
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data;74607.127748;71860.117065;88678.746126;83270.432672;88286.565621;73312.548495;average ReadReq miss latency 
system.cpu02.dcache.ReadReq_avg_miss_latency::total;74607.127748;71860.117065;88678.746126;83270.432672;88286.565621;73312.548495;average ReadReq miss latency 
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data;76167.634531;69639.483669;91492.827939;90548.019996;96528.681795;89476.148148;average WriteReq miss latency 
system.cpu02.dcache.WriteReq_avg_miss_latency::total;76167.634531;69639.483669;91492.827939;90548.019996;96528.681795;89476.148148;average WriteReq miss latency 
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data;74068.286215;65149.319726;85450.779528;68664.278702;69860.016102;69308.470588;average LoadLockedReq miss latency 
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total;74068.286215;65149.319726;85450.779528;68664.278702;69860.016102;69308.470588;average LoadLockedReq miss latency 
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data;59824.234198;59742.380307;55991.629032;61401.164605;61308.135935;51675.243243;average StoreCondReq miss latency 
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total;59824.234198;59742.380307;55991.629032;61401.164605;61308.135935;51675.243243;average StoreCondReq miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data;74936.334047;71576.778334;89546.682986;85352.155285;92224.040474;74651.251534;average overall miss latency 
system.cpu02.dcache.demand_avg_miss_latency::total;74936.334047;71576.778334;89546.682986;85352.155285;92224.040474;74651.251534;average overall miss latency 
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data;74936.334047;71576.778334;89546.682986;85352.155285;92224.040474;74651.251534;average overall miss latency 
system.cpu02.dcache.overall_avg_miss_latency::total;74936.334047;71576.778334;89546.682986;85352.155285;92224.040474;74651.251534;average overall miss latency 
system.cpu02.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu02.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu02.dcache.writebacks::writebacks;133141;77050;5320;34512;82618;36;number of writebacks 
system.cpu02.dcache.writebacks::total;133141;77050;5320;34512;82618;36;number of writebacks 
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data;493760;979065;9422;84630;88211;598;number of ReadReq MSHR misses 
system.cpu02.dcache.ReadReq_mshr_misses::total;493760;979065;9422;84630;88211;598;number of ReadReq MSHR misses 
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data;132014;143193;4202;33907;80687;54;number of WriteReq MSHR misses 
system.cpu02.dcache.WriteReq_mshr_misses::total;132014;143193;4202;33907;80687;54;number of WriteReq MSHR misses 
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data;21103;28196;381;7090;7701;17;number of LoadLockedReq MSHR misses 
system.cpu02.dcache.LoadLockedReq_mshr_misses::total;21103;28196;381;7090;7701;17;number of LoadLockedReq MSHR misses 
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data;27211;44050;248;6868;7098;37;number of StoreCondReq MSHR misses 
system.cpu02.dcache.StoreCondReq_mshr_misses::total;27211;44050;248;6868;7098;37;number of StoreCondReq MSHR misses 
system.cpu02.dcache.demand_mshr_misses::cpu02.data;625774;1122258;13624;118537;168898;652;number of demand (read+write) MSHR misses 
system.cpu02.dcache.demand_mshr_misses::total;625774;1122258;13624;118537;168898;652;number of demand (read+write) MSHR misses 
system.cpu02.dcache.overall_mshr_misses::cpu02.data;625774;1122258;13624;118537;168898;652;number of overall MSHR misses 
system.cpu02.dcache.overall_mshr_misses::total;625774;1122258;13624;118537;168898;652;number of overall MSHR misses 
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data;25090044603;47668186486;594368854;4999126283;5602485760;28103096;number of ReadReq MSHR miss cycles 
system.cpu02.dcache.ReadReq_mshr_miss_latency::total;25090044603;47668186486;594368854;4999126283;5602485760;28103096;number of ReadReq MSHR miss cycles 
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data;6837525895;6222950415;280988137;2231433286;5798926252;3173288;number of WriteReq MSHR miss cycles 
system.cpu02.dcache.WriteReq_mshr_miss_latency::total;6837525895;6222950415;280988137;2231433286;5798926252;3173288;number of WriteReq MSHR miss cycles 
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data;1062578956;1206619781;22905253;324194264;360471016;758756;number of LoadLockedReq MSHR miss cycles 
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total;1062578956;1206619781;22905253;324194264;360471016;758756;number of LoadLockedReq MSHR miss cycles 
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data;967581939;1542780527;7881076;264535598;273837543;1020016;number of StoreCondReq MSHR miss cycles 
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total;967581939;1542780527;7881076;264535598;273837543;1020016;number of StoreCondReq MSHR miss cycles 
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data;6950000;7450000;760000;640000;1830000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total;6950000;7450000;760000;640000;1830000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data;31927570498;53891136901;875356991;7230559569;11401412012;31276384;number of demand (read+write) MSHR miss cycles 
system.cpu02.dcache.demand_mshr_miss_latency::total;31927570498;53891136901;875356991;7230559569;11401412012;31276384;number of demand (read+write) MSHR miss cycles 
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data;31927570498;53891136901;875356991;7230559569;11401412012;31276384;number of overall MSHR miss cycles 
system.cpu02.dcache.overall_mshr_miss_latency::total;31927570498;53891136901;875356991;7230559569;11401412012;31276384;number of overall MSHR miss cycles 
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency::cpu02.data;345125000;28000000;26810000;25980000;28440000;;number of ReadReq MSHR uncacheable cycles 
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency::total;345125000;28000000;26810000;25980000;28440000;;number of ReadReq MSHR uncacheable cycles 
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency::cpu02.data;5301945000;8647178000;105265000;1279983000;1229428000;20687000;number of WriteReq MSHR uncacheable cycles 
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency::total;5301945000;8647178000;105265000;1279983000;1229428000;20687000;number of WriteReq MSHR uncacheable cycles 
system.cpu02.dcache.overall_mshr_uncacheable_latency::cpu02.data;5647070000;8675178000;132075000;1305963000;1257868000;20687000;number of overall MSHR uncacheable cycles 
system.cpu02.dcache.overall_mshr_uncacheable_latency::total;5647070000;8675178000;132075000;1305963000;1257868000;20687000;number of overall MSHR uncacheable cycles 
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data;0.039703;0.060672;0.043825;0.040443;0.040774;0.048713;mshr miss rate for ReadReq accesses 
system.cpu02.dcache.ReadReq_mshr_miss_rate::total;0.039703;0.060672;0.043825;0.040443;0.040774;0.048713;mshr miss rate for ReadReq accesses 
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data;0.031033;0.023721;0.037924;0.036548;0.067544;0.009974;mshr miss rate for WriteReq accesses 
system.cpu02.dcache.WriteReq_mshr_miss_rate::total;0.031033;0.023721;0.037924;0.036548;0.067544;0.009974;mshr miss rate for WriteReq accesses 
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data;0.202832;0.291055;0.113325;0.389453;0.312211;0.081340;mshr miss rate for LoadLockedReq accesses 
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total;0.202832;0.291055;0.113325;0.389453;0.312211;0.081340;mshr miss rate for LoadLockedReq accesses 
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data;0.276453;0.476057;0.077259;0.393649;0.305672;0.298387;mshr miss rate for StoreCondReq accesses 
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total;0.276453;0.476057;0.077259;0.393649;0.305672;0.298387;mshr miss rate for StoreCondReq accesses 
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;mshr miss rate for demand accesses 
system.cpu02.dcache.demand_mshr_miss_rate::total;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;mshr miss rate for demand accesses 
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;mshr miss rate for overall accesses 
system.cpu02.dcache.overall_mshr_miss_rate::total;0.037494;0.050613;0.041818;0.039246;0.050297;0.036857;mshr miss rate for overall accesses 
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data;50814.251059;48687.458428;63083.087879;59070.380279;63512.325674;46995.143813;average ReadReq mshr miss latency 
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total;50814.251059;48687.458428;63083.087879;59070.380279;63512.325674;46995.143813;average ReadReq mshr miss latency 
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data;51793.945301;43458.482014;66870.094479;65810.401569;71869.399680;58764.592593;average WriteReq mshr miss latency 
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total;51793.945301;43458.482014;66870.094479;65810.401569;71869.399680;58764.592593;average WriteReq mshr miss latency 
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data;50352.033171;42794.005568;60118.774278;45725.566150;46808.338657;44632.705882;average LoadLockedReq mshr miss latency 
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50352.033171;42794.005568;60118.774278;45725.566150;46808.338657;44632.705882;average LoadLockedReq mshr miss latency 
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data;35558.485135;35023.394484;31778.532258;38517.122598;38579.535503;27568;average StoreCondReq mshr miss latency 
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total;35558.485135;35023.394484;31778.532258;38517.122598;38579.535503;27568;average StoreCondReq mshr miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data;51020.928479;48020.274216;64251.100338;60998.334436;67504.718895;47969.914110;average overall mshr miss latency 
system.cpu02.dcache.demand_avg_mshr_miss_latency::total;51020.928479;48020.274216;64251.100338;60998.334436;67504.718895;47969.914110;average overall mshr miss latency 
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data;51020.928479;48020.274216;64251.100338;60998.334436;67504.718895;47969.914110;average overall mshr miss latency 
system.cpu02.dcache.overall_avg_mshr_miss_latency::total;51020.928479;48020.274216;64251.100338;60998.334436;67504.718895;47969.914110;average overall mshr miss latency 
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu02.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu03.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu03.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu03.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu03.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu03.dtb.read_hits;3605891;19588192;96631;914442;1187661;20157;DTB read hits 
system.cpu03.dtb.read_misses;2052;1107;326;749;1979;0;DTB read misses 
system.cpu03.dtb.read_acv;72;0;12;12;12;0;DTB read access violations 
system.cpu03.dtb.read_accesses;13239;180418;1840;13140;392049;0;DTB read accesses 
system.cpu03.dtb.write_hits;1517011;7029920;42158;327169;468167;6611;DTB write hits 
system.cpu03.dtb.write_misses;208;662;38;42;12681;0;DTB write misses 
system.cpu03.dtb.write_acv;47;0;9;9;9;0;DTB write access violations 
system.cpu03.dtb.write_accesses;6175;67850;877;9889;153547;0;DTB write accesses 
system.cpu03.dtb.data_hits;5122902;26618112;138789;1241611;1655828;26768;DTB hits 
system.cpu03.dtb.data_misses;2260;1769;364;791;14660;0;DTB misses 
system.cpu03.dtb.data_acv;119;0;21;21;21;0;DTB access violations 
system.cpu03.dtb.data_accesses;19414;248268;2717;23029;545596;0;DTB accesses 
system.cpu03.itb.fetch_hits;1480920;4183644;39351;272603;5501708;5694;ITB hits 
system.cpu03.itb.fetch_misses;795;335;125;490;246;0;ITB misses 
system.cpu03.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu03.itb.fetch_accesses;1481715;4183979;39476;273093;5501954;5694;ITB accesses 
system.cpu03.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu03.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu03.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu03.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu03.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu03.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu03.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu03.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu03.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu03.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu03.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu03.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu03.numCycles;644632536;1014355472;7031251;49902343;44531526;2441416;number of cpu cycles simulated 
system.cpu03.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu03.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu03.committedInsts;15774117;92314625;482612;4108168;8696660;81570;Number of instructions committed 
system.cpu03.committedOps;15774117;92314625;482612;4108168;8696660;81570;Number of ops (including micro ops) committed 
system.cpu03.num_int_alu_accesses;15224683;90251933;468930;4003673;4683366;78993;Number of integer alu accesses 
system.cpu03.num_fp_alu_accesses;13301;667352;572;30549;3988371;134;Number of float alu accesses 
system.cpu03.num_func_calls;580465;3356976;15447;143119;100989;2826;number of times a function call or return occured 
system.cpu03.num_conditional_control_insts;1770627;9979663;55135;503027;652482;11352;number of instructions that are conditional controls 
system.cpu03.num_int_insts;15224683;90251933;468930;4003673;4683366;78993;number of integer instructions 
system.cpu03.num_fp_insts;13301;667352;572;30549;3988371;134;number of float instructions 
system.cpu03.num_int_register_reads;20490669;126476097;640037;5518868;10249489;105174;number of times the integer registers were read 
system.cpu03.num_int_register_writes;11792219;71595487;365631;3106375;3467126;60248;number of times the integer registers were written 
system.cpu03.num_fp_register_reads;6533;469135;285;17201;6771234;66;number of times the floating registers were read 
system.cpu03.num_fp_register_writes;6682;407736;291;16875;3941981;68;number of times the floating registers were written 
system.cpu03.num_mem_refs;5137094;26694659;140013;1247267;1675131;26810;number of memory refs 
system.cpu03.num_load_insts;3612050;19625900;97542;917945;1192807;20167;Number of load instructions 
system.cpu03.num_store_insts;1525044;7068759;42471;329322;482324;6643;Number of store instructions 
system.cpu03.num_idle_cycles;600484378.795559;762600636.111662;5692761.576728;38561940.222413;22966699.096890;2216127.439067;Number of idle cycles 
system.cpu03.num_busy_cycles;44148157.204441;251754835.888338;1338489.423272;11340402.777587;21564826.903110;225288.560933;Number of busy cycles 
system.cpu03.not_idle_fraction;0.068486;0.248192;0.190363;0.227252;0.484260;0.092278;Percentage of non-idle cycles 
system.cpu03.idle_fraction;0.931514;0.751808;0.809637;0.772748;0.515740;0.907722;Percentage of idle cycles 
system.cpu03.Branches;2642096;14634744;76873;702894;795663;15530;Number of branches fetched 
system.cpu03.op_class::No_OpClass;76570;196937;3851;18178;54269;351;Class of executed instruction 
system.cpu03.op_class::IntAlu;9954406;63657742;323933;2741682;2868833;51820;Class of executed instruction 
system.cpu03.op_class::IntMult;53363;344451;1521;14829;10439;264;Class of executed instruction 
system.cpu03.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::FloatAdd;842;88713;40;4068;2009842;4;Class of executed instruction 
system.cpu03.op_class::FloatCmp;0;9106;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::FloatCvt;0;3454;0;2064;10;0;Class of executed instruction 
system.cpu03.op_class::FloatMult;0;20373;0;0;1886066;0;Class of executed instruction 
system.cpu03.op_class::FloatDiv;40;4263;3;669;3;0;Class of executed instruction 
system.cpu03.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::MemRead;3669694;19806189;99224;928188;1201872;20532;Class of executed instruction 
system.cpu03.op_class::MemWrite;1525501;7077927;42487;329939;482712;6645;Class of executed instruction 
system.cpu03.op_class::IprAccess;496080;1107239;11938;69363;197295;1954;Class of executed instruction 
system.cpu03.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::total;15776496;92316394;482997;4108980;8711341;81570;Class of executed instruction 
system.cpu03.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu03.kern.inst.quiesce;8879;11357;72;561;326;25;number of quiesce instructions executed 
system.cpu03.kern.inst.hwrei;117006;247233;2148;14414;25948;478;number of hwrei instructions executed 
system.cpu03.kern.ipl_count::0;27099;63354;416;3405;2804;115;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::22;6043;10401;72;515;456;25;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::30;161;3476;4;207;148;1;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::31;67730;130357;920;6840;6115;284;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::total;101033;207588;1412;10967;9523;425;number of times we switched to this ipl 
system.cpu03.kern.ipl_good::0;27034;63354;416;3405;2804;115;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::22;6043;10401;72;515;456;25;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::30;161;3476;4;207;148;1;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::31;26873;59909;412;3202;2718;114;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::total;60111;137140;904;7329;6126;255;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_ticks::0;5640672120000;8144394210000;66000160000;404376080000;385806370000;22386630000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::22;22268190000;37688270000;267620000;1880780000;1665530000;91980000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::30;1400660000;24514930000;41110000;1865030000;1276380000;10000000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::31;781984110000;1936957310000;4003620000;90901540000;56566980000;1925550000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::total;6446325080000;10143554720000;70312510000;499023430000;445315260000;24414160000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_used::0;0.997601;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::31;0.396767;0.459576;0.447826;0.468129;0.444481;0.401408;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::total;0.594964;0.660635;0.640227;0.668278;0.643285;0.600000;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::6;8;;1;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::45;2;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::48;5;;1;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::59;4;;1;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::total;28;1;3;5;7;;number of syscalls executed 
system.cpu03.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::wripir;69;2986;1;148;99;;number of callpals executed 
system.cpu03.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::swpctx;501;7112;63;412;258;2;number of callpals executed 
system.cpu03.kern.callpal::tbi;27;11;4;5;9;;number of callpals executed 
system.cpu03.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu03.kern.callpal::swpipl;88151;174324;1193;9136;8077;373;number of callpals executed 
system.cpu03.kern.callpal::rdps;12105;21378;148;1034;926;51;number of callpals executed 
system.cpu03.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu03.kern.callpal::rti;6677;19409;143;1113;852;26;number of callpals executed 
system.cpu03.kern.callpal::callsys;68;5510;9;336;123;;number of callpals executed 
system.cpu03.kern.callpal::imb;12;1;1;2;2;;number of callpals executed 
system.cpu03.kern.callpal::rdunique;1;543;;208;81;;number of callpals executed 
system.cpu03.kern.callpal::total;107626;231274;1562;12394;10427;452;number of callpals executed 
system.cpu03.kern.mode_switch::kernel;7116;26521;206;1525;1111;28;number of protection mode switches 
system.cpu03.kern.mode_switch::user;413;5590;67;401;432;0;number of protection mode switches 
system.cpu03.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu03.kern.mode_switch_good::kernel;0.058038;0.210776;0.325243;0.262951;0.388839;0;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::total;0.109709;0.348167;0.490842;0.416407;0.559948;0;fraction of useful protection mode switches 
system.cpu03.kern.mode_ticks::kernel;6354520310000;10103585330000;154293920000;496295570000;325834300000;0;number of ticks spent at the given mode 
system.cpu03.kern.mode_ticks::user;2752790000;28583120000;410110000;2757550000;120085300000;0;number of ticks spent at the given mode 
system.cpu03.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu03.kern.swap_context;502;7112;63;412;258;2;number of times the context was actually changed 
system.cpu03.icache.tags.replacements;70330;514479;3299;24849;20598;306;number of replacements 
system.cpu03.icache.tags.tagsinuse;447.246516;512;512;512;512;512;Cycle average of tags in use 
system.cpu03.icache.tags.total_refs;15524344;78752583;13405348;4158341;8758988;243796;Total number of references to valid blocks. 
system.cpu03.icache.tags.sampled_refs;70330;514479;3299;24849;20598;818;Sample count of references to valid blocks. 
system.cpu03.icache.tags.avg_refs;220.735732;153.072493;4063.458018;167.344400;425.234877;298.039120;Average number of references to valid blocks. 
system.cpu03.icache.tags.warmup_cycle;6112633548750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu03.icache.tags.occ_blocks::cpu03.inst;447.246516;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu03.icache.tags.occ_percent::cpu03.inst;0.873528;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu03.icache.tags.occ_percent::total;0.873528;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu03.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::4;510;497;510;510;510;510;Occupied blocks per task id 
system.cpu03.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu03.icache.tags.tag_accesses;31623839;185147267;969293;8242809;17443280;163446;Number of tag accesses 
system.cpu03.icache.tags.data_accesses;31623839;185147267;969293;8242809;17443280;163446;Number of data accesses 
system.cpu03.icache.ReadReq_hits::cpu03.inst;15705649;91801915;479698;4084131;8690743;81264;number of ReadReq hits 
system.cpu03.icache.ReadReq_hits::total;15705649;91801915;479698;4084131;8690743;81264;number of ReadReq hits 
system.cpu03.icache.demand_hits::cpu03.inst;15705649;91801915;479698;4084131;8690743;81264;number of demand (read+write) hits 
system.cpu03.icache.demand_hits::total;15705649;91801915;479698;4084131;8690743;81264;number of demand (read+write) hits 
system.cpu03.icache.overall_hits::cpu03.inst;15705649;91801915;479698;4084131;8690743;81264;number of overall hits 
system.cpu03.icache.overall_hits::total;15705649;91801915;479698;4084131;8690743;81264;number of overall hits 
system.cpu03.icache.ReadReq_misses::cpu03.inst;70847;514479;3299;24849;20598;306;number of ReadReq misses 
system.cpu03.icache.ReadReq_misses::total;70847;514479;3299;24849;20598;306;number of ReadReq misses 
system.cpu03.icache.demand_misses::cpu03.inst;70847;514479;3299;24849;20598;306;number of demand (read+write) misses 
system.cpu03.icache.demand_misses::total;70847;514479;3299;24849;20598;306;number of demand (read+write) misses 
system.cpu03.icache.overall_misses::cpu03.inst;70847;514479;3299;24849;20598;306;number of overall misses 
system.cpu03.icache.overall_misses::total;70847;514479;3299;24849;20598;306;number of overall misses 
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst;7144663249;51010519491;327158500;2464668000;2093238997;33237499;number of ReadReq miss cycles 
system.cpu03.icache.ReadReq_miss_latency::total;7144663249;51010519491;327158500;2464668000;2093238997;33237499;number of ReadReq miss cycles 
system.cpu03.icache.demand_miss_latency::cpu03.inst;7144663249;51010519491;327158500;2464668000;2093238997;33237499;number of demand (read+write) miss cycles 
system.cpu03.icache.demand_miss_latency::total;7144663249;51010519491;327158500;2464668000;2093238997;33237499;number of demand (read+write) miss cycles 
system.cpu03.icache.overall_miss_latency::cpu03.inst;7144663249;51010519491;327158500;2464668000;2093238997;33237499;number of overall miss cycles 
system.cpu03.icache.overall_miss_latency::total;7144663249;51010519491;327158500;2464668000;2093238997;33237499;number of overall miss cycles 
system.cpu03.icache.ReadReq_accesses::cpu03.inst;15776496;92316394;482997;4108980;8711341;81570;number of ReadReq accesses(hits+misses) 
system.cpu03.icache.ReadReq_accesses::total;15776496;92316394;482997;4108980;8711341;81570;number of ReadReq accesses(hits+misses) 
system.cpu03.icache.demand_accesses::cpu03.inst;15776496;92316394;482997;4108980;8711341;81570;number of demand (read+write) accesses 
system.cpu03.icache.demand_accesses::total;15776496;92316394;482997;4108980;8711341;81570;number of demand (read+write) accesses 
system.cpu03.icache.overall_accesses::cpu03.inst;15776496;92316394;482997;4108980;8711341;81570;number of overall (read+write) accesses 
system.cpu03.icache.overall_accesses::total;15776496;92316394;482997;4108980;8711341;81570;number of overall (read+write) accesses 
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;miss rate for ReadReq accesses 
system.cpu03.icache.ReadReq_miss_rate::total;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;miss rate for ReadReq accesses 
system.cpu03.icache.demand_miss_rate::cpu03.inst;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;miss rate for demand accesses 
system.cpu03.icache.demand_miss_rate::total;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;miss rate for demand accesses 
system.cpu03.icache.overall_miss_rate::cpu03.inst;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;miss rate for overall accesses 
system.cpu03.icache.overall_miss_rate::total;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;miss rate for overall accesses 
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst;100846.376685;99149.857411;99168.990603;99185.802246;101623.409894;108619.277778;average ReadReq miss latency 
system.cpu03.icache.ReadReq_avg_miss_latency::total;100846.376685;99149.857411;99168.990603;99185.802246;101623.409894;108619.277778;average ReadReq miss latency 
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst;100846.376685;99149.857411;99168.990603;99185.802246;101623.409894;108619.277778;average overall miss latency 
system.cpu03.icache.demand_avg_miss_latency::total;100846.376685;99149.857411;99168.990603;99185.802246;101623.409894;108619.277778;average overall miss latency 
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst;100846.376685;99149.857411;99168.990603;99185.802246;101623.409894;108619.277778;average overall miss latency 
system.cpu03.icache.overall_avg_miss_latency::total;100846.376685;99149.857411;99168.990603;99185.802246;101623.409894;108619.277778;average overall miss latency 
system.cpu03.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu03.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst;70847;514479;3299;24849;20598;306;number of ReadReq MSHR misses 
system.cpu03.icache.ReadReq_mshr_misses::total;70847;514479;3299;24849;20598;306;number of ReadReq MSHR misses 
system.cpu03.icache.demand_mshr_misses::cpu03.inst;70847;514479;3299;24849;20598;306;number of demand (read+write) MSHR misses 
system.cpu03.icache.demand_mshr_misses::total;70847;514479;3299;24849;20598;306;number of demand (read+write) MSHR misses 
system.cpu03.icache.overall_mshr_misses::cpu03.inst;70847;514479;3299;24849;20598;306;number of overall MSHR misses 
system.cpu03.icache.overall_mshr_misses::total;70847;514479;3299;24849;20598;306;number of overall MSHR misses 
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst;5302632751;37756117509;242082500;1821990000;1561534003;25259501;number of ReadReq MSHR miss cycles 
system.cpu03.icache.ReadReq_mshr_miss_latency::total;5302632751;37756117509;242082500;1821990000;1561534003;25259501;number of ReadReq MSHR miss cycles 
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst;5302632751;37756117509;242082500;1821990000;1561534003;25259501;number of demand (read+write) MSHR miss cycles 
system.cpu03.icache.demand_mshr_miss_latency::total;5302632751;37756117509;242082500;1821990000;1561534003;25259501;number of demand (read+write) MSHR miss cycles 
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst;5302632751;37756117509;242082500;1821990000;1561534003;25259501;number of overall MSHR miss cycles 
system.cpu03.icache.overall_mshr_miss_latency::total;5302632751;37756117509;242082500;1821990000;1561534003;25259501;number of overall MSHR miss cycles 
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;mshr miss rate for ReadReq accesses 
system.cpu03.icache.ReadReq_mshr_miss_rate::total;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;mshr miss rate for ReadReq accesses 
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;mshr miss rate for demand accesses 
system.cpu03.icache.demand_mshr_miss_rate::total;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;mshr miss rate for demand accesses 
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;mshr miss rate for overall accesses 
system.cpu03.icache.overall_mshr_miss_rate::total;0.004491;0.005573;0.006830;0.006047;0.002365;0.003751;mshr miss rate for overall accesses 
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst;74846.256736;73387.091619;73380.569870;73322.467705;75809.981697;82547.388889;average ReadReq mshr miss latency 
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total;74846.256736;73387.091619;73380.569870;73322.467705;75809.981697;82547.388889;average ReadReq mshr miss latency 
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst;74846.256736;73387.091619;73380.569870;73322.467705;75809.981697;82547.388889;average overall mshr miss latency 
system.cpu03.icache.demand_avg_mshr_miss_latency::total;74846.256736;73387.091619;73380.569870;73322.467705;75809.981697;82547.388889;average overall mshr miss latency 
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst;74846.256736;73387.091619;73380.569870;73322.467705;75809.981697;82547.388889;average overall mshr miss latency 
system.cpu03.icache.overall_avg_mshr_miss_latency::total;74846.256736;73387.091619;73380.569870;73322.467705;75809.981697;82547.388889;average overall mshr miss latency 
system.cpu03.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu03.dcache.tags.replacements;98405;1028934;5722;43963;60564;514;number of replacements 
system.cpu03.dcache.tags.tagsinuse;753.635916;830.020999;809.834575;783.816513;923.824562;892.049146;Cycle average of tags in use 
system.cpu03.dcache.tags.total_refs;4824760;20906317;4337239;1314862;1749453;60151;Total number of references to valid blocks. 
system.cpu03.dcache.tags.sampled_refs;98405;1028934;5722;43963;60564;1398;Sample count of references to valid blocks. 
system.cpu03.dcache.tags.avg_refs;49.029622;20.318424;757.993534;29.908377;28.886021;43.026466;Average number of references to valid blocks. 
system.cpu03.dcache.tags.warmup_cycle;6139060990000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu03.dcache.tags.occ_blocks::cpu03.data;753.635916;830.020999;809.834575;783.816513;923.824562;892.049146;Average occupied blocks per requestor 
system.cpu03.dcache.tags.occ_percent::cpu03.data;0.735973;0.810567;0.790854;0.765446;0.902172;0.871142;Average percentage of cache occupancy 
system.cpu03.dcache.tags.occ_percent::total;0.735973;0.810567;0.790854;0.765446;0.902172;0.871142;Average percentage of cache occupancy 
system.cpu03.dcache.tags.occ_task_id_blocks::1024;786;741;908;897;905;884;Occupied blocks per task id 
system.cpu03.dcache.tags.age_task_id_blocks_1024::3;3;14;4;3;4;3;Occupied blocks per task id 
system.cpu03.dcache.tags.age_task_id_blocks_1024::4;783;727;904;894;901;881;Occupied blocks per task id 
system.cpu03.dcache.tags.occ_task_id_percent::1024;0.767578;0.723633;0.886719;0.875977;0.883789;0.863281;Percentage of cache occupancy per task id 
system.cpu03.dcache.tags.tag_accesses;10389518;54616205;285606;2544358;3390609;54316;Number of tag accesses 
system.cpu03.dcache.tags.data_accesses;10389518;54616205;285606;2544358;3390609;54316;Number of data accesses 
system.cpu03.dcache.ReadReq_hits::cpu03.data;3389604;18286023;90267;860164;1134783;18941;number of ReadReq hits 
system.cpu03.dcache.ReadReq_hits::total;3389604;18286023;90267;860164;1134783;18941;number of ReadReq hits 
system.cpu03.dcache.WriteReq_hits::cpu03.data;1440620;6772017;40066;312643;434441;6274;number of WriteReq hits 
system.cpu03.dcache.WriteReq_hits::total;1440620;6772017;40066;312643;434441;6274;number of WriteReq hits 
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data;46659;78118;834;4586;4990;242;number of LoadLockedReq hits 
system.cpu03.dcache.LoadLockedReq_hits::total;46659;78118;834;4586;4990;242;number of LoadLockedReq hits 
system.cpu03.dcache.StoreCondReq_hits::cpu03.data;21135;53142;679;3321;3142;114;number of StoreCondReq hits 
system.cpu03.dcache.StoreCondReq_hits::total;21135;53142;679;3321;3142;114;number of StoreCondReq hits 
system.cpu03.dcache.demand_hits::cpu03.data;4830224;25058040;130333;1172807;1569224;25215;number of demand (read+write) hits 
system.cpu03.dcache.demand_hits::total;4830224;25058040;130333;1172807;1569224;25215;number of demand (read+write) hits 
system.cpu03.dcache.overall_hits::cpu03.data;4830224;25058040;130333;1172807;1569224;25215;number of overall hits 
system.cpu03.dcache.overall_hits::total;4830224;25058040;130333;1172807;1569224;25215;number of overall hits 
system.cpu03.dcache.ReadReq_misses::cpu03.data;169713;1227960;6001;50911;49581;970;number of ReadReq misses 
system.cpu03.dcache.ReadReq_misses::total;169713;1227960;6001;50911;49581;970;number of ReadReq misses 
system.cpu03.dcache.WriteReq_misses::cpu03.data;22474;153679;1200;8710;27347;66;number of WriteReq misses 
system.cpu03.dcache.WriteReq_misses::total;22474;153679;1200;8710;27347;66;number of WriteReq misses 
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data;3857;32684;98;1519;1454;14;number of LoadLockedReq misses 
system.cpu03.dcache.LoadLockedReq_misses::total;3857;32684;98;1519;1454;14;number of LoadLockedReq misses 
system.cpu03.dcache.StoreCondReq_misses::cpu03.data;8317;51969;112;2256;1938;34;number of StoreCondReq misses 
system.cpu03.dcache.StoreCondReq_misses::total;8317;51969;112;2256;1938;34;number of StoreCondReq misses 
system.cpu03.dcache.demand_misses::cpu03.data;192187;1381639;7201;59621;76928;1036;number of demand (read+write) misses 
system.cpu03.dcache.demand_misses::total;192187;1381639;7201;59621;76928;1036;number of demand (read+write) misses 
system.cpu03.dcache.overall_misses::cpu03.data;192187;1381639;7201;59621;76928;1036;number of overall misses 
system.cpu03.dcache.overall_misses::total;192187;1381639;7201;59621;76928;1036;number of overall misses 
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data;12455369865;87697985190;514847473;3687696643;4240034903;85595991;number of ReadReq miss cycles 
system.cpu03.dcache.ReadReq_miss_latency::total;12455369865;87697985190;514847473;3687696643;4240034903;85595991;number of ReadReq miss cycles 
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data;1604319995;10148978705;106645110;600849895;2684970145;4673957;number of WriteReq miss cycles 
system.cpu03.dcache.WriteReq_miss_latency::total;1604319995;10148978705;106645110;600849895;2684970145;4673957;number of WriteReq miss cycles 
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data;280656109;2095578636;8354469;99621229;103413386;1049742;number of LoadLockedReq miss cycles 
system.cpu03.dcache.LoadLockedReq_miss_latency::total;280656109;2095578636;8354469;99621229;103413386;1049742;number of LoadLockedReq miss cycles 
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data;435309051;3120932936;6200945;134847496;111609550;1841982;number of StoreCondReq miss cycles 
system.cpu03.dcache.StoreCondReq_miss_latency::total;435309051;3120932936;6200945;134847496;111609550;1841982;number of StoreCondReq miss cycles 
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data;58590999;10192000;288000;1244000;6662999;144000;number of StoreCondFailReq miss cycles 
system.cpu03.dcache.StoreCondFailReq_miss_latency::total;58590999;10192000;288000;1244000;6662999;144000;number of StoreCondFailReq miss cycles 
system.cpu03.dcache.demand_miss_latency::cpu03.data;14059689860;97846963895;621492583;4288546538;6925005048;90269948;number of demand (read+write) miss cycles 
system.cpu03.dcache.demand_miss_latency::total;14059689860;97846963895;621492583;4288546538;6925005048;90269948;number of demand (read+write) miss cycles 
system.cpu03.dcache.overall_miss_latency::cpu03.data;14059689860;97846963895;621492583;4288546538;6925005048;90269948;number of overall miss cycles 
system.cpu03.dcache.overall_miss_latency::total;14059689860;97846963895;621492583;4288546538;6925005048;90269948;number of overall miss cycles 
system.cpu03.dcache.ReadReq_accesses::cpu03.data;3559317;19513983;96268;911075;1184364;19911;number of ReadReq accesses(hits+misses) 
system.cpu03.dcache.ReadReq_accesses::total;3559317;19513983;96268;911075;1184364;19911;number of ReadReq accesses(hits+misses) 
system.cpu03.dcache.WriteReq_accesses::cpu03.data;1463094;6925696;41266;321353;461788;6340;number of WriteReq accesses(hits+misses) 
system.cpu03.dcache.WriteReq_accesses::total;1463094;6925696;41266;321353;461788;6340;number of WriteReq accesses(hits+misses) 
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data;50516;110802;932;6105;6444;256;number of LoadLockedReq accesses(hits+misses) 
system.cpu03.dcache.LoadLockedReq_accesses::total;50516;110802;932;6105;6444;256;number of LoadLockedReq accesses(hits+misses) 
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data;29452;105111;791;5577;5080;148;number of StoreCondReq accesses(hits+misses) 
system.cpu03.dcache.StoreCondReq_accesses::total;29452;105111;791;5577;5080;148;number of StoreCondReq accesses(hits+misses) 
system.cpu03.dcache.demand_accesses::cpu03.data;5022411;26439679;137534;1232428;1646152;26251;number of demand (read+write) accesses 
system.cpu03.dcache.demand_accesses::total;5022411;26439679;137534;1232428;1646152;26251;number of demand (read+write) accesses 
system.cpu03.dcache.overall_accesses::cpu03.data;5022411;26439679;137534;1232428;1646152;26251;number of overall (read+write) accesses 
system.cpu03.dcache.overall_accesses::total;5022411;26439679;137534;1232428;1646152;26251;number of overall (read+write) accesses 
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data;0.047681;0.062927;0.062336;0.055880;0.041863;0.048717;miss rate for ReadReq accesses 
system.cpu03.dcache.ReadReq_miss_rate::total;0.047681;0.062927;0.062336;0.055880;0.041863;0.048717;miss rate for ReadReq accesses 
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data;0.015361;0.022190;0.029080;0.027104;0.059220;0.010410;miss rate for WriteReq accesses 
system.cpu03.dcache.WriteReq_miss_rate::total;0.015361;0.022190;0.029080;0.027104;0.059220;0.010410;miss rate for WriteReq accesses 
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data;0.076352;0.294977;0.105150;0.248812;0.225636;0.054688;miss rate for LoadLockedReq accesses 
system.cpu03.dcache.LoadLockedReq_miss_rate::total;0.076352;0.294977;0.105150;0.248812;0.225636;0.054688;miss rate for LoadLockedReq accesses 
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data;0.282392;0.494420;0.141593;0.404519;0.381496;0.229730;miss rate for StoreCondReq accesses 
system.cpu03.dcache.StoreCondReq_miss_rate::total;0.282392;0.494420;0.141593;0.404519;0.381496;0.229730;miss rate for StoreCondReq accesses 
system.cpu03.dcache.demand_miss_rate::cpu03.data;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;miss rate for demand accesses 
system.cpu03.dcache.demand_miss_rate::total;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;miss rate for demand accesses 
system.cpu03.dcache.overall_miss_rate::cpu03.data;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;miss rate for overall accesses 
system.cpu03.dcache.overall_miss_rate::total;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;miss rate for overall accesses 
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data;73390.782468;71417.623693;85793.613231;72434.182063;85517.333313;88243.289691;average ReadReq miss latency 
system.cpu03.dcache.ReadReq_avg_miss_latency::total;73390.782468;71417.623693;85793.613231;72434.182063;85517.333313;88243.289691;average ReadReq miss latency 
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data;71385.600917;66040.114167;88870.925000;68983.914466;98181.524299;70817.530303;average WriteReq miss latency 
system.cpu03.dcache.WriteReq_avg_miss_latency::total;71385.600917;66040.114167;88870.925000;68983.914466;98181.524299;70817.530303;average WriteReq miss latency 
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data;72765.389940;64116.345490;85249.683673;65583.429230;71123.374140;74981.571429;average LoadLockedReq miss latency 
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total;72765.389940;64116.345490;85249.683673;65583.429230;71123.374140;74981.571429;average LoadLockedReq miss latency 
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data;52339.671877;60053.742346;55365.580357;59772.826241;57590.067079;54175.941176;average StoreCondReq miss latency 
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total;52339.671877;60053.742346;55365.580357;59772.826241;57590.067079;54175.941176;average StoreCondReq miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data;73156.300166;70819.486056;86306.427302;71930.134315;90019.304389;87133.154440;average overall miss latency 
system.cpu03.dcache.demand_avg_miss_latency::total;73156.300166;70819.486056;86306.427302;71930.134315;90019.304389;87133.154440;average overall miss latency 
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data;73156.300166;70819.486056;86306.427302;71930.134315;90019.304389;87133.154440;average overall miss latency 
system.cpu03.dcache.overall_avg_miss_latency::total;73156.300166;70819.486056;86306.427302;71930.134315;90019.304389;87133.154440;average overall miss latency 
system.cpu03.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu03.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu03.dcache.writebacks::writebacks;14206;79719;1069;5780;24450;35;number of writebacks 
system.cpu03.dcache.writebacks::total;14206;79719;1069;5780;24450;35;number of writebacks 
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data;169713;1227960;6001;50911;49581;970;number of ReadReq MSHR misses 
system.cpu03.dcache.ReadReq_mshr_misses::total;169713;1227960;6001;50911;49581;970;number of ReadReq MSHR misses 
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data;22474;153679;1200;8710;27347;66;number of WriteReq MSHR misses 
system.cpu03.dcache.WriteReq_mshr_misses::total;22474;153679;1200;8710;27347;66;number of WriteReq MSHR misses 
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data;3857;32684;98;1519;1454;14;number of LoadLockedReq MSHR misses 
system.cpu03.dcache.LoadLockedReq_mshr_misses::total;3857;32684;98;1519;1454;14;number of LoadLockedReq MSHR misses 
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data;8317;51939;112;2254;1936;34;number of StoreCondReq MSHR misses 
system.cpu03.dcache.StoreCondReq_mshr_misses::total;8317;51939;112;2254;1936;34;number of StoreCondReq MSHR misses 
system.cpu03.dcache.demand_mshr_misses::cpu03.data;192187;1381639;7201;59621;76928;1036;number of demand (read+write) MSHR misses 
system.cpu03.dcache.demand_mshr_misses::total;192187;1381639;7201;59621;76928;1036;number of demand (read+write) MSHR misses 
system.cpu03.dcache.overall_mshr_misses::cpu03.data;192187;1381639;7201;59621;76928;1036;number of overall MSHR misses 
system.cpu03.dcache.overall_mshr_misses::total;192187;1381639;7201;59621;76928;1036;number of overall MSHR misses 
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data;8087195135;59326779810;364480527;2497659357;3014136097;60242009;number of ReadReq MSHR miss cycles 
system.cpu03.dcache.ReadReq_mshr_miss_latency::total;8087195135;59326779810;364480527;2497659357;3014136097;60242009;number of ReadReq MSHR miss cycles 
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data;990368005;6086507295;76087890;380783105;1985801855;2667043;number of WriteReq MSHR miss cycles 
system.cpu03.dcache.WriteReq_mshr_miss_latency::total;990368005;6086507295;76087890;380783105;1985801855;2667043;number of WriteReq MSHR miss cycles 
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data;186249891;1370224364;5886531;65567771;70032614;723258;number of LoadLockedReq MSHR miss cycles 
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total;186249891;1370224364;5886531;65567771;70032614;723258;number of LoadLockedReq MSHR miss cycles 
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data;226768949;1851687064;3247055;80214504;65962450;941018;number of StoreCondReq MSHR miss cycles 
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total;226768949;1851687064;3247055;80214504;65962450;941018;number of StoreCondReq MSHR miss cycles 
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data;42410001;7200000;200000;870000;4870001;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total;42410001;7200000;200000;870000;4870001;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data;9077563140;65413287105;440568417;2878442462;4999937952;62909052;number of demand (read+write) MSHR miss cycles 
system.cpu03.dcache.demand_mshr_miss_latency::total;9077563140;65413287105;440568417;2878442462;4999937952;62909052;number of demand (read+write) MSHR miss cycles 
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data;9077563140;65413287105;440568417;2878442462;4999937952;62909052;number of overall MSHR miss cycles 
system.cpu03.dcache.overall_mshr_miss_latency::total;9077563140;65413287105;440568417;2878442462;4999937952;62909052;number of overall MSHR miss cycles 
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency::cpu03.data;20304000;1200000;600000;600000;1200000;;number of ReadReq MSHR uncacheable cycles 
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency::total;20304000;1200000;600000;600000;1200000;;number of ReadReq MSHR uncacheable cycles 
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency::cpu03.data;5076639000;7636962000;60912000;428904000;363861000;20672000;number of WriteReq MSHR uncacheable cycles 
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency::total;5076639000;7636962000;60912000;428904000;363861000;20672000;number of WriteReq MSHR uncacheable cycles 
system.cpu03.dcache.overall_mshr_uncacheable_latency::cpu03.data;5096943000;7638162000;61512000;429504000;365061000;20672000;number of overall MSHR uncacheable cycles 
system.cpu03.dcache.overall_mshr_uncacheable_latency::total;5096943000;7638162000;61512000;429504000;365061000;20672000;number of overall MSHR uncacheable cycles 
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data;0.047681;0.062927;0.062336;0.055880;0.041863;0.048717;mshr miss rate for ReadReq accesses 
system.cpu03.dcache.ReadReq_mshr_miss_rate::total;0.047681;0.062927;0.062336;0.055880;0.041863;0.048717;mshr miss rate for ReadReq accesses 
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data;0.015361;0.022190;0.029080;0.027104;0.059220;0.010410;mshr miss rate for WriteReq accesses 
system.cpu03.dcache.WriteReq_mshr_miss_rate::total;0.015361;0.022190;0.029080;0.027104;0.059220;0.010410;mshr miss rate for WriteReq accesses 
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data;0.076352;0.294977;0.105150;0.248812;0.225636;0.054688;mshr miss rate for LoadLockedReq accesses 
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total;0.076352;0.294977;0.105150;0.248812;0.225636;0.054688;mshr miss rate for LoadLockedReq accesses 
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data;0.282392;0.494135;0.141593;0.404160;0.381102;0.229730;mshr miss rate for StoreCondReq accesses 
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total;0.282392;0.494135;0.141593;0.404160;0.381102;0.229730;mshr miss rate for StoreCondReq accesses 
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;mshr miss rate for demand accesses 
system.cpu03.dcache.demand_mshr_miss_rate::total;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;mshr miss rate for demand accesses 
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;mshr miss rate for overall accesses 
system.cpu03.dcache.overall_mshr_miss_rate::total;0.038266;0.052256;0.052358;0.048377;0.046732;0.039465;mshr miss rate for overall accesses 
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data;47652.184187;48313.283666;60736.631728;49059.326216;60792.160243;62105.163918;average ReadReq mshr miss latency 
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total;47652.184187;48313.283666;60736.631728;49059.326216;60792.160243;62105.163918;average ReadReq mshr miss latency 
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data;44067.277966;39605.328607;63406.575000;43717.922503;72614.979888;40409.742424;average WriteReq mshr miss latency 
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total;44067.277966;39605.328607;63406.575000;43717.922503;72614.979888;40409.742424;average WriteReq mshr miss latency 
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data;48288.797252;41923.398727;60066.642857;43165.089533;48165.484182;51661.285714;average LoadLockedReq mshr miss latency 
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total;48288.797252;41923.398727;60066.642857;43165.089533;48165.484182;51661.285714;average LoadLockedReq mshr miss latency 
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data;27265.714681;35651.188202;28991.562500;35587.623780;34071.513430;27677;average StoreCondReq mshr miss latency 
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total;27265.714681;35651.188202;28991.562500;35587.623780;34071.513430;27677;average StoreCondReq mshr miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data;47232.971741;47344.702274;61181.560478;48279.003405;64995.033694;60723.023166;average overall mshr miss latency 
system.cpu03.dcache.demand_avg_mshr_miss_latency::total;47232.971741;47344.702274;61181.560478;48279.003405;64995.033694;60723.023166;average overall mshr miss latency 
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data;47232.971741;47344.702274;61181.560478;48279.003405;64995.033694;60723.023166;average overall mshr miss latency 
system.cpu03.dcache.overall_avg_mshr_miss_latency::total;47232.971741;47344.702274;61181.560478;48279.003405;64995.033694;60723.023166;average overall mshr miss latency 
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu03.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu04.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu04.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu04.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu04.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu04.dtb.read_hits;3479508;22759505;148429;1203455;1352366;52592;DTB read hits 
system.cpu04.dtb.read_misses;3189;950;371;629;2145;86;DTB read misses 
system.cpu04.dtb.read_acv;14;0;0;0;0;0;DTB read access violations 
system.cpu04.dtb.read_accesses;211528;219505;34037;339458;601990;10999;DTB read accesses 
system.cpu04.dtb.write_hits;1583531;7826568;112626;552645;631451;37183;DTB write hits 
system.cpu04.dtb.write_misses;294;655;106;134;12823;14;DTB write misses 
system.cpu04.dtb.write_acv;37;0;5;14;14;7;DTB write access violations 
system.cpu04.dtb.write_accesses;92188;77533;15515;179222;258146;6624;DTB write accesses 
system.cpu04.dtb.data_hits;5063039;30586073;261055;1756100;1983817;89775;DTB hits 
system.cpu04.dtb.data_misses;3483;1605;477;763;14968;100;DTB misses 
system.cpu04.dtb.data_acv;51;0;5;14;14;7;DTB access violations 
system.cpu04.dtb.data_accesses;303716;297038;49552;518680;860136;17623;DTB accesses 
system.cpu04.itb.fetch_hits;2292651;4664553;178327;1821867;5909359;60956;ITB hits 
system.cpu04.itb.fetch_misses;1343;115;152;392;412;92;ITB misses 
system.cpu04.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu04.itb.fetch_accesses;2293994;4664668;178479;1822259;5909771;61048;ITB accesses 
system.cpu04.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu04.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu04.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu04.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu04.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu04.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu04.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu04.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu04.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu04.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu04.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu04.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu04.numCycles;644632535;1014355472;7036868;49914587;44555773;2399035;number of cpu cycles simulated 
system.cpu04.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu04.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu04.committedInsts;15765136;103565948;768602;5473938;9011570;255015;Number of instructions committed 
system.cpu04.committedOps;15765136;103565948;768602;5473938;9011570;255015;Number of ops (including micro ops) committed 
system.cpu04.num_int_alu_accesses;15193659;101256869;743962;5158906;5364096;246554;Number of integer alu accesses 
system.cpu04.num_fp_alu_accesses;31615;805767;3752;481468;3595900;329;Number of float alu accesses 
system.cpu04.num_func_calls;574679;3691247;20167;148883;113546;7565;number of times a function call or return occured 
system.cpu04.num_conditional_control_insts;1595028;12254129;82050;666569;691074;26385;number of instructions that are conditional controls 
system.cpu04.num_int_insts;15193659;101256869;743962;5158906;5364096;246554;number of integer instructions 
system.cpu04.num_fp_insts;31615;805767;3752;481468;3595900;329;number of float instructions 
system.cpu04.num_int_register_reads;20693134;140928364;1054190;7574808;10831075;339821;number of times the integer registers were read 
system.cpu04.num_int_register_writes;11864767;79340961;541041;3692794;3943520;180488;number of times the integer registers were written 
system.cpu04.num_fp_register_reads;20202;576158;2433;464786;6098256;168;number of times the floating registers were read 
system.cpu04.num_fp_register_writes;20005;501379;2420;378678;3551572;136;number of times the floating registers were written 
system.cpu04.num_mem_refs;5077466;30675549;262317;1761389;2003654;90061;number of memory refs 
system.cpu04.num_load_insts;3486138;22803145;149278;1206370;1357813;52791;Number of load instructions 
system.cpu04.num_store_insts;1591328;7872404;113039;555019;645841;37270;Number of store instructions 
system.cpu04.num_idle_cycles;600592044.252502;730551788.139259;4771601.429273;34704276.749930;21515900.499952;1660088.282229;Number of idle cycles 
system.cpu04.num_busy_cycles;44040490.747498;283803683.860741;2265266.570727;15210310.250070;23039872.500048;738946.717771;Number of busy cycles 
system.cpu04.not_idle_fraction;0.068319;0.279787;0.321914;0.304727;0.517102;0.308018;Percentage of non-idle cycles 
system.cpu04.idle_fraction;0.931681;0.720213;0.678086;0.695273;0.482898;0.691982;Percentage of idle cycles 
system.cpu04.Branches;2460068;17360016;109960;871484;849332;36652;Number of branches fetched 
system.cpu04.op_class::No_OpClass;95611;222034;10483;38799;71756;3345;Class of executed instruction 
system.cpu04.op_class::IntAlu;9980281;70702155;475772;3378626;3218147;154500;Class of executed instruction 
system.cpu04.op_class::IntMult;53893;367118;1826;13308;9580;475;Class of executed instruction 
system.cpu04.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::FloatAdd;9197;113577;1176;99560;1810245;33;Class of executed instruction 
system.cpu04.op_class::FloatCmp;0;11281;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::FloatCvt;0;4028;0;4113;10;0;Class of executed instruction 
system.cpu04.op_class::FloatMult;0;26341;0;85248;1697581;0;Class of executed instruction 
system.cpu04.op_class::FloatDiv;1771;5425;227;2344;227;0;Class of executed instruction 
system.cpu04.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::MemRead;3540460;23024241;152089;1223097;1368244;53977;Class of executed instruction 
system.cpu04.op_class::MemWrite;1591790;7889802;113169;556395;646440;37554;Class of executed instruction 
system.cpu04.op_class::IprAccess;495667;1201551;14342;73225;204322;5238;Class of executed instruction 
system.cpu04.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::total;15768670;103567553;769084;5474715;9026552;255122;Class of executed instruction 
system.cpu04.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu04.kern.inst.quiesce;8847;11438;57;512;310;20;number of quiesce instructions executed 
system.cpu04.kern.inst.hwrei;115290;268573;2575;15492;26936;1073;number of hwrei instructions executed 
system.cpu04.kern.ipl_count::0;25703;69433;547;3855;3088;292;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::22;6039;10403;72;511;456;25;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::30;89;4014;2;167;154;1;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::31;65698;140531;1039;7515;6256;480;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::total;97529;224381;1660;12048;9954;798;number of times we switched to this ipl 
system.cpu04.kern.ipl_good::0;25693;69433;545;3853;3086;292;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::22;6039;10403;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::30;89;4014;2;167;154;1;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::31;25604;65439;543;3686;2991;291;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::total;57425;149289;1162;8217;6687;609;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_ticks::0;5690127990000;7762236130000;66571780000;415143050000;381961080000;21857830000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::22;22219970000;37727400000;270860000;1865660000;1670250000;95890000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::30;881270000;28219850000;17080000;1559700000;1331800000;11170000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::31;733095840000;2315371340000;3495030000;80577450000;60594980000;2039020000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::total;6446325070000;10143554720000;70354750000;499145860000;445558110000;24003910000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_used::0;0.999611;1;0.996344;0.999481;0.999352;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::31;0.389723;0.465655;0.522618;0.490486;0.478101;0.606250;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::total;0.588799;0.665337;0.700000;0.682022;0.671790;0.763158;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.syscall::3;10;;1;2;2;1;number of syscalls executed 
system.cpu04.kern.syscall::6;10;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::17;5;;1;1;3;;number of syscalls executed 
system.cpu04.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::23;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::33;3;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::45;18;;3;3;3;;number of syscalls executed 
system.cpu04.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::59;2;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::71;27;;4;4;4;;number of syscalls executed 
system.cpu04.kern.syscall::74;9;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::132;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::total;101;2;12;18;20;2;number of syscalls executed 
system.cpu04.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wripir;190;5719;63;411;100;1;number of callpals executed 
system.cpu04.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::swpctx;382;8354;55;379;283;13;number of callpals executed 
system.cpu04.kern.callpal::tbi;13;11;;3;7;1;number of callpals executed 
system.cpu04.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu04.kern.callpal::swpipl;84798;188893;1413;10197;8394;728;number of callpals executed 
system.cpu04.kern.callpal::rdps;12103;21195;145;1025;916;50;number of callpals executed 
system.cpu04.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wrusp;3;;1;1;1;;number of callpals executed 
system.cpu04.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu04.kern.callpal::rti;6602;21088;173;1173;956;44;number of callpals executed 
system.cpu04.kern.callpal::callsys;131;6636;15;400;179;10;number of callpals executed 
system.cpu04.kern.callpal::imb;45;1;2;3;3;;number of callpals executed 
system.cpu04.kern.callpal::rdunique;1;556;;52;98;;number of callpals executed 
system.cpu04.kern.callpal::total;104282;252453;1867;13645;10938;848;number of callpals executed 
system.cpu04.kern.mode_switch::kernel;6986;29442;227;1552;1239;58;number of protection mode switches 
system.cpu04.kern.mode_switch::user;497;6745;103;539;553;19;number of protection mode switches 
system.cpu04.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu04.kern.mode_switch_good::kernel;0.071142;0.229094;0.449339;0.347294;0.446328;0.344828;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::total;0.132834;0.372786;0.621212;0.515543;0.617188;0.506494;fraction of useful protection mode switches 
system.cpu04.kern.mode_ticks::kernel;6355094050000;10075368600000;164443330000;455334360000;310455540000;4810920000;number of ticks spent at the given mode 
system.cpu04.kern.mode_ticks::user;26851930000;34236800000;4239790000;43811500000;135102570000;1501630000;number of ticks spent at the given mode 
system.cpu04.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu04.kern.swap_context;383;8354;55;379;283;13;number of times the context was actually changed 
system.cpu04.icache.tags.replacements;56166;574113;6144;27249;27812;3392;number of replacements 
system.cpu04.icache.tags.tagsinuse;395.855407;511.993745;511.949450;511.994525;511.992184;511.999600;Cycle average of tags in use 
system.cpu04.icache.tags.total_refs;15596749;90586034;13075171;5498035;9003581;406684;Total number of references to valid blocks. 
system.cpu04.icache.tags.sampled_refs;56166;574113;6144;27249;27812;3904;Sample count of references to valid blocks. 
system.cpu04.icache.tags.avg_refs;277.690222;157.784328;2128.120280;201.770157;323.730081;104.171107;Average number of references to valid blocks. 
system.cpu04.icache.tags.warmup_cycle;6147541222500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu04.icache.tags.occ_blocks::cpu04.inst;395.855407;511.993745;511.949450;511.994525;511.992184;511.999600;Average occupied blocks per requestor 
system.cpu04.icache.tags.occ_percent::cpu04.inst;0.773155;0.999988;0.999901;0.999989;0.999985;0.999999;Average percentage of cache occupancy 
system.cpu04.icache.tags.occ_percent::total;0.773155;0.999988;0.999901;0.999989;0.999985;0.999999;Average percentage of cache occupancy 
system.cpu04.icache.tags.occ_task_id_blocks::1024;511;512;511;512;511;512;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::2;2;2;39;22;24;2;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::4;509;482;142;159;147;510;Occupied blocks per task id 
system.cpu04.icache.tags.occ_task_id_percent::1024;0.998047;1;0.998047;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu04.icache.tags.tag_accesses;31594065;207709220;1544315;10976682;18080917;513635;Number of tag accesses 
system.cpu04.icache.tags.data_accesses;31594065;207709220;1544315;10976682;18080917;513635;Number of data accesses 
system.cpu04.icache.ReadReq_hits::cpu04.inst;15711945;102993439;762940;5447463;8998739;251728;number of ReadReq hits 
system.cpu04.icache.ReadReq_hits::total;15711945;102993439;762940;5447463;8998739;251728;number of ReadReq hits 
system.cpu04.icache.demand_hits::cpu04.inst;15711945;102993439;762940;5447463;8998739;251728;number of demand (read+write) hits 
system.cpu04.icache.demand_hits::total;15711945;102993439;762940;5447463;8998739;251728;number of demand (read+write) hits 
system.cpu04.icache.overall_hits::cpu04.inst;15711945;102993439;762940;5447463;8998739;251728;number of overall hits 
system.cpu04.icache.overall_hits::total;15711945;102993439;762940;5447463;8998739;251728;number of overall hits 
system.cpu04.icache.ReadReq_misses::cpu04.inst;56725;574114;6145;27252;27813;3393;number of ReadReq misses 
system.cpu04.icache.ReadReq_misses::total;56725;574114;6145;27252;27813;3393;number of ReadReq misses 
system.cpu04.icache.demand_misses::cpu04.inst;56725;574114;6145;27252;27813;3393;number of demand (read+write) misses 
system.cpu04.icache.demand_misses::total;56725;574114;6145;27252;27813;3393;number of demand (read+write) misses 
system.cpu04.icache.overall_misses::cpu04.inst;56725;574114;6145;27252;27813;3393;number of overall misses 
system.cpu04.icache.overall_misses::total;56725;574114;6145;27252;27813;3393;number of overall misses 
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst;5731770750;56958392991;605705250;2697612499;2816029748;330846500;number of ReadReq miss cycles 
system.cpu04.icache.ReadReq_miss_latency::total;5731770750;56958392991;605705250;2697612499;2816029748;330846500;number of ReadReq miss cycles 
system.cpu04.icache.demand_miss_latency::cpu04.inst;5731770750;56958392991;605705250;2697612499;2816029748;330846500;number of demand (read+write) miss cycles 
system.cpu04.icache.demand_miss_latency::total;5731770750;56958392991;605705250;2697612499;2816029748;330846500;number of demand (read+write) miss cycles 
system.cpu04.icache.overall_miss_latency::cpu04.inst;5731770750;56958392991;605705250;2697612499;2816029748;330846500;number of overall miss cycles 
system.cpu04.icache.overall_miss_latency::total;5731770750;56958392991;605705250;2697612499;2816029748;330846500;number of overall miss cycles 
system.cpu04.icache.ReadReq_accesses::cpu04.inst;15768670;103567553;769085;5474715;9026552;255121;number of ReadReq accesses(hits+misses) 
system.cpu04.icache.ReadReq_accesses::total;15768670;103567553;769085;5474715;9026552;255121;number of ReadReq accesses(hits+misses) 
system.cpu04.icache.demand_accesses::cpu04.inst;15768670;103567553;769085;5474715;9026552;255121;number of demand (read+write) accesses 
system.cpu04.icache.demand_accesses::total;15768670;103567553;769085;5474715;9026552;255121;number of demand (read+write) accesses 
system.cpu04.icache.overall_accesses::cpu04.inst;15768670;103567553;769085;5474715;9026552;255121;number of overall (read+write) accesses 
system.cpu04.icache.overall_accesses::total;15768670;103567553;769085;5474715;9026552;255121;number of overall (read+write) accesses 
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;miss rate for ReadReq accesses 
system.cpu04.icache.ReadReq_miss_rate::total;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;miss rate for ReadReq accesses 
system.cpu04.icache.demand_miss_rate::cpu04.inst;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;miss rate for demand accesses 
system.cpu04.icache.demand_miss_rate::total;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;miss rate for demand accesses 
system.cpu04.icache.overall_miss_rate::cpu04.inst;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;miss rate for overall accesses 
system.cpu04.icache.overall_miss_rate::total;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;miss rate for overall accesses 
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst;101044.878801;99210.945894;98568.795769;98987.688940;101248.687592;97508.547009;average ReadReq miss latency 
system.cpu04.icache.ReadReq_avg_miss_latency::total;101044.878801;99210.945894;98568.795769;98987.688940;101248.687592;97508.547009;average ReadReq miss latency 
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst;101044.878801;99210.945894;98568.795769;98987.688940;101248.687592;97508.547009;average overall miss latency 
system.cpu04.icache.demand_avg_miss_latency::total;101044.878801;99210.945894;98568.795769;98987.688940;101248.687592;97508.547009;average overall miss latency 
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst;101044.878801;99210.945894;98568.795769;98987.688940;101248.687592;97508.547009;average overall miss latency 
system.cpu04.icache.overall_avg_miss_latency::total;101044.878801;99210.945894;98568.795769;98987.688940;101248.687592;97508.547009;average overall miss latency 
system.cpu04.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu04.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst;56725;574114;6145;27252;27813;3393;number of ReadReq MSHR misses 
system.cpu04.icache.ReadReq_mshr_misses::total;56725;574114;6145;27252;27813;3393;number of ReadReq MSHR misses 
system.cpu04.icache.demand_mshr_misses::cpu04.inst;56725;574114;6145;27252;27813;3393;number of demand (read+write) MSHR misses 
system.cpu04.icache.demand_mshr_misses::total;56725;574114;6145;27252;27813;3393;number of demand (read+write) MSHR misses 
system.cpu04.icache.overall_mshr_misses::cpu04.inst;56725;574114;6145;27252;27813;3393;number of overall MSHR misses 
system.cpu04.icache.overall_mshr_misses::total;56725;574114;6145;27252;27813;3393;number of overall MSHR misses 
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst;4271174250;42139843009;446766750;1991967501;2096765252;244199500;number of ReadReq MSHR miss cycles 
system.cpu04.icache.ReadReq_mshr_miss_latency::total;4271174250;42139843009;446766750;1991967501;2096765252;244199500;number of ReadReq MSHR miss cycles 
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst;4271174250;42139843009;446766750;1991967501;2096765252;244199500;number of demand (read+write) MSHR miss cycles 
system.cpu04.icache.demand_mshr_miss_latency::total;4271174250;42139843009;446766750;1991967501;2096765252;244199500;number of demand (read+write) MSHR miss cycles 
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst;4271174250;42139843009;446766750;1991967501;2096765252;244199500;number of overall MSHR miss cycles 
system.cpu04.icache.overall_mshr_miss_latency::total;4271174250;42139843009;446766750;1991967501;2096765252;244199500;number of overall MSHR miss cycles 
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;mshr miss rate for ReadReq accesses 
system.cpu04.icache.ReadReq_mshr_miss_rate::total;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;mshr miss rate for ReadReq accesses 
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;mshr miss rate for demand accesses 
system.cpu04.icache.demand_mshr_miss_rate::total;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;mshr miss rate for demand accesses 
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;mshr miss rate for overall accesses 
system.cpu04.icache.overall_mshr_miss_rate::total;0.003597;0.005543;0.007990;0.004978;0.003081;0.013300;mshr miss rate for overall accesses 
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst;75296.152490;73399.782986;72704.109032;73094.360084;75387.957142;71971.559092;average ReadReq mshr miss latency 
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total;75296.152490;73399.782986;72704.109032;73094.360084;75387.957142;71971.559092;average ReadReq mshr miss latency 
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst;75296.152490;73399.782986;72704.109032;73094.360084;75387.957142;71971.559092;average overall mshr miss latency 
system.cpu04.icache.demand_avg_mshr_miss_latency::total;75296.152490;73399.782986;72704.109032;73094.360084;75387.957142;71971.559092;average overall mshr miss latency 
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst;75296.152490;73399.782986;72704.109032;73094.360084;75387.957142;71971.559092;average overall mshr miss latency 
system.cpu04.icache.overall_avg_mshr_miss_latency::total;75296.152490;73399.782986;72704.109032;73094.360084;75387.957142;71971.559092;average overall mshr miss latency 
system.cpu04.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu04.dcache.tags.replacements;115228;1107714;14513;49803;73954;5163;number of replacements 
system.cpu04.dcache.tags.tagsinuse;494.400601;822.472924;778.984543;809.304652;952.072623;999.526201;Cycle average of tags in use 
system.cpu04.dcache.tags.total_refs;4769036;26794454;2680814;1703374;1900708;109031;Total number of references to valid blocks. 
system.cpu04.dcache.tags.sampled_refs;115228;1107714;14513;49803;73954;6151;Sample count of references to valid blocks. 
system.cpu04.dcache.tags.avg_refs;41.387822;24.188964;184.718115;34.202237;25.701220;17.725736;Average number of references to valid blocks. 
system.cpu04.dcache.tags.warmup_cycle;6145253178750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu04.dcache.tags.occ_blocks::cpu04.data;494.400601;822.472924;778.984543;809.304652;952.072623;999.526201;Average occupied blocks per requestor 
system.cpu04.dcache.tags.occ_percent::cpu04.data;0.482813;0.803196;0.760727;0.790337;0.929758;0.976100;Average percentage of cache occupancy 
system.cpu04.dcache.tags.occ_percent::total;0.482813;0.803196;0.760727;0.790337;0.929758;0.976100;Average percentage of cache occupancy 
system.cpu04.dcache.tags.occ_task_id_blocks::1024;811;700;1023;1024;1023;988;Occupied blocks per task id 
system.cpu04.dcache.tags.age_task_id_blocks_1024::3;3;13;59;66;102;3;Occupied blocks per task id 
system.cpu04.dcache.tags.age_task_id_blocks_1024::4;808;687;14;6;10;985;Occupied blocks per task id 
system.cpu04.dcache.tags.occ_task_id_percent::1024;0.791992;0.683594;0.999023;1;0.999023;0.964844;Percentage of cache occupancy per task id 
system.cpu04.dcache.tags.tag_accesses;10280347;62703350;538657;3578065;4058237;185137;Number of tag accesses 
system.cpu04.dcache.tags.data_accesses;10280347;62703350;538657;3578065;4058237;185137;Number of data accesses 
system.cpu04.dcache.ReadReq_hits::cpu04.data;3251445;21317888;138208;1149254;1294959;48525;number of ReadReq hits 
system.cpu04.dcache.ReadReq_hits::total;3251445;21317888;138208;1149254;1294959;48525;number of ReadReq hits 
system.cpu04.dcache.WriteReq_hits::cpu04.data;1506606;7510886;103914;527936;588618;34176;number of WriteReq hits 
system.cpu04.dcache.WriteReq_hits::total;1506606;7510886;103914;527936;588618;34176;number of WriteReq hits 
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data;47138;90932;1568;5928;6084;719;number of LoadLockedReq hits 
system.cpu04.dcache.LoadLockedReq_hits::total;47138;90932;1568;5928;6084;719;number of LoadLockedReq hits 
system.cpu04.dcache.StoreCondReq_hits::cpu04.data;20606;61310;1433;4638;4200;695;number of StoreCondReq hits 
system.cpu04.dcache.StoreCondReq_hits::total;20606;61310;1433;4638;4200;695;number of StoreCondReq hits 
system.cpu04.dcache.demand_hits::cpu04.data;4758051;28828774;242122;1677190;1883577;82701;number of demand (read+write) hits 
system.cpu04.dcache.demand_hits::total;4758051;28828774;242122;1677190;1883577;82701;number of demand (read+write) hits 
system.cpu04.dcache.overall_hits::cpu04.data;4758051;28828774;242122;1677190;1883577;82701;number of overall hits 
system.cpu04.dcache.overall_hits::total;4758051;28828774;242122;1677190;1883577;82701;number of overall hits 
system.cpu04.dcache.ReadReq_misses::cpu04.data;181382;1350509;8922;48534;53012;3355;number of ReadReq misses 
system.cpu04.dcache.ReadReq_misses::total;181382;1350509;8922;48534;53012;3355;number of ReadReq misses 
system.cpu04.dcache.WriteReq_misses::cpu04.data;23654;191610;6939;16978;35187;2180;number of WriteReq misses 
system.cpu04.dcache.WriteReq_misses::total;23654;191610;6939;16978;35187;2180;number of WriteReq misses 
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data;2886;42866;209;2025;1613;106;number of LoadLockedReq misses 
system.cpu04.dcache.LoadLockedReq_misses::total;2886;42866;209;2025;1613;106;number of LoadLockedReq misses 
system.cpu04.dcache.StoreCondReq_misses::cpu04.data;6798;65703;182;2698;2043;44;number of StoreCondReq misses 
system.cpu04.dcache.StoreCondReq_misses::total;6798;65703;182;2698;2043;44;number of StoreCondReq misses 
system.cpu04.dcache.demand_misses::cpu04.data;205036;1542119;15861;65512;88199;5535;number of demand (read+write) misses 
system.cpu04.dcache.demand_misses::total;205036;1542119;15861;65512;88199;5535;number of demand (read+write) misses 
system.cpu04.dcache.overall_misses::cpu04.data;205036;1542119;15861;65512;88199;5535;number of overall misses 
system.cpu04.dcache.overall_misses::total;205036;1542119;15861;65512;88199;5535;number of overall misses 
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data;14022756701;96647424548;854406052;3738185486;4731567347;300277468;number of ReadReq miss cycles 
system.cpu04.dcache.ReadReq_miss_latency::total;14022756701;96647424548;854406052;3738185486;4731567347;300277468;number of ReadReq miss cycles 
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data;1844102169;12106314591;666548864;1391490217;3471618904;212463952;number of WriteReq miss cycles 
system.cpu04.dcache.WriteReq_miss_latency::total;1844102169;12106314591;666548864;1391490217;3471618904;212463952;number of WriteReq miss cycles 
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data;226706801;2731255598;17372000;138452988;114515370;10466250;number of LoadLockedReq miss cycles 
system.cpu04.dcache.LoadLockedReq_miss_latency::total;226706801;2731255598;17372000;138452988;114515370;10466250;number of LoadLockedReq miss cycles 
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data;339426991;3978628627;10204941;162410482;118834529;2486987;number of StoreCondReq miss cycles 
system.cpu04.dcache.StoreCondReq_miss_latency::total;339426991;3978628627;10204941;162410482;118834529;2486987;number of StoreCondReq miss cycles 
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data;59864000;7862000;648000;1152000;5470000;144000;number of StoreCondFailReq miss cycles 
system.cpu04.dcache.StoreCondFailReq_miss_latency::total;59864000;7862000;648000;1152000;5470000;144000;number of StoreCondFailReq miss cycles 
system.cpu04.dcache.demand_miss_latency::cpu04.data;15866858870;108753739139;1520954916;5129675703;8203186251;512741420;number of demand (read+write) miss cycles 
system.cpu04.dcache.demand_miss_latency::total;15866858870;108753739139;1520954916;5129675703;8203186251;512741420;number of demand (read+write) miss cycles 
system.cpu04.dcache.overall_miss_latency::cpu04.data;15866858870;108753739139;1520954916;5129675703;8203186251;512741420;number of overall miss cycles 
system.cpu04.dcache.overall_miss_latency::total;15866858870;108753739139;1520954916;5129675703;8203186251;512741420;number of overall miss cycles 
system.cpu04.dcache.ReadReq_accesses::cpu04.data;3432827;22668397;147130;1197788;1347971;51880;number of ReadReq accesses(hits+misses) 
system.cpu04.dcache.ReadReq_accesses::total;3432827;22668397;147130;1197788;1347971;51880;number of ReadReq accesses(hits+misses) 
system.cpu04.dcache.WriteReq_accesses::cpu04.data;1530260;7702496;110853;544914;623805;36356;number of WriteReq accesses(hits+misses) 
system.cpu04.dcache.WriteReq_accesses::total;1530260;7702496;110853;544914;623805;36356;number of WriteReq accesses(hits+misses) 
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data;50024;133798;1777;7953;7697;825;number of LoadLockedReq accesses(hits+misses) 
system.cpu04.dcache.LoadLockedReq_accesses::total;50024;133798;1777;7953;7697;825;number of LoadLockedReq accesses(hits+misses) 
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data;27404;127013;1615;7336;6243;739;number of StoreCondReq accesses(hits+misses) 
system.cpu04.dcache.StoreCondReq_accesses::total;27404;127013;1615;7336;6243;739;number of StoreCondReq accesses(hits+misses) 
system.cpu04.dcache.demand_accesses::cpu04.data;4963087;30370893;257983;1742702;1971776;88236;number of demand (read+write) accesses 
system.cpu04.dcache.demand_accesses::total;4963087;30370893;257983;1742702;1971776;88236;number of demand (read+write) accesses 
system.cpu04.dcache.overall_accesses::cpu04.data;4963087;30370893;257983;1742702;1971776;88236;number of overall (read+write) accesses 
system.cpu04.dcache.overall_accesses::total;4963087;30370893;257983;1742702;1971776;88236;number of overall (read+write) accesses 
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data;0.052838;0.059577;0.060640;0.040520;0.039327;0.064668;miss rate for ReadReq accesses 
system.cpu04.dcache.ReadReq_miss_rate::total;0.052838;0.059577;0.060640;0.040520;0.039327;0.064668;miss rate for ReadReq accesses 
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data;0.015458;0.024876;0.062596;0.031157;0.056407;0.059963;miss rate for WriteReq accesses 
system.cpu04.dcache.WriteReq_miss_rate::total;0.015458;0.024876;0.062596;0.031157;0.056407;0.059963;miss rate for WriteReq accesses 
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data;0.057692;0.320378;0.117614;0.254621;0.209562;0.128485;miss rate for LoadLockedReq accesses 
system.cpu04.dcache.LoadLockedReq_miss_rate::total;0.057692;0.320378;0.117614;0.254621;0.209562;0.128485;miss rate for LoadLockedReq accesses 
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data;0.248066;0.517294;0.112693;0.367775;0.327247;0.059540;miss rate for StoreCondReq accesses 
system.cpu04.dcache.StoreCondReq_miss_rate::total;0.248066;0.517294;0.112693;0.367775;0.327247;0.059540;miss rate for StoreCondReq accesses 
system.cpu04.dcache.demand_miss_rate::cpu04.data;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;miss rate for demand accesses 
system.cpu04.dcache.demand_miss_rate::total;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;miss rate for demand accesses 
system.cpu04.dcache.overall_miss_rate::cpu04.data;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;miss rate for overall accesses 
system.cpu04.dcache.overall_miss_rate::total;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;miss rate for overall accesses 
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data;77310.630057;71563.702684;95763.960099;77021.994602;89254.647004;89501.480775;average ReadReq miss latency 
system.cpu04.dcache.ReadReq_avg_miss_latency::total;77310.630057;71563.702684;95763.960099;77021.994602;89254.647004;89501.480775;average ReadReq miss latency 
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data;77961.535850;63182.060388;96058.346159;81958.429556;98661.974707;97460.528440;average WriteReq miss latency 
system.cpu04.dcache.WriteReq_avg_miss_latency::total;77961.535850;63182.060388;96058.346159;81958.429556;98661.974707;97460.528440;average WriteReq miss latency 
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data;78553.985100;63716.129287;83119.617225;68371.845926;70995.269684;98738.207547;average LoadLockedReq miss latency 
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total;78553.985100;63716.129287;83119.617225;68371.845926;70995.269684;98738.207547;average LoadLockedReq miss latency 
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data;49930.419388;60554.748292;56071.104396;60196.620460;58166.680861;56522.431818;average StoreCondReq miss latency 
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total;49930.419388;60554.748292;56071.104396;60196.620460;58166.680861;56522.431818;average StoreCondReq miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data;77385.721873;70522.274312;95892.750520;78301.314309;93007.701346;92636.209575;average overall miss latency 
system.cpu04.dcache.demand_avg_miss_latency::total;77385.721873;70522.274312;95892.750520;78301.314309;93007.701346;92636.209575;average overall miss latency 
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data;77385.721873;70522.274312;95892.750520;78301.314309;93007.701346;92636.209575;average overall miss latency 
system.cpu04.dcache.overall_avg_miss_latency::total;77385.721873;70522.274312;95892.750520;78301.314309;93007.701346;92636.209575;average overall miss latency 
system.cpu04.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu04.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu04.dcache.writebacks::writebacks;19087;86421;7128;16331;34931;2971;number of writebacks 
system.cpu04.dcache.writebacks::total;19087;86421;7128;16331;34931;2971;number of writebacks 
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data;181382;1350509;8922;48534;53012;3355;number of ReadReq MSHR misses 
system.cpu04.dcache.ReadReq_mshr_misses::total;181382;1350509;8922;48534;53012;3355;number of ReadReq MSHR misses 
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data;23654;191610;6939;16978;35187;2180;number of WriteReq MSHR misses 
system.cpu04.dcache.WriteReq_mshr_misses::total;23654;191610;6939;16978;35187;2180;number of WriteReq MSHR misses 
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data;2886;42866;209;2025;1613;106;number of LoadLockedReq MSHR misses 
system.cpu04.dcache.LoadLockedReq_mshr_misses::total;2886;42866;209;2025;1613;106;number of LoadLockedReq MSHR misses 
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data;6798;65670;182;2698;2042;44;number of StoreCondReq MSHR misses 
system.cpu04.dcache.StoreCondReq_mshr_misses::total;6798;65670;182;2698;2042;44;number of StoreCondReq MSHR misses 
system.cpu04.dcache.demand_mshr_misses::cpu04.data;205036;1542119;15861;65512;88199;5535;number of demand (read+write) MSHR misses 
system.cpu04.dcache.demand_mshr_misses::total;205036;1542119;15861;65512;88199;5535;number of demand (read+write) MSHR misses 
system.cpu04.dcache.overall_mshr_misses::cpu04.data;205036;1542119;15861;65512;88199;5535;number of overall MSHR misses 
system.cpu04.dcache.overall_mshr_misses::total;205036;1542119;15861;65512;88199;5535;number of overall MSHR misses 
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data;9258522299;65365346452;621166948;2573553514;3397875653;213777532;number of ReadReq MSHR miss cycles 
system.cpu04.dcache.ReadReq_mshr_miss_latency::total;9258522299;65365346452;621166948;2573553514;3397875653;213777532;number of ReadReq MSHR miss cycles 
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data;1194226831;7108757409;496317136;969028783;2578415096;157323048;number of WriteReq MSHR miss cycles 
system.cpu04.dcache.WriteReq_mshr_miss_latency::total;1194226831;7108757409;496317136;969028783;2578415096;157323048;number of WriteReq MSHR miss cycles 
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data;153678199;1781200402;12210000;92394012;77230630;7700750;number of LoadLockedReq MSHR miss cycles 
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total;153678199;1781200402;12210000;92394012;77230630;7700750;number of LoadLockedReq MSHR miss cycles 
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data;164154009;2403185373;5772059;97864518;70379471;1423013;number of StoreCondReq MSHR miss cycles 
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total;164154009;2403185373;5772059;97864518;70379471;1423013;number of StoreCondReq MSHR miss cycles 
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data;43320000;5530000;450000;800000;3930000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total;43320000;5530000;450000;800000;3930000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data;10452749130;72474103861;1117484084;3542582297;5976290749;371100580;number of demand (read+write) MSHR miss cycles 
system.cpu04.dcache.demand_mshr_miss_latency::total;10452749130;72474103861;1117484084;3542582297;5976290749;371100580;number of demand (read+write) MSHR miss cycles 
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data;10452749130;72474103861;1117484084;3542582297;5976290749;371100580;number of overall MSHR miss cycles 
system.cpu04.dcache.overall_mshr_miss_latency::total;10452749130;72474103861;1117484084;3542582297;5976290749;371100580;number of overall MSHR miss cycles 
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency::cpu04.data;18063000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency::total;18063000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency::cpu04.data;5100932000;8122152000;69231000;478676000;349555000;18099000;number of WriteReq MSHR uncacheable cycles 
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency::total;5100932000;8122152000;69231000;478676000;349555000;18099000;number of WriteReq MSHR uncacheable cycles 
system.cpu04.dcache.overall_mshr_uncacheable_latency::cpu04.data;5118995000;8122152000;69231000;478676000;349555000;18099000;number of overall MSHR uncacheable cycles 
system.cpu04.dcache.overall_mshr_uncacheable_latency::total;5118995000;8122152000;69231000;478676000;349555000;18099000;number of overall MSHR uncacheable cycles 
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data;0.052838;0.059577;0.060640;0.040520;0.039327;0.064668;mshr miss rate for ReadReq accesses 
system.cpu04.dcache.ReadReq_mshr_miss_rate::total;0.052838;0.059577;0.060640;0.040520;0.039327;0.064668;mshr miss rate for ReadReq accesses 
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data;0.015458;0.024876;0.062596;0.031157;0.056407;0.059963;mshr miss rate for WriteReq accesses 
system.cpu04.dcache.WriteReq_mshr_miss_rate::total;0.015458;0.024876;0.062596;0.031157;0.056407;0.059963;mshr miss rate for WriteReq accesses 
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data;0.057692;0.320378;0.117614;0.254621;0.209562;0.128485;mshr miss rate for LoadLockedReq accesses 
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total;0.057692;0.320378;0.117614;0.254621;0.209562;0.128485;mshr miss rate for LoadLockedReq accesses 
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data;0.248066;0.517034;0.112693;0.367775;0.327086;0.059540;mshr miss rate for StoreCondReq accesses 
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total;0.248066;0.517034;0.112693;0.367775;0.327086;0.059540;mshr miss rate for StoreCondReq accesses 
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;mshr miss rate for demand accesses 
system.cpu04.dcache.demand_mshr_miss_rate::total;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;mshr miss rate for demand accesses 
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;mshr miss rate for overall accesses 
system.cpu04.dcache.overall_mshr_miss_rate::total;0.041312;0.050776;0.061481;0.037592;0.044731;0.062729;mshr miss rate for overall accesses 
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data;51044.327987;48400.526359;69621.939924;53025.786335;64096.348996;63719.085544;average ReadReq mshr miss latency 
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total;51044.327987;48400.526359;69621.939924;53025.786335;64096.348996;63719.085544;average ReadReq mshr miss latency 
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data;50487.310011;37100.137827;71525.743767;57075.555601;73277.491574;72166.535780;average WriteReq mshr miss latency 
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total;50487.310011;37100.137827;71525.743767;57075.555601;73277.491574;72166.535780;average WriteReq mshr miss latency 
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data;53249.549203;41552.755144;58421.052632;45626.672593;47880.117793;72648.584906;average LoadLockedReq mshr miss latency 
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total;53249.549203;41552.755144;58421.052632;45626.672593;47880.117793;72648.584906;average LoadLockedReq mshr miss latency 
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data;24147.397617;36594.873961;31714.609890;36272.986657;34465.950539;32341.204545;average StoreCondReq mshr miss latency 
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total;24147.397617;36594.873961;31714.609890;36272.986657;34465.950539;32341.204545;average StoreCondReq mshr miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data;50980.067549;46996.440522;70454.831600;54075.318980;67759.166759;67046.175248;average overall mshr miss latency 
system.cpu04.dcache.demand_avg_mshr_miss_latency::total;50980.067549;46996.440522;70454.831600;54075.318980;67759.166759;67046.175248;average overall mshr miss latency 
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data;50980.067549;46996.440522;70454.831600;54075.318980;67759.166759;67046.175248;average overall mshr miss latency 
system.cpu04.dcache.overall_avg_mshr_miss_latency::total;50980.067549;46996.440522;70454.831600;54075.318980;67759.166759;67046.175248;average overall mshr miss latency 
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu04.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu04.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu05.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu05.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu05.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu05.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu05.dtb.read_hits;3906073;21462822;68071;334569;1272171;51693;DTB read hits 
system.cpu05.dtb.read_misses;2033;747;0;324;2017;324;DTB read misses 
system.cpu05.dtb.read_acv;0;0;0;12;12;12;DTB read access violations 
system.cpu05.dtb.read_accesses;158203;208626;0;1832;474358;1820;DTB read accesses 
system.cpu05.dtb.write_hits;1634675;7595530;24612;145662;485719;23258;DTB write hits 
system.cpu05.dtb.write_misses;178;584;0;38;12665;38;DTB write misses 
system.cpu05.dtb.write_acv;16;0;0;9;9;9;DTB write access violations 
system.cpu05.dtb.write_accesses;76627;72920;0;878;176336;875;DTB write accesses 
system.cpu05.dtb.data_hits;5540748;29058352;92683;480231;1757890;74951;DTB hits 
system.cpu05.dtb.data_misses;2211;1331;0;362;14682;362;DTB misses 
system.cpu05.dtb.data_acv;16;0;0;21;21;21;DTB access violations 
system.cpu05.dtb.data_accesses;234830;281546;0;2710;650694;2695;DTB accesses 
system.cpu05.itb.fetch_hits;2068826;4482467;15574;134752;5348936;28788;ITB hits 
system.cpu05.itb.fetch_misses;1245;59;0;125;245;125;ITB misses 
system.cpu05.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu05.itb.fetch_accesses;2070071;4482526;15574;134877;5349181;28913;ITB accesses 
system.cpu05.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu05.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu05.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu05.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu05.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu05.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu05.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu05.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu05.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu05.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu05.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu05.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu05.numCycles;644632534;1014355604;7031122;49920202;44513545;2441262;number of cpu cycles simulated 
system.cpu05.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu05.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu05.committedInsts;17992930;100314874;327543;1604779;8515385;260659;Number of instructions committed 
system.cpu05.committedOps;17992930;100314874;327543;1604779;8515385;260659;Number of ops (including micro ops) committed 
system.cpu05.num_int_alu_accesses;17408825;98091777;319621;1555525;4893430;252448;Number of integer alu accesses 
system.cpu05.num_fp_alu_accesses;13291;790199;134;250;3590749;431;Number of float alu accesses 
system.cpu05.num_func_calls;671297;3629719;12240;58952;98663;7003;number of times a function call or return occured 
system.cpu05.num_conditional_control_insts;1790158;11088136;31966;151213;675824;34539;number of instructions that are conditional controls 
system.cpu05.num_int_insts;17408825;98091777;319621;1555525;4893430;252448;number of integer instructions 
system.cpu05.num_fp_insts;13291;790199;134;250;3590749;431;number of float instructions 
system.cpu05.num_int_register_reads;23847780;137347257;445312;2144089;10117921;337974;number of times the integer registers were read 
system.cpu05.num_int_register_writes;13786756;77590062;258485;1239786;3641165;191876;number of times the integer registers were written 
system.cpu05.num_fp_register_reads;8086;561712;66;120;6094983;219;number of times the floating registers were read 
system.cpu05.num_fp_register_writes;7899;490423;68;121;3548504;223;number of times the floating registers were written 
system.cpu05.num_mem_refs;5551534;29144593;92773;481905;1777204;76098;number of memory refs 
system.cpu05.num_load_insts;3909892;21505684;68081;335446;1277403;52585;Number of load instructions 
system.cpu05.num_store_insts;1641642;7638909;24692;146459;499801;23513;Number of store instructions 
system.cpu05.num_idle_cycles;594915978.928179;739999868.944030;6137992.707640;45543697.832852;23059975.887085;1733198.820959;Number of idle cycles 
system.cpu05.num_busy_cycles;49716555.071821;274355735.055970;893129.292360;4376504.167148;21453569.112915;708063.179041;Number of busy cycles 
system.cpu05.not_idle_fraction;0.077124;0.270473;0.127025;0.087670;0.481956;0.290040;Percentage of non-idle cycles 
system.cpu05.idle_fraction;0.922876;0.729527;0.872975;0.912330;0.518044;0.709960;Percentage of idle cycles 
system.cpu05.Branches;2786344;16111004;49502;236484;816530;44418;Number of branches fetched 
system.cpu05.op_class::No_OpClass;88570;205742;716;7891;53890;3148;Class of executed instruction 
system.cpu05.op_class::IntAlu;11762453;69077601;226855;1060484;2977226;171599;Class of executed instruction 
system.cpu05.op_class::IntMult;66063;368732;1355;6147;10279;552;Class of executed instruction 
system.cpu05.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::FloatAdd;2965;109907;4;43;1809012;29;Class of executed instruction 
system.cpu05.op_class::FloatCmp;0;10722;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::FloatCvt;0;3925;0;0;10;0;Class of executed instruction 
system.cpu05.op_class::FloatMult;0;25722;0;0;1697558;0;Class of executed instruction 
system.cpu05.op_class::FloatDiv;560;5083;0;3;3;3;Class of executed instruction 
system.cpu05.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::MemRead;3958668;21701882;68609;340427;1285502;53855;Class of executed instruction 
system.cpu05.op_class::MemWrite;1642119;7649795;24694;146483;500020;23525;Class of executed instruction 
system.cpu05.op_class::IprAccess;473759;1157094;5310;43684;196588;8331;Class of executed instruction 
system.cpu05.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::total;17995157;100316205;327543;1605162;8530088;261042;Class of executed instruction 
system.cpu05.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu05.kern.inst.quiesce;8880;11681;74;576;332;20;number of quiesce instructions executed 
system.cpu05.kern.inst.hwrei;112349;256377;1302;9851;25640;1268;number of hwrei instructions executed 
system.cpu05.kern.ipl_count::0;24959;66752;298;2234;2714;209;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::22;6035;10401;72;511;456;25;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::30;87;4084;2;68;144;2;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::31;65296;133635;784;5422;5907;397;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::total;96377;214872;1156;8235;9221;633;number of times we switched to this ipl 
system.cpu05.kern.ipl_good::0;24953;66752;298;2234;2714;209;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::22;6035;10401;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::30;87;4084;2;68;144;2;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::31;24866;62682;296;2166;2624;207;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::total;55941;143919;668;4979;5938;443;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_ticks::0;5689606440000;7851234430000;67472870000;480697710000;388871670000;21897690000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::22;22189650000;37849870000;265870000;1865360000;1671830000;93070000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::30;863840000;28684650000;20240000;679350000;1289040000;20730000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::31;733665130000;2225787090000;2552240000;15777060000;53485450000;2401130000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::total;6446325060000;10143556040000;70311220000;499019480000;445317990000;24412620000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_used::0;0.999760;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::31;0.380820;0.469054;0.377551;0.399484;0.444219;0.521411;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::total;0.580439;0.669789;0.577855;0.604614;0.643965;0.699842;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::3;6;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::4;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::6;6;;;1;1;1;number of syscalls executed 
system.cpu05.kern.syscall::17;3;;;;1;;number of syscalls executed 
system.cpu05.kern.syscall::19;4;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::45;10;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::48;1;;;1;1;1;number of syscalls executed 
system.cpu05.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::71;9;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::73;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::74;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::total;63;2;;3;6;3;number of syscalls executed 
system.cpu05.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wripir;64;3520;;;36;1;number of callpals executed 
system.cpu05.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::swpctx;195;8268;2;57;260;60;number of callpals executed 
system.cpu05.kern.callpal::tbi;4;9;;5;9;4;number of callpals executed 
system.cpu05.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu05.kern.callpal::swpipl;83873;179530;1008;7011;7747;512;number of callpals executed 
system.cpu05.kern.callpal::rdps;12072;21432;144;1035;920;52;number of callpals executed 
system.cpu05.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu05.kern.callpal::rti;6381;20871;74;645;882;94;number of callpals executed 
system.cpu05.kern.callpal::callsys;89;6371;;9;147;9;number of callpals executed 
system.cpu05.kern.callpal::imb;58;;;2;2;1;number of callpals executed 
system.cpu05.kern.callpal::rdunique;1;515;;;97;;number of callpals executed 
system.cpu05.kern.callpal::total;102753;240516;1228;8764;10100;733;number of callpals executed 
system.cpu05.kern.mode_switch::kernel;6578;29139;76;703;1141;154;number of protection mode switches 
system.cpu05.kern.mode_switch::user;277;6454;0;68;449;67;number of protection mode switches 
system.cpu05.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu05.kern.mode_switch_good::kernel;0.042110;0.221490;0;0.096728;0.393514;0.435065;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::user;1;1;nan;1;1;1;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::total;0.080817;0.362656;0;0.176394;0.564780;0.606335;fraction of useful protection mode switches 
system.cpu05.kern.mode_ticks::kernel;6406535130000;10031502130000;0;189272540000;684610490000;127990310000;number of ticks spent at the given mode 
system.cpu05.kern.mode_ticks::user;21153810000;32323490000;0;413370000;119637580000;412780000;number of ticks spent at the given mode 
system.cpu05.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu05.kern.swap_context;196;8268;2;57;260;60;number of times the context was actually changed 
system.cpu05.icache.tags.replacements;46617;577417;689;4925;19553;1965;number of replacements 
system.cpu05.icache.tags.tagsinuse;392.891621;512;512;512;512;512;Cycle average of tags in use 
system.cpu05.icache.tags.total_refs;17855641;86647237;397483;13557325;7328382;2597387;Total number of references to valid blocks. 
system.cpu05.icache.tags.sampled_refs;46617;577417;689;4925;19553;2477;Sample count of references to valid blocks. 
system.cpu05.icache.tags.avg_refs;383.028530;150.060073;576.898403;2752.756345;374.795786;1048.601938;Average number of references to valid blocks. 
system.cpu05.icache.tags.warmup_cycle;6385585562500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu05.icache.tags.occ_blocks::cpu05.inst;392.891621;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu05.icache.tags.occ_percent::cpu05.inst;0.767366;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu05.icache.tags.occ_percent::total;0.767366;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu05.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu05.icache.tags.age_task_id_blocks_1024::2;2;14;;9;9;2;Occupied blocks per task id 
system.cpu05.icache.tags.age_task_id_blocks_1024::4;510;498;497;497;497;510;Occupied blocks per task id 
system.cpu05.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu05.icache.tags.tag_accesses;36037507;201209827;655775;3215251;17079727;524049;Number of tag accesses 
system.cpu05.icache.tags.data_accesses;36037507;201209827;655775;3215251;17079727;524049;Number of data accesses 
system.cpu05.icache.ReadReq_hits::cpu05.inst;17947964;99738788;326854;1600238;8510534;259077;number of ReadReq hits 
system.cpu05.icache.ReadReq_hits::total;17947964;99738788;326854;1600238;8510534;259077;number of ReadReq hits 
system.cpu05.icache.demand_hits::cpu05.inst;17947964;99738788;326854;1600238;8510534;259077;number of demand (read+write) hits 
system.cpu05.icache.demand_hits::total;17947964;99738788;326854;1600238;8510534;259077;number of demand (read+write) hits 
system.cpu05.icache.overall_hits::cpu05.inst;17947964;99738788;326854;1600238;8510534;259077;number of overall hits 
system.cpu05.icache.overall_hits::total;17947964;99738788;326854;1600238;8510534;259077;number of overall hits 
system.cpu05.icache.ReadReq_misses::cpu05.inst;47193;577417;689;4925;19553;1965;number of ReadReq misses 
system.cpu05.icache.ReadReq_misses::total;47193;577417;689;4925;19553;1965;number of ReadReq misses 
system.cpu05.icache.demand_misses::cpu05.inst;47193;577417;689;4925;19553;1965;number of demand (read+write) misses 
system.cpu05.icache.demand_misses::total;47193;577417;689;4925;19553;1965;number of demand (read+write) misses 
system.cpu05.icache.overall_misses::cpu05.inst;47193;577417;689;4925;19553;1965;number of overall misses 
system.cpu05.icache.overall_misses::total;47193;577417;689;4925;19553;1965;number of overall misses 
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst;4899893500;57235848240;75183000;509141250;2010722997;194536000;number of ReadReq miss cycles 
system.cpu05.icache.ReadReq_miss_latency::total;4899893500;57235848240;75183000;509141250;2010722997;194536000;number of ReadReq miss cycles 
system.cpu05.icache.demand_miss_latency::cpu05.inst;4899893500;57235848240;75183000;509141250;2010722997;194536000;number of demand (read+write) miss cycles 
system.cpu05.icache.demand_miss_latency::total;4899893500;57235848240;75183000;509141250;2010722997;194536000;number of demand (read+write) miss cycles 
system.cpu05.icache.overall_miss_latency::cpu05.inst;4899893500;57235848240;75183000;509141250;2010722997;194536000;number of overall miss cycles 
system.cpu05.icache.overall_miss_latency::total;4899893500;57235848240;75183000;509141250;2010722997;194536000;number of overall miss cycles 
system.cpu05.icache.ReadReq_accesses::cpu05.inst;17995157;100316205;327543;1605163;8530087;261042;number of ReadReq accesses(hits+misses) 
system.cpu05.icache.ReadReq_accesses::total;17995157;100316205;327543;1605163;8530087;261042;number of ReadReq accesses(hits+misses) 
system.cpu05.icache.demand_accesses::cpu05.inst;17995157;100316205;327543;1605163;8530087;261042;number of demand (read+write) accesses 
system.cpu05.icache.demand_accesses::total;17995157;100316205;327543;1605163;8530087;261042;number of demand (read+write) accesses 
system.cpu05.icache.overall_accesses::cpu05.inst;17995157;100316205;327543;1605163;8530087;261042;number of overall (read+write) accesses 
system.cpu05.icache.overall_accesses::total;17995157;100316205;327543;1605163;8530087;261042;number of overall (read+write) accesses 
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;miss rate for ReadReq accesses 
system.cpu05.icache.ReadReq_miss_rate::total;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;miss rate for ReadReq accesses 
system.cpu05.icache.demand_miss_rate::cpu05.inst;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;miss rate for demand accesses 
system.cpu05.icache.demand_miss_rate::total;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;miss rate for demand accesses 
system.cpu05.icache.overall_miss_rate::cpu05.inst;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;miss rate for overall accesses 
system.cpu05.icache.overall_miss_rate::total;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;miss rate for overall accesses 
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst;103826.700994;99123.940307;109119.013062;103378.934010;102834.500946;99000.508906;average ReadReq miss latency 
system.cpu05.icache.ReadReq_avg_miss_latency::total;103826.700994;99123.940307;109119.013062;103378.934010;102834.500946;99000.508906;average ReadReq miss latency 
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst;103826.700994;99123.940307;109119.013062;103378.934010;102834.500946;99000.508906;average overall miss latency 
system.cpu05.icache.demand_avg_miss_latency::total;103826.700994;99123.940307;109119.013062;103378.934010;102834.500946;99000.508906;average overall miss latency 
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst;103826.700994;99123.940307;109119.013062;103378.934010;102834.500946;99000.508906;average overall miss latency 
system.cpu05.icache.overall_avg_miss_latency::total;103826.700994;99123.940307;109119.013062;103378.934010;102834.500946;99000.508906;average overall miss latency 
system.cpu05.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu05.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst;47193;577417;689;4925;19553;1965;number of ReadReq MSHR misses 
system.cpu05.icache.ReadReq_mshr_misses::total;47193;577417;689;4925;19553;1965;number of ReadReq MSHR misses 
system.cpu05.icache.demand_mshr_misses::cpu05.inst;47193;577417;689;4925;19553;1965;number of demand (read+write) MSHR misses 
system.cpu05.icache.demand_mshr_misses::total;47193;577417;689;4925;19553;1965;number of demand (read+write) MSHR misses 
system.cpu05.icache.overall_mshr_misses::cpu05.inst;47193;577417;689;4925;19553;1965;number of overall MSHR misses 
system.cpu05.icache.overall_mshr_misses::total;47193;577417;689;4925;19553;1965;number of overall MSHR misses 
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst;3669067500;42363832760;57581000;381331750;1504415003;143195000;number of ReadReq MSHR miss cycles 
system.cpu05.icache.ReadReq_mshr_miss_latency::total;3669067500;42363832760;57581000;381331750;1504415003;143195000;number of ReadReq MSHR miss cycles 
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst;3669067500;42363832760;57581000;381331750;1504415003;143195000;number of demand (read+write) MSHR miss cycles 
system.cpu05.icache.demand_mshr_miss_latency::total;3669067500;42363832760;57581000;381331750;1504415003;143195000;number of demand (read+write) MSHR miss cycles 
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst;3669067500;42363832760;57581000;381331750;1504415003;143195000;number of overall MSHR miss cycles 
system.cpu05.icache.overall_mshr_miss_latency::total;3669067500;42363832760;57581000;381331750;1504415003;143195000;number of overall MSHR miss cycles 
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;mshr miss rate for ReadReq accesses 
system.cpu05.icache.ReadReq_mshr_miss_rate::total;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;mshr miss rate for ReadReq accesses 
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;mshr miss rate for demand accesses 
system.cpu05.icache.demand_mshr_miss_rate::total;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;mshr miss rate for demand accesses 
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;mshr miss rate for overall accesses 
system.cpu05.icache.overall_mshr_miss_rate::total;0.002623;0.005756;0.002104;0.003068;0.002292;0.007528;mshr miss rate for overall accesses 
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst;77746.011061;73367.830805;83571.843251;77427.766497;76940.367361;72872.773537;average ReadReq mshr miss latency 
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total;77746.011061;73367.830805;83571.843251;77427.766497;76940.367361;72872.773537;average ReadReq mshr miss latency 
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst;77746.011061;73367.830805;83571.843251;77427.766497;76940.367361;72872.773537;average overall mshr miss latency 
system.cpu05.icache.demand_avg_mshr_miss_latency::total;77746.011061;73367.830805;83571.843251;77427.766497;76940.367361;72872.773537;average overall mshr miss latency 
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst;77746.011061;73367.830805;83571.843251;77427.766497;76940.367361;72872.773537;average overall mshr miss latency 
system.cpu05.icache.overall_avg_mshr_miss_latency::total;77746.011061;73367.830805;83571.843251;77427.766497;76940.367361;72872.773537;average overall mshr miss latency 
system.cpu05.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu05.dcache.tags.replacements;146659;1158390;3542;13810;67120;3268;number of replacements 
system.cpu05.dcache.tags.tagsinuse;474.982908;814.834625;749.967996;830.756698;920.114257;935.464440;Cycle average of tags in use 
system.cpu05.dcache.tags.total_refs;5261167;24971014;16474;2301601;2441584;208952;Total number of references to valid blocks. 
system.cpu05.dcache.tags.sampled_refs;146659;1158390;3542;13810;67120;4199;Sample count of references to valid blocks. 
system.cpu05.dcache.tags.avg_refs;35.873468;21.556655;4.651045;166.661912;36.376400;49.762324;Average number of references to valid blocks. 
system.cpu05.dcache.tags.warmup_cycle;6387495722500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu05.dcache.tags.occ_blocks::cpu05.data;474.982908;814.834625;749.967996;830.756698;920.114257;935.464440;Average occupied blocks per requestor 
system.cpu05.dcache.tags.occ_percent::cpu05.data;0.463850;0.795737;0.732391;0.811286;0.898549;0.913539;Average percentage of cache occupancy 
system.cpu05.dcache.tags.occ_percent::total;0.463850;0.795737;0.732391;0.811286;0.898549;0.913539;Average percentage of cache occupancy 
system.cpu05.dcache.tags.occ_task_id_blocks::1024;821;749;732;822;857;931;Occupied blocks per task id 
system.cpu05.dcache.tags.age_task_id_blocks_1024::3;3;3;16;1;10;3;Occupied blocks per task id 
system.cpu05.dcache.tags.age_task_id_blocks_1024::4;818;731;716;789;839;928;Occupied blocks per task id 
system.cpu05.dcache.tags.occ_task_id_percent::1024;0.801758;0.731445;0.714844;0.802734;0.836914;0.909180;Percentage of cache occupancy per task id 
system.cpu05.dcache.tags.tag_accesses;11268102;59676857;189519;977278;3601085;154828;Number of tag accesses 
system.cpu05.dcache.tags.data_accesses;11268102;59676857;189519;977278;3601085;154828;Number of data accesses 
system.cpu05.dcache.ReadReq_hits::cpu05.data;3638615;19999535;63200;316674;1214762;48593;number of ReadReq hits 
system.cpu05.dcache.ReadReq_hits::total;3638615;19999535;63200;316674;1214762;48593;number of ReadReq hits 
system.cpu05.dcache.WriteReq_hits::cpu05.data;1567205;7306533;23948;140481;450739;21851;number of WriteReq hits 
system.cpu05.dcache.WriteReq_hits::total;1567205;7306533;23948;140481;450739;21851;number of WriteReq hits 
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data;43308;85555;376;2392;4776;619;number of LoadLockedReq hits 
system.cpu05.dcache.LoadLockedReq_hits::total;43308;85555;376;2392;4776;619;number of LoadLockedReq hits 
system.cpu05.dcache.StoreCondReq_hits::cpu05.data;17725;57869;172;1670;2762;546;number of StoreCondReq hits 
system.cpu05.dcache.StoreCondReq_hits::total;17725;57869;172;1670;2762;546;number of StoreCondReq hits 
system.cpu05.dcache.demand_hits::cpu05.data;5205820;27306068;87148;457155;1665501;70444;number of demand (read+write) hits 
system.cpu05.dcache.demand_hits::total;5205820;27306068;87148;457155;1665501;70444;number of demand (read+write) hits 
system.cpu05.dcache.overall_hits::cpu05.data;5205820;27306068;87148;457155;1665501;70444;number of overall hits 
system.cpu05.dcache.overall_hits::total;5205820;27306068;87148;457155;1665501;70444;number of overall hits 
system.cpu05.dcache.ReadReq_misses::cpu05.data;223268;1381855;4470;15852;54434;2984;number of ReadReq misses 
system.cpu05.dcache.ReadReq_misses::total;223268;1381855;4470;15852;54434;2984;number of ReadReq misses 
system.cpu05.dcache.WriteReq_misses::cpu05.data;17307;174729;188;2131;28865;826;number of WriteReq misses 
system.cpu05.dcache.WriteReq_misses::total;17307;174729;188;2131;28865;826;number of WriteReq misses 
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data;2599;37992;35;188;1398;53;number of LoadLockedReq misses 
system.cpu05.dcache.LoadLockedReq_misses::total;2599;37992;35;188;1398;53;number of LoadLockedReq misses 
system.cpu05.dcache.StoreCondReq_misses::cpu05.data;6612;59190;89;685;1933;52;number of StoreCondReq misses 
system.cpu05.dcache.StoreCondReq_misses::total;6612;59190;89;685;1933;52;number of StoreCondReq misses 
system.cpu05.dcache.demand_misses::cpu05.data;240575;1556584;4658;17983;83299;3810;number of demand (read+write) misses 
system.cpu05.dcache.demand_misses::total;240575;1556584;4658;17983;83299;3810;number of demand (read+write) misses 
system.cpu05.dcache.overall_misses::cpu05.data;240575;1556584;4658;17983;83299;3810;number of overall misses 
system.cpu05.dcache.overall_misses::total;240575;1556584;4658;17983;83299;3810;number of overall misses 
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data;18498845587;99709939140;409518008;1181217171;4810610969;261326759;number of ReadReq miss cycles 
system.cpu05.dcache.ReadReq_miss_latency::total;18498845587;99709939140;409518008;1181217171;4810610969;261326759;number of ReadReq miss cycles 
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data;1287559943;11239950498;13265866;159952249;2855314078;72553455;number of WriteReq miss cycles 
system.cpu05.dcache.WriteReq_miss_latency::total;1287559943;11239950498;13265866;159952249;2855314078;72553455;number of WriteReq miss cycles 
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data;213502851;2415135132;3088750;14510241;95235417;4587993;number of LoadLockedReq miss cycles 
system.cpu05.dcache.LoadLockedReq_miss_latency::total;213502851;2415135132;3088750;14510241;95235417;4587993;number of LoadLockedReq miss cycles 
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data;326815982;3571746949;4650937;37560518;111878549;2974985;number of StoreCondReq miss cycles 
system.cpu05.dcache.StoreCondReq_miss_latency::total;326815982;3571746949;4650937;37560518;111878549;2974985;number of StoreCondReq miss cycles 
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data;61622000;9526999;360000;900000;5696000;144000;number of StoreCondFailReq miss cycles 
system.cpu05.dcache.StoreCondFailReq_miss_latency::total;61622000;9526999;360000;900000;5696000;144000;number of StoreCondFailReq miss cycles 
system.cpu05.dcache.demand_miss_latency::cpu05.data;19786405530;110949889638;422783874;1341169420;7665925047;333880214;number of demand (read+write) miss cycles 
system.cpu05.dcache.demand_miss_latency::total;19786405530;110949889638;422783874;1341169420;7665925047;333880214;number of demand (read+write) miss cycles 
system.cpu05.dcache.overall_miss_latency::cpu05.data;19786405530;110949889638;422783874;1341169420;7665925047;333880214;number of overall miss cycles 
system.cpu05.dcache.overall_miss_latency::total;19786405530;110949889638;422783874;1341169420;7665925047;333880214;number of overall miss cycles 
system.cpu05.dcache.ReadReq_accesses::cpu05.data;3861883;21381390;67670;332526;1269196;51577;number of ReadReq accesses(hits+misses) 
system.cpu05.dcache.ReadReq_accesses::total;3861883;21381390;67670;332526;1269196;51577;number of ReadReq accesses(hits+misses) 
system.cpu05.dcache.WriteReq_accesses::cpu05.data;1584512;7481262;24136;142612;479604;22677;number of WriteReq accesses(hits+misses) 
system.cpu05.dcache.WriteReq_accesses::total;1584512;7481262;24136;142612;479604;22677;number of WriteReq accesses(hits+misses) 
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data;45907;123547;411;2580;6174;672;number of LoadLockedReq accesses(hits+misses) 
system.cpu05.dcache.LoadLockedReq_accesses::total;45907;123547;411;2580;6174;672;number of LoadLockedReq accesses(hits+misses) 
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data;24337;117059;261;2355;4695;598;number of StoreCondReq accesses(hits+misses) 
system.cpu05.dcache.StoreCondReq_accesses::total;24337;117059;261;2355;4695;598;number of StoreCondReq accesses(hits+misses) 
system.cpu05.dcache.demand_accesses::cpu05.data;5446395;28862652;91806;475138;1748800;74254;number of demand (read+write) accesses 
system.cpu05.dcache.demand_accesses::total;5446395;28862652;91806;475138;1748800;74254;number of demand (read+write) accesses 
system.cpu05.dcache.overall_accesses::cpu05.data;5446395;28862652;91806;475138;1748800;74254;number of overall (read+write) accesses 
system.cpu05.dcache.overall_accesses::total;5446395;28862652;91806;475138;1748800;74254;number of overall (read+write) accesses 
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data;0.057813;0.064629;0.066056;0.047671;0.042889;0.057855;miss rate for ReadReq accesses 
system.cpu05.dcache.ReadReq_miss_rate::total;0.057813;0.064629;0.066056;0.047671;0.042889;0.057855;miss rate for ReadReq accesses 
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data;0.010923;0.023356;0.007789;0.014943;0.060185;0.036425;miss rate for WriteReq accesses 
system.cpu05.dcache.WriteReq_miss_rate::total;0.010923;0.023356;0.007789;0.014943;0.060185;0.036425;miss rate for WriteReq accesses 
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data;0.056614;0.307511;0.085158;0.072868;0.226433;0.078869;miss rate for LoadLockedReq accesses 
system.cpu05.dcache.LoadLockedReq_miss_rate::total;0.056614;0.307511;0.085158;0.072868;0.226433;0.078869;miss rate for LoadLockedReq accesses 
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data;0.271685;0.505642;0.340996;0.290870;0.411715;0.086957;miss rate for StoreCondReq accesses 
system.cpu05.dcache.StoreCondReq_miss_rate::total;0.271685;0.505642;0.340996;0.290870;0.411715;0.086957;miss rate for StoreCondReq accesses 
system.cpu05.dcache.demand_miss_rate::cpu05.data;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;miss rate for demand accesses 
system.cpu05.dcache.demand_miss_rate::total;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;miss rate for demand accesses 
system.cpu05.dcache.overall_miss_rate::cpu05.data;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;miss rate for overall accesses 
system.cpu05.dcache.overall_miss_rate::total;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;miss rate for overall accesses 
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data;82854.890029;72156.585995;91614.766890;74515.340083;88375.114248;87575.991622;average ReadReq miss latency 
system.cpu05.dcache.ReadReq_avg_miss_latency::total;82854.890029;72156.585995;91614.766890;74515.340083;88375.114248;87575.991622;average ReadReq miss latency 
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data;74395.328075;64327.904916;70563.117021;75059.713280;98919.593903;87837.112591;average WriteReq miss latency 
system.cpu05.dcache.WriteReq_avg_miss_latency::total;74395.328075;64327.904916;70563.117021;75059.713280;98919.593903;87837.112591;average WriteReq miss latency 
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data;82148.076568;63569.570752;88250;77182.132979;68122.615880;86565.905660;average LoadLockedReq miss latency 
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total;82148.076568;63569.570752;88250;77182.132979;68122.615880;86565.905660;average LoadLockedReq miss latency 
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data;49427.704477;60343.756530;52257.719101;54832.872993;57878.193999;57211.250000;average StoreCondReq miss latency 
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total;49427.704477;60343.756530;52257.719101;54832.872993;57878.193999;57211.250000;average StoreCondReq miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data;82246.307929;71277.804242;90765.108201;74579.848746;92029.016519;87632.602100;average overall miss latency 
system.cpu05.dcache.demand_avg_miss_latency::total;82246.307929;71277.804242;90765.108201;74579.848746;92029.016519;87632.602100;average overall miss latency 
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data;82246.307929;71277.804242;90765.108201;74579.848746;92029.016519;87632.602100;average overall miss latency 
system.cpu05.dcache.overall_avg_miss_latency::total;82246.307929;71277.804242;90765.108201;74579.848746;92029.016519;87632.602100;average overall miss latency 
system.cpu05.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu05.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu05.dcache.writebacks::writebacks;11337;111439;75;1195;26672;1009;number of writebacks 
system.cpu05.dcache.writebacks::total;11337;111439;75;1195;26672;1009;number of writebacks 
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data;223268;1381855;4470;15852;54434;2984;number of ReadReq MSHR misses 
system.cpu05.dcache.ReadReq_mshr_misses::total;223268;1381855;4470;15852;54434;2984;number of ReadReq MSHR misses 
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data;17307;174729;188;2131;28865;826;number of WriteReq MSHR misses 
system.cpu05.dcache.WriteReq_mshr_misses::total;17307;174729;188;2131;28865;826;number of WriteReq MSHR misses 
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data;2599;37992;35;188;1398;53;number of LoadLockedReq MSHR misses 
system.cpu05.dcache.LoadLockedReq_mshr_misses::total;2599;37992;35;188;1398;53;number of LoadLockedReq MSHR misses 
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data;6612;59160;89;685;1927;52;number of StoreCondReq MSHR misses 
system.cpu05.dcache.StoreCondReq_mshr_misses::total;6612;59160;89;685;1927;52;number of StoreCondReq MSHR misses 
system.cpu05.dcache.demand_mshr_misses::cpu05.data;240575;1556584;4658;17983;83299;3810;number of demand (read+write) MSHR misses 
system.cpu05.dcache.demand_mshr_misses::total;240575;1556584;4658;17983;83299;3810;number of demand (read+write) MSHR misses 
system.cpu05.dcache.overall_mshr_misses::cpu05.data;240575;1556584;4658;17983;83299;3810;number of overall MSHR misses 
system.cpu05.dcache.overall_mshr_misses::total;240575;1556584;4658;17983;83299;3810;number of overall MSHR misses 
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data;12698839413;67672104860;295928992;804626829;3454264031;185107241;number of ReadReq MSHR miss cycles 
system.cpu05.dcache.ReadReq_mshr_miss_latency::total;12698839413;67672104860;295928992;804626829;3454264031;185107241;number of ReadReq MSHR miss cycles 
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data;791426057;6653846502;7563134;99269751;2115607922;51959545;number of WriteReq MSHR miss cycles 
system.cpu05.dcache.WriteReq_mshr_miss_latency::total;791426057;6653846502;7563134;99269751;2115607922;51959545;number of WriteReq MSHR miss cycles 
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data;147451149;1574240868;2239250;10074759;63501583;3270007;number of LoadLockedReq MSHR miss cycles 
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total;147451149;1574240868;2239250;10074759;63501583;3270007;number of LoadLockedReq MSHR miss cycles 
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data;156027018;2143442051;2138063;17591482;66222451;1720015;number of StoreCondReq MSHR miss cycles 
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total;156027018;2143442051;2138063;17591482;66222451;1720015;number of StoreCondReq MSHR miss cycles 
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data;44770000;6810001;250000;680000;4090000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total;44770000;6810001;250000;680000;4090000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data;13490265470;74325951362;303492126;903896580;5569871953;237066786;number of demand (read+write) MSHR miss cycles 
system.cpu05.dcache.demand_mshr_miss_latency::total;13490265470;74325951362;303492126;903896580;5569871953;237066786;number of demand (read+write) MSHR miss cycles 
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data;13490265470;74325951362;303492126;903896580;5569871953;237066786;number of overall MSHR miss cycles 
system.cpu05.dcache.overall_mshr_miss_latency::total;13490265470;74325951362;303492126;903896580;5569871953;237066786;number of overall MSHR miss cycles 
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency::cpu05.data;15873000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency::total;15873000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency::cpu05.data;5063392000;7631900000;60721000;420545000;341967000;18847000;number of WriteReq MSHR uncacheable cycles 
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency::total;5063392000;7631900000;60721000;420545000;341967000;18847000;number of WriteReq MSHR uncacheable cycles 
system.cpu05.dcache.overall_mshr_uncacheable_latency::cpu05.data;5079265000;7631900000;60721000;421145000;342567000;18847000;number of overall MSHR uncacheable cycles 
system.cpu05.dcache.overall_mshr_uncacheable_latency::total;5079265000;7631900000;60721000;421145000;342567000;18847000;number of overall MSHR uncacheable cycles 
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data;0.057813;0.064629;0.066056;0.047671;0.042889;0.057855;mshr miss rate for ReadReq accesses 
system.cpu05.dcache.ReadReq_mshr_miss_rate::total;0.057813;0.064629;0.066056;0.047671;0.042889;0.057855;mshr miss rate for ReadReq accesses 
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data;0.010923;0.023356;0.007789;0.014943;0.060185;0.036425;mshr miss rate for WriteReq accesses 
system.cpu05.dcache.WriteReq_mshr_miss_rate::total;0.010923;0.023356;0.007789;0.014943;0.060185;0.036425;mshr miss rate for WriteReq accesses 
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data;0.056614;0.307511;0.085158;0.072868;0.226433;0.078869;mshr miss rate for LoadLockedReq accesses 
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total;0.056614;0.307511;0.085158;0.072868;0.226433;0.078869;mshr miss rate for LoadLockedReq accesses 
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data;0.271685;0.505386;0.340996;0.290870;0.410437;0.086957;mshr miss rate for StoreCondReq accesses 
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total;0.271685;0.505386;0.340996;0.290870;0.410437;0.086957;mshr miss rate for StoreCondReq accesses 
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;mshr miss rate for demand accesses 
system.cpu05.dcache.demand_mshr_miss_rate::total;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;mshr miss rate for demand accesses 
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;mshr miss rate for overall accesses 
system.cpu05.dcache.overall_mshr_miss_rate::total;0.044171;0.053931;0.050737;0.037848;0.047632;0.051310;mshr miss rate for overall accesses 
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data;56877.113662;48971.928936;66203.353915;50758.694739;63457.839420;62033.257708;average ReadReq mshr miss latency 
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total;56877.113662;48971.928936;66203.353915;50758.694739;63457.839420;62033.257708;average ReadReq mshr miss latency 
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data;45728.667996;38080.951084;40229.436170;46583.646645;73293.189745;62905.018160;average WriteReq mshr miss latency 
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total;45728.667996;38080.951084;40229.436170;46583.646645;73293.189745;62905.018160;average WriteReq mshr miss latency 
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data;56733.801077;41436.114656;63978.571429;53589.143617;45423.163805;61698.245283;average LoadLockedReq mshr miss latency 
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56733.801077;41436.114656;63978.571429;53589.143617;45423.163805;61698.245283;average LoadLockedReq mshr miss latency 
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data;23597.552632;36231.271991;24023.179775;25680.995620;34365.568760;33077.211538;average StoreCondReq mshr miss latency 
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total;23597.552632;36231.271991;24023.179775;25680.995620;34365.568760;33077.211538;average StoreCondReq mshr miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data;56075.092882;47749.399558;65155.029197;50263.948173;66866.012233;62222.253543;average overall mshr miss latency 
system.cpu05.dcache.demand_avg_mshr_miss_latency::total;56075.092882;47749.399558;65155.029197;50263.948173;66866.012233;62222.253543;average overall mshr miss latency 
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data;56075.092882;47749.399558;65155.029197;50263.948173;66866.012233;62222.253543;average overall mshr miss latency 
system.cpu05.dcache.overall_avg_mshr_miss_latency::total;56075.092882;47749.399558;65155.029197;50263.948173;66866.012233;62222.253543;average overall mshr miss latency 
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu05.data;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu05.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu06.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu06.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu06.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu06.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu06.dtb.read_hits;3668792;9310297;65362;591801;1068195;111770;DTB read hits 
system.cpu06.dtb.read_misses;324;0;0;19;1646;371;DTB read misses 
system.cpu06.dtb.read_acv;12;0;0;0;0;0;DTB read access violations 
system.cpu06.dtb.read_accesses;1846;0;0;4902;402526;34021;DTB read accesses 
system.cpu06.dtb.write_hits;1475825;3317769;23807;225556;439865;98470;DTB write hits 
system.cpu06.dtb.write_misses;39;0;0;4;12590;106;DTB write misses 
system.cpu06.dtb.write_acv;9;0;0;0;0;5;DTB write access violations 
system.cpu06.dtb.write_accesses;906;0;0;2571;156852;15515;DTB write accesses 
system.cpu06.dtb.data_hits;5144617;12628066;89169;817357;1508060;210240;DTB hits 
system.cpu06.dtb.data_misses;363;0;0;23;14236;477;DTB misses 
system.cpu06.dtb.data_acv;21;0;0;0;0;5;DTB access violations 
system.cpu06.dtb.data_accesses;2752;0;0;7473;559378;49536;DTB accesses 
system.cpu06.itb.fetch_hits;1300977;2181765;15556;169720;5116048;168277;ITB hits 
system.cpu06.itb.fetch_misses;125;0;0;11;107;152;ITB misses 
system.cpu06.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu06.itb.fetch_accesses;1301102;2181765;15556;169731;5116155;168429;ITB accesses 
system.cpu06.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu06.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu06.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu06.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu06.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu06.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu06.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu06.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu06.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu06.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu06.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu06.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu06.numCycles;644632822;1014355185;7031251;49902343;44531387;2529746;number of cpu cycles simulated 
system.cpu06.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu06.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu06.committedInsts;16769770;44395927;312444;2827553;7974806;587898;Number of instructions committed 
system.cpu06.committedOps;16769770;44395927;312444;2827553;7974806;587898;Number of ops (including micro ops) committed 
system.cpu06.num_int_alu_accesses;16234498;43325586;304711;2754924;4360019;567830;Number of integer alu accesses 
system.cpu06.num_fp_alu_accesses;2117;2010;134;16862;3590417;3752;Number of float alu accesses 
system.cpu06.num_func_calls;639692;1642864;11708;105139;98120;13363;number of times a function call or return occured 
system.cpu06.num_conditional_control_insts;1652149;4479299;30493;282942;523201;66035;number of instructions that are conditional controls 
system.cpu06.num_int_insts;16234498;43325586;304711;2754924;4360019;567830;number of integer instructions 
system.cpu06.num_fp_insts;2117;2010;134;16862;3590417;3752;number of float instructions 
system.cpu06.num_int_register_reads;22224882;60303462;423772;3856373;9495429;807943;number of times the integer registers were read 
system.cpu06.num_int_register_writes;12928129;34914165;246126;2200730;3305965;397549;number of times the integer registers were written 
system.cpu06.num_fp_register_reads;1069;990;66;9635;6094898;2433;number of times the floating registers were read 
system.cpu06.num_fp_register_writes;1079;1020;68;9772;3548376;2420;number of times the floating registers were written 
system.cpu06.num_mem_refs;5152072;12638780;89259;819230;1526102;211454;number of memory refs 
system.cpu06.num_load_insts;3669818;9310447;65372;592556;1072435;112619;Number of load instructions 
system.cpu06.num_store_insts;1482254;3328333;23887;226674;453667;98835;Number of store instructions 
system.cpu06.num_idle_cycles;598472136.862048;895278868.649208;6181861.431456;42177179.790042;24745276.896073;738571.464015;Number of idle cycles 
system.cpu06.num_busy_cycles;46160685.137952;119076316.350792;849389.568544;7725163.209958;19786110.103927;1791174.535985;Number of busy cycles 
system.cpu06.not_idle_fraction;0.071608;0.117391;0.120802;0.154806;0.444318;0.708045;Percentage of non-idle cycles 
system.cpu06.idle_fraction;0.928392;0.882609;0.879198;0.845194;0.555682;0.291955;Percentage of idle cycles 
system.cpu06.Branches;2607966;6817385;47314;431193;662954;84176;Number of branches fetched 
system.cpu06.op_class::No_OpClass;59060;107934;711;8769;49245;10067;Class of executed instruction 
system.cpu06.op_class::IntAlu;11008699;30650341;215348;1930426;2701707;350792;Class of executed instruction 
system.cpu06.op_class::IntMult;64914;182860;1289;11434;10466;1076;Class of executed instruction 
system.cpu06.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::FloatAdd;97;60;4;2767;1808998;1176;Class of executed instruction 
system.cpu06.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::FloatCvt;0;0;0;1479;10;0;Class of executed instruction 
system.cpu06.op_class::FloatMult;0;0;0;0;1697588;0;Class of executed instruction 
system.cpu06.op_class::FloatDiv;7;0;0;471;0;227;Class of executed instruction 
system.cpu06.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::MemRead;3713402;9383999;65901;598682;1079092;115119;Class of executed instruction 
system.cpu06.op_class::MemWrite;1482281;3328363;23889;226782;453824;98965;Class of executed instruction 
system.cpu06.op_class::IprAccess;441694;742370;5302;46766;188112;10958;Class of executed instruction 
system.cpu06.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::total;16770154;44395927;312444;2827576;7989042;588380;Class of executed instruction 
system.cpu06.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu06.kern.inst.quiesce;8940;10456;74;599;357;10;number of quiesce instructions executed 
system.cpu06.kern.inst.hwrei;107864;183087;1300;10700;24477;1745;number of hwrei instructions executed 
system.cpu06.kern.ipl_count::0;24383;42031;298;2715;2509;355;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::22;6032;10387;72;511;457;25;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::30;88;87;2;136;140;1;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::31;64669;109446;782;5881;5667;539;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::total;95172;161951;1154;9243;8773;920;number of times we switched to this ipl 
system.cpu06.kern.ipl_good::0;24383;42031;298;2715;2509;353;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::22;6032;10387;72;511;457;25;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::30;88;87;2;136;140;1;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::31;24295;41944;296;2579;2415;352;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::total;54798;94449;668;5941;5521;731;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_ticks::0;5687659340000;9766709350000;67481570000;447703710000;390442220000;22577330000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::22;22125010000;36940940000;265900000;1868460000;1667270000;96410000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::30;876150000;884510000;20160000;1168540000;1268010000;7060000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::31;735667440000;339017050000;2544880000;48282720000;51936370000;2606450000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::total;6446327940000;10143551850000;70312510000;499023430000;445313870000;25287250000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_used::0;1;1;1;1;1;0.994366;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::31;0.375682;0.383239;0.378517;0.438531;0.426151;0.653061;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::total;0.575779;0.583195;0.578856;0.642757;0.629317;0.794565;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.syscall::6;1;;;;;1;number of syscalls executed 
system.cpu06.kern.syscall::48;1;;;;;;number of syscalls executed 
system.cpu06.kern.syscall::59;1;;;;;;number of syscalls executed 
system.cpu06.kern.syscall::total;3;;;2;2;12;number of syscalls executed 
system.cpu06.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::wripir;1;;;35;25;63;number of callpals executed 
system.cpu06.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::swpctx;86;30;2;144;197;55;number of callpals executed 
system.cpu06.kern.callpal::tbi;4;;;;4;1;number of callpals executed 
system.cpu06.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu06.kern.callpal::swpipl;82864;141003;1006;7745;7383;769;number of callpals executed 
system.cpu06.kern.callpal::rdps;12066;21106;144;1037;915;53;number of callpals executed 
system.cpu06.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu06.kern.callpal::rti;6187;10474;74;851;794;125;number of callpals executed 
system.cpu06.kern.callpal::callsys;9;;;203;125;15;number of callpals executed 
system.cpu06.kern.callpal::imb;1;;;;;3;number of callpals executed 
system.cpu06.kern.callpal::rdunique;1;;;4;95;;number of callpals executed 
system.cpu06.kern.callpal::total;101233;172613;1226;10019;9538;1085;number of callpals executed 
system.cpu06.kern.mode_switch::kernel;6275;10504;76;995;991;179;number of protection mode switches 
system.cpu06.kern.mode_switch::user;67;0;0;204;363;104;number of protection mode switches 
system.cpu06.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu06.kern.mode_switch_good::kernel;0.010677;0;0;0.205025;0.366297;0.575419;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::user;1;nan;nan;1;1;1;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::total;0.021129;0;0;0.340284;0.536189;0.731449;fraction of useful protection mode switches 
system.cpu06.kern.mode_ticks::kernel;6429811050000;0;0;10621596660000;321065030000;138759950000;number of ticks spent at the given mode 
system.cpu06.kern.mode_ticks::user;415860000;0;0;865890000;113062930000;4239440000;number of ticks spent at the given mode 
system.cpu06.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu06.kern.swap_context;87;30;2;144;197;55;number of times the context was actually changed 
system.cpu06.icache.tags.replacements;25778;81010;621;12192;16155;5907;number of replacements 
system.cpu06.icache.tags.tagsinuse;392.440522;509;509;509.873465;511.395260;511.907573;Cycle average of tags in use 
system.cpu06.icache.tags.total_refs;16210688;28729610;1951675;13592795;6769095;5487477;Total number of references to valid blocks. 
system.cpu06.icache.tags.sampled_refs;25778;81010;621;12192;16155;6419;Sample count of references to valid blocks. 
system.cpu06.icache.tags.avg_refs;628.857475;354.642760;3142.793881;1114.894603;419.009285;854.880355;Average number of references to valid blocks. 
system.cpu06.icache.tags.warmup_cycle;0;0;0;0;17428840992500;0;Cycle when the warmup percentage was hit. 
system.cpu06.icache.tags.occ_blocks::cpu06.inst;392.440522;509;509;509.873465;511.395260;511.907573;Average occupied blocks per requestor 
system.cpu06.icache.tags.occ_percent::cpu06.inst;0.766485;0.994141;0.994141;0.995847;0.998819;0.999819;Average percentage of cache occupancy 
system.cpu06.icache.tags.occ_percent::total;0.766485;0.994141;0.994141;0.995847;0.998819;0.999819;Average percentage of cache occupancy 
system.cpu06.icache.tags.occ_task_id_blocks::1024;509;509;509;511;512;512;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;20;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::3;16;13;12;15;5;271;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::4;491;494;495;494;498;145;Occupied blocks per task id 
system.cpu06.icache.tags.occ_task_id_percent::1024;0.994141;0.994141;0.994141;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu06.icache.tags.tag_accesses;33566602;88872864;625509;5667346;15994240;1182671;Number of tag accesses 
system.cpu06.icache.tags.data_accesses;33566602;88872864;625509;5667346;15994240;1182671;Number of data accesses 
system.cpu06.icache.ReadReq_hits::cpu06.inst;16743860;44314917;311823;2815382;7972886;582472;number of ReadReq hits 
system.cpu06.icache.ReadReq_hits::total;16743860;44314917;311823;2815382;7972886;582472;number of ReadReq hits 
system.cpu06.icache.demand_hits::cpu06.inst;16743860;44314917;311823;2815382;7972886;582472;number of demand (read+write) hits 
system.cpu06.icache.demand_hits::total;16743860;44314917;311823;2815382;7972886;582472;number of demand (read+write) hits 
system.cpu06.icache.overall_hits::cpu06.inst;16743860;44314917;311823;2815382;7972886;582472;number of overall hits 
system.cpu06.icache.overall_hits::total;16743860;44314917;311823;2815382;7972886;582472;number of overall hits 
system.cpu06.icache.ReadReq_misses::cpu06.inst;26294;81010;621;12194;16156;5909;number of ReadReq misses 
system.cpu06.icache.ReadReq_misses::total;26294;81010;621;12194;16156;5909;number of ReadReq misses 
system.cpu06.icache.demand_misses::cpu06.inst;26294;81010;621;12194;16156;5909;number of demand (read+write) misses 
system.cpu06.icache.demand_misses::total;26294;81010;621;12194;16156;5909;number of demand (read+write) misses 
system.cpu06.icache.overall_misses::cpu06.inst;26294;81010;621;12194;16156;5909;number of overall misses 
system.cpu06.icache.overall_misses::total;26294;81010;621;12194;16156;5909;number of overall misses 
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst;2868121000;8645295498;66545500;1254415249;1664407499;577599750;number of ReadReq miss cycles 
system.cpu06.icache.ReadReq_miss_latency::total;2868121000;8645295498;66545500;1254415249;1664407499;577599750;number of ReadReq miss cycles 
system.cpu06.icache.demand_miss_latency::cpu06.inst;2868121000;8645295498;66545500;1254415249;1664407499;577599750;number of demand (read+write) miss cycles 
system.cpu06.icache.demand_miss_latency::total;2868121000;8645295498;66545500;1254415249;1664407499;577599750;number of demand (read+write) miss cycles 
system.cpu06.icache.overall_miss_latency::cpu06.inst;2868121000;8645295498;66545500;1254415249;1664407499;577599750;number of overall miss cycles 
system.cpu06.icache.overall_miss_latency::total;2868121000;8645295498;66545500;1254415249;1664407499;577599750;number of overall miss cycles 
system.cpu06.icache.ReadReq_accesses::cpu06.inst;16770154;44395927;312444;2827576;7989042;588381;number of ReadReq accesses(hits+misses) 
system.cpu06.icache.ReadReq_accesses::total;16770154;44395927;312444;2827576;7989042;588381;number of ReadReq accesses(hits+misses) 
system.cpu06.icache.demand_accesses::cpu06.inst;16770154;44395927;312444;2827576;7989042;588381;number of demand (read+write) accesses 
system.cpu06.icache.demand_accesses::total;16770154;44395927;312444;2827576;7989042;588381;number of demand (read+write) accesses 
system.cpu06.icache.overall_accesses::cpu06.inst;16770154;44395927;312444;2827576;7989042;588381;number of overall (read+write) accesses 
system.cpu06.icache.overall_accesses::total;16770154;44395927;312444;2827576;7989042;588381;number of overall (read+write) accesses 
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;miss rate for ReadReq accesses 
system.cpu06.icache.ReadReq_miss_rate::total;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;miss rate for ReadReq accesses 
system.cpu06.icache.demand_miss_rate::cpu06.inst;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;miss rate for demand accesses 
system.cpu06.icache.demand_miss_rate::total;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;miss rate for demand accesses 
system.cpu06.icache.overall_miss_rate::cpu06.inst;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;miss rate for overall accesses 
system.cpu06.icache.overall_miss_rate::total;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;miss rate for overall accesses 
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst;109078.915342;106718.868016;107158.615137;102871.514597;103021.013803;97749.153833;average ReadReq miss latency 
system.cpu06.icache.ReadReq_avg_miss_latency::total;109078.915342;106718.868016;107158.615137;102871.514597;103021.013803;97749.153833;average ReadReq miss latency 
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst;109078.915342;106718.868016;107158.615137;102871.514597;103021.013803;97749.153833;average overall miss latency 
system.cpu06.icache.demand_avg_miss_latency::total;109078.915342;106718.868016;107158.615137;102871.514597;103021.013803;97749.153833;average overall miss latency 
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst;109078.915342;106718.868016;107158.615137;102871.514597;103021.013803;97749.153833;average overall miss latency 
system.cpu06.icache.overall_avg_miss_latency::total;109078.915342;106718.868016;107158.615137;102871.514597;103021.013803;97749.153833;average overall miss latency 
system.cpu06.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu06.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst;26294;81010;621;12194;16156;5909;number of ReadReq MSHR misses 
system.cpu06.icache.ReadReq_mshr_misses::total;26294;81010;621;12194;16156;5909;number of ReadReq MSHR misses 
system.cpu06.icache.demand_mshr_misses::cpu06.inst;26294;81010;621;12194;16156;5909;number of demand (read+write) MSHR misses 
system.cpu06.icache.demand_mshr_misses::total;26294;81010;621;12194;16156;5909;number of demand (read+write) MSHR misses 
system.cpu06.icache.overall_mshr_misses::cpu06.inst;26294;81010;621;12194;16156;5909;number of overall MSHR misses 
system.cpu06.icache.overall_mshr_misses::total;26294;81010;621;12194;16156;5909;number of overall MSHR misses 
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst;2188305000;6562924502;50560500;939819751;1247831501;424246250;number of ReadReq MSHR miss cycles 
system.cpu06.icache.ReadReq_mshr_miss_latency::total;2188305000;6562924502;50560500;939819751;1247831501;424246250;number of ReadReq MSHR miss cycles 
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst;2188305000;6562924502;50560500;939819751;1247831501;424246250;number of demand (read+write) MSHR miss cycles 
system.cpu06.icache.demand_mshr_miss_latency::total;2188305000;6562924502;50560500;939819751;1247831501;424246250;number of demand (read+write) MSHR miss cycles 
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst;2188305000;6562924502;50560500;939819751;1247831501;424246250;number of overall MSHR miss cycles 
system.cpu06.icache.overall_mshr_miss_latency::total;2188305000;6562924502;50560500;939819751;1247831501;424246250;number of overall MSHR miss cycles 
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;mshr miss rate for ReadReq accesses 
system.cpu06.icache.ReadReq_mshr_miss_rate::total;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;mshr miss rate for ReadReq accesses 
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;mshr miss rate for demand accesses 
system.cpu06.icache.demand_mshr_miss_rate::total;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;mshr miss rate for demand accesses 
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;mshr miss rate for overall accesses 
system.cpu06.icache.overall_mshr_miss_rate::total;0.001568;0.001825;0.001988;0.004313;0.002022;0.010043;mshr miss rate for overall accesses 
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst;83224.499886;81013.757585;81417.874396;77072.310235;77236.413778;71796.623794;average ReadReq mshr miss latency 
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total;83224.499886;81013.757585;81417.874396;77072.310235;77236.413778;71796.623794;average ReadReq mshr miss latency 
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst;83224.499886;81013.757585;81417.874396;77072.310235;77236.413778;71796.623794;average overall mshr miss latency 
system.cpu06.icache.demand_avg_mshr_miss_latency::total;83224.499886;81013.757585;81417.874396;77072.310235;77236.413778;71796.623794;average overall mshr miss latency 
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst;83224.499886;81013.757585;81417.874396;77072.310235;77236.413778;71796.623794;average overall mshr miss latency 
system.cpu06.icache.overall_avg_mshr_miss_latency::total;83224.499886;81013.757585;81417.874396;77072.310235;77236.413778;71796.623794;average overall mshr miss latency 
system.cpu06.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu06.dcache.tags.replacements;126464;446914;3321;29860;62148;12863;number of replacements 
system.cpu06.dcache.tags.tagsinuse;474.456332;813.146111;801.938494;785.791853;917.502083;963.096762;Cycle average of tags in use 
system.cpu06.dcache.tags.total_refs;3370006;3500712;11681;3454796;8766778;369537;Total number of references to valid blocks. 
system.cpu06.dcache.tags.sampled_refs;126464;446914;3321;29860;62148;13887;Sample count of references to valid blocks. 
system.cpu06.dcache.tags.avg_refs;26.647947;7.833078;3.517314;115.699799;141.062914;26.610283;Average number of references to valid blocks. 
system.cpu06.dcache.tags.warmup_cycle;0;0;0;0;17401712005000;0;Cycle when the warmup percentage was hit. 
system.cpu06.dcache.tags.occ_blocks::cpu06.data;474.456332;813.146111;801.938494;785.791853;917.502083;963.096762;Average occupied blocks per requestor 
system.cpu06.dcache.tags.occ_percent::cpu06.data;0.463336;0.794088;0.783143;0.767375;0.895998;0.940524;Average percentage of cache occupancy 
system.cpu06.dcache.tags.occ_percent::total;0.463336;0.794088;0.783143;0.767375;0.895998;0.940524;Average percentage of cache occupancy 
system.cpu06.dcache.tags.occ_task_id_blocks::1024;876;798;798;755;871;1024;Occupied blocks per task id 
system.cpu06.dcache.tags.age_task_id_blocks_1024::3;16;13;11;13;8;207;Occupied blocks per task id 
system.cpu06.dcache.tags.age_task_id_blocks_1024::4;860;785;787;742;857;9;Occupied blocks per task id 
system.cpu06.dcache.tags.occ_task_id_percent::1024;0.855469;0.779297;0.779297;0.737305;0.850586;1;Percentage of cache occupancy per task id 
system.cpu06.dcache.tags.tag_accesses;10454256;25769842;182188;1672342;3093147;434849;Number of tag accesses 
system.cpu06.dcache.tags.data_accesses;10454256;25769842;182188;1672342;3093147;434849;Number of data accesses 
system.cpu06.dcache.ReadReq_hits::cpu06.data;3412870;8743502;60743;552853;1014402;104111;number of ReadReq hits 
system.cpu06.dcache.ReadReq_hits::total;3412870;8743502;60743;552853;1014402;104111;number of ReadReq hits 
system.cpu06.dcache.WriteReq_hits::cpu06.data;1416393;3240459;23158;218030;409383;90096;number of WriteReq hits 
system.cpu06.dcache.WriteReq_hits::total;1416393;3240459;23158;218030;409383;90096;number of WriteReq hits 
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data;41434;34765;393;2923;4107;1366;number of LoadLockedReq hits 
system.cpu06.dcache.LoadLockedReq_hits::total;41434;34765;393;2923;4107;1366;number of LoadLockedReq hits 
system.cpu06.dcache.StoreCondReq_hits::cpu06.data;14954;22192;180;1793;2143;1336;number of StoreCondReq hits 
system.cpu06.dcache.StoreCondReq_hits::total;14954;22192;180;1793;2143;1336;number of StoreCondReq hits 
system.cpu06.dcache.demand_hits::cpu06.data;4829263;11983961;83901;770883;1423785;194207;number of demand (read+write) hits 
system.cpu06.dcache.demand_hits::total;4829263;11983961;83901;770883;1423785;194207;number of demand (read+write) hits 
system.cpu06.dcache.overall_hits::cpu06.data;4829263;11983961;83901;770883;1423785;194207;number of overall hits 
system.cpu06.dcache.overall_hits::total;4829263;11983961;83901;770883;1423785;194207;number of overall hits 
system.cpu06.dcache.ReadReq_misses::cpu06.data;212829;530255;4207;35903;51043;6568;number of ReadReq misses 
system.cpu06.dcache.ReadReq_misses::total;212829;530255;4207;35903;51043;6568;number of ReadReq misses 
system.cpu06.dcache.WriteReq_misses::cpu06.data;11013;30579;164;3427;25068;6855;number of WriteReq misses 
system.cpu06.dcache.WriteReq_misses::total;11013;30579;164;3427;25068;6855;number of WriteReq misses 
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data;2278;1925;29;858;1237;203;number of LoadLockedReq misses 
system.cpu06.dcache.LoadLockedReq_misses::total;2278;1925;29;858;1237;203;number of LoadLockedReq misses 
system.cpu06.dcache.StoreCondReq_misses::cpu06.data;6533;11654;80;1447;1792;119;number of StoreCondReq misses 
system.cpu06.dcache.StoreCondReq_misses::total;6533;11654;80;1447;1792;119;number of StoreCondReq misses 
system.cpu06.dcache.demand_misses::cpu06.data;223842;560834;4371;39330;76111;13423;number of demand (read+write) misses 
system.cpu06.dcache.demand_misses::total;223842;560834;4371;39330;76111;13423;number of demand (read+write) misses 
system.cpu06.dcache.overall_misses::cpu06.data;223842;560834;4371;39330;76111;13423;number of overall misses 
system.cpu06.dcache.overall_misses::total;223842;560834;4371;39330;76111;13423;number of overall misses 
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data;17603202817;39712194048;353924409;2967339311;4427325809;619920908;number of ReadReq miss cycles 
system.cpu06.dcache.ReadReq_miss_latency::total;17603202817;39712194048;353924409;2967339311;4427325809;619920908;number of ReadReq miss cycles 
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data;696777772;1808620518;10234126;225654754;2528160091;621185200;number of WriteReq miss cycles 
system.cpu06.dcache.WriteReq_miss_latency::total;696777772;1808620518;10234126;225654754;2528160091;621185200;number of WriteReq miss cycles 
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data;186740217;218267431;2629242;57664716;83026630;16645250;number of LoadLockedReq miss cycles 
system.cpu06.dcache.LoadLockedReq_miss_latency::total;186740217;218267431;2629242;57664716;83026630;16645250;number of LoadLockedReq miss cycles 
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data;320444999;608036269;4109940;83948515;103961546;7197980;number of StoreCondReq miss cycles 
system.cpu06.dcache.StoreCondReq_miss_latency::total;320444999;608036269;4109940;83948515;103961546;7197980;number of StoreCondReq miss cycles 
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data;62616999;22414999;360000;2270000;5254000;;number of StoreCondFailReq miss cycles 
system.cpu06.dcache.StoreCondFailReq_miss_latency::total;62616999;22414999;360000;2270000;5254000;;number of StoreCondFailReq miss cycles 
system.cpu06.dcache.demand_miss_latency::cpu06.data;18299980589;41520814566;364158535;3192994065;6955485900;1241106108;number of demand (read+write) miss cycles 
system.cpu06.dcache.demand_miss_latency::total;18299980589;41520814566;364158535;3192994065;6955485900;1241106108;number of demand (read+write) miss cycles 
system.cpu06.dcache.overall_miss_latency::cpu06.data;18299980589;41520814566;364158535;3192994065;6955485900;1241106108;number of overall miss cycles 
system.cpu06.dcache.overall_miss_latency::total;18299980589;41520814566;364158535;3192994065;6955485900;1241106108;number of overall miss cycles 
system.cpu06.dcache.ReadReq_accesses::cpu06.data;3625699;9273757;64950;588756;1065445;110679;number of ReadReq accesses(hits+misses) 
system.cpu06.dcache.ReadReq_accesses::total;3625699;9273757;64950;588756;1065445;110679;number of ReadReq accesses(hits+misses) 
system.cpu06.dcache.WriteReq_accesses::cpu06.data;1427406;3271038;23322;221457;434451;96951;number of WriteReq accesses(hits+misses) 
system.cpu06.dcache.WriteReq_accesses::total;1427406;3271038;23322;221457;434451;96951;number of WriteReq accesses(hits+misses) 
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data;43712;36690;422;3781;5344;1569;number of LoadLockedReq accesses(hits+misses) 
system.cpu06.dcache.LoadLockedReq_accesses::total;43712;36690;422;3781;5344;1569;number of LoadLockedReq accesses(hits+misses) 
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data;21487;33846;260;3240;3935;1455;number of StoreCondReq accesses(hits+misses) 
system.cpu06.dcache.StoreCondReq_accesses::total;21487;33846;260;3240;3935;1455;number of StoreCondReq accesses(hits+misses) 
system.cpu06.dcache.demand_accesses::cpu06.data;5053105;12544795;88272;810213;1499896;207630;number of demand (read+write) accesses 
system.cpu06.dcache.demand_accesses::total;5053105;12544795;88272;810213;1499896;207630;number of demand (read+write) accesses 
system.cpu06.dcache.overall_accesses::cpu06.data;5053105;12544795;88272;810213;1499896;207630;number of overall (read+write) accesses 
system.cpu06.dcache.overall_accesses::total;5053105;12544795;88272;810213;1499896;207630;number of overall (read+write) accesses 
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data;0.058700;0.057178;0.064773;0.060981;0.047908;0.059343;miss rate for ReadReq accesses 
system.cpu06.dcache.ReadReq_miss_rate::total;0.058700;0.057178;0.064773;0.060981;0.047908;0.059343;miss rate for ReadReq accesses 
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data;0.007715;0.009348;0.007032;0.015475;0.057700;0.070706;miss rate for WriteReq accesses 
system.cpu06.dcache.WriteReq_miss_rate::total;0.007715;0.009348;0.007032;0.015475;0.057700;0.070706;miss rate for WriteReq accesses 
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data;0.052114;0.052467;0.068720;0.226924;0.231475;0.129382;miss rate for LoadLockedReq accesses 
system.cpu06.dcache.LoadLockedReq_miss_rate::total;0.052114;0.052467;0.068720;0.226924;0.231475;0.129382;miss rate for LoadLockedReq accesses 
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data;0.304044;0.344324;0.307692;0.446605;0.455400;0.081787;miss rate for StoreCondReq accesses 
system.cpu06.dcache.StoreCondReq_miss_rate::total;0.304044;0.344324;0.307692;0.446605;0.455400;0.081787;miss rate for StoreCondReq accesses 
system.cpu06.dcache.demand_miss_rate::cpu06.data;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;miss rate for demand accesses 
system.cpu06.dcache.demand_miss_rate::total;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;miss rate for demand accesses 
system.cpu06.dcache.overall_miss_rate::cpu06.data;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;miss rate for overall accesses 
system.cpu06.dcache.overall_miss_rate::total;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;miss rate for overall accesses 
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data;82710.546105;74892.634766;84127.503922;82648.784531;86737.178634;94385.034714;average ReadReq miss latency 
system.cpu06.dcache.ReadReq_avg_miss_latency::total;82710.546105;74892.634766;84127.503922;82648.784531;86737.178634;94385.034714;average ReadReq miss latency 
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data;63268.661763;59145.835966;62403.207317;65846.149402;100852.085966;90617.826404;average WriteReq miss latency 
system.cpu06.dcache.WriteReq_avg_miss_latency::total;63268.661763;59145.835966;62403.207317;65846.149402;100852.085966;90617.826404;average WriteReq miss latency 
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data;81975.512291;113385.678442;90663.517241;67208.293706;67119.345190;81996.305419;average LoadLockedReq miss latency 
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total;81975.512291;113385.678442;90663.517241;67208.293706;67119.345190;81996.305419;average LoadLockedReq miss latency 
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data;49050.206490;52174.040587;51374.250000;58015.559779;58014.255580;60487.226891;average StoreCondReq miss latency 
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total;49050.206490;52174.040587;51374.250000;58015.559779;58014.255580;60487.226891;average StoreCondReq miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data;81754.007688;74034.053866;83312.407916;81184.695271;91386.079542;92461.156820;average overall miss latency 
system.cpu06.dcache.demand_avg_miss_latency::total;81754.007688;74034.053866;83312.407916;81184.695271;91386.079542;92461.156820;average overall miss latency 
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data;81754.007688;74034.053866;83312.407916;81184.695271;91386.079542;92461.156820;average overall miss latency 
system.cpu06.dcache.overall_avg_miss_latency::total;81754.007688;74034.053866;83312.407916;81184.695271;91386.079542;92461.156820;average overall miss latency 
system.cpu06.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu06.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu06.dcache.writebacks::writebacks;3233;9314;70;2215;23743;7320;number of writebacks 
system.cpu06.dcache.writebacks::total;3233;9314;70;2215;23743;7320;number of writebacks 
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data;212829;530255;4207;35903;51043;6568;number of ReadReq MSHR misses 
system.cpu06.dcache.ReadReq_mshr_misses::total;212829;530255;4207;35903;51043;6568;number of ReadReq MSHR misses 
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data;11013;30579;164;3427;25068;6855;number of WriteReq MSHR misses 
system.cpu06.dcache.WriteReq_mshr_misses::total;11013;30579;164;3427;25068;6855;number of WriteReq MSHR misses 
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data;2278;1925;29;858;1237;203;number of LoadLockedReq MSHR misses 
system.cpu06.dcache.LoadLockedReq_mshr_misses::total;2278;1925;29;858;1237;203;number of LoadLockedReq MSHR misses 
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data;6532;11652;80;1447;1791;119;number of StoreCondReq MSHR misses 
system.cpu06.dcache.StoreCondReq_mshr_misses::total;6532;11652;80;1447;1791;119;number of StoreCondReq MSHR misses 
system.cpu06.dcache.demand_mshr_misses::cpu06.data;223842;560834;4371;39330;76111;13423;number of demand (read+write) MSHR misses 
system.cpu06.dcache.demand_mshr_misses::total;223842;560834;4371;39330;76111;13423;number of demand (read+write) MSHR misses 
system.cpu06.dcache.overall_mshr_misses::cpu06.data;223842;560834;4371;39330;76111;13423;number of overall MSHR misses 
system.cpu06.dcache.overall_mshr_misses::total;223842;560834;4371;39330;76111;13423;number of overall MSHR misses 
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data;12036454183;27318174952;249366591;2102088689;3162345191;447177092;number of ReadReq MSHR miss cycles 
system.cpu06.dcache.ReadReq_mshr_miss_latency::total;12036454183;27318174952;249366591;2102088689;3162345191;447177092;number of ReadReq MSHR miss cycles 
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data;354803228;878575482;5196874;131425246;1882821909;455574800;number of WriteReq MSHR miss cycles 
system.cpu06.dcache.WriteReq_mshr_miss_latency::total;354803228;878575482;5196874;131425246;1882821909;455574800;number of WriteReq MSHR miss cycles 
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data;129864783;167575569;1866758;38375284;55065370;11600750;number of LoadLockedReq MSHR miss cycles 
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total;129864783;167575569;1866758;38375284;55065370;11600750;number of LoadLockedReq MSHR miss cycles 
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data;151892001;244249731;1833060;47594485;61083454;4371020;number of StoreCondReq MSHR miss cycles 
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total;151892001;244249731;1833060;47594485;61083454;4371020;number of StoreCondReq MSHR miss cycles 
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data;45160001;15980001;250000;1610000;3890000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total;45160001;15980001;250000;1610000;3890000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data;12391257411;28196750434;254563465;2233513935;5045167100;902751892;number of demand (read+write) MSHR miss cycles 
system.cpu06.dcache.demand_mshr_miss_latency::total;12391257411;28196750434;254563465;2233513935;5045167100;902751892;number of demand (read+write) MSHR miss cycles 
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data;12391257411;28196750434;254563465;2233513935;5045167100;902751892;number of overall MSHR miss cycles 
system.cpu06.dcache.overall_mshr_miss_latency::total;12391257411;28196750434;254563465;2233513935;5045167100;902751892;number of overall MSHR miss cycles 
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency::cpu06.data;16297000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency::total;16297000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency::cpu06.data;5051523000;7142223000;60593000;418184000;346310000;29092000;number of WriteReq MSHR uncacheable cycles 
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency::total;5051523000;7142223000;60593000;418184000;346310000;29092000;number of WriteReq MSHR uncacheable cycles 
system.cpu06.dcache.overall_mshr_uncacheable_latency::cpu06.data;5067820000;7142223000;60593000;418184000;346310000;29092000;number of overall MSHR uncacheable cycles 
system.cpu06.dcache.overall_mshr_uncacheable_latency::total;5067820000;7142223000;60593000;418184000;346310000;29092000;number of overall MSHR uncacheable cycles 
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data;0.058700;0.057178;0.064773;0.060981;0.047908;0.059343;mshr miss rate for ReadReq accesses 
system.cpu06.dcache.ReadReq_mshr_miss_rate::total;0.058700;0.057178;0.064773;0.060981;0.047908;0.059343;mshr miss rate for ReadReq accesses 
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data;0.007715;0.009348;0.007032;0.015475;0.057700;0.070706;mshr miss rate for WriteReq accesses 
system.cpu06.dcache.WriteReq_mshr_miss_rate::total;0.007715;0.009348;0.007032;0.015475;0.057700;0.070706;mshr miss rate for WriteReq accesses 
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data;0.052114;0.052467;0.068720;0.226924;0.231475;0.129382;mshr miss rate for LoadLockedReq accesses 
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total;0.052114;0.052467;0.068720;0.226924;0.231475;0.129382;mshr miss rate for LoadLockedReq accesses 
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data;0.303998;0.344265;0.307692;0.446605;0.455146;0.081787;mshr miss rate for StoreCondReq accesses 
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total;0.303998;0.344265;0.307692;0.446605;0.455146;0.081787;mshr miss rate for StoreCondReq accesses 
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;mshr miss rate for demand accesses 
system.cpu06.dcache.demand_mshr_miss_rate::total;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;mshr miss rate for demand accesses 
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;mshr miss rate for overall accesses 
system.cpu06.dcache.overall_mshr_miss_rate::total;0.044298;0.044707;0.049517;0.048543;0.050744;0.064649;mshr miss rate for overall accesses 
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data;56554.577539;51518.938911;59274.207511;58549.109796;61954.532277;68084.210110;average ReadReq mshr miss latency 
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total;56554.577539;51518.938911;59274.207511;58549.109796;61954.532277;68084.210110;average ReadReq mshr miss latency 
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data;32216.764551;28731.334641;31688.256098;38349.940473;75108.581020;66458.760029;average WriteReq mshr miss latency 
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total;32216.764551;28731.334641;31688.256098;38349.940473;75108.581020;66458.760029;average WriteReq mshr miss latency 
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data;57008.245391;87052.243636;64370.965517;44726.438228;44515.254648;57146.551724;average LoadLockedReq mshr miss latency 
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57008.245391;87052.243636;64370.965517;44726.438228;44515.254648;57146.551724;average LoadLockedReq mshr miss latency 
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data;23253.521280;20962.043512;22913.250000;32891.834831;34105.781128;36731.260504;average StoreCondReq mshr miss latency 
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total;23253.521280;20962.043512;22913.250000;32891.834831;34105.781128;36731.260504;average StoreCondReq mshr miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data;55357.160010;50276.464041;58239.182109;56789.065217;66286.963777;67254.108024;average overall mshr miss latency 
system.cpu06.dcache.demand_avg_mshr_miss_latency::total;55357.160010;50276.464041;58239.182109;56789.065217;66286.963777;67254.108024;average overall mshr miss latency 
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data;55357.160010;50276.464041;58239.182109;56789.065217;66286.963777;67254.108024;average overall mshr miss latency 
system.cpu06.dcache.overall_avg_mshr_miss_latency::total;55357.160010;50276.464041;58239.182109;56789.065217;66286.963777;67254.108024;average overall mshr miss latency 
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu06.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu06.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu07.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu07.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu07.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu07.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu07.dtb.read_hits;3706168;9129948;67352;694680;1252283;31505;DTB read hits 
system.cpu07.dtb.read_misses;371;151;0;29;1718;0;DTB read misses 
system.cpu07.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu07.dtb.read_accesses;34037;117006;0;143550;481264;0;DTB read accesses 
system.cpu07.dtb.write_hits;1547651;3328154;24567;249643;490874;8923;DTB write hits 
system.cpu07.dtb.write_misses;106;23;0;5;12738;0;DTB write misses 
system.cpu07.dtb.write_acv;5;12;0;0;0;0;DTB write access violations 
system.cpu07.dtb.write_accesses;15515;74347;0;66944;177878;0;DTB write accesses 
system.cpu07.dtb.data_hits;5253819;12458102;91919;944323;1743157;40428;DTB hits 
system.cpu07.dtb.data_misses;477;174;0;34;14456;0;DTB misses 
system.cpu07.dtb.data_acv;5;12;0;0;0;0;DTB access violations 
system.cpu07.dtb.data_accesses;49552;191353;0;210494;659142;0;DTB accesses 
system.cpu07.itb.fetch_hits;1439738;2671616;15556;868226;5388912;5691;ITB hits 
system.cpu07.itb.fetch_misses;152;169;0;10;121;0;ITB misses 
system.cpu07.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu07.itb.fetch_accesses;1439890;2671785;15556;868236;5389033;5691;ITB accesses 
system.cpu07.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu07.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu07.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu07.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu07.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu07.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu07.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu07.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu07.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu07.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu07.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu07.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu07.numCycles;644656254;1014331754;7031251;49920202;44513542;2441390;number of cpu cycles simulated 
system.cpu07.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu07.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu07.committedInsts;17020204;43342824;326204;3109001;8515534;130362;Number of instructions committed 
system.cpu07.committedOps;17020204;43342824;326204;3109001;8515534;130362;Number of ops (including micro ops) committed 
system.cpu07.num_int_alu_accesses;16474416;42286197;318339;2909319;4892235;127410;Number of integer alu accesses 
system.cpu07.num_fp_alu_accesses;5505;2498;134;343554;3589940;134;Number of float alu accesses 
system.cpu07.num_func_calls;644236;1601113;12244;83585;103030;4324;number of times a function call or return occured 
system.cpu07.num_conditional_control_insts;1663791;4369651;31248;381771;643750;18961;number of instructions that are conditional controls 
system.cpu07.num_int_insts;16474416;42286197;318339;2909319;4892235;127410;number of integer instructions 
system.cpu07.num_fp_insts;5505;2498;134;343554;3589940;134;number of float instructions 
system.cpu07.num_int_register_reads;22599825;58802742;444243;4322581;10177283;171363;number of times the integer registers were read 
system.cpu07.num_int_register_writes;13081275;33994516;257902;2110646;3665753;98023;number of times the integer registers were written 
system.cpu07.num_fp_register_reads;3316;1314;66;339847;6094728;66;number of times the floating registers were read 
system.cpu07.num_fp_register_writes;3310;1175;68;274374;3548155;68;number of times the floating registers were written 
system.cpu07.num_mem_refs;5261345;12469189;92009;945616;1761610;40470;number of memory refs 
system.cpu07.num_load_insts;3707156;9130390;67362;695074;1256637;31515;Number of load instructions 
system.cpu07.num_store_insts;1554189;3338799;24647;250542;504973;8955;Number of store instructions 
system.cpu07.num_idle_cycles;597700347.749907;897794622.754137;6143837.852477;41469416.959733;23122068.073223;2086692.940663;Number of idle cycles 
system.cpu07.num_busy_cycles;46955906.250093;116537131.245863;887413.147523;8450785.040267;21391473.926777;354697.059337;Number of busy cycles 
system.cpu07.not_idle_fraction;0.072839;0.114891;0.126210;0.169286;0.480561;0.145285;Percentage of non-idle cycles 
system.cpu07.idle_fraction;0.927161;0.885109;0.873790;0.830714;0.519439;0.854715;Percentage of idle cycles 
system.cpu07.Branches;2624976;6649273;48731;500836;790070;25252;Number of branches fetched 
system.cpu07.op_class::No_OpClass;65850;115419;718;11414;52739;259;Class of executed instruction 
system.cpu07.op_class::IntAlu;11137594;29766779;226285;1956999;2995524;86992;Class of executed instruction 
system.cpu07.op_class::IntMult;65447;176196;1356;8876;10476;463;Class of executed instruction 
system.cpu07.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatAdd;1246;105;4;70629;1809014;4;Class of executed instruction 
system.cpu07.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatCvt;0;0;0;837;10;0;Class of executed instruction 
system.cpu07.op_class::FloatMult;0;0;0;64512;1697607;0;Class of executed instruction 
system.cpu07.op_class::FloatDiv;231;3;0;1292;0;0;Class of executed instruction 
system.cpu07.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::MemRead;3751872;9198894;67890;700515;1265058;31733;Class of executed instruction 
system.cpu07.op_class::MemWrite;1554332;3339111;24649;250770;505702;8957;Class of executed instruction 
system.cpu07.op_class::IprAccess;444114;746503;5302;43191;193860;1954;Class of executed instruction 
system.cpu07.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::total;17020686;43343010;326204;3109035;8529990;130362;Class of executed instruction 
system.cpu07.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu07.kern.inst.quiesce;8943;10450;74;554;325;25;number of quiesce instructions executed 
system.cpu07.kern.inst.hwrei;108288;183700;1300;10166;25745;477;number of hwrei instructions executed 
system.cpu07.kern.ipl_count::0;24520;42262;297;2462;2731;111;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::22;6028;10387;72;511;457;25;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::30;88;87;2;100;137;1;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::31;64781;109443;783;5776;6305;288;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::total;95417;162179;1154;8849;9630;425;number of times we switched to this ipl 
system.cpu07.kern.ipl_good::0;24518;42262;297;2462;2731;111;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::22;6028;10387;72;511;457;25;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::30;88;87;2;100;137;1;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::31;24430;42175;295;2362;2648;110;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::total;55064;94911;666;5435;5973;247;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_ticks::0;5683942370000;9768338440000;67475750000;461519150000;383392480000;22693160000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::22;22090610000;36793760000;265130000;1865040000;1656980000;92670000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::30;872640000;868680000;20500000;907040000;1245070000;10080000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::31;739643140000;337330160000;2551130000;34728250000;59023430000;1617990000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::total;6446548760000;10143331040000;70312510000;499019480000;445317960000;24413900000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_used::0;0.999918;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::31;0.377117;0.385360;0.376756;0.408934;0.419984;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::total;0.577088;0.585224;0.577123;0.614194;0.620249;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu07.kern.syscall::6;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::17;1;;;;1;;number of syscalls executed 
system.cpu07.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::45;3;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::71;4;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::74;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::total;12;4;;1;3;;number of syscalls executed 
system.cpu07.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wripir;63;1;;70;191;;number of callpals executed 
system.cpu07.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::swpctx;82;45;2;71;194;2;number of callpals executed 
system.cpu07.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu07.kern.callpal::swpipl;83085;141195;1006;7527;8241;373;number of callpals executed 
system.cpu07.kern.callpal::rdps;12058;21092;144;1029;913;50;number of callpals executed 
system.cpu07.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu07.kern.callpal::rti;6215;10510;74;711;801;26;number of callpals executed 
system.cpu07.kern.callpal::callsys;15;23;;101;126;;number of callpals executed 
system.cpu07.kern.callpal::imb;2;1;;;;;number of callpals executed 
system.cpu07.kern.callpal::rdunique;1;;;2;110;;number of callpals executed 
system.cpu07.kern.callpal::total;101536;172871;1226;9511;10580;451;number of callpals executed 
system.cpu07.kern.mode_switch::kernel;6298;10556;76;783;994;28;number of protection mode switches 
system.cpu07.kern.mode_switch::user;102;50;0;122;379;0;number of protection mode switches 
system.cpu07.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu07.kern.mode_switch_good::kernel;0.016037;0.004831;0;0.155811;0.381288;0;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::user;1;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::total;0.031719;0.009523;0;0.269613;0.552076;0;fraction of useful protection mode switches 
system.cpu07.kern.mode_ticks::kernel;6442314110000;5851420000;0;10568934580000;310493690000;0;number of ticks spent at the given mode 
system.cpu07.kern.mode_ticks::user;4234610000;13804450000;0;19157470000;120551450000;0;number of ticks spent at the given mode 
system.cpu07.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu07.kern.swap_context;83;45;2;71;194;2;number of times the context was actually changed 
system.cpu07.icache.tags.replacements;29732;83357;650;8052;16541;408;number of replacements 
system.cpu07.icache.tags.tagsinuse;391.676796;511.999999;512;512;512;512;Cycle average of tags in use 
system.cpu07.icache.tags.total_refs;16652755;28192986;1586391;9197536;11729450;4960908;Total number of references to valid blocks. 
system.cpu07.icache.tags.sampled_refs;29732;83357;650;8052;16541;920;Sample count of references to valid blocks. 
system.cpu07.icache.tags.avg_refs;560.095352;338.219778;2440.601538;1142.267263;709.113717;5392.291304;Average number of references to valid blocks. 
system.cpu07.icache.tags.warmup_cycle;6434253662500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu07.icache.tags.occ_blocks::cpu07.inst;391.676796;511.999999;512;512;512;512;Average occupied blocks per requestor 
system.cpu07.icache.tags.occ_percent::cpu07.inst;0.764994;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu07.icache.tags.occ_percent::total;0.764994;1.000000;1;1;1;1;Average percentage of cache occupancy 
system.cpu07.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::0;16;;;;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::1;53;;2;;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::2;23;2;;8;9;9;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::3;275;13;12;6;5;6;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::4;144;497;498;498;498;497;Occupied blocks per task id 
system.cpu07.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu07.icache.tags.tag_accesses;34071626;86769376;653058;6226124;17076519;261132;Number of tag accesses 
system.cpu07.icache.tags.data_accesses;34071626;86769376;653058;6226124;17076519;261132;Number of data accesses 
system.cpu07.icache.ReadReq_hits::cpu07.inst;16990435;43259651;325554;3100984;8513448;129954;number of ReadReq hits 
system.cpu07.icache.ReadReq_hits::total;16990435;43259651;325554;3100984;8513448;129954;number of ReadReq hits 
system.cpu07.icache.demand_hits::cpu07.inst;16990435;43259651;325554;3100984;8513448;129954;number of demand (read+write) hits 
system.cpu07.icache.demand_hits::total;16990435;43259651;325554;3100984;8513448;129954;number of demand (read+write) hits 
system.cpu07.icache.overall_hits::cpu07.inst;16990435;43259651;325554;3100984;8513448;129954;number of overall hits 
system.cpu07.icache.overall_hits::total;16990435;43259651;325554;3100984;8513448;129954;number of overall hits 
system.cpu07.icache.ReadReq_misses::cpu07.inst;30252;83358;650;8052;16541;408;number of ReadReq misses 
system.cpu07.icache.ReadReq_misses::total;30252;83358;650;8052;16541;408;number of ReadReq misses 
system.cpu07.icache.demand_misses::cpu07.inst;30252;83358;650;8052;16541;408;number of demand (read+write) misses 
system.cpu07.icache.demand_misses::total;30252;83358;650;8052;16541;408;number of demand (read+write) misses 
system.cpu07.icache.overall_misses::cpu07.inst;30252;83358;650;8052;16541;408;number of overall misses 
system.cpu07.icache.overall_misses::total;30252;83358;650;8052;16541;408;number of overall misses 
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst;3248015000;8862956248;71890250;833060000;1709821500;41308500;number of ReadReq miss cycles 
system.cpu07.icache.ReadReq_miss_latency::total;3248015000;8862956248;71890250;833060000;1709821500;41308500;number of ReadReq miss cycles 
system.cpu07.icache.demand_miss_latency::cpu07.inst;3248015000;8862956248;71890250;833060000;1709821500;41308500;number of demand (read+write) miss cycles 
system.cpu07.icache.demand_miss_latency::total;3248015000;8862956248;71890250;833060000;1709821500;41308500;number of demand (read+write) miss cycles 
system.cpu07.icache.overall_miss_latency::cpu07.inst;3248015000;8862956248;71890250;833060000;1709821500;41308500;number of overall miss cycles 
system.cpu07.icache.overall_miss_latency::total;3248015000;8862956248;71890250;833060000;1709821500;41308500;number of overall miss cycles 
system.cpu07.icache.ReadReq_accesses::cpu07.inst;17020687;43343009;326204;3109036;8529989;130362;number of ReadReq accesses(hits+misses) 
system.cpu07.icache.ReadReq_accesses::total;17020687;43343009;326204;3109036;8529989;130362;number of ReadReq accesses(hits+misses) 
system.cpu07.icache.demand_accesses::cpu07.inst;17020687;43343009;326204;3109036;8529989;130362;number of demand (read+write) accesses 
system.cpu07.icache.demand_accesses::total;17020687;43343009;326204;3109036;8529989;130362;number of demand (read+write) accesses 
system.cpu07.icache.overall_accesses::cpu07.inst;17020687;43343009;326204;3109036;8529989;130362;number of overall (read+write) accesses 
system.cpu07.icache.overall_accesses::total;17020687;43343009;326204;3109036;8529989;130362;number of overall (read+write) accesses 
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;miss rate for ReadReq accesses 
system.cpu07.icache.ReadReq_miss_rate::total;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;miss rate for ReadReq accesses 
system.cpu07.icache.demand_miss_rate::cpu07.inst;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;miss rate for demand accesses 
system.cpu07.icache.demand_miss_rate::total;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;miss rate for demand accesses 
system.cpu07.icache.overall_miss_rate::cpu07.inst;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;miss rate for overall accesses 
system.cpu07.icache.overall_miss_rate::total;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;miss rate for overall accesses 
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst;107365.298162;106324.003071;110600.384615;103460.009935;103368.689922;101246.323529;average ReadReq miss latency 
system.cpu07.icache.ReadReq_avg_miss_latency::total;107365.298162;106324.003071;110600.384615;103460.009935;103368.689922;101246.323529;average ReadReq miss latency 
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst;107365.298162;106324.003071;110600.384615;103460.009935;103368.689922;101246.323529;average overall miss latency 
system.cpu07.icache.demand_avg_miss_latency::total;107365.298162;106324.003071;110600.384615;103460.009935;103368.689922;101246.323529;average overall miss latency 
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst;107365.298162;106324.003071;110600.384615;103460.009935;103368.689922;101246.323529;average overall miss latency 
system.cpu07.icache.overall_avg_miss_latency::total;107365.298162;106324.003071;110600.384615;103460.009935;103368.689922;101246.323529;average overall miss latency 
system.cpu07.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu07.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst;30252;83358;650;8052;16541;408;number of ReadReq MSHR misses 
system.cpu07.icache.ReadReq_mshr_misses::total;30252;83358;650;8052;16541;408;number of ReadReq MSHR misses 
system.cpu07.icache.demand_mshr_misses::cpu07.inst;30252;83358;650;8052;16541;408;number of demand (read+write) MSHR misses 
system.cpu07.icache.demand_mshr_misses::total;30252;83358;650;8052;16541;408;number of demand (read+write) MSHR misses 
system.cpu07.icache.overall_mshr_misses::cpu07.inst;30252;83358;650;8052;16541;408;number of overall MSHR misses 
system.cpu07.icache.overall_mshr_misses::total;30252;83358;650;8052;16541;408;number of overall MSHR misses 
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst;2451977000;6721717752;55181750;625318000;1281493500;30885500;number of ReadReq MSHR miss cycles 
system.cpu07.icache.ReadReq_mshr_miss_latency::total;2451977000;6721717752;55181750;625318000;1281493500;30885500;number of ReadReq MSHR miss cycles 
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst;2451977000;6721717752;55181750;625318000;1281493500;30885500;number of demand (read+write) MSHR miss cycles 
system.cpu07.icache.demand_mshr_miss_latency::total;2451977000;6721717752;55181750;625318000;1281493500;30885500;number of demand (read+write) MSHR miss cycles 
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst;2451977000;6721717752;55181750;625318000;1281493500;30885500;number of overall MSHR miss cycles 
system.cpu07.icache.overall_mshr_miss_latency::total;2451977000;6721717752;55181750;625318000;1281493500;30885500;number of overall MSHR miss cycles 
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;mshr miss rate for ReadReq accesses 
system.cpu07.icache.ReadReq_mshr_miss_rate::total;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;mshr miss rate for ReadReq accesses 
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;mshr miss rate for demand accesses 
system.cpu07.icache.demand_mshr_miss_rate::total;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;mshr miss rate for demand accesses 
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;mshr miss rate for overall accesses 
system.cpu07.icache.overall_mshr_miss_rate::total;0.001777;0.001923;0.001993;0.002590;0.001939;0.003130;mshr miss rate for overall accesses 
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst;81051.732117;80636.744548;84895;77659.960258;77473.762167;75699.754902;average ReadReq mshr miss latency 
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total;81051.732117;80636.744548;84895;77659.960258;77473.762167;75699.754902;average ReadReq mshr miss latency 
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst;81051.732117;80636.744548;84895;77659.960258;77473.762167;75699.754902;average overall mshr miss latency 
system.cpu07.icache.demand_avg_mshr_miss_latency::total;81051.732117;80636.744548;84895;77659.960258;77473.762167;75699.754902;average overall mshr miss latency 
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst;81051.732117;80636.744548;84895;77659.960258;77473.762167;75699.754902;average overall mshr miss latency 
system.cpu07.icache.overall_avg_mshr_miss_latency::total;81051.732117;80636.744548;84895;77659.960258;77473.762167;75699.754902;average overall mshr miss latency 
system.cpu07.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu07.dcache.tags.replacements;136147;430954;3535;21549;63601;1230;number of replacements 
system.cpu07.dcache.tags.tagsinuse;470.921269;854.717004;781.608093;799.396282;854.058511;842.703227;Cycle average of tags in use 
system.cpu07.dcache.tags.total_refs;4979751;4290533;13109;5830616;4302470;189426;Total number of references to valid blocks. 
system.cpu07.dcache.tags.sampled_refs;136147;430954;3535;21549;63601;2059;Sample count of references to valid blocks. 
system.cpu07.dcache.tags.avg_refs;36.576282;9.955896;3.708345;270.574783;67.647836;91.999029;Average number of references to valid blocks. 
system.cpu07.dcache.tags.warmup_cycle;6434534082500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu07.dcache.tags.occ_blocks::cpu07.data;470.921269;854.717004;781.608093;799.396282;854.058511;842.703227;Average occupied blocks per requestor 
system.cpu07.dcache.tags.occ_percent::cpu07.data;0.459884;0.834685;0.763289;0.780660;0.834042;0.822952;Average percentage of cache occupancy 
system.cpu07.dcache.tags.occ_percent::total;0.459884;0.834685;0.763289;0.780660;0.834042;0.822952;Average percentage of cache occupancy 
system.cpu07.dcache.tags.occ_task_id_blocks::1024;1024;777;779;859;829;829;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::0;2;;;6;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::1;82;;;26;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::2;867;;;1;7;7;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::3;70;13;13;2;9;9;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::4;3;764;766;824;813;813;Occupied blocks per task id 
system.cpu07.dcache.tags.occ_task_id_percent::1024;1;0.758789;0.760742;0.838867;0.809570;0.809570;Percentage of cache occupancy per task id 
system.cpu07.dcache.tags.tag_accesses;10681430;25409488;187915;1916093;3568064;82430;Number of tag accesses 
system.cpu07.dcache.tags.data_accesses;10681430;25409488;187915;1916093;3568064;82430;Number of data accesses 
system.cpu07.dcache.ReadReq_hits::cpu07.data;3449121;8585392;62722;664096;1195814;29384;number of ReadReq hits 
system.cpu07.dcache.ReadReq_hits::total;3449121;8585392;62722;664096;1195814;29384;number of ReadReq hits 
system.cpu07.dcache.WriteReq_hits::cpu07.data;1482504;3249117;23969;243306;456227;8543;number of WriteReq hits 
system.cpu07.dcache.WriteReq_hits::total;1482504;3249117;23969;243306;456227;8543;number of WriteReq hits 
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data;41575;34678;321;2716;4365;264;number of LoadLockedReq hits 
system.cpu07.dcache.LoadLockedReq_hits::total;41575;34678;321;2716;4365;264;number of LoadLockedReq hits 
system.cpu07.dcache.StoreCondReq_hits::cpu07.data;15760;21944;173;1552;2421;77;number of StoreCondReq hits 
system.cpu07.dcache.StoreCondReq_hits::total;15760;21944;173;1552;2421;77;number of StoreCondReq hits 
system.cpu07.dcache.demand_hits::cpu07.data;4931625;11834509;86691;907402;1652041;37927;number of demand (read+write) hits 
system.cpu07.dcache.demand_hits::total;4931625;11834509;86691;907402;1652041;37927;number of demand (read+write) hits 
system.cpu07.dcache.overall_hits::cpu07.data;4931625;11834509;86691;907402;1652041;37927;number of overall hits 
system.cpu07.dcache.overall_hits::total;4931625;11834509;86691;907402;1652041;37927;number of overall hits 
system.cpu07.dcache.ReadReq_misses::cpu07.data;213589;508243;4287;27632;53062;1847;number of ReadReq misses 
system.cpu07.dcache.ReadReq_misses::total;213589;508243;4287;27632;53062;1847;number of ReadReq misses 
system.cpu07.dcache.WriteReq_misses::cpu07.data;16913;32397;182;2592;28561;80;number of WriteReq misses 
system.cpu07.dcache.WriteReq_misses::total;16913;32397;182;2592;28561;80;number of WriteReq misses 
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data;2428;1926;32;601;1678;20;number of LoadLockedReq misses 
system.cpu07.dcache.LoadLockedReq_misses::total;2428;1926;32;601;1678;20;number of LoadLockedReq misses 
system.cpu07.dcache.StoreCondReq_misses::cpu07.data;6491;11549;86;1195;2339;45;number of StoreCondReq misses 
system.cpu07.dcache.StoreCondReq_misses::total;6491;11549;86;1195;2339;45;number of StoreCondReq misses 
system.cpu07.dcache.demand_misses::cpu07.data;230502;540640;4469;30224;81623;1927;number of demand (read+write) misses 
system.cpu07.dcache.demand_misses::total;230502;540640;4469;30224;81623;1927;number of demand (read+write) misses 
system.cpu07.dcache.overall_misses::cpu07.data;230502;540640;4469;30224;81623;1927;number of overall misses 
system.cpu07.dcache.overall_misses::total;230502;540640;4469;30224;81623;1927;number of overall misses 
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data;17541246200;38374422982;396704856;2381051513;4703206404;157700881;number of ReadReq miss cycles 
system.cpu07.dcache.ReadReq_miss_latency::total;17541246200;38374422982;396704856;2381051513;4703206404;157700881;number of ReadReq miss cycles 
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data;1264642782;1984922304;11110865;161521757;2816992183;6614707;number of WriteReq miss cycles 
system.cpu07.dcache.WriteReq_miss_latency::total;1264642782;1984922304;11110865;161521757;2816992183;6614707;number of WriteReq miss cycles 
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data;197399840;212386920;2964487;41137242;115746898;1412250;number of LoadLockedReq miss cycles 
system.cpu07.dcache.LoadLockedReq_miss_latency::total;197399840;212386920;2964487;41137242;115746898;1412250;number of LoadLockedReq miss cycles 
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data;322468030;602088335;4455936;68693536;137452521;2060981;number of StoreCondReq miss cycles 
system.cpu07.dcache.StoreCondReq_miss_latency::total;322468030;602088335;4455936;68693536;137452521;2060981;number of StoreCondReq miss cycles 
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data;55860999;23305998;370999;1798000;5458000;648000;number of StoreCondFailReq miss cycles 
system.cpu07.dcache.StoreCondFailReq_miss_latency::total;55860999;23305998;370999;1798000;5458000;648000;number of StoreCondFailReq miss cycles 
system.cpu07.dcache.demand_miss_latency::cpu07.data;18805888982;40359345286;407815721;2542573270;7520198587;164315588;number of demand (read+write) miss cycles 
system.cpu07.dcache.demand_miss_latency::total;18805888982;40359345286;407815721;2542573270;7520198587;164315588;number of demand (read+write) miss cycles 
system.cpu07.dcache.overall_miss_latency::cpu07.data;18805888982;40359345286;407815721;2542573270;7520198587;164315588;number of overall miss cycles 
system.cpu07.dcache.overall_miss_latency::total;18805888982;40359345286;407815721;2542573270;7520198587;164315588;number of overall miss cycles 
system.cpu07.dcache.ReadReq_accesses::cpu07.data;3662710;9093635;67009;691728;1248876;31231;number of ReadReq accesses(hits+misses) 
system.cpu07.dcache.ReadReq_accesses::total;3662710;9093635;67009;691728;1248876;31231;number of ReadReq accesses(hits+misses) 
system.cpu07.dcache.WriteReq_accesses::cpu07.data;1499417;3281514;24151;245898;484788;8623;number of WriteReq accesses(hits+misses) 
system.cpu07.dcache.WriteReq_accesses::total;1499417;3281514;24151;245898;484788;8623;number of WriteReq accesses(hits+misses) 
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data;44003;36604;353;3317;6043;284;number of LoadLockedReq accesses(hits+misses) 
system.cpu07.dcache.LoadLockedReq_accesses::total;44003;36604;353;3317;6043;284;number of LoadLockedReq accesses(hits+misses) 
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data;22251;33493;259;2747;4760;122;number of StoreCondReq accesses(hits+misses) 
system.cpu07.dcache.StoreCondReq_accesses::total;22251;33493;259;2747;4760;122;number of StoreCondReq accesses(hits+misses) 
system.cpu07.dcache.demand_accesses::cpu07.data;5162127;12375149;91160;937626;1733664;39854;number of demand (read+write) accesses 
system.cpu07.dcache.demand_accesses::total;5162127;12375149;91160;937626;1733664;39854;number of demand (read+write) accesses 
system.cpu07.dcache.overall_accesses::cpu07.data;5162127;12375149;91160;937626;1733664;39854;number of overall (read+write) accesses 
system.cpu07.dcache.overall_accesses::total;5162127;12375149;91160;937626;1733664;39854;number of overall (read+write) accesses 
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data;0.058314;0.055890;0.063976;0.039946;0.042488;0.059140;miss rate for ReadReq accesses 
system.cpu07.dcache.ReadReq_miss_rate::total;0.058314;0.055890;0.063976;0.039946;0.042488;0.059140;miss rate for ReadReq accesses 
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data;0.011280;0.009873;0.007536;0.010541;0.058914;0.009278;miss rate for WriteReq accesses 
system.cpu07.dcache.WriteReq_miss_rate::total;0.011280;0.009873;0.007536;0.010541;0.058914;0.009278;miss rate for WriteReq accesses 
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data;0.055178;0.052617;0.090652;0.181188;0.277677;0.070423;miss rate for LoadLockedReq accesses 
system.cpu07.dcache.LoadLockedReq_miss_rate::total;0.055178;0.052617;0.090652;0.181188;0.277677;0.070423;miss rate for LoadLockedReq accesses 
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data;0.291717;0.344818;0.332046;0.435020;0.491387;0.368852;miss rate for StoreCondReq accesses 
system.cpu07.dcache.StoreCondReq_miss_rate::total;0.291717;0.344818;0.332046;0.435020;0.491387;0.368852;miss rate for StoreCondReq accesses 
system.cpu07.dcache.demand_miss_rate::cpu07.data;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;miss rate for demand accesses 
system.cpu07.dcache.demand_miss_rate::total;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;miss rate for demand accesses 
system.cpu07.dcache.overall_miss_rate::cpu07.data;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;miss rate for overall accesses 
system.cpu07.dcache.overall_miss_rate::total;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;miss rate for overall accesses 
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data;82126.168482;75504.085609;92536.705388;86170.075022;88636.056010;85382.177044;average ReadReq miss latency 
system.cpu07.dcache.ReadReq_avg_miss_latency::total;82126.168482;75504.085609;92536.705388;86170.075022;88636.056010;85382.177044;average ReadReq miss latency 
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data;74773.415834;61268.707103;61048.708791;62315.492670;98630.726620;82683.837500;average WriteReq miss latency 
system.cpu07.dcache.WriteReq_avg_miss_latency::total;74773.415834;61268.707103;61048.708791;62315.492670;98630.726620;82683.837500;average WriteReq miss latency 
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data;81301.416804;110273.582555;92640.218750;68447.990017;68979.081049;70612.500000;average LoadLockedReq miss latency 
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total;81301.416804;110273.582555;92640.218750;68447.990017;68979.081049;70612.500000;average LoadLockedReq miss latency 
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data;49679.252812;52133.373885;51813.209302;57484.130544;58765.507054;45799.577778;average StoreCondReq miss latency 
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total;49679.252812;52133.373885;51813.209302;57484.130544;58765.507054;45799.577778;average StoreCondReq miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data;81586.662944;74651.052985;91254.356903;84124.314121;92133.327457;85270.154645;average overall miss latency 
system.cpu07.dcache.demand_avg_miss_latency::total;81586.662944;74651.052985;91254.356903;84124.314121;92133.327457;85270.154645;average overall miss latency 
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data;81586.662944;74651.052985;91254.356903;84124.314121;92133.327457;85270.154645;average overall miss latency 
system.cpu07.dcache.overall_avg_miss_latency::total;81586.662944;74651.052985;91254.356903;84124.314121;92133.327457;85270.154645;average overall miss latency 
system.cpu07.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu07.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu07.dcache.writebacks::writebacks;9474;11809;76;1081;25426;58;number of writebacks 
system.cpu07.dcache.writebacks::total;9474;11809;76;1081;25426;58;number of writebacks 
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data;213589;508243;4287;27632;53062;1847;number of ReadReq MSHR misses 
system.cpu07.dcache.ReadReq_mshr_misses::total;213589;508243;4287;27632;53062;1847;number of ReadReq MSHR misses 
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data;16913;32397;182;2592;28561;80;number of WriteReq MSHR misses 
system.cpu07.dcache.WriteReq_mshr_misses::total;16913;32397;182;2592;28561;80;number of WriteReq MSHR misses 
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data;2428;1926;32;601;1678;20;number of LoadLockedReq MSHR misses 
system.cpu07.dcache.LoadLockedReq_mshr_misses::total;2428;1926;32;601;1678;20;number of LoadLockedReq MSHR misses 
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data;6491;11547;86;1194;2336;45;number of StoreCondReq MSHR misses 
system.cpu07.dcache.StoreCondReq_mshr_misses::total;6491;11547;86;1194;2336;45;number of StoreCondReq MSHR misses 
system.cpu07.dcache.demand_mshr_misses::cpu07.data;230502;540640;4469;30224;81623;1927;number of demand (read+write) MSHR misses 
system.cpu07.dcache.demand_mshr_misses::total;230502;540640;4469;30224;81623;1927;number of demand (read+write) MSHR misses 
system.cpu07.dcache.overall_mshr_misses::cpu07.data;230502;540640;4469;30224;81623;1927;number of overall MSHR misses 
system.cpu07.dcache.overall_mshr_misses::total;230502;540640;4469;30224;81623;1927;number of overall MSHR misses 
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data;12010411800;26441375018;288855144;1705254487;3382037596;110039119;number of ReadReq MSHR miss cycles 
system.cpu07.dcache.ReadReq_mshr_miss_latency::total;12010411800;26441375018;288855144;1705254487;3382037596;110039119;number of ReadReq MSHR miss cycles 
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data;783051218;1011071696;5583135;90223243;2084643817;4276293;number of WriteReq MSHR miss cycles 
system.cpu07.dcache.WriteReq_mshr_miss_latency::total;783051218;1011071696;5583135;90223243;2084643817;4276293;number of WriteReq MSHR miss cycles 
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data;136680160;160873080;2166513;27543758;77587102;961750;number of LoadLockedReq MSHR miss cycles 
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total;136680160;160873080;2166513;27543758;77587102;961750;number of LoadLockedReq MSHR miss cycles 
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data;153900970;241825665;1996064;38026464;82464479;1068019;number of StoreCondReq MSHR miss cycles 
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total;153900970;241825665;1996064;38026464;82464479;1068019;number of StoreCondReq MSHR miss cycles 
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data;39900001;16860002;250001;1270000;3940000;450000;number of StoreCondFailReq MSHR miss cycles 
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total;39900001;16860002;250001;1270000;3940000;450000;number of StoreCondFailReq MSHR miss cycles 
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data;12793463018;27452446714;294438279;1795477730;5466681413;114315412;number of demand (read+write) MSHR miss cycles 
system.cpu07.dcache.demand_mshr_miss_latency::total;12793463018;27452446714;294438279;1795477730;5466681413;114315412;number of demand (read+write) MSHR miss cycles 
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data;12793463018;27452446714;294438279;1795477730;5466681413;114315412;number of overall MSHR miss cycles 
system.cpu07.dcache.overall_mshr_miss_latency::total;12793463018;27452446714;294438279;1795477730;5466681413;114315412;number of overall MSHR miss cycles 
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency::cpu07.data;16501000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency::total;16501000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency::cpu07.data;5046587000;6978708000;60373000;425787000;375508000;20569000;number of WriteReq MSHR uncacheable cycles 
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency::total;5046587000;6978708000;60373000;425787000;375508000;20569000;number of WriteReq MSHR uncacheable cycles 
system.cpu07.dcache.overall_mshr_uncacheable_latency::cpu07.data;5063088000;6978708000;60373000;425787000;375508000;20569000;number of overall MSHR uncacheable cycles 
system.cpu07.dcache.overall_mshr_uncacheable_latency::total;5063088000;6978708000;60373000;425787000;375508000;20569000;number of overall MSHR uncacheable cycles 
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data;0.058314;0.055890;0.063976;0.039946;0.042488;0.059140;mshr miss rate for ReadReq accesses 
system.cpu07.dcache.ReadReq_mshr_miss_rate::total;0.058314;0.055890;0.063976;0.039946;0.042488;0.059140;mshr miss rate for ReadReq accesses 
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data;0.011280;0.009873;0.007536;0.010541;0.058914;0.009278;mshr miss rate for WriteReq accesses 
system.cpu07.dcache.WriteReq_mshr_miss_rate::total;0.011280;0.009873;0.007536;0.010541;0.058914;0.009278;mshr miss rate for WriteReq accesses 
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data;0.055178;0.052617;0.090652;0.181188;0.277677;0.070423;mshr miss rate for LoadLockedReq accesses 
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total;0.055178;0.052617;0.090652;0.181188;0.277677;0.070423;mshr miss rate for LoadLockedReq accesses 
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data;0.291717;0.344759;0.332046;0.434656;0.490756;0.368852;mshr miss rate for StoreCondReq accesses 
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total;0.291717;0.344759;0.332046;0.434656;0.490756;0.368852;mshr miss rate for StoreCondReq accesses 
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;mshr miss rate for demand accesses 
system.cpu07.dcache.demand_mshr_miss_rate::total;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;mshr miss rate for demand accesses 
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;mshr miss rate for overall accesses 
system.cpu07.dcache.overall_mshr_miss_rate::total;0.044653;0.043688;0.049024;0.032235;0.047081;0.048351;mshr miss rate for overall accesses 
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data;56231.415476;52025.064817;67379.319804;61713.031521;63737.469300;59577.216567;average ReadReq mshr miss latency 
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total;56231.415476;52025.064817;67379.319804;61713.031521;63737.469300;59577.216567;average ReadReq mshr miss latency 
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data;46298.777154;31208.806247;30676.565934;34808.349923;72989.174644;53453.662500;average WriteReq mshr miss latency 
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total;46298.777154;31208.806247;30676.565934;34808.349923;72989.174644;53453.662500;average WriteReq mshr miss latency 
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data;56293.311367;83527.040498;67703.531250;45829.880200;46237.843862;48087.500000;average LoadLockedReq mshr miss latency 
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56293.311367;83527.040498;67703.531250;45829.880200;46237.843862;48087.500000;average LoadLockedReq mshr miss latency 
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data;23709.901402;20942.726682;23210.046512;31847.959799;35301.574914;23733.755556;average StoreCondReq mshr miss latency 
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total;23709.901402;20942.726682;23210.046512;31847.959799;35301.574914;23733.755556;average StoreCondReq mshr miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data;55502.611769;50777.683327;65884.600358;59405.695143;66974.767075;59322.995330;average overall mshr miss latency 
system.cpu07.dcache.demand_avg_mshr_miss_latency::total;55502.611769;50777.683327;65884.600358;59405.695143;66974.767075;59322.995330;average overall mshr miss latency 
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data;55502.611769;50777.683327;65884.600358;59405.695143;66974.767075;59322.995330;average overall mshr miss latency 
system.cpu07.dcache.overall_avg_mshr_miss_latency::total;55502.611769;50777.683327;65884.600358;59405.695143;66974.767075;59322.995330;average overall mshr miss latency 
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu07.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu07.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu08.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu08.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu08.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu08.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu08.dtb.read_hits;3624485;8952319;68005;658386;1032868;12871;DTB read hits 
system.cpu08.dtb.read_misses;0;325;0;18;1676;0;DTB read misses 
system.cpu08.dtb.read_acv;0;12;0;0;0;0;DTB read access violations 
system.cpu08.dtb.read_accesses;0;1843;0;5161;451733;0;DTB read accesses 
system.cpu08.dtb.write_hits;1456728;3231632;24604;234408;434670;5647;DTB write hits 
system.cpu08.dtb.write_misses;0;38;0;5;12649;0;DTB write misses 
system.cpu08.dtb.write_acv;0;9;0;0;0;0;DTB write access violations 
system.cpu08.dtb.write_accesses;0;880;0;2823;165034;0;DTB write accesses 
system.cpu08.dtb.data_hits;5081213;12183951;92609;892794;1467538;18518;DTB hits 
system.cpu08.dtb.data_misses;0;363;0;23;14325;0;DTB misses 
system.cpu08.dtb.data_acv;0;21;0;0;0;0;DTB access violations 
system.cpu08.dtb.data_accesses;0;2723;0;7984;616767;0;DTB accesses 
system.cpu08.itb.fetch_hits;1275935;2203436;15556;174082;4848525;5601;ITB hits 
system.cpu08.itb.fetch_misses;0;125;0;10;104;0;ITB misses 
system.cpu08.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu08.itb.fetch_accesses;1275935;2203561;15556;174092;4848629;5601;ITB accesses 
system.cpu08.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu08.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu08.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu08.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu08.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu08.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu08.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu08.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu08.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu08.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu08.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu08.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu08.numCycles;644632533;1014355473;7031251;49902344;44531243;2441425;number of cpu cycles simulated 
system.cpu08.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu08.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu08.committedInsts;16552911;42555853;327528;3048812;7249198;55901;Number of instructions committed 
system.cpu08.committedOps;16552911;42555853;327528;3048812;7249198;55901;Number of ops (including micro ops) committed 
system.cpu08.num_int_alu_accesses;16024792;41515795;319616;2973571;4028366;53813;Number of integer alu accesses 
system.cpu08.num_fp_alu_accesses;1820;2263;134;18373;3192821;134;Number of float alu accesses 
system.cpu08.num_func_calls;634837;1574243;12242;110210;80646;2170;number of times a function call or return occured 
system.cpu08.num_conditional_control_insts;1618184;4294716;31927;337482;492040;5670;number of instructions that are conditional controls 
system.cpu08.num_int_insts;16024792;41515795;319616;2973571;4028366;53813;number of integer instructions 
system.cpu08.num_fp_insts;1820;2263;134;18373;3192821;134;number of float instructions 
system.cpu08.num_int_register_reads;21949462;57717931;445421;4136079;8612114;72744;number of times the integer registers were read 
system.cpu08.num_int_register_writes;12773218;33408818;258512;2352973;3023559;42013;number of times the integer registers were written 
system.cpu08.num_fp_register_reads;916;1110;66;10550;5418360;66;number of times the floating registers were read 
system.cpu08.num_fp_register_writes;924;1141;68;10694;3154789;68;number of times the floating registers were written 
system.cpu08.num_mem_refs;5087554;12195762;92699;894736;1485815;18560;number of memory refs 
system.cpu08.num_load_insts;3624629;8953347;68015;659180;1037201;12881;Number of load instructions 
system.cpu08.num_store_insts;1462925;3242415;24684;235556;448614;5679;Number of store instructions 
system.cpu08.num_idle_cycles;599091456.307269;900049769.155390;6139273.016478;41570403.651403;26317377.693345;2286340.714274;Number of idle cycles 
system.cpu08.num_busy_cycles;45541076.692731;114305703.844610;891977.983522;8331940.348597;18213865.306655;155084.285726;Number of busy cycles 
system.cpu08.not_idle_fraction;0.070647;0.112688;0.126859;0.166965;0.409013;0.063522;Percentage of non-idle cycles 
system.cpu08.idle_fraction;0.929353;0.887312;0.873141;0.833035;0.590987;0.936478;Percentage of idle cycles 
system.cpu08.Branches;2566801;6539975;49456;492489;607770;8978;Number of branches fetched 
system.cpu08.op_class::No_OpClass;55986;106592;717;9116;50928;242;Class of executed instruction 
system.cpu08.op_class::IntAlu;10867617;29261933;226921;2074016;2404975;34774;Class of executed instruction 
system.cpu08.op_class::IntMult;64560;175124;1355;12069;8203;196;Class of executed instruction 
system.cpu08.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::FloatAdd;72;106;4;3108;1608049;4;Class of executed instruction 
system.cpu08.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::FloatCvt;0;0;0;1674;10;0;Class of executed instruction 
system.cpu08.op_class::FloatMult;0;0;0;0;1508967;0;Class of executed instruction 
system.cpu08.op_class::FloatDiv;4;3;0;536;0;0;Class of executed instruction 
system.cpu08.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::MemRead;3667001;9021895;68543;665393;1044111;13090;Class of executed instruction 
system.cpu08.op_class::MemWrite;1462940;3242469;24686;235668;448853;5681;Class of executed instruction 
system.cpu08.op_class::IprAccess;434731;748115;5302;47255;189427;1914;Class of executed instruction 
system.cpu08.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::total;16552911;42556237;327528;3048835;7263523;55901;Class of executed instruction 
system.cpu08.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu08.kern.inst.quiesce;8975;10463;74;590;367;26;number of quiesce instructions executed 
system.cpu08.kern.inst.hwrei;106931;183712;1300;10792;24700;467;number of hwrei instructions executed 
system.cpu08.kern.ipl_count::0;24251;42198;297;2739;2574;110;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::22;6024;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::30;87;88;2;140;140;1;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::31;64476;109328;783;5924;5663;279;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::total;94838;162001;1154;9314;8833;415;number of times we switched to this ipl 
system.cpu08.kern.ipl_good::0;24251;42198;297;2739;2574;110;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::22;6024;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::30;87;88;2;140;140;1;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::31;24164;42110;295;2599;2481;109;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::total;54526;94783;666;5989;5651;245;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_ticks::0;5681127790000;9768812160000;67482120000;446009460000;390875190000;23136720000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::22;22035620000;36643750000;264920000;1868780000;1673040000;91380000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::30;868570000;867490000;20390000;1183380000;1263500000;10050000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::31;742293070000;337231330000;2545080000;49961820000;51500700000;1176100000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::total;6446325050000;10143554730000;70312510000;499023440000;445312430000;24414250000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::31;0.374775;0.385171;0.376756;0.438724;0.438107;0.390681;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::total;0.574938;0.585077;0.577123;0.643011;0.639760;0.590361;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::swpctx;28;87;2;152;206;2;number of callpals executed 
system.cpu08.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu08.kern.callpal::swpipl;82615;140984;1006;7800;7432;363;number of callpals executed 
system.cpu08.kern.callpal::rdps;12049;21101;144;1041;917;50;number of callpals executed 
system.cpu08.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu08.kern.callpal::rti;6111;10542;74;863;810;26;number of callpals executed 
system.cpu08.kern.callpal::rdunique;1;;;4;91;;number of callpals executed 
system.cpu08.kern.callpal::total;100818;172728;1226;10108;9680;441;number of callpals executed 
system.cpu08.kern.mode_switch::kernel;6141;10629;76;1015;1016;28;number of protection mode switches 
system.cpu08.kern.mode_switch::user;0;67;0;213;372;0;number of protection mode switches 
system.cpu08.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu08.kern.mode_switch_good::kernel;0;0.006304;0;0.209852;0.366142;0;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::total;0;0.012528;0;0.346906;0.536023;0;fraction of useful protection mode switches 
system.cpu08.kern.mode_ticks::kernel;0;6468135870000;0;10584913800000;321903700000;0;number of ticks spent at the given mode 
system.cpu08.kern.mode_ticks::user;0;410220000;0;939080000;108893690000;0;number of ticks spent at the given mode 
system.cpu08.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu08.kern.swap_context;29;87;2;152;206;2;number of times the context was actually changed 
system.cpu08.icache.tags.replacements;24057;79858;642;13264;15693;276;number of replacements 
system.cpu08.icache.tags.tagsinuse;391.766098;510.861954;511;511.658098;512;512;Cycle average of tags in use 
system.cpu08.icache.tags.total_refs;9124858;33730028;1973353;9605696;10385037;4851654;Total number of references to valid blocks. 
system.cpu08.icache.tags.sampled_refs;24057;79858;642;13264;15693;788;Sample count of references to valid blocks. 
system.cpu08.icache.tags.avg_refs;379.301575;422.375066;3073.758567;724.193004;661.762378;6156.921320;Average number of references to valid blocks. 
system.cpu08.icache.tags.warmup_cycle;0;0;0;16830907952500;0;0;Cycle when the warmup percentage was hit. 
system.cpu08.icache.tags.occ_blocks::cpu08.inst;391.766098;510.861954;511;511.658098;512;512;Average occupied blocks per requestor 
system.cpu08.icache.tags.occ_percent::cpu08.inst;0.765168;0.997777;0.998047;0.999332;1;1;Average percentage of cache occupancy 
system.cpu08.icache.tags.occ_percent::total;0.765168;0.997777;0.998047;0.999332;1;1;Average percentage of cache occupancy 
system.cpu08.icache.tags.occ_task_id_blocks::1024;439;511;511;512;512;512;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::3;16;13;12;;;;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::4;421;496;497;510;510;510;Occupied blocks per task id 
system.cpu08.icache.tags.occ_task_id_percent::1024;0.857422;0.998047;0.998047;1;1;1;Percentage of cache occupancy per task id 
system.cpu08.icache.tags.tag_accesses;33130325;85192404;655698;6110935;14542739;112078;Number of tag accesses 
system.cpu08.icache.tags.data_accesses;33130325;85192404;655698;6110935;14542739;112078;Number of data accesses 
system.cpu08.icache.ReadReq_hits::cpu08.inst;16528408;42476307;326886;3035570;7247830;55625;number of ReadReq hits 
system.cpu08.icache.ReadReq_hits::total;16528408;42476307;326886;3035570;7247830;55625;number of ReadReq hits 
system.cpu08.icache.demand_hits::cpu08.inst;16528408;42476307;326886;3035570;7247830;55625;number of demand (read+write) hits 
system.cpu08.icache.demand_hits::total;16528408;42476307;326886;3035570;7247830;55625;number of demand (read+write) hits 
system.cpu08.icache.overall_hits::cpu08.inst;16528408;42476307;326886;3035570;7247830;55625;number of overall hits 
system.cpu08.icache.overall_hits::total;16528408;42476307;326886;3035570;7247830;55625;number of overall hits 
system.cpu08.icache.ReadReq_misses::cpu08.inst;24503;79930;642;13265;15693;276;number of ReadReq misses 
system.cpu08.icache.ReadReq_misses::total;24503;79930;642;13265;15693;276;number of ReadReq misses 
system.cpu08.icache.demand_misses::cpu08.inst;24503;79930;642;13265;15693;276;number of demand (read+write) misses 
system.cpu08.icache.demand_misses::total;24503;79930;642;13265;15693;276;number of demand (read+write) misses 
system.cpu08.icache.overall_misses::cpu08.inst;24503;79930;642;13265;15693;276;number of overall misses 
system.cpu08.icache.overall_misses::total;24503;79930;642;13265;15693;276;number of overall misses 
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst;2656996250;8534143499;70191750;1351363750;1621223249;27254250;number of ReadReq miss cycles 
system.cpu08.icache.ReadReq_miss_latency::total;2656996250;8534143499;70191750;1351363750;1621223249;27254250;number of ReadReq miss cycles 
system.cpu08.icache.demand_miss_latency::cpu08.inst;2656996250;8534143499;70191750;1351363750;1621223249;27254250;number of demand (read+write) miss cycles 
system.cpu08.icache.demand_miss_latency::total;2656996250;8534143499;70191750;1351363750;1621223249;27254250;number of demand (read+write) miss cycles 
system.cpu08.icache.overall_miss_latency::cpu08.inst;2656996250;8534143499;70191750;1351363750;1621223249;27254250;number of overall miss cycles 
system.cpu08.icache.overall_miss_latency::total;2656996250;8534143499;70191750;1351363750;1621223249;27254250;number of overall miss cycles 
system.cpu08.icache.ReadReq_accesses::cpu08.inst;16552911;42556237;327528;3048835;7263523;55901;number of ReadReq accesses(hits+misses) 
system.cpu08.icache.ReadReq_accesses::total;16552911;42556237;327528;3048835;7263523;55901;number of ReadReq accesses(hits+misses) 
system.cpu08.icache.demand_accesses::cpu08.inst;16552911;42556237;327528;3048835;7263523;55901;number of demand (read+write) accesses 
system.cpu08.icache.demand_accesses::total;16552911;42556237;327528;3048835;7263523;55901;number of demand (read+write) accesses 
system.cpu08.icache.overall_accesses::cpu08.inst;16552911;42556237;327528;3048835;7263523;55901;number of overall (read+write) accesses 
system.cpu08.icache.overall_accesses::total;16552911;42556237;327528;3048835;7263523;55901;number of overall (read+write) accesses 
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;miss rate for ReadReq accesses 
system.cpu08.icache.ReadReq_miss_rate::total;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;miss rate for ReadReq accesses 
system.cpu08.icache.demand_miss_rate::cpu08.inst;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;miss rate for demand accesses 
system.cpu08.icache.demand_miss_rate::total;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;miss rate for demand accesses 
system.cpu08.icache.overall_miss_rate::cpu08.inst;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;miss rate for overall accesses 
system.cpu08.icache.overall_miss_rate::total;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;miss rate for overall accesses 
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst;108435.548708;106770.217678;109332.943925;101874.387486;103308.688524;98747.282609;average ReadReq miss latency 
system.cpu08.icache.ReadReq_avg_miss_latency::total;108435.548708;106770.217678;109332.943925;101874.387486;103308.688524;98747.282609;average ReadReq miss latency 
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst;108435.548708;106770.217678;109332.943925;101874.387486;103308.688524;98747.282609;average overall miss latency 
system.cpu08.icache.demand_avg_miss_latency::total;108435.548708;106770.217678;109332.943925;101874.387486;103308.688524;98747.282609;average overall miss latency 
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst;108435.548708;106770.217678;109332.943925;101874.387486;103308.688524;98747.282609;average overall miss latency 
system.cpu08.icache.overall_avg_miss_latency::total;108435.548708;106770.217678;109332.943925;101874.387486;103308.688524;98747.282609;average overall miss latency 
system.cpu08.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu08.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst;24503;79930;642;13265;15693;276;number of ReadReq MSHR misses 
system.cpu08.icache.ReadReq_mshr_misses::total;24503;79930;642;13265;15693;276;number of ReadReq MSHR misses 
system.cpu08.icache.demand_mshr_misses::cpu08.inst;24503;79930;642;13265;15693;276;number of demand (read+write) MSHR misses 
system.cpu08.icache.demand_mshr_misses::total;24503;79930;642;13265;15693;276;number of demand (read+write) MSHR misses 
system.cpu08.icache.overall_mshr_misses::cpu08.inst;24503;79930;642;13265;15693;276;number of overall MSHR misses 
system.cpu08.icache.overall_mshr_misses::total;24503;79930;642;13265;15693;276;number of overall MSHR misses 
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst;2024402750;6477599501;53677250;1009481250;1215266751;20308750;number of ReadReq MSHR miss cycles 
system.cpu08.icache.ReadReq_mshr_miss_latency::total;2024402750;6477599501;53677250;1009481250;1215266751;20308750;number of ReadReq MSHR miss cycles 
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst;2024402750;6477599501;53677250;1009481250;1215266751;20308750;number of demand (read+write) MSHR miss cycles 
system.cpu08.icache.demand_mshr_miss_latency::total;2024402750;6477599501;53677250;1009481250;1215266751;20308750;number of demand (read+write) MSHR miss cycles 
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst;2024402750;6477599501;53677250;1009481250;1215266751;20308750;number of overall MSHR miss cycles 
system.cpu08.icache.overall_mshr_miss_latency::total;2024402750;6477599501;53677250;1009481250;1215266751;20308750;number of overall MSHR miss cycles 
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;mshr miss rate for ReadReq accesses 
system.cpu08.icache.ReadReq_mshr_miss_rate::total;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;mshr miss rate for ReadReq accesses 
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;mshr miss rate for demand accesses 
system.cpu08.icache.demand_mshr_miss_rate::total;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;mshr miss rate for demand accesses 
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;mshr miss rate for overall accesses 
system.cpu08.icache.overall_mshr_miss_rate::total;0.001480;0.001878;0.001960;0.004351;0.002161;0.004937;mshr miss rate for overall accesses 
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst;82618.567114;81040.904554;83609.423676;76101.111949;77440.052954;73582.427536;average ReadReq mshr miss latency 
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total;82618.567114;81040.904554;83609.423676;76101.111949;77440.052954;73582.427536;average ReadReq mshr miss latency 
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst;82618.567114;81040.904554;83609.423676;76101.111949;77440.052954;73582.427536;average overall mshr miss latency 
system.cpu08.icache.demand_avg_mshr_miss_latency::total;82618.567114;81040.904554;83609.423676;76101.111949;77440.052954;73582.427536;average overall mshr miss latency 
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst;82618.567114;81040.904554;83609.423676;76101.111949;77440.052954;73582.427536;average overall mshr miss latency 
system.cpu08.icache.overall_avg_mshr_miss_latency::total;82618.567114;81040.904554;83609.423676;76101.111949;77440.052954;73582.427536;average overall mshr miss latency 
system.cpu08.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu08.dcache.tags.replacements;124484;420747;3548;31310;55280;281;number of replacements 
system.cpu08.dcache.tags.tagsinuse;476.178942;841.167191;819.881737;809.588628;904.117655;858.217847;Cycle average of tags in use 
system.cpu08.dcache.tags.total_refs;1901812;9116600;12461;1596206;6091243;136893;Total number of references to valid blocks. 
system.cpu08.dcache.tags.sampled_refs;124484;420747;3548;31310;55280;1126;Sample count of references to valid blocks. 
system.cpu08.dcache.tags.avg_refs;15.277562;21.667653;3.512120;50.980709;110.188911;121.574600;Average number of references to valid blocks. 
system.cpu08.dcache.tags.warmup_cycle;0;6469032979750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu08.dcache.tags.occ_blocks::cpu08.data;476.178942;841.167191;819.881737;809.588628;904.117655;858.217847;Average occupied blocks per requestor 
system.cpu08.dcache.tags.occ_percent::cpu08.data;0.465018;0.821452;0.800666;0.790614;0.882927;0.838103;Average percentage of cache occupancy 
system.cpu08.dcache.tags.occ_percent::total;0.465018;0.821452;0.800666;0.790614;0.882927;0.838103;Average percentage of cache occupancy 
system.cpu08.dcache.tags.occ_task_id_blocks::1024;630;814;818;771;848;845;Occupied blocks per task id 
system.cpu08.dcache.tags.age_task_id_blocks_1024::3;15;12;12;2;4;3;Occupied blocks per task id 
system.cpu08.dcache.tags.age_task_id_blocks_1024::4;615;802;806;769;844;842;Occupied blocks per task id 
system.cpu08.dcache.tags.occ_task_id_percent::1024;0.615234;0.794922;0.798828;0.752930;0.828125;0.825195;Percentage of cache occupancy per task id 
system.cpu08.dcache.tags.tag_accesses;10323408;24850903;189322;1825028;3005631;37524;Number of tag accesses 
system.cpu08.dcache.tags.data_accesses;10323408;24850903;189322;1825028;3005631;37524;Number of data accesses 
system.cpu08.dcache.ReadReq_hits::cpu08.data;3371704;8417953;63203;617851;987208;11950;number of ReadReq hits 
system.cpu08.dcache.ReadReq_hits::total;3371704;8417953;63203;617851;987208;11950;number of ReadReq hits 
system.cpu08.dcache.WriteReq_hits::cpu08.data;1398876;3153959;23961;226947;402677;5339;number of WriteReq hits 
system.cpu08.dcache.WriteReq_hits::total;1398876;3153959;23961;226947;402677;5339;number of WriteReq hits 
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data;40441;34747;372;2931;4160;216;number of LoadLockedReq hits 
system.cpu08.dcache.LoadLockedReq_hits::total;40441;34747;372;2931;4160;216;number of LoadLockedReq hits 
system.cpu08.dcache.StoreCondReq_hits::cpu08.data;14445;21756;176;1844;2233;75;number of StoreCondReq hits 
system.cpu08.dcache.StoreCondReq_hits::total;14445;21756;176;1844;2233;75;number of StoreCondReq hits 
system.cpu08.dcache.demand_hits::cpu08.data;4770580;11571912;87164;844798;1389885;17289;number of demand (read+write) hits 
system.cpu08.dcache.demand_hits::total;4770580;11571912;87164;844798;1389885;17289;number of demand (read+write) hits 
system.cpu08.dcache.overall_hits::cpu08.data;4770580;11571912;87164;844798;1389885;17289;number of overall hits 
system.cpu08.dcache.overall_hits::total;4770580;11571912;87164;844798;1389885;17289;number of overall hits 
system.cpu08.dcache.ReadReq_misses::cpu08.data;210159;498479;4410;37561;42785;694;number of ReadReq misses 
system.cpu08.dcache.ReadReq_misses::total;210159;498479;4410;37561;42785;694;number of ReadReq misses 
system.cpu08.dcache.WriteReq_misses::cpu08.data;10204;31135;179;3411;26425;55;number of WriteReq misses 
system.cpu08.dcache.WriteReq_misses::total;10204;31135;179;3411;26425;55;number of WriteReq misses 
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data;2252;1827;30;819;1372;21;number of LoadLockedReq misses 
system.cpu08.dcache.LoadLockedReq_misses::total;2252;1827;30;819;1372;21;number of LoadLockedReq misses 
system.cpu08.dcache.StoreCondReq_misses::cpu08.data;6452;11599;84;1454;1934;43;number of StoreCondReq misses 
system.cpu08.dcache.StoreCondReq_misses::total;6452;11599;84;1454;1934;43;number of StoreCondReq misses 
system.cpu08.dcache.demand_misses::cpu08.data;220363;529614;4589;40972;69210;749;number of demand (read+write) misses 
system.cpu08.dcache.demand_misses::total;220363;529614;4589;40972;69210;749;number of demand (read+write) misses 
system.cpu08.dcache.overall_misses::cpu08.data;220363;529614;4589;40972;69210;749;number of overall misses 
system.cpu08.dcache.overall_misses::total;220363;529614;4589;40972;69210;749;number of overall misses 
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data;17312970968;37672767476;406367332;3049653677;3809350586;51145547;number of ReadReq miss cycles 
system.cpu08.dcache.ReadReq_miss_latency::total;17312970968;37672767476;406367332;3049653677;3809350586;51145547;number of ReadReq miss cycles 
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data;615232974;1861467607;10922867;220109792;2654547350;4023961;number of WriteReq miss cycles 
system.cpu08.dcache.WriteReq_miss_latency::total;615232974;1861467607;10922867;220109792;2654547350;4023961;number of WriteReq miss cycles 
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data;186167809;207100662;2781498;54896488;93250627;1312997;number of LoadLockedReq miss cycles 
system.cpu08.dcache.LoadLockedReq_miss_latency::total;186167809;207100662;2781498;54896488;93250627;1312997;number of LoadLockedReq miss cycles 
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data;319512008;603066334;4277938;84870517;112033545;2035984;number of StoreCondReq miss cycles 
system.cpu08.dcache.StoreCondReq_miss_latency::total;319512008;603066334;4277938;84870517;112033545;2035984;number of StoreCondReq miss cycles 
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data;57031998;25272999;432000;1368000;5922000;504000;number of StoreCondFailReq miss cycles 
system.cpu08.dcache.StoreCondFailReq_miss_latency::total;57031998;25272999;432000;1368000;5922000;504000;number of StoreCondFailReq miss cycles 
system.cpu08.dcache.demand_miss_latency::cpu08.data;17928203942;39534235083;417290199;3269763469;6463897936;55169508;number of demand (read+write) miss cycles 
system.cpu08.dcache.demand_miss_latency::total;17928203942;39534235083;417290199;3269763469;6463897936;55169508;number of demand (read+write) miss cycles 
system.cpu08.dcache.overall_miss_latency::cpu08.data;17928203942;39534235083;417290199;3269763469;6463897936;55169508;number of overall miss cycles 
system.cpu08.dcache.overall_miss_latency::total;17928203942;39534235083;417290199;3269763469;6463897936;55169508;number of overall miss cycles 
system.cpu08.dcache.ReadReq_accesses::cpu08.data;3581863;8916432;67613;655412;1029993;12644;number of ReadReq accesses(hits+misses) 
system.cpu08.dcache.ReadReq_accesses::total;3581863;8916432;67613;655412;1029993;12644;number of ReadReq accesses(hits+misses) 
system.cpu08.dcache.WriteReq_accesses::cpu08.data;1409080;3185094;24140;230358;429102;5394;number of WriteReq accesses(hits+misses) 
system.cpu08.dcache.WriteReq_accesses::total;1409080;3185094;24140;230358;429102;5394;number of WriteReq accesses(hits+misses) 
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data;42693;36574;402;3750;5532;237;number of LoadLockedReq accesses(hits+misses) 
system.cpu08.dcache.LoadLockedReq_accesses::total;42693;36574;402;3750;5532;237;number of LoadLockedReq accesses(hits+misses) 
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data;20897;33355;260;3298;4167;118;number of StoreCondReq accesses(hits+misses) 
system.cpu08.dcache.StoreCondReq_accesses::total;20897;33355;260;3298;4167;118;number of StoreCondReq accesses(hits+misses) 
system.cpu08.dcache.demand_accesses::cpu08.data;4990943;12101526;91753;885770;1459095;18038;number of demand (read+write) accesses 
system.cpu08.dcache.demand_accesses::total;4990943;12101526;91753;885770;1459095;18038;number of demand (read+write) accesses 
system.cpu08.dcache.overall_accesses::cpu08.data;4990943;12101526;91753;885770;1459095;18038;number of overall (read+write) accesses 
system.cpu08.dcache.overall_accesses::total;4990943;12101526;91753;885770;1459095;18038;number of overall (read+write) accesses 
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data;0.058673;0.055906;0.065224;0.057309;0.041539;0.054888;miss rate for ReadReq accesses 
system.cpu08.dcache.ReadReq_miss_rate::total;0.058673;0.055906;0.065224;0.057309;0.041539;0.054888;miss rate for ReadReq accesses 
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data;0.007242;0.009775;0.007415;0.014807;0.061582;0.010197;miss rate for WriteReq accesses 
system.cpu08.dcache.WriteReq_miss_rate::total;0.007242;0.009775;0.007415;0.014807;0.061582;0.010197;miss rate for WriteReq accesses 
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data;0.052749;0.049954;0.074627;0.218400;0.248012;0.088608;miss rate for LoadLockedReq accesses 
system.cpu08.dcache.LoadLockedReq_miss_rate::total;0.052749;0.049954;0.074627;0.218400;0.248012;0.088608;miss rate for LoadLockedReq accesses 
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data;0.308752;0.347744;0.323077;0.440873;0.464123;0.364407;miss rate for StoreCondReq accesses 
system.cpu08.dcache.StoreCondReq_miss_rate::total;0.308752;0.347744;0.323077;0.440873;0.464123;0.364407;miss rate for StoreCondReq accesses 
system.cpu08.dcache.demand_miss_rate::cpu08.data;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;miss rate for demand accesses 
system.cpu08.dcache.demand_miss_rate::total;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;miss rate for demand accesses 
system.cpu08.dcache.overall_miss_rate::cpu08.data;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;miss rate for overall accesses 
system.cpu08.dcache.overall_miss_rate::total;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;miss rate for overall accesses 
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data;82380.345205;75575.435427;92146.787302;81192.025692;89034.722122;73696.753602;average ReadReq miss latency 
system.cpu08.dcache.ReadReq_avg_miss_latency::total;82380.345205;75575.435427;92146.787302;81192.025692;89034.722122;73696.753602;average ReadReq miss latency 
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data;60293.313799;59786.979509;61021.603352;64529.402521;100455.907285;73162.927273;average WriteReq miss latency 
system.cpu08.dcache.WriteReq_avg_miss_latency::total;60293.313799;59786.979509;61021.603352;64529.402521;100455.907285;73162.927273;average WriteReq miss latency 
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data;82667.765986;113355.589491;92716.600000;67028.678877;67966.929300;62523.666667;average LoadLockedReq miss latency 
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total;82667.765986;113355.589491;92716.600000;67028.678877;67966.929300;62523.666667;average LoadLockedReq miss latency 
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data;49521.389957;51992.959221;50927.833333;58370.369326;57928.410031;47348.465116;average StoreCondReq miss latency 
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total;49521.389957;51992.959221;50927.833333;58370.369326;57928.410031;47348.465116;average StoreCondReq miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data;81357.596066;74647.262125;90932.708433;79804.829371;93395.433261;73657.554072;average overall miss latency 
system.cpu08.dcache.demand_avg_miss_latency::total;81357.596066;74647.262125;90932.708433;79804.829371;93395.433261;73657.554072;average overall miss latency 
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data;81357.596066;74647.262125;90932.708433;79804.829371;93395.433261;73657.554072;average overall miss latency 
system.cpu08.dcache.overall_avg_miss_latency::total;81357.596066;74647.262125;90932.708433;79804.829371;93395.433261;73657.554072;average overall miss latency 
system.cpu08.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu08.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu08.dcache.writebacks::writebacks;3005;11272;83;2058;24240;24;number of writebacks 
system.cpu08.dcache.writebacks::total;3005;11272;83;2058;24240;24;number of writebacks 
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data;210159;498479;4410;37561;42785;694;number of ReadReq MSHR misses 
system.cpu08.dcache.ReadReq_mshr_misses::total;210159;498479;4410;37561;42785;694;number of ReadReq MSHR misses 
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data;10204;31135;179;3411;26425;55;number of WriteReq MSHR misses 
system.cpu08.dcache.WriteReq_mshr_misses::total;10204;31135;179;3411;26425;55;number of WriteReq MSHR misses 
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data;2252;1827;30;819;1372;21;number of LoadLockedReq MSHR misses 
system.cpu08.dcache.LoadLockedReq_mshr_misses::total;2252;1827;30;819;1372;21;number of LoadLockedReq MSHR misses 
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data;6452;11597;84;1453;1931;42;number of StoreCondReq MSHR misses 
system.cpu08.dcache.StoreCondReq_mshr_misses::total;6452;11597;84;1453;1931;42;number of StoreCondReq MSHR misses 
system.cpu08.dcache.demand_mshr_misses::cpu08.data;220363;529614;4589;40972;69210;749;number of demand (read+write) MSHR misses 
system.cpu08.dcache.demand_mshr_misses::total;220363;529614;4589;40972;69210;749;number of demand (read+write) MSHR misses 
system.cpu08.dcache.overall_mshr_misses::cpu08.data;220363;529614;4589;40972;69210;749;number of overall MSHR misses 
system.cpu08.dcache.overall_mshr_misses::total;220363;529614;4589;40972;69210;749;number of overall MSHR misses 
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data;11834747032;25971986524;294588668;2151431323;2736982414;32736453;number of ReadReq MSHR miss cycles 
system.cpu08.dcache.ReadReq_mshr_miss_latency::total;11834747032;25971986524;294588668;2151431323;2736982414;32736453;number of ReadReq MSHR miss cycles 
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data;294948026;918738393;5481133;126682208;1974660650;2332039;number of WriteReq MSHR miss cycles 
system.cpu08.dcache.WriteReq_mshr_miss_latency::total;294948026;918738393;5481133;126682208;1974660650;2332039;number of WriteReq MSHR miss cycles 
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data;129316191;160021338;2015502;36521512;62276373;840003;number of LoadLockedReq MSHR miss cycles 
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total;129316191;160021338;2015502;36521512;62276373;840003;number of LoadLockedReq MSHR miss cycles 
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data;151683992;242357666;1917062;48187483;66368455;1101016;number of StoreCondReq MSHR miss cycles 
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total;151683992;242357666;1917062;48187483;66368455;1101016;number of StoreCondReq MSHR miss cycles 
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data;40950002;18090001;300000;950000;4250000;350000;number of StoreCondFailReq MSHR miss cycles 
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total;40950002;18090001;300000;950000;4250000;350000;number of StoreCondFailReq MSHR miss cycles 
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data;12129695058;26890724917;300069801;2278113531;4711643064;35068492;number of demand (read+write) MSHR miss cycles 
system.cpu08.dcache.demand_mshr_miss_latency::total;12129695058;26890724917;300069801;2278113531;4711643064;35068492;number of demand (read+write) MSHR miss cycles 
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data;12129695058;26890724917;300069801;2278113531;4711643064;35068492;number of overall MSHR miss cycles 
system.cpu08.dcache.overall_mshr_miss_latency::total;12129695058;26890724917;300069801;2278113531;4711643064;35068492;number of overall MSHR miss cycles 
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency::cpu08.data;16717000;600000;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency::total;16717000;600000;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency::cpu08.data;5023866000;6826815000;60326000;413314000;363251000;20477000;number of WriteReq MSHR uncacheable cycles 
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency::total;5023866000;6826815000;60326000;413314000;363251000;20477000;number of WriteReq MSHR uncacheable cycles 
system.cpu08.dcache.overall_mshr_uncacheable_latency::cpu08.data;5040583000;6827415000;60326000;413314000;363251000;20477000;number of overall MSHR uncacheable cycles 
system.cpu08.dcache.overall_mshr_uncacheable_latency::total;5040583000;6827415000;60326000;413314000;363251000;20477000;number of overall MSHR uncacheable cycles 
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data;0.058673;0.055906;0.065224;0.057309;0.041539;0.054888;mshr miss rate for ReadReq accesses 
system.cpu08.dcache.ReadReq_mshr_miss_rate::total;0.058673;0.055906;0.065224;0.057309;0.041539;0.054888;mshr miss rate for ReadReq accesses 
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data;0.007242;0.009775;0.007415;0.014807;0.061582;0.010197;mshr miss rate for WriteReq accesses 
system.cpu08.dcache.WriteReq_mshr_miss_rate::total;0.007242;0.009775;0.007415;0.014807;0.061582;0.010197;mshr miss rate for WriteReq accesses 
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data;0.052749;0.049954;0.074627;0.218400;0.248012;0.088608;mshr miss rate for LoadLockedReq accesses 
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total;0.052749;0.049954;0.074627;0.218400;0.248012;0.088608;mshr miss rate for LoadLockedReq accesses 
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data;0.308752;0.347684;0.323077;0.440570;0.463403;0.355932;mshr miss rate for StoreCondReq accesses 
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total;0.308752;0.347684;0.323077;0.440570;0.463403;0.355932;mshr miss rate for StoreCondReq accesses 
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;mshr miss rate for demand accesses 
system.cpu08.dcache.demand_mshr_miss_rate::total;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;mshr miss rate for demand accesses 
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;mshr miss rate for overall accesses 
system.cpu08.dcache.overall_mshr_miss_rate::total;0.044153;0.043764;0.050015;0.046256;0.047434;0.041523;mshr miss rate for overall accesses 
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data;56313.301034;52102.468758;66800.151474;57278.329198;63970.606848;47170.681556;average ReadReq mshr miss latency 
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total;56313.301034;52102.468758;66800.151474;57278.329198;63970.606848;47170.681556;average ReadReq mshr miss latency 
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data;28905.137789;29508.218821;30620.854749;37139.316330;74726.987701;42400.709091;average WriteReq mshr miss latency 
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total;28905.137789;29508.218821;30620.854749;37139.316330;74726.987701;42400.709091;average WriteReq mshr miss latency 
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data;57422.820160;87586.939245;67183.400000;44592.810745;45390.942420;40000.142857;average LoadLockedReq mshr miss latency 
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57422.820160;87586.939245;67183.400000;44592.810745;45390.942420;40000.142857;average LoadLockedReq mshr miss latency 
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data;23509.608184;20898.306976;22822.166667;33164.131452;34369.992232;26214.666667;average StoreCondReq mshr miss latency 
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total;23509.608184;20898.306976;22822.166667;33164.131452;34369.992232;26214.666667;average StoreCondReq mshr miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data;55044.154681;50774.195767;65388.930268;55601.716563;68077.489727;46820.416555;average overall mshr miss latency 
system.cpu08.dcache.demand_avg_mshr_miss_latency::total;55044.154681;50774.195767;65388.930268;55601.716563;68077.489727;46820.416555;average overall mshr miss latency 
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data;55044.154681;50774.195767;65388.930268;55601.716563;68077.489727;46820.416555;average overall mshr miss latency 
system.cpu08.dcache.overall_avg_mshr_miss_latency::total;55044.154681;50774.195767;65388.930268;55601.716563;68077.489727;46820.416555;average overall mshr miss latency 
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;;;;;average ReadReq mshr uncacheable latency 
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;;;;;average ReadReq mshr uncacheable latency 
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu08.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu09.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu09.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu09.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu09.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu09.dtb.read_hits;3622882;9577051;39821;471961;1125720;27682;DTB read hits 
system.cpu09.dtb.read_misses;0;49;0;0;1590;0;DTB read misses 
system.cpu09.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu09.dtb.read_accesses;0;6036;0;0;456827;0;DTB read accesses 
system.cpu09.dtb.write_hits;1455505;3417428;16725;166529;429230;8865;DTB write hits 
system.cpu09.dtb.write_misses;0;10;0;0;12621;0;DTB write misses 
system.cpu09.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu09.dtb.write_accesses;0;2130;0;0;157206;0;DTB write accesses 
system.cpu09.dtb.data_hits;5078387;12994479;56546;638490;1554950;36547;DTB hits 
system.cpu09.dtb.data_misses;0;59;0;0;14211;0;DTB misses 
system.cpu09.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu09.dtb.data_accesses;0;8166;0;0;614033;0;DTB accesses 
system.cpu09.itb.fetch_hits;1275101;2246843;15394;111994;4059124;5691;ITB hits 
system.cpu09.itb.fetch_misses;0;11;0;0;87;0;ITB misses 
system.cpu09.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu09.itb.fetch_accesses;1275101;2246854;15394;111994;4059211;5691;ITB accesses 
system.cpu09.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu09.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu09.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu09.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu09.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu09.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu09.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu09.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu09.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu09.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu09.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu09.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu09.numCycles;644632535;1014355471;7031252;49902339;44531390;2441399;number of cpu cycles simulated 
system.cpu09.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu09.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu09.committedInsts;16538237;45581968;180262;2218956;6904470;122645;Number of instructions committed 
system.cpu09.committedOps;16538237;45581968;180262;2218956;6904470;122645;Number of ops (including micro ops) committed 
system.cpu09.num_int_alu_accesses;16010582;44494379;174298;2165391;4457993;119756;Number of integer alu accesses 
system.cpu09.num_fp_alu_accesses;1820;24513;134;0;2396251;134;Number of float alu accesses 
system.cpu09.num_func_calls;634087;1684645;6966;81344;100162;4326;number of times a function call or return occured 
system.cpu09.num_conditional_control_insts;1619064;4622404;17236;230409;526048;15107;number of instructions that are conditional controls 
system.cpu09.num_int_insts;16010582;44494379;174298;2165391;4457993;119756;number of integer instructions 
system.cpu09.num_fp_insts;1820;24513;134;0;2396251;134;number of float instructions 
system.cpu09.num_int_register_reads;21927423;61951548;238521;3002845;8421409;163794;number of times the integer registers were read 
system.cpu09.num_int_register_writes;12759875;35812367;138461;1738443;3424154;94216;number of times the integer registers were written 
system.cpu09.num_fp_register_reads;916;15924;66;0;4064598;66;number of times the floating registers were read 
system.cpu09.num_fp_register_writes;924;14376;68;0;2366929;68;number of times the floating registers were written 
system.cpu09.num_mem_refs;5084724;13007465;56636;639068;1573000;36589;number of memory refs 
system.cpu09.num_load_insts;3623026;9578527;39831;471961;1129812;27692;Number of load instructions 
system.cpu09.num_store_insts;1461698;3428938;16805;167107;443188;8897;Number of store instructions 
system.cpu09.num_idle_cycles;599105605.845418;891882028.386516;6531525.788114;43898452.940187;26815468.138370;2110473.734746;Number of idle cycles 
system.cpu09.num_busy_cycles;45526929.154582;122473442.613484;499726.211886;6003886.059813;17715921.861630;330925.265254;Number of busy cycles 
system.cpu09.not_idle_fraction;0.070625;0.120740;0.071072;0.120313;0.397830;0.135547;Percentage of non-idle cycles 
system.cpu09.idle_fraction;0.929375;0.879260;0.928928;0.879687;0.602170;0.864453;Percentage of idle cycles 
system.cpu09.Branches;2566583;7017692;27607;346613;668413;21336;Number of branches fetched 
system.cpu09.op_class::No_OpClass;55946;106631;679;5158;47357;260;Class of executed instruction 
system.cpu09.op_class::IntAlu;10856210;31451875;116498;1524347;2753286;83155;Class of executed instruction 
system.cpu09.op_class::IntMult;64470;186951;695;9027;10332;463;Class of executed instruction 
system.cpu09.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatAdd;72;2593;4;0;1206101;4;Class of executed instruction 
system.cpu09.op_class::FloatCmp;0;313;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatCvt;0;116;0;0;10;0;Class of executed instruction 
system.cpu09.op_class::FloatMult;0;522;0;0;1131727;0;Class of executed instruction 
system.cpu09.op_class::FloatDiv;4;151;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::MemRead;3665374;9649562;40349;475839;1137297;27910;Class of executed instruction 
system.cpu09.op_class::MemWrite;1461714;3429156;16807;167107;443738;8899;Class of executed instruction 
system.cpu09.op_class::IprAccess;434447;754157;5230;37478;188833;1954;Class of executed instruction 
system.cpu09.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::total;16538237;45582027;180262;2218956;6918681;122645;Class of executed instruction 
system.cpu09.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu09.kern.inst.quiesce;8992;10514;74;569;388;25;number of quiesce instructions executed 
system.cpu09.kern.inst.hwrei;106861;185058;1282;9100;24940;477;number of hwrei instructions executed 
system.cpu09.kern.ipl_count::0;24235;42729;298;2109;2587;111;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::22;6020;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::30;87;211;2;67;133;1;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::31;64434;109975;764;5382;5983;288;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::total;94776;163302;1136;8069;9159;425;number of times we switched to this ipl 
system.cpu09.kern.ipl_good::0;24235;42729;298;2109;2587;111;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::22;6020;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::30;87;211;2;67;133;1;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::31;24148;42518;296;2042;2492;110;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::total;54490;95845;668;4729;5668;247;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_ticks::0;5677368360000;9709852980000;67509710000;480053880000;389313930000;22893610000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::22;22015060000;36556420000;264610000;1847850000;1666200000;92270000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::30;869590000;1719110000;20370000;667400000;1218460000;10090000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::31;746072060000;395426200000;2517830000;16454260000;53115310000;1418020000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::total;6446325070000;10143554710000;70312520000;499023390000;445313900000;24413990000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::31;0.374771;0.386615;0.387435;0.379413;0.416513;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::total;0.574935;0.586919;0.588028;0.586070;0.618845;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::swpctx;28;280;2;;190;2;number of callpals executed 
system.cpu09.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu09.kern.callpal::swpipl;82561;141915;988;6913;7805;373;number of callpals executed 
system.cpu09.kern.callpal::rdps;12041;21136;144;1031;916;50;number of callpals executed 
system.cpu09.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu09.kern.callpal::rti;6107;10789;74;578;768;26;number of callpals executed 
system.cpu09.kern.callpal::rdunique;1;17;;;68;;number of callpals executed 
system.cpu09.kern.callpal::total;100752;174390;1208;8522;10056;451;number of callpals executed 
system.cpu09.kern.mode_switch::kernel;6137;11069;76;578;958;28;number of protection mode switches 
system.cpu09.kern.mode_switch::user;0;192;0;0;312;0;number of protection mode switches 
system.cpu09.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu09.kern.mode_switch_good::kernel;0;0.017346;0;0;0.325678;0;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::total;0;0.034100;0;0;0.491339;0;fraction of useful protection mode switches 
system.cpu09.kern.mode_ticks::kernel;0;16490048080000;0;0;902478050000;0;number of ticks spent at the given mode 
system.cpu09.kern.mode_ticks::user;0;952710000;0;0;92816720000;0;number of ticks spent at the given mode 
system.cpu09.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu09.kern.swap_context;29;280;2;0;190;2;number of times the context was actually changed 
system.cpu09.icache.tags.replacements;24023;97113;497;3829;15100;394;number of replacements 
system.cpu09.icache.tags.tagsinuse;391.823024;453.135917;501;501;506.580833;508;Cycle average of tags in use 
system.cpu09.icache.tags.total_refs;9054780;41978374;184593;676129;14086345;5439101;Total number of references to valid blocks. 
system.cpu09.icache.tags.sampled_refs;24023;97113;497;3829;15100;902;Sample count of references to valid blocks. 
system.cpu09.icache.tags.avg_refs;376.921284;432.263178;371.414487;176.581092;932.870530;6030.045455;Average number of references to valid blocks. 
system.cpu09.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu09.icache.tags.occ_blocks::cpu09.inst;391.823024;453.135917;501;501;506.580833;508;Average occupied blocks per requestor 
system.cpu09.icache.tags.occ_percent::cpu09.inst;0.765279;0.885031;0.978516;0.978516;0.989416;0.992188;Average percentage of cache occupancy 
system.cpu09.icache.tags.occ_percent::total;0.765279;0.885031;0.978516;0.978516;0.989416;0.992188;Average percentage of cache occupancy 
system.cpu09.icache.tags.occ_task_id_blocks::1024;440;501;501;501;508;508;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::3;15;;15;15;5;5;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::4;423;499;484;484;494;494;Occupied blocks per task id 
system.cpu09.icache.tags.occ_task_id_percent::1024;0.859375;0.978516;0.978516;0.978516;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu09.icache.tags.tag_accesses;33100944;91261228;361021;4441741;13852469;245684;Number of tag accesses 
system.cpu09.icache.tags.data_accesses;33100944;91261228;361021;4441741;13852469;245684;Number of data accesses 
system.cpu09.icache.ReadReq_hits::cpu09.inst;16513767;45484853;179765;2215127;6903574;122251;number of ReadReq hits 
system.cpu09.icache.ReadReq_hits::total;16513767;45484853;179765;2215127;6903574;122251;number of ReadReq hits 
system.cpu09.icache.demand_hits::cpu09.inst;16513767;45484853;179765;2215127;6903574;122251;number of demand (read+write) hits 
system.cpu09.icache.demand_hits::total;16513767;45484853;179765;2215127;6903574;122251;number of demand (read+write) hits 
system.cpu09.icache.overall_hits::cpu09.inst;16513767;45484853;179765;2215127;6903574;122251;number of overall hits 
system.cpu09.icache.overall_hits::total;16513767;45484853;179765;2215127;6903574;122251;number of overall hits 
system.cpu09.icache.ReadReq_misses::cpu09.inst;24470;97174;497;3829;15107;394;number of ReadReq misses 
system.cpu09.icache.ReadReq_misses::total;24470;97174;497;3829;15107;394;number of ReadReq misses 
system.cpu09.icache.demand_misses::cpu09.inst;24470;97174;497;3829;15107;394;number of demand (read+write) misses 
system.cpu09.icache.demand_misses::total;24470;97174;497;3829;15107;394;number of demand (read+write) misses 
system.cpu09.icache.overall_misses::cpu09.inst;24470;97174;497;3829;15107;394;number of overall misses 
system.cpu09.icache.overall_misses::total;24470;97174;497;3829;15107;394;number of overall misses 
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst;2653997750;10287387997;52209000;419907250;1562539498;40073000;number of ReadReq miss cycles 
system.cpu09.icache.ReadReq_miss_latency::total;2653997750;10287387997;52209000;419907250;1562539498;40073000;number of ReadReq miss cycles 
system.cpu09.icache.demand_miss_latency::cpu09.inst;2653997750;10287387997;52209000;419907250;1562539498;40073000;number of demand (read+write) miss cycles 
system.cpu09.icache.demand_miss_latency::total;2653997750;10287387997;52209000;419907250;1562539498;40073000;number of demand (read+write) miss cycles 
system.cpu09.icache.overall_miss_latency::cpu09.inst;2653997750;10287387997;52209000;419907250;1562539498;40073000;number of overall miss cycles 
system.cpu09.icache.overall_miss_latency::total;2653997750;10287387997;52209000;419907250;1562539498;40073000;number of overall miss cycles 
system.cpu09.icache.ReadReq_accesses::cpu09.inst;16538237;45582027;180262;2218956;6918681;122645;number of ReadReq accesses(hits+misses) 
system.cpu09.icache.ReadReq_accesses::total;16538237;45582027;180262;2218956;6918681;122645;number of ReadReq accesses(hits+misses) 
system.cpu09.icache.demand_accesses::cpu09.inst;16538237;45582027;180262;2218956;6918681;122645;number of demand (read+write) accesses 
system.cpu09.icache.demand_accesses::total;16538237;45582027;180262;2218956;6918681;122645;number of demand (read+write) accesses 
system.cpu09.icache.overall_accesses::cpu09.inst;16538237;45582027;180262;2218956;6918681;122645;number of overall (read+write) accesses 
system.cpu09.icache.overall_accesses::total;16538237;45582027;180262;2218956;6918681;122645;number of overall (read+write) accesses 
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;miss rate for ReadReq accesses 
system.cpu09.icache.ReadReq_miss_rate::total;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;miss rate for ReadReq accesses 
system.cpu09.icache.demand_miss_rate::cpu09.inst;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;miss rate for demand accesses 
system.cpu09.icache.demand_miss_rate::total;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;miss rate for demand accesses 
system.cpu09.icache.overall_miss_rate::cpu09.inst;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;miss rate for overall accesses 
system.cpu09.icache.overall_miss_rate::total;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;miss rate for overall accesses 
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst;108459.246016;105865.643042;105048.289738;109664.990859;103431.488581;101708.121827;average ReadReq miss latency 
system.cpu09.icache.ReadReq_avg_miss_latency::total;108459.246016;105865.643042;105048.289738;109664.990859;103431.488581;101708.121827;average ReadReq miss latency 
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst;108459.246016;105865.643042;105048.289738;109664.990859;103431.488581;101708.121827;average overall miss latency 
system.cpu09.icache.demand_avg_miss_latency::total;108459.246016;105865.643042;105048.289738;109664.990859;103431.488581;101708.121827;average overall miss latency 
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst;108459.246016;105865.643042;105048.289738;109664.990859;103431.488581;101708.121827;average overall miss latency 
system.cpu09.icache.overall_avg_miss_latency::total;108459.246016;105865.643042;105048.289738;109664.990859;103431.488581;101708.121827;average overall miss latency 
system.cpu09.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu09.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst;24470;97174;497;3829;15107;394;number of ReadReq MSHR misses 
system.cpu09.icache.ReadReq_mshr_misses::total;24470;97174;497;3829;15107;394;number of ReadReq MSHR misses 
system.cpu09.icache.demand_mshr_misses::cpu09.inst;24470;97174;497;3829;15107;394;number of demand (read+write) MSHR misses 
system.cpu09.icache.demand_mshr_misses::total;24470;97174;497;3829;15107;394;number of demand (read+write) MSHR misses 
system.cpu09.icache.overall_mshr_misses::cpu09.inst;24470;97174;497;3829;15107;394;number of overall MSHR misses 
system.cpu09.icache.overall_mshr_misses::total;24470;97174;497;3829;15107;394;number of overall MSHR misses 
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst;2006440250;7785041003;39471000;320956750;1171256502;30054000;number of ReadReq MSHR miss cycles 
system.cpu09.icache.ReadReq_mshr_miss_latency::total;2006440250;7785041003;39471000;320956750;1171256502;30054000;number of ReadReq MSHR miss cycles 
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst;2006440250;7785041003;39471000;320956750;1171256502;30054000;number of demand (read+write) MSHR miss cycles 
system.cpu09.icache.demand_mshr_miss_latency::total;2006440250;7785041003;39471000;320956750;1171256502;30054000;number of demand (read+write) MSHR miss cycles 
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst;2006440250;7785041003;39471000;320956750;1171256502;30054000;number of overall MSHR miss cycles 
system.cpu09.icache.overall_mshr_miss_latency::total;2006440250;7785041003;39471000;320956750;1171256502;30054000;number of overall MSHR miss cycles 
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;mshr miss rate for ReadReq accesses 
system.cpu09.icache.ReadReq_mshr_miss_rate::total;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;mshr miss rate for ReadReq accesses 
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;mshr miss rate for demand accesses 
system.cpu09.icache.demand_mshr_miss_rate::total;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;mshr miss rate for demand accesses 
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;mshr miss rate for overall accesses 
system.cpu09.icache.overall_mshr_miss_rate::total;0.001480;0.002132;0.002757;0.001726;0.002184;0.003213;mshr miss rate for overall accesses 
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst;81995.923580;80114.444224;79418.511066;83822.603813;77530.714371;76279.187817;average ReadReq mshr miss latency 
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total;81995.923580;80114.444224;79418.511066;83822.603813;77530.714371;76279.187817;average ReadReq mshr miss latency 
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst;81995.923580;80114.444224;79418.511066;83822.603813;77530.714371;76279.187817;average overall mshr miss latency 
system.cpu09.icache.demand_avg_mshr_miss_latency::total;81995.923580;80114.444224;79418.511066;83822.603813;77530.714371;76279.187817;average overall mshr miss latency 
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst;81995.923580;80114.444224;79418.511066;83822.603813;77530.714371;76279.187817;average overall mshr miss latency 
system.cpu09.icache.overall_avg_mshr_miss_latency::total;81995.923580;80114.444224;79418.511066;83822.603813;77530.714371;76279.187817;average overall mshr miss latency 
system.cpu09.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu09.dcache.tags.replacements;122833;455908;1208;22553;56829;1223;number of replacements 
system.cpu09.dcache.tags.tagsinuse;475.281466;610.457709;642.780931;596.549570;868.119598;871.267220;Cycle average of tags in use 
system.cpu09.dcache.tags.total_refs;1444199;7676600;98059;105089;9916196;196362;Total number of references to valid blocks. 
system.cpu09.dcache.tags.sampled_refs;122833;455908;1208;22553;56829;2078;Sample count of references to valid blocks. 
system.cpu09.dcache.tags.avg_refs;11.757419;16.838046;81.174669;4.659646;174.491826;94.495669;Average number of references to valid blocks. 
system.cpu09.dcache.tags.warmup_cycle;0;0;0;0;17388792386250;0;Cycle when the warmup percentage was hit. 
system.cpu09.dcache.tags.occ_blocks::cpu09.data;475.281466;610.457709;642.780931;596.549570;868.119598;871.267220;Average occupied blocks per requestor 
system.cpu09.dcache.tags.occ_percent::cpu09.data;0.464142;0.596150;0.627716;0.582568;0.847773;0.850847;Average percentage of cache occupancy 
system.cpu09.dcache.tags.occ_percent::total;0.464142;0.596150;0.627716;0.582568;0.847773;0.850847;Average percentage of cache occupancy 
system.cpu09.dcache.tags.occ_task_id_blocks::1024;625;638;630;583;865;855;Occupied blocks per task id 
system.cpu09.dcache.tags.age_task_id_blocks_1024::3;15;2;13;13;9;9;Occupied blocks per task id 
system.cpu09.dcache.tags.age_task_id_blocks_1024::4;610;636;617;570;850;840;Occupied blocks per task id 
system.cpu09.dcache.tags.occ_task_id_percent::1024;0.610352;0.623047;0.615234;0.569336;0.844727;0.834961;Percentage of cache occupancy per task id 
system.cpu09.dcache.tags.tag_accesses;10317320;26522149;114671;1302533;3183237;74584;Number of tag accesses 
system.cpu09.dcache.tags.data_accesses;10317320;26522149;114671;1302533;3183237;74584;Number of data accesses 
system.cpu09.dcache.ReadReq_hits::cpu09.data;3370169;8994316;37291;442618;1072788;25818;number of ReadReq hits 
system.cpu09.dcache.ReadReq_hits::total;3370169;8994316;37291;442618;1072788;25818;number of ReadReq hits 
system.cpu09.dcache.WriteReq_hits::cpu09.data;1397392;3335458;16031;162453;400126;8553;number of WriteReq hits 
system.cpu09.dcache.WriteReq_hits::total;1397392;3335458;16031;162453;400126;8553;number of WriteReq hits 
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data;40396;35686;454;2109;4198;198;number of LoadLockedReq hits 
system.cpu09.dcache.LoadLockedReq_hits::total;40396;35686;454;2109;4198;198;number of LoadLockedReq hits 
system.cpu09.dcache.StoreCondReq_hits::cpu09.data;14433;22196;175;1223;2153;77;number of StoreCondReq hits 
system.cpu09.dcache.StoreCondReq_hits::total;14433;22196;175;1223;2153;77;number of StoreCondReq hits 
system.cpu09.dcache.demand_hits::cpu09.data;4767561;12329774;53322;605071;1472914;34371;number of demand (read+write) hits 
system.cpu09.dcache.demand_hits::total;4767561;12329774;53322;605071;1472914;34371;number of demand (read+write) hits 
system.cpu09.dcache.overall_hits::cpu09.data;4767561;12329774;53322;605071;1472914;34371;number of overall hits 
system.cpu09.dcache.overall_hits::total;4767561;12329774;53322;605071;1472914;34371;number of overall hits 
system.cpu09.dcache.ReadReq_misses::cpu09.data;210130;545554;2060;27046;49827;1654;number of ReadReq misses 
system.cpu09.dcache.ReadReq_misses::total;210130;545554;2060;27046;49827;1654;number of ReadReq misses 
system.cpu09.dcache.WriteReq_misses::cpu09.data;10254;33903;153;1224;23439;76;number of WriteReq misses 
system.cpu09.dcache.WriteReq_misses::total;10254;33903;153;1224;23439;76;number of WriteReq misses 
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data;2256;2922;26;188;1409;22;number of LoadLockedReq misses 
system.cpu09.dcache.LoadLockedReq_misses::total;2256;2922;26;188;1409;22;number of LoadLockedReq misses 
system.cpu09.dcache.StoreCondReq_misses::cpu09.data;6457;13017;87;637;2009;38;number of StoreCondReq misses 
system.cpu09.dcache.StoreCondReq_misses::total;6457;13017;87;637;2009;38;number of StoreCondReq misses 
system.cpu09.dcache.demand_misses::cpu09.data;220384;579457;2213;28270;73266;1730;number of demand (read+write) misses 
system.cpu09.dcache.demand_misses::total;220384;579457;2213;28270;73266;1730;number of demand (read+write) misses 
system.cpu09.dcache.overall_misses::cpu09.data;220384;579457;2213;28270;73266;1730;number of overall misses 
system.cpu09.dcache.overall_misses::total;220384;579457;2213;28270;73266;1730;number of overall misses 
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data;17515442038;41510749548;153290008;2352472070;4404012747;145199988;number of ReadReq miss cycles 
system.cpu09.dcache.ReadReq_miss_latency::total;17515442038;41510749548;153290008;2352472070;4404012747;145199988;number of ReadReq miss cycles 
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data;632456974;2006952149;9715372;75093573;2301043405;6445210;number of WriteReq miss cycles 
system.cpu09.dcache.WriteReq_miss_latency::total;632456974;2006952149;9715372;75093573;2301043405;6445210;number of WriteReq miss cycles 
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data;186148621;278858059;1918240;17674462;101012130;1827993;number of LoadLockedReq miss cycles 
system.cpu09.dcache.LoadLockedReq_miss_latency::total;186148621;278858059;1918240;17674462;101012130;1827993;number of LoadLockedReq miss cycles 
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data;319423996;690840230;4500941;34214557;116701492;2069982;number of StoreCondReq miss cycles 
system.cpu09.dcache.StoreCondReq_miss_latency::total;319423996;690840230;4500941;34214557;116701492;2069982;number of StoreCondReq miss cycles 
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data;57108000;24799998;432000;1512000;5350000;144000;number of StoreCondFailReq miss cycles 
system.cpu09.dcache.StoreCondFailReq_miss_latency::total;57108000;24799998;432000;1512000;5350000;144000;number of StoreCondFailReq miss cycles 
system.cpu09.dcache.demand_miss_latency::cpu09.data;18147899012;43517701697;163005380;2427565643;6705056152;151645198;number of demand (read+write) miss cycles 
system.cpu09.dcache.demand_miss_latency::total;18147899012;43517701697;163005380;2427565643;6705056152;151645198;number of demand (read+write) miss cycles 
system.cpu09.dcache.overall_miss_latency::cpu09.data;18147899012;43517701697;163005380;2427565643;6705056152;151645198;number of overall miss cycles 
system.cpu09.dcache.overall_miss_latency::total;18147899012;43517701697;163005380;2427565643;6705056152;151645198;number of overall miss cycles 
system.cpu09.dcache.ReadReq_accesses::cpu09.data;3580299;9539870;39351;469664;1122615;27472;number of ReadReq accesses(hits+misses) 
system.cpu09.dcache.ReadReq_accesses::total;3580299;9539870;39351;469664;1122615;27472;number of ReadReq accesses(hits+misses) 
system.cpu09.dcache.WriteReq_accesses::cpu09.data;1407646;3369361;16184;163677;423565;8629;number of WriteReq accesses(hits+misses) 
system.cpu09.dcache.WriteReq_accesses::total;1407646;3369361;16184;163677;423565;8629;number of WriteReq accesses(hits+misses) 
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data;42652;38608;480;2297;5607;220;number of LoadLockedReq accesses(hits+misses) 
system.cpu09.dcache.LoadLockedReq_accesses::total;42652;38608;480;2297;5607;220;number of LoadLockedReq accesses(hits+misses) 
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data;20890;35213;262;1860;4162;115;number of StoreCondReq accesses(hits+misses) 
system.cpu09.dcache.StoreCondReq_accesses::total;20890;35213;262;1860;4162;115;number of StoreCondReq accesses(hits+misses) 
system.cpu09.dcache.demand_accesses::cpu09.data;4987945;12909231;55535;633341;1546180;36101;number of demand (read+write) accesses 
system.cpu09.dcache.demand_accesses::total;4987945;12909231;55535;633341;1546180;36101;number of demand (read+write) accesses 
system.cpu09.dcache.overall_accesses::cpu09.data;4987945;12909231;55535;633341;1546180;36101;number of overall (read+write) accesses 
system.cpu09.dcache.overall_accesses::total;4987945;12909231;55535;633341;1546180;36101;number of overall (read+write) accesses 
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data;0.058691;0.057187;0.052349;0.057586;0.044385;0.060207;miss rate for ReadReq accesses 
system.cpu09.dcache.ReadReq_miss_rate::total;0.058691;0.057187;0.052349;0.057586;0.044385;0.060207;miss rate for ReadReq accesses 
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data;0.007285;0.010062;0.009454;0.007478;0.055337;0.008808;miss rate for WriteReq accesses 
system.cpu09.dcache.WriteReq_miss_rate::total;0.007285;0.010062;0.009454;0.007478;0.055337;0.008808;miss rate for WriteReq accesses 
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data;0.052893;0.075684;0.054167;0.081846;0.251293;0.100000;miss rate for LoadLockedReq accesses 
system.cpu09.dcache.LoadLockedReq_miss_rate::total;0.052893;0.075684;0.054167;0.081846;0.251293;0.100000;miss rate for LoadLockedReq accesses 
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data;0.309095;0.369665;0.332061;0.342473;0.482701;0.330435;miss rate for StoreCondReq accesses 
system.cpu09.dcache.StoreCondReq_miss_rate::total;0.309095;0.369665;0.332061;0.342473;0.482701;0.330435;miss rate for StoreCondReq accesses 
system.cpu09.dcache.demand_miss_rate::cpu09.data;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;miss rate for demand accesses 
system.cpu09.dcache.demand_miss_rate::total;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;miss rate for demand accesses 
system.cpu09.dcache.overall_miss_rate::cpu09.data;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;miss rate for overall accesses 
system.cpu09.dcache.overall_miss_rate::total;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;miss rate for overall accesses 
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data;83355.265969;76089.167247;74412.625243;86980.406345;88386.070745;87787.175333;average ReadReq miss latency 
system.cpu09.dcache.ReadReq_avg_miss_latency::total;83355.265969;76089.167247;74412.625243;86980.406345;88386.070745;87787.175333;average ReadReq miss latency 
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data;61679.049542;59196.889626;63499.163399;61350.958333;98171.568966;84805.394737;average WriteReq miss latency 
system.cpu09.dcache.WriteReq_avg_miss_latency::total;61679.049542;59196.889626;63499.163399;61350.958333;98171.568966;84805.394737;average WriteReq miss latency 
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data;82512.686613;95433.969541;73778.461538;94013.095745;71690.652945;83090.590909;average LoadLockedReq miss latency 
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total;82512.686613;95433.969541;73778.461538;94013.095745;71690.652945;83090.590909;average LoadLockedReq miss latency 
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data;49469.412421;53072.154106;51734.954023;53712.020408;58089.343952;54473.210526;average StoreCondReq miss latency 
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total;49469.412421;53072.154106;51734.954023;53712.020408;58089.343952;54473.210526;average StoreCondReq miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data;82346.717602;75100.830082;73658.102124;85870.733746;91516.612781;87656.183815;average overall miss latency 
system.cpu09.dcache.demand_avg_miss_latency::total;82346.717602;75100.830082;73658.102124;85870.733746;91516.612781;87656.183815;average overall miss latency 
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data;82346.717602;75100.830082;73658.102124;85870.733746;91516.612781;87656.183815;average overall miss latency 
system.cpu09.dcache.overall_avg_miss_latency::total;82346.717602;75100.830082;73658.102124;85870.733746;91516.612781;87656.183815;average overall miss latency 
system.cpu09.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu09.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu09.dcache.writebacks::writebacks;2508;9691;31;440;20859;48;number of writebacks 
system.cpu09.dcache.writebacks::total;2508;9691;31;440;20859;48;number of writebacks 
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data;210130;545554;2060;27046;49827;1654;number of ReadReq MSHR misses 
system.cpu09.dcache.ReadReq_mshr_misses::total;210130;545554;2060;27046;49827;1654;number of ReadReq MSHR misses 
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data;10254;33903;153;1224;23439;76;number of WriteReq MSHR misses 
system.cpu09.dcache.WriteReq_mshr_misses::total;10254;33903;153;1224;23439;76;number of WriteReq MSHR misses 
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data;2256;2922;26;188;1409;22;number of LoadLockedReq MSHR misses 
system.cpu09.dcache.LoadLockedReq_mshr_misses::total;2256;2922;26;188;1409;22;number of LoadLockedReq MSHR misses 
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data;6456;13011;87;637;2007;38;number of StoreCondReq MSHR misses 
system.cpu09.dcache.StoreCondReq_mshr_misses::total;6456;13011;87;637;2007;38;number of StoreCondReq MSHR misses 
system.cpu09.dcache.demand_mshr_misses::cpu09.data;220384;579457;2213;28270;73266;1730;number of demand (read+write) MSHR misses 
system.cpu09.dcache.demand_mshr_misses::total;220384;579457;2213;28270;73266;1730;number of demand (read+write) MSHR misses 
system.cpu09.dcache.overall_mshr_misses::cpu09.data;220384;579457;2213;28270;73266;1730;number of overall MSHR misses 
system.cpu09.dcache.overall_mshr_misses::total;220384;579457;2213;28270;73266;1730;number of overall MSHR misses 
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data;12032843962;28667906452;100768992;1691285930;3160100253;102673012;number of ReadReq MSHR miss cycles 
system.cpu09.dcache.ReadReq_mshr_miss_latency::total;12032843962;28667906452;100768992;1691285930;3160100253;102673012;number of ReadReq MSHR miss cycles 
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data;311671026;992009851;4893628;37884427;1698502595;4231790;number of WriteReq MSHR miss cycles 
system.cpu09.dcache.WriteReq_mshr_miss_latency::total;311671026;992009851;4893628;37884427;1698502595;4231790;number of WriteReq MSHR miss cycles 
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data;128204379;206514941;1267760;13031538;68787870;1290007;number of LoadLockedReq MSHR miss cycles 
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total;128204379;206514941;1267760;13031538;68787870;1290007;number of LoadLockedReq MSHR miss cycles 
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data;152579004;297725770;2095059;15962443;68659508;1087018;number of StoreCondReq MSHR miss cycles 
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total;152579004;297725770;2095059;15962443;68659508;1087018;number of StoreCondReq MSHR miss cycles 
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data;40960000;17760002;300000;1050000;3810000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total;40960000;17760002;300000;1050000;3810000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data;12344514988;29659916303;105662620;1729170357;4858602848;106904802;number of demand (read+write) MSHR miss cycles 
system.cpu09.dcache.demand_mshr_miss_latency::total;12344514988;29659916303;105662620;1729170357;4858602848;106904802;number of demand (read+write) MSHR miss cycles 
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data;12344514988;29659916303;105662620;1729170357;4858602848;106904802;number of overall MSHR miss cycles 
system.cpu09.dcache.overall_mshr_miss_latency::total;12344514988;29659916303;105662620;1729170357;4858602848;106904802;number of overall MSHR miss cycles 
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency::cpu09.data;17161000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency::total;17161000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency::cpu09.data;5009272000;6710086000;60171000;406710000;380014000;20423000;number of WriteReq MSHR uncacheable cycles 
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency::total;5009272000;6710086000;60171000;406710000;380014000;20423000;number of WriteReq MSHR uncacheable cycles 
system.cpu09.dcache.overall_mshr_uncacheable_latency::cpu09.data;5026433000;6710086000;60171000;406710000;380014000;20423000;number of overall MSHR uncacheable cycles 
system.cpu09.dcache.overall_mshr_uncacheable_latency::total;5026433000;6710086000;60171000;406710000;380014000;20423000;number of overall MSHR uncacheable cycles 
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data;0.058691;0.057187;0.052349;0.057586;0.044385;0.060207;mshr miss rate for ReadReq accesses 
system.cpu09.dcache.ReadReq_mshr_miss_rate::total;0.058691;0.057187;0.052349;0.057586;0.044385;0.060207;mshr miss rate for ReadReq accesses 
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data;0.007285;0.010062;0.009454;0.007478;0.055337;0.008808;mshr miss rate for WriteReq accesses 
system.cpu09.dcache.WriteReq_mshr_miss_rate::total;0.007285;0.010062;0.009454;0.007478;0.055337;0.008808;mshr miss rate for WriteReq accesses 
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data;0.052893;0.075684;0.054167;0.081846;0.251293;0.100000;mshr miss rate for LoadLockedReq accesses 
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total;0.052893;0.075684;0.054167;0.081846;0.251293;0.100000;mshr miss rate for LoadLockedReq accesses 
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data;0.309047;0.369494;0.332061;0.342473;0.482220;0.330435;mshr miss rate for StoreCondReq accesses 
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total;0.309047;0.369494;0.332061;0.342473;0.482220;0.330435;mshr miss rate for StoreCondReq accesses 
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;mshr miss rate for demand accesses 
system.cpu09.dcache.demand_mshr_miss_rate::total;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;mshr miss rate for demand accesses 
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;mshr miss rate for overall accesses 
system.cpu09.dcache.overall_mshr_miss_rate::total;0.044183;0.044887;0.039849;0.044636;0.047385;0.047921;mshr miss rate for overall accesses 
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data;57263.807938;52548.247198;48916.986408;62533.680766;63421.443254;62075.581620;average ReadReq mshr miss latency 
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total;57263.807938;52548.247198;48916.986408;62533.680766;63421.443254;62075.581620;average ReadReq mshr miss latency 
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data;30395.067876;29260.238062;31984.496732;30951.329248;72464.806306;55681.447368;average WriteReq mshr miss latency 
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total;30395.067876;29260.238062;31984.496732;30951.329248;72464.806306;55681.447368;average WriteReq mshr miss latency 
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data;56828.182181;70675.886721;48760;69316.691489;48820.347764;58636.681818;average LoadLockedReq mshr miss latency 
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56828.182181;70675.886721;48760;69316.691489;48820.347764;58636.681818;average LoadLockedReq mshr miss latency 
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data;23633.674721;22882.620091;24081.137931;25058.780220;34210.018934;28605.736842;average StoreCondReq mshr miss latency 
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total;23633.674721;22882.620091;24081.137931;25058.780220;34210.018934;28605.736842;average StoreCondReq mshr miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data;56013.662462;51185.707141;47746.326254;61166.266608;66314.564027;61794.683237;average overall mshr miss latency 
system.cpu09.dcache.demand_avg_mshr_miss_latency::total;56013.662462;51185.707141;47746.326254;61166.266608;66314.564027;61794.683237;average overall mshr miss latency 
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data;56013.662462;51185.707141;47746.326254;61166.266608;66314.564027;61794.683237;average overall mshr miss latency 
system.cpu09.dcache.overall_avg_mshr_miss_latency::total;56013.662462;51185.707141;47746.326254;61166.266608;66314.564027;61794.683237;average overall mshr miss latency 
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu09.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu09.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu10.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu10.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu10.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu10.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu10.dtb.read_hits;2995220;22674494;65796;860246;1051246;24271;DTB read hits 
system.cpu10.dtb.read_misses;0;737;0;39;1820;0;DTB read misses 
system.cpu10.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu10.dtb.read_accesses;0;208495;0;194639;463494;0;DTB read accesses 
system.cpu10.dtb.write_hits;1287108;7847070;24011;318685;387885;8818;DTB write hits 
system.cpu10.dtb.write_misses;0;549;0;9;15746;0;DTB write misses 
system.cpu10.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu10.dtb.write_accesses;0;72736;0;89944;152530;0;DTB write accesses 
system.cpu10.dtb.data_hits;4282328;30521564;89807;1178931;1439131;33089;DTB hits 
system.cpu10.dtb.data_misses;0;1286;0;48;17566;0;DTB misses 
system.cpu10.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu10.dtb.data_accesses;0;281231;0;284583;616024;0;DTB accesses 
system.cpu10.itb.fetch_hits;1270526;4544888;15599;1132381;2890265;5694;ITB hits 
system.cpu10.itb.fetch_misses;0;50;0;16;45;0;ITB misses 
system.cpu10.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu10.itb.fetch_accesses;1270526;4544938;15599;1132397;2890310;5694;ITB accesses 
system.cpu10.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu10.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu10.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu10.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu10.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu10.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu10.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu10.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu10.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu10.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu10.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu10.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu10.numCycles;644632532;1014383943;7002780;49920206;44513528;2441279;number of cpu cycles simulated 
system.cpu10.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu10.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu10.committedInsts;13387587;104752492;316397;3876422;5287731;115275;Number of instructions committed 
system.cpu10.committedOps;13387587;104752492;316397;3876422;5287731;115275;Number of ops (including micro ops) committed 
system.cpu10.num_int_alu_accesses;12903349;102450310;308627;3618094;4010934;112411;Number of integer alu accesses 
system.cpu10.num_fp_alu_accesses;1880;786772;134;461492;1199756;134;Number of float alu accesses 
system.cpu10.num_func_calls;522557;3762281;11848;103572;83300;4316;number of times a function call or return occured 
system.cpu10.num_conditional_control_insts;1282574;11994020;30691;473635;478105;11592;number of instructions that are conditional controls 
system.cpu10.num_int_insts;12903349;102450310;308627;3618094;4010934;112411;number of integer instructions 
system.cpu10.num_fp_insts;1880;786772;134;461492;1199756;134;number of float instructions 
system.cpu10.num_int_register_reads;17546019;143041941;429963;5423825;6569947;156111;number of times the integer registers were read 
system.cpu10.num_int_register_writes;10211609;80737579;249550;2603639;3084679;90409;number of times the integer registers were written 
system.cpu10.num_fp_register_reads;956;560247;66;455507;2033198;66;number of times the floating registers were read 
system.cpu10.num_fp_register_writes;964;488938;68;368226;1184333;68;number of times the floating registers were written 
system.cpu10.num_mem_refs;4288661;30608220;89897;1180728;1460203;33131;number of memory refs 
system.cpu10.num_load_insts;2995364;22716754;65806;860838;1055489;24281;Number of load instructions 
system.cpu10.num_store_insts;1293297;7891466;24091;319890;404714;8850;Number of store instructions 
system.cpu10.num_idle_cycles;607619966.485019;727891490.728009;6145428.934752;39381522.269562;30301008.161988;2133183.087133;Number of idle cycles 
system.cpu10.num_busy_cycles;37012565.514981;286492452.271991;857351.065248;10538683.730438;14212519.838012;308095.912867;Number of busy cycles 
system.cpu10.not_idle_fraction;0.057417;0.282430;0.122430;0.211111;0.319285;0.126203;Percentage of non-idle cycles 
system.cpu10.idle_fraction;0.942583;0.717570;0.877570;0.788889;0.680715;0.873797;Percentage of idle cycles 
system.cpu10.Branches;2076396;17197691;47681;619544;597576;17785;Number of branches fetched 
system.cpu10.op_class::No_OpClass;55370;213410;716;12059;53620;260;Class of executed instruction 
system.cpu10.op_class::IntAlu;8518242;71995862;218629;2430096;2386783;79244;Class of executed instruction 
system.cpu10.op_class::IntMult;50577;379747;1307;10579;8431;463;Class of executed instruction 
system.cpu10.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::FloatAdd;92;110014;4;95173;603147;4;Class of executed instruction 
system.cpu10.op_class::FloatCmp;0;10776;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::FloatCvt;0;3924;0;1479;10;0;Class of executed instruction 
system.cpu10.op_class::FloatMult;0;25670;0;86744;565892;0;Class of executed instruction 
system.cpu10.op_class::FloatDiv;8;5119;0;1103;0;0;Class of executed instruction 
system.cpu10.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::MemRead;3037486;22924958;66333;868693;1062359;24498;Class of executed instruction 
system.cpu10.op_class::MemWrite;1293313;7906669;24093;320716;405182;8852;Class of executed instruction 
system.cpu10.op_class::IprAccess;432499;1177629;5315;49828;219873;1954;Class of executed instruction 
system.cpu10.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::total;13387587;104753778;316397;3876470;5305297;115275;Class of executed instruction 
system.cpu10.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu10.kern.inst.quiesce;9005;11517;75;531;424;26;number of quiesce instructions executed 
system.cpu10.kern.inst.hwrei;106376;263208;1304;11748;27822;478;number of hwrei instructions executed 
system.cpu10.kern.ipl_count::0;24222;68004;299;2873;2481;111;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::22;6016;10394;72;511;457;25;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::30;87;4037;2;107;112;1;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::31;63973;138118;784;6604;5833;288;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::total;94298;220553;1157;10095;8883;425;number of times we switched to this ipl 
system.cpu10.kern.ipl_good::0;24222;68004;299;2873;2481;111;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::22;6016;10394;72;511;457;25;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::30;87;4037;2;107;112;1;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::31;24135;63974;297;2766;2390;110;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::total;54460;146409;670;6257;5440;247;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_ticks::0;5674199390000;7785892300000;67476790000;445274340000;404447390000;23092920000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::22;21961970000;37311500000;263950000;1846270000;1667180000;91390000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::30;868890000;28237570000;20210000;958230000;1086590000;10080000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::31;749294790000;2292109410000;2555500000;50940680000;38116660000;1218400000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::total;6446325040000;10143550780000;70316450000;499019520000;445317820000;24412790000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::31;0.377269;0.463184;0.378827;0.418837;0.409738;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::total;0.577531;0.663827;0.579084;0.619812;0.612406;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::swpctx;28;8153;2;107;132;2;number of callpals executed 
system.cpu10.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu10.kern.callpal::swpipl;82091;185317;1008;8665;7594;373;number of callpals executed 
system.cpu10.kern.callpal::rdps;12034;21315;145;1026;915;51;number of callpals executed 
system.cpu10.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu10.kern.callpal::rti;6103;20812;75;812;723;26;number of callpals executed 
system.cpu10.kern.callpal::rdunique;1;516;;4;55;;number of callpals executed 
system.cpu10.kern.callpal::total;100271;247448;1230;11066;9645;452;number of callpals executed 
system.cpu10.kern.mode_switch::kernel;6133;28966;76;920;854;28;number of protection mode switches 
system.cpu10.kern.mode_switch::user;0;6442;0;222;250;0;number of protection mode switches 
system.cpu10.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu10.kern.mode_switch_good::kernel;0;0.222399;0;0.241304;0.292740;0;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::total;0;0.363873;0;0.388792;0.452899;0;fraction of useful protection mode switches 
system.cpu10.kern.mode_ticks::kernel;0;16456967150000;0;540488130000;360444340000;0;number of ticks spent at the given mode 
system.cpu10.kern.mode_ticks::user;0;32746330000;0;25614930000;69890020000;0;number of ticks spent at the given mode 
system.cpu10.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu10.kern.swap_context;29;8153;2;107;132;2;number of times the context was actually changed 
system.cpu10.icache.tags.replacements;20370;575835;686;10606;11156;398;number of replacements 
system.cpu10.icache.tags.tagsinuse;393.485977;498.986826;505;505;507.163143;508;Cycle average of tags in use 
system.cpu10.icache.tags.total_refs;6877665;93880504;450301;6295883;12997912;6632958;Total number of references to valid blocks. 
system.cpu10.icache.tags.sampled_refs;20370;575835;686;10606;11156;906;Sample count of references to valid blocks. 
system.cpu10.icache.tags.avg_refs;337.636966;163.033688;656.415452;593.615218;1165.105056;7321.145695;Average number of references to valid blocks. 
system.cpu10.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu10.icache.tags.occ_blocks::cpu10.inst;393.485977;498.986826;505;505;507.163143;508;Average occupied blocks per requestor 
system.cpu10.icache.tags.occ_percent::cpu10.inst;0.768527;0.974584;0.986328;0.986328;0.990553;0.992188;Average percentage of cache occupancy 
system.cpu10.icache.tags.occ_percent::total;0.768527;0.974584;0.986328;0.986328;0.990553;0.992188;Average percentage of cache occupancy 
system.cpu10.icache.tags.occ_task_id_blocks::1024;441;505;505;505;508;508;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::2;2;8;;8;9;2;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::4;439;476;491;491;494;494;Occupied blocks per task id 
system.cpu10.icache.tags.occ_task_id_percent::1024;0.861328;0.986328;0.986328;0.986328;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu10.icache.tags.tag_accesses;26795992;210083457;633478;7763548;10621751;230948;Number of tag accesses 
system.cpu10.icache.tags.data_accesses;26795992;210083457;633478;7763548;10621751;230948;Number of data accesses 
system.cpu10.icache.ReadReq_hits::cpu10.inst;13366769;104177880;315710;3865865;5294137;114877;number of ReadReq hits 
system.cpu10.icache.ReadReq_hits::total;13366769;104177880;315710;3865865;5294137;114877;number of ReadReq hits 
system.cpu10.icache.demand_hits::cpu10.inst;13366769;104177880;315710;3865865;5294137;114877;number of demand (read+write) hits 
system.cpu10.icache.demand_hits::total;13366769;104177880;315710;3865865;5294137;114877;number of demand (read+write) hits 
system.cpu10.icache.overall_hits::cpu10.inst;13366769;104177880;315710;3865865;5294137;114877;number of overall hits 
system.cpu10.icache.overall_hits::total;13366769;104177880;315710;3865865;5294137;114877;number of overall hits 
system.cpu10.icache.ReadReq_misses::cpu10.inst;20818;575899;686;10606;11159;398;number of ReadReq misses 
system.cpu10.icache.ReadReq_misses::total;20818;575899;686;10606;11159;398;number of ReadReq misses 
system.cpu10.icache.demand_misses::cpu10.inst;20818;575899;686;10606;11159;398;number of demand (read+write) misses 
system.cpu10.icache.demand_misses::total;20818;575899;686;10606;11159;398;number of demand (read+write) misses 
system.cpu10.icache.overall_misses::cpu10.inst;20818;575899;686;10606;11159;398;number of overall misses 
system.cpu10.icache.overall_misses::total;20818;575899;686;10606;11159;398;number of overall misses 
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst;2180880750;57223496489;72315000;1084301499;1174666000;39676500;number of ReadReq miss cycles 
system.cpu10.icache.ReadReq_miss_latency::total;2180880750;57223496489;72315000;1084301499;1174666000;39676500;number of ReadReq miss cycles 
system.cpu10.icache.demand_miss_latency::cpu10.inst;2180880750;57223496489;72315000;1084301499;1174666000;39676500;number of demand (read+write) miss cycles 
system.cpu10.icache.demand_miss_latency::total;2180880750;57223496489;72315000;1084301499;1174666000;39676500;number of demand (read+write) miss cycles 
system.cpu10.icache.overall_miss_latency::cpu10.inst;2180880750;57223496489;72315000;1084301499;1174666000;39676500;number of overall miss cycles 
system.cpu10.icache.overall_miss_latency::total;2180880750;57223496489;72315000;1084301499;1174666000;39676500;number of overall miss cycles 
system.cpu10.icache.ReadReq_accesses::cpu10.inst;13387587;104753779;316396;3876471;5305296;115275;number of ReadReq accesses(hits+misses) 
system.cpu10.icache.ReadReq_accesses::total;13387587;104753779;316396;3876471;5305296;115275;number of ReadReq accesses(hits+misses) 
system.cpu10.icache.demand_accesses::cpu10.inst;13387587;104753779;316396;3876471;5305296;115275;number of demand (read+write) accesses 
system.cpu10.icache.demand_accesses::total;13387587;104753779;316396;3876471;5305296;115275;number of demand (read+write) accesses 
system.cpu10.icache.overall_accesses::cpu10.inst;13387587;104753779;316396;3876471;5305296;115275;number of overall (read+write) accesses 
system.cpu10.icache.overall_accesses::total;13387587;104753779;316396;3876471;5305296;115275;number of overall (read+write) accesses 
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;miss rate for ReadReq accesses 
system.cpu10.icache.ReadReq_miss_rate::total;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;miss rate for ReadReq accesses 
system.cpu10.icache.demand_miss_rate::cpu10.inst;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;miss rate for demand accesses 
system.cpu10.icache.demand_miss_rate::total;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;miss rate for demand accesses 
system.cpu10.icache.overall_miss_rate::cpu10.inst;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;miss rate for overall accesses 
system.cpu10.icache.overall_miss_rate::total;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;miss rate for overall accesses 
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst;104759.378903;99363.771232;105415.451895;102234.725533;105266.242495;99689.698492;average ReadReq miss latency 
system.cpu10.icache.ReadReq_avg_miss_latency::total;104759.378903;99363.771232;105415.451895;102234.725533;105266.242495;99689.698492;average ReadReq miss latency 
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst;104759.378903;99363.771232;105415.451895;102234.725533;105266.242495;99689.698492;average overall miss latency 
system.cpu10.icache.demand_avg_miss_latency::total;104759.378903;99363.771232;105415.451895;102234.725533;105266.242495;99689.698492;average overall miss latency 
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst;104759.378903;99363.771232;105415.451895;102234.725533;105266.242495;99689.698492;average overall miss latency 
system.cpu10.icache.overall_avg_miss_latency::total;104759.378903;99363.771232;105415.451895;102234.725533;105266.242495;99689.698492;average overall miss latency 
system.cpu10.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu10.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst;20818;575899;686;10606;11159;398;number of ReadReq MSHR misses 
system.cpu10.icache.ReadReq_mshr_misses::total;20818;575899;686;10606;11159;398;number of ReadReq MSHR misses 
system.cpu10.icache.demand_mshr_misses::cpu10.inst;20818;575899;686;10606;11159;398;number of demand (read+write) MSHR misses 
system.cpu10.icache.demand_mshr_misses::total;20818;575899;686;10606;11159;398;number of demand (read+write) MSHR misses 
system.cpu10.icache.overall_mshr_misses::cpu10.inst;20818;575899;686;10606;11159;398;number of overall MSHR misses 
system.cpu10.icache.overall_mshr_misses::total;20818;575899;686;10606;11159;398;number of overall MSHR misses 
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst;1645665250;42362351511;54802000;809952501;885446000;29735500;number of ReadReq MSHR miss cycles 
system.cpu10.icache.ReadReq_mshr_miss_latency::total;1645665250;42362351511;54802000;809952501;885446000;29735500;number of ReadReq MSHR miss cycles 
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst;1645665250;42362351511;54802000;809952501;885446000;29735500;number of demand (read+write) MSHR miss cycles 
system.cpu10.icache.demand_mshr_miss_latency::total;1645665250;42362351511;54802000;809952501;885446000;29735500;number of demand (read+write) MSHR miss cycles 
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst;1645665250;42362351511;54802000;809952501;885446000;29735500;number of overall MSHR miss cycles 
system.cpu10.icache.overall_mshr_miss_latency::total;1645665250;42362351511;54802000;809952501;885446000;29735500;number of overall MSHR miss cycles 
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;mshr miss rate for ReadReq accesses 
system.cpu10.icache.ReadReq_mshr_miss_rate::total;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;mshr miss rate for ReadReq accesses 
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;mshr miss rate for demand accesses 
system.cpu10.icache.demand_mshr_miss_rate::total;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;mshr miss rate for demand accesses 
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;mshr miss rate for overall accesses 
system.cpu10.icache.overall_mshr_miss_rate::total;0.001555;0.005498;0.002168;0.002736;0.002103;0.003453;mshr miss rate for overall accesses 
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst;79050.112883;73558.647456;79886.297376;76367.386479;79348.149476;74712.311558;average ReadReq mshr miss latency 
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total;79050.112883;73558.647456;79886.297376;76367.386479;79348.149476;74712.311558;average ReadReq mshr miss latency 
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst;79050.112883;73558.647456;79886.297376;76367.386479;79348.149476;74712.311558;average overall mshr miss latency 
system.cpu10.icache.demand_avg_mshr_miss_latency::total;79050.112883;73558.647456;79886.297376;76367.386479;79348.149476;74712.311558;average overall mshr miss latency 
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst;79050.112883;73558.647456;79886.297376;76367.386479;79348.149476;74712.311558;average overall mshr miss latency 
system.cpu10.icache.overall_avg_mshr_miss_latency::total;79050.112883;73558.647456;79886.297376;76367.386479;79348.149476;74712.311558;average overall mshr miss latency 
system.cpu10.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu10.dcache.tags.replacements;73784;1191898;3364;26697;54236;1227;number of replacements 
system.cpu10.dcache.tags.tagsinuse;477.755290;809.681712;754.533964;796.346866;801.613459;875.222770;Cycle average of tags in use 
system.cpu10.dcache.tags.total_refs;1388103;29145695;46872;2984819;2029195;181720;Total number of references to valid blocks. 
system.cpu10.dcache.tags.sampled_refs;73784;1191898;3364;26697;54236;2080;Sample count of references to valid blocks. 
system.cpu10.dcache.tags.avg_refs;18.813062;24.453179;13.933413;111.803536;37.414171;87.365385;Average number of references to valid blocks. 
system.cpu10.dcache.tags.warmup_cycle;0;0;0;0;17404011358750;0;Cycle when the warmup percentage was hit. 
system.cpu10.dcache.tags.occ_blocks::cpu10.data;477.755290;809.681712;754.533964;796.346866;801.613459;875.222770;Average occupied blocks per requestor 
system.cpu10.dcache.tags.occ_percent::cpu10.data;0.466558;0.790705;0.736850;0.777682;0.782826;0.854710;Average percentage of cache occupancy 
system.cpu10.dcache.tags.occ_percent::total;0.466558;0.790705;0.736850;0.777682;0.782826;0.854710;Average percentage of cache occupancy 
system.cpu10.dcache.tags.occ_task_id_blocks::1024;631;779;731;762;866;853;Occupied blocks per task id 
system.cpu10.dcache.tags.age_task_id_blocks_1024::3;3;3;14;3;8;14;Occupied blocks per task id 
system.cpu10.dcache.tags.age_task_id_blocks_1024::4;628;744;717;727;852;839;Occupied blocks per task id 
system.cpu10.dcache.tags.occ_task_id_percent::1024;0.616211;0.760742;0.713867;0.744141;0.845703;0.833008;Percentage of cache occupancy per task id 
system.cpu10.dcache.tags.tag_accesses;8668695;62645937;183516;2393653;2947403;67650;Number of tag accesses 
system.cpu10.dcache.tags.data_accesses;8668695;62645937;183516;2393653;2947403;67650;Number of data accesses 
system.cpu10.dcache.ReadReq_hits::cpu10.data;2801577;21166951;61202;822427;1003621;22508;number of ReadReq hits 
system.cpu10.dcache.ReadReq_hits::total;2801577;21166951;61202;822427;1003621;22508;number of ReadReq hits 
system.cpu10.dcache.WriteReq_hits::cpu10.data;1230577;7537494;23364;308832;357933;8549;number of WriteReq hits 
system.cpu10.dcache.WriteReq_hits::total;1230577;7537494;23364;308832;357933;8549;number of WriteReq hits 
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data;39983;88105;368;3243;4016;168;number of LoadLockedReq hits 
system.cpu10.dcache.LoadLockedReq_hits::total;39983;88105;368;3243;4016;168;number of LoadLockedReq hits 
system.cpu10.dcache.StoreCondReq_hits::cpu10.data;14423;59068;175;2036;1916;78;number of StoreCondReq hits 
system.cpu10.dcache.StoreCondReq_hits::total;14423;59068;175;2036;1916;78;number of StoreCondReq hits 
system.cpu10.dcache.demand_hits::cpu10.data;4032154;28704445;84566;1131259;1361554;31057;number of demand (read+write) hits 
system.cpu10.dcache.demand_hits::total;4032154;28704445;84566;1131259;1361554;31057;number of demand (read+write) hits 
system.cpu10.dcache.overall_hits::cpu10.data;4032154;28704445;84566;1131259;1361554;31057;number of overall hits 
system.cpu10.dcache.overall_hits::total;4032154;28704445;84566;1131259;1361554;31057;number of overall hits 
system.cpu10.dcache.ReadReq_misses::cpu10.data;151692;1420249;4205;34022;44802;1583;number of ReadReq misses 
system.cpu10.dcache.ReadReq_misses::total;151692;1420249;4205;34022;44802;1583;number of ReadReq misses 
system.cpu10.dcache.WriteReq_misses::cpu10.data;9862;189839;183;5137;24532;63;number of WriteReq misses 
system.cpu10.dcache.WriteReq_misses::total;9862;189839;183;5137;24532;63;number of WriteReq misses 
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data;2036;40712;31;1107;1230;22;number of LoadLockedReq misses 
system.cpu10.dcache.LoadLockedReq_misses::total;2036;40712;31;1107;1230;22;number of LoadLockedReq misses 
system.cpu10.dcache.StoreCondReq_misses::cpu10.data;6513;63158;84;1867;1836;38;number of StoreCondReq misses 
system.cpu10.dcache.StoreCondReq_misses::total;6513;63158;84;1867;1836;38;number of StoreCondReq misses 
system.cpu10.dcache.demand_misses::cpu10.data;161554;1610088;4388;39159;69334;1646;number of demand (read+write) misses 
system.cpu10.dcache.demand_misses::total;161554;1610088;4388;39159;69334;1646;number of demand (read+write) misses 
system.cpu10.dcache.overall_misses::cpu10.data;161554;1610088;4388;39159;69334;1646;number of overall misses 
system.cpu10.dcache.overall_misses::total;161554;1610088;4388;39159;69334;1646;number of overall misses 
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data;11044602577;102332030003;369564403;2842721615;4170371217;129248598;number of ReadReq miss cycles 
system.cpu10.dcache.ReadReq_miss_latency::total;11044602577;102332030003;369564403;2842721615;4170371217;129248598;number of ReadReq miss cycles 
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data;584508494;12301019995;12322120;327932211;2450445416;5360713;number of WriteReq miss cycles 
system.cpu10.dcache.WriteReq_miss_latency::total;584508494;12301019995;12322120;327932211;2450445416;5360713;number of WriteReq miss cycles 
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data;157702041;2595787372;2790995;74549471;84083607;1577748;number of LoadLockedReq miss cycles 
system.cpu10.dcache.LoadLockedReq_miss_latency::total;157702041;2595787372;2790995;74549471;84083607;1577748;number of LoadLockedReq miss cycles 
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data;319810997;3817440765;4464937;112087550;107185542;2016983;number of StoreCondReq miss cycles 
system.cpu10.dcache.StoreCondReq_miss_latency::total;319810997;3817440765;4464937;112087550;107185542;2016983;number of StoreCondReq miss cycles 
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data;63104000;10460000;236000;216000;4860000;216000;number of StoreCondFailReq miss cycles 
system.cpu10.dcache.StoreCondFailReq_miss_latency::total;63104000;10460000;236000;216000;4860000;216000;number of StoreCondFailReq miss cycles 
system.cpu10.dcache.demand_miss_latency::cpu10.data;11629111071;114633049998;381886523;3170653826;6620816633;134609311;number of demand (read+write) miss cycles 
system.cpu10.dcache.demand_miss_latency::total;11629111071;114633049998;381886523;3170653826;6620816633;134609311;number of demand (read+write) miss cycles 
system.cpu10.dcache.overall_miss_latency::cpu10.data;11629111071;114633049998;381886523;3170653826;6620816633;134609311;number of overall miss cycles 
system.cpu10.dcache.overall_miss_latency::total;11629111071;114633049998;381886523;3170653826;6620816633;134609311;number of overall miss cycles 
system.cpu10.dcache.ReadReq_accesses::cpu10.data;2953269;22587200;65407;856449;1048423;24091;number of ReadReq accesses(hits+misses) 
system.cpu10.dcache.ReadReq_accesses::total;2953269;22587200;65407;856449;1048423;24091;number of ReadReq accesses(hits+misses) 
system.cpu10.dcache.WriteReq_accesses::cpu10.data;1240439;7727333;23547;313969;382465;8612;number of WriteReq accesses(hits+misses) 
system.cpu10.dcache.WriteReq_accesses::total;1240439;7727333;23547;313969;382465;8612;number of WriteReq accesses(hits+misses) 
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data;42019;128817;399;4350;5246;190;number of LoadLockedReq accesses(hits+misses) 
system.cpu10.dcache.LoadLockedReq_accesses::total;42019;128817;399;4350;5246;190;number of LoadLockedReq accesses(hits+misses) 
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data;20936;122226;259;3903;3752;116;number of StoreCondReq accesses(hits+misses) 
system.cpu10.dcache.StoreCondReq_accesses::total;20936;122226;259;3903;3752;116;number of StoreCondReq accesses(hits+misses) 
system.cpu10.dcache.demand_accesses::cpu10.data;4193708;30314533;88954;1170418;1430888;32703;number of demand (read+write) accesses 
system.cpu10.dcache.demand_accesses::total;4193708;30314533;88954;1170418;1430888;32703;number of demand (read+write) accesses 
system.cpu10.dcache.overall_accesses::cpu10.data;4193708;30314533;88954;1170418;1430888;32703;number of overall (read+write) accesses 
system.cpu10.dcache.overall_accesses::total;4193708;30314533;88954;1170418;1430888;32703;number of overall (read+write) accesses 
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data;0.051364;0.062878;0.064290;0.039724;0.042733;0.065709;miss rate for ReadReq accesses 
system.cpu10.dcache.ReadReq_miss_rate::total;0.051364;0.062878;0.064290;0.039724;0.042733;0.065709;miss rate for ReadReq accesses 
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data;0.007950;0.024567;0.007772;0.016361;0.064142;0.007315;miss rate for WriteReq accesses 
system.cpu10.dcache.WriteReq_miss_rate::total;0.007950;0.024567;0.007772;0.016361;0.064142;0.007315;miss rate for WriteReq accesses 
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data;0.048454;0.316045;0.077694;0.254483;0.234464;0.115789;miss rate for LoadLockedReq accesses 
system.cpu10.dcache.LoadLockedReq_miss_rate::total;0.048454;0.316045;0.077694;0.254483;0.234464;0.115789;miss rate for LoadLockedReq accesses 
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data;0.311091;0.516731;0.324324;0.478350;0.489339;0.327586;miss rate for StoreCondReq accesses 
system.cpu10.dcache.StoreCondReq_miss_rate::total;0.311091;0.516731;0.324324;0.478350;0.489339;0.327586;miss rate for StoreCondReq accesses 
system.cpu10.dcache.demand_miss_rate::cpu10.data;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;miss rate for demand accesses 
system.cpu10.dcache.demand_miss_rate::total;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;miss rate for demand accesses 
system.cpu10.dcache.overall_miss_rate::cpu10.data;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;miss rate for overall accesses 
system.cpu10.dcache.overall_miss_rate::total;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;miss rate for overall accesses 
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data;72809.393884;72052.175360;87886.897265;83555.394010;93084.487679;81647.882502;average ReadReq miss latency 
system.cpu10.dcache.ReadReq_avg_miss_latency::total;72809.393884;72052.175360;87886.897265;83555.394010;93084.487679;81647.882502;average ReadReq miss latency 
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data;59268.758264;64797.117531;67333.989071;63837.300175;99887.714658;85090.682540;average WriteReq miss latency 
system.cpu10.dcache.WriteReq_avg_miss_latency::total;59268.758264;64797.117531;67333.989071;63837.300175;99887.714658;85090.682540;average WriteReq miss latency 
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data;77456.798134;63759.760562;90032.096774;67343.695574;68360.656098;71715.818182;average LoadLockedReq miss latency 
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total;77456.798134;63759.760562;90032.096774;67343.695574;68360.656098;71715.818182;average LoadLockedReq miss latency 
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data;49103.484876;60442.711375;53154.011905;60036.181039;58379.924837;53078.500000;average StoreCondReq miss latency 
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total;49103.484876;60442.711375;53154.011905;60036.181039;58379.924837;53078.500000;average StoreCondReq miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data;71982.811141;71196.760673;87029.745442;80968.712837;95491.629403;81779.654313;average overall miss latency 
system.cpu10.dcache.demand_avg_miss_latency::total;71982.811141;71196.760673;87029.745442;80968.712837;95491.629403;81779.654313;average overall miss latency 
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data;71982.811141;71196.760673;87029.745442;80968.712837;95491.629403;81779.654313;average overall miss latency 
system.cpu10.dcache.overall_avg_miss_latency::total;71982.811141;71196.760673;87029.745442;80968.712837;95491.629403;81779.654313;average overall miss latency 
system.cpu10.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu10.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu10.dcache.writebacks::writebacks;1645;120603;73;2812;22354;50;number of writebacks 
system.cpu10.dcache.writebacks::total;1645;120603;73;2812;22354;50;number of writebacks 
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data;151692;1420249;4205;34022;44802;1583;number of ReadReq MSHR misses 
system.cpu10.dcache.ReadReq_mshr_misses::total;151692;1420249;4205;34022;44802;1583;number of ReadReq MSHR misses 
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data;9862;189839;183;5137;24532;63;number of WriteReq MSHR misses 
system.cpu10.dcache.WriteReq_mshr_misses::total;9862;189839;183;5137;24532;63;number of WriteReq MSHR misses 
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data;2036;40712;31;1107;1230;22;number of LoadLockedReq MSHR misses 
system.cpu10.dcache.LoadLockedReq_mshr_misses::total;2036;40712;31;1107;1230;22;number of LoadLockedReq MSHR misses 
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data;6513;63134;84;1867;1834;38;number of StoreCondReq MSHR misses 
system.cpu10.dcache.StoreCondReq_mshr_misses::total;6513;63134;84;1867;1834;38;number of StoreCondReq MSHR misses 
system.cpu10.dcache.demand_mshr_misses::cpu10.data;161554;1610088;4388;39159;69334;1646;number of demand (read+write) MSHR misses 
system.cpu10.dcache.demand_mshr_misses::total;161554;1610088;4388;39159;69334;1646;number of demand (read+write) MSHR misses 
system.cpu10.dcache.overall_mshr_misses::cpu10.data;161554;1610088;4388;39159;69334;1646;number of overall MSHR misses 
system.cpu10.dcache.overall_mshr_misses::total;161554;1610088;4388;39159;69334;1646;number of overall MSHR misses 
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data;7084821423;69414327997;264386597;2018685385;3030372783;90019402;number of ReadReq MSHR miss cycles 
system.cpu10.dcache.ReadReq_mshr_miss_latency::total;7084821423;69414327997;264386597;2018685385;3030372783;90019402;number of ReadReq MSHR miss cycles 
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data;273736506;7339065005;6778880;195767789;1815526584;3496287;number of WriteReq MSHR miss cycles 
system.cpu10.dcache.WriteReq_mshr_miss_latency::total;273736506;7339065005;6778880;195767789;1815526584;3496287;number of WriteReq MSHR miss cycles 
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data;106856959;1694351628;2030005;49563529;56283393;1061252;number of LoadLockedReq MSHR miss cycles 
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total;106856959;1694351628;2030005;49563529;56283393;1061252;number of LoadLockedReq MSHR miss cycles 
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data;152326003;2300350235;2019063;66285450;63168458;1065017;number of StoreCondReq MSHR miss cycles 
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total;152326003;2300350235;2019063;66285450;63168458;1065017;number of StoreCondReq MSHR miss cycles 
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data;45790000;7380000;170000;150000;3650000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total;45790000;7380000;170000;150000;3650000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data;7358557929;76753393002;271165477;2214453174;4845899367;93515689;number of demand (read+write) MSHR miss cycles 
system.cpu10.dcache.demand_mshr_miss_latency::total;7358557929;76753393002;271165477;2214453174;4845899367;93515689;number of demand (read+write) MSHR miss cycles 
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data;7358557929;76753393002;271165477;2214453174;4845899367;93515689;number of overall MSHR miss cycles 
system.cpu10.dcache.overall_mshr_miss_latency::total;7358557929;76753393002;271165477;2214453174;4845899367;93515689;number of overall MSHR miss cycles 
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency::cpu10.data;17383000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency::total;17383000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency::cpu10.data;4992644000;7494531000;59696000;446746000;374609000;20411000;number of WriteReq MSHR uncacheable cycles 
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency::total;4992644000;7494531000;59696000;446746000;374609000;20411000;number of WriteReq MSHR uncacheable cycles 
system.cpu10.dcache.overall_mshr_uncacheable_latency::cpu10.data;5010027000;7494531000;59696000;446746000;374609000;20411000;number of overall MSHR uncacheable cycles 
system.cpu10.dcache.overall_mshr_uncacheable_latency::total;5010027000;7494531000;59696000;446746000;374609000;20411000;number of overall MSHR uncacheable cycles 
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data;0.051364;0.062878;0.064290;0.039724;0.042733;0.065709;mshr miss rate for ReadReq accesses 
system.cpu10.dcache.ReadReq_mshr_miss_rate::total;0.051364;0.062878;0.064290;0.039724;0.042733;0.065709;mshr miss rate for ReadReq accesses 
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data;0.007950;0.024567;0.007772;0.016361;0.064142;0.007315;mshr miss rate for WriteReq accesses 
system.cpu10.dcache.WriteReq_mshr_miss_rate::total;0.007950;0.024567;0.007772;0.016361;0.064142;0.007315;mshr miss rate for WriteReq accesses 
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data;0.048454;0.316045;0.077694;0.254483;0.234464;0.115789;mshr miss rate for LoadLockedReq accesses 
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total;0.048454;0.316045;0.077694;0.254483;0.234464;0.115789;mshr miss rate for LoadLockedReq accesses 
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data;0.311091;0.516535;0.324324;0.478350;0.488806;0.327586;mshr miss rate for StoreCondReq accesses 
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total;0.311091;0.516535;0.324324;0.478350;0.488806;0.327586;mshr miss rate for StoreCondReq accesses 
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;mshr miss rate for demand accesses 
system.cpu10.dcache.demand_mshr_miss_rate::total;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;mshr miss rate for demand accesses 
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;mshr miss rate for overall accesses 
system.cpu10.dcache.overall_mshr_miss_rate::total;0.038523;0.053113;0.049329;0.033457;0.048455;0.050332;mshr miss rate for overall accesses 
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data;46705.306958;48874.759283;62874.339358;59334.706513;67639.230012;56866.331017;average ReadReq mshr miss latency 
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total;46705.306958;48874.759283;62874.339358;59334.706513;67639.230012;56866.331017;average ReadReq mshr miss latency 
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data;27756.692963;38659.416690;37043.060109;38109.361300;74006.464373;55496.619048;average WriteReq mshr miss latency 
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total;27756.692963;38659.416690;37043.060109;38109.361300;74006.464373;55496.619048;average WriteReq mshr miss latency 
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data;52483.771611;41617.990470;65484.032258;44772.835592;45758.856098;48238.727273;average LoadLockedReq mshr miss latency 
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total;52483.771611;41617.990470;65484.032258;44772.835592;45758.856098;48238.727273;average LoadLockedReq mshr miss latency 
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data;23387.993705;36435.997006;24036.464286;35503.722550;34442.997819;28026.763158;average StoreCondReq mshr miss latency 
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total;23387.993705;36435.997006;24036.464286;35503.722550;34442.997819;28026.763158;average StoreCondReq mshr miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data;45548.596315;47670.309326;61797.054923;56550.299395;69892.107292;56813.905832;average overall mshr miss latency 
system.cpu10.dcache.demand_avg_mshr_miss_latency::total;45548.596315;47670.309326;61797.054923;56550.299395;69892.107292;56813.905832;average overall mshr miss latency 
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data;45548.596315;47670.309326;61797.054923;56550.299395;69892.107292;56813.905832;average overall mshr miss latency 
system.cpu10.dcache.overall_avg_mshr_miss_latency::total;45548.596315;47670.309326;61797.054923;56550.299395;69892.107292;56813.905832;average overall mshr miss latency 
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu10.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu10.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu11.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu11.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu11.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu11.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu11.dtb.read_hits;3613620;20614429;28456;417408;470504;29682;DTB read hits 
system.cpu11.dtb.read_misses;0;621;0;0;0;0;DTB read misses 
system.cpu11.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu11.dtb.read_accesses;0;205822;0;0;0;0;DTB read accesses 
system.cpu11.dtb.write_hits;1453125;7348014;13584;151878;161969;8857;DTB write hits 
system.cpu11.dtb.write_misses;0;542;0;0;0;0;DTB write misses 
system.cpu11.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu11.dtb.write_accesses;0;71187;0;0;0;0;DTB write accesses 
system.cpu11.dtb.data_hits;5066745;27962443;42040;569286;632473;38539;DTB hits 
system.cpu11.dtb.data_misses;0;1163;0;0;0;0;DTB misses 
system.cpu11.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu11.dtb.data_accesses;0;277009;0;0;0;0;DTB accesses 
system.cpu11.itb.fetch_hits;1273570;4380043;15322;111571;102844;5637;ITB hits 
system.cpu11.itb.fetch_misses;0;31;0;0;0;0;ITB misses 
system.cpu11.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu11.itb.fetch_accesses;1273570;4380074;15322;111571;102844;5637;ITB accesses 
system.cpu11.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu11.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu11.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu11.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu11.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu11.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu11.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu11.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu11.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu11.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu11.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu11.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu11.numCycles;644632534;1014355468;7031255;49902340;44531389;2441399;number of cpu cycles simulated 
system.cpu11.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu11.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu11.committedInsts;16502985;97092200;121696;1942691;2231225;126567;Number of instructions committed 
system.cpu11.committedOps;16502985;97092200;121696;1942691;2231225;126567;Number of ops (including micro ops) committed 
system.cpu11.num_int_alu_accesses;15976496;94925899;116518;1892941;2178852;123686;Number of integer alu accesses 
system.cpu11.num_fp_alu_accesses;1947;745845;134;0;0;134;Number of float alu accesses 
system.cpu11.num_func_calls;633137;3532513;4862;71742;78220;4326;number of times a function call or return occured 
system.cpu11.num_conditional_control_insts;1611956;10528630;11358;199924;254577;17120;number of instructions that are conditional controls 
system.cpu11.num_int_insts;15976496;94925899;116518;1892941;2178852;123686;number of integer instructions 
system.cpu11.num_fp_insts;1947;745845;134;0;0;134;number of float instructions 
system.cpu11.num_int_register_reads;21883800;133097528;156561;2617435;3033708;167661;number of times the integer registers were read 
system.cpu11.num_int_register_writes;12735051;75293106;90766;1515803;1734361;96133;number of times the integer registers were written 
system.cpu11.num_fp_register_reads;989;536530;66;0;0;66;number of times the floating registers were read 
system.cpu11.num_fp_register_writes;998;464995;68;0;0;68;number of times the floating registers were written 
system.cpu11.num_mem_refs;5073083;28042676;42130;569864;632999;38581;number of memory refs 
system.cpu11.num_load_insts;3613769;20653634;28466;417408;470504;29692;Number of load instructions 
system.cpu11.num_store_insts;1459314;7389042;13664;152456;162495;8889;Number of store instructions 
system.cpu11.num_idle_cycles;599238846.563262;749350291.705070;6685359.622529;44642689.070139;38502503.729590;2100156.550182;Number of idle cycles 
system.cpu11.num_busy_cycles;45393687.436738;265005176.294929;345895.377471;5259650.929861;6028885.270410;341242.449818;Number of busy cycles 
system.cpu11.not_idle_fraction;0.070418;0.261255;0.049194;0.105399;0.135385;0.139773;Percentage of non-idle cycles 
system.cpu11.idle_fraction;0.929582;0.738745;0.950806;0.894601;0.864615;0.860227;Percentage of idle cycles 
system.cpu11.Branches;2557530;15420649;18863;302876;367298;23347;Number of branches fetched 
system.cpu11.op_class::No_OpClass;55889;198174;667;5071;5081;260;Class of executed instruction 
system.cpu11.op_class::IntAlu;10833303;67013239;72750;1318800;1545952;85109;Class of executed instruction 
system.cpu11.op_class::IntMult;64367;359920;431;7813;8760;463;Class of executed instruction 
system.cpu11.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatAdd;94;105620;4;0;0;4;Class of executed instruction 
system.cpu11.op_class::FloatCmp;0;10069;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatCvt;0;3667;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatMult;0;26363;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatDiv;8;4726;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::MemRead;3656078;20842775;28980;421257;474394;29910;Class of executed instruction 
system.cpu11.op_class::MemWrite;1459332;7400028;13666;152456;162496;8891;Class of executed instruction 
system.cpu11.op_class::IprAccess;433914;1128782;5198;37294;34542;1930;Class of executed instruction 
system.cpu11.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::total;16502985;97093363;121696;1942691;2231225;126567;Class of executed instruction 
system.cpu11.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu11.kern.inst.quiesce;9024;11573;74;569;522;25;number of quiesce instructions executed 
system.cpu11.kern.inst.hwrei;106726;252264;1274;9051;8378;471;number of hwrei instructions executed 
system.cpu11.kern.ipl_count::0;24205;65111;298;2106;1906;108;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::22;6013;10398;72;511;456;25;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::30;88;3777;2;67;70;1;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::31;64350;132808;756;5339;5020;285;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::total;94656;212094;1128;8023;7452;419;number of times we switched to this ipl 
system.cpu11.kern.ipl_good::0;24205;65111;298;2106;1906;108;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::22;6013;10398;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::30;88;3777;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::31;24118;61345;296;2039;1836;107;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::total;54424;140631;668;4723;4268;241;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_ticks::0;5669769720000;7987792130000;67522300000;480190890000;427628110000;22774330000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::22;21938960000;37167050000;263480000;1838990000;1641120000;91660000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::30;875460000;26359240000;19900000;668730000;703940000;10110000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::31;753740920000;2092236260000;2506870000;16324790000;15340720000;1537890000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::total;6446325060000;10143554680000;70312550000;499023400000;445313890000;24413990000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::31;0.374794;0.461907;0.391534;0.381907;0.365737;0.375439;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::total;0.574966;0.663060;0.592199;0.588683;0.572732;0.575179;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::swpctx;29;7582;2;;;2;number of callpals executed 
system.cpu11.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu11.kern.callpal::swpipl;82455;177886;980;6867;6400;367;number of callpals executed 
system.cpu11.kern.callpal::rdps;12025;21464;144;1028;926;50;number of callpals executed 
system.cpu11.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu11.kern.callpal::rti;6100;20044;74;578;526;26;number of callpals executed 
system.cpu11.kern.callpal::rdunique;1;474;;;;;number of callpals executed 
system.cpu11.kern.callpal::total;100624;236906;1200;8473;7852;445;number of callpals executed 
system.cpu11.kern.mode_switch::kernel;6131;27626;76;578;526;28;number of protection mode switches 
system.cpu11.kern.mode_switch::user;0;5925;0;0;0;0;number of protection mode switches 
system.cpu11.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu11.kern.mode_switch_good::kernel;0;0.214472;0;0;0;0;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::total;0;0.353194;0;0;0;0;fraction of useful protection mode switches 
system.cpu11.kern.mode_ticks::kernel;0;16460447350000;0;0;0;0;number of ticks spent at the given mode 
system.cpu11.kern.mode_ticks::user;0;31328950000;0;0;0;0;number of ticks spent at the given mode 
system.cpu11.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu11.kern.swap_context;30;7582;2;0;0;2;number of times the context was actually changed 
system.cpu11.icache.tags.replacements;23946;547785;395;3435;3461;318;number of replacements 
system.cpu11.icache.tags.tagsinuse;390.203231;504.601618;512;512;512;512;Cycle average of tags in use 
system.cpu11.icache.tags.total_refs;8707405;91444684;269724;651483;852734;15512638;Total number of references to valid blocks. 
system.cpu11.icache.tags.sampled_refs;23946;547785;395;3435;3461;830;Sample count of references to valid blocks. 
system.cpu11.icache.tags.avg_refs;363.626702;166.935356;682.845570;189.660262;246.383704;18689.925301;Average number of references to valid blocks. 
system.cpu11.icache.tags.warmup_cycle;0;16489147893750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu11.icache.tags.occ_blocks::cpu11.inst;390.203231;504.601618;512;512;512;512;Average occupied blocks per requestor 
system.cpu11.icache.tags.occ_percent::cpu11.inst;0.762116;0.985550;1;1;1;1;Average percentage of cache occupancy 
system.cpu11.icache.tags.occ_percent::total;0.762116;0.985550;1;1;1;1;Average percentage of cache occupancy 
system.cpu11.icache.tags.occ_task_id_blocks::1024;439;512;512;512;512;512;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::3;15;;;15;5;5;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::4;422;510;510;495;498;498;Occupied blocks per task id 
system.cpu11.icache.tags.occ_task_id_percent::1024;0.857422;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu11.icache.tags.tag_accesses;33030362;194734584;243787;3888817;4465911;253452;Number of tag accesses 
system.cpu11.icache.tags.data_accesses;33030362;194734584;243787;3888817;4465911;253452;Number of data accesses 
system.cpu11.icache.ReadReq_hits::cpu11.inst;16478593;96545505;121301;1939256;2227764;126249;number of ReadReq hits 
system.cpu11.icache.ReadReq_hits::total;16478593;96545505;121301;1939256;2227764;126249;number of ReadReq hits 
system.cpu11.icache.demand_hits::cpu11.inst;16478593;96545505;121301;1939256;2227764;126249;number of demand (read+write) hits 
system.cpu11.icache.demand_hits::total;16478593;96545505;121301;1939256;2227764;126249;number of demand (read+write) hits 
system.cpu11.icache.overall_hits::cpu11.inst;16478593;96545505;121301;1939256;2227764;126249;number of overall hits 
system.cpu11.icache.overall_hits::total;16478593;96545505;121301;1939256;2227764;126249;number of overall hits 
system.cpu11.icache.ReadReq_misses::cpu11.inst;24392;547858;395;3435;3461;318;number of ReadReq misses 
system.cpu11.icache.ReadReq_misses::total;24392;547858;395;3435;3461;318;number of ReadReq misses 
system.cpu11.icache.demand_misses::cpu11.inst;24392;547858;395;3435;3461;318;number of demand (read+write) misses 
system.cpu11.icache.demand_misses::total;24392;547858;395;3435;3461;318;number of demand (read+write) misses 
system.cpu11.icache.overall_misses::cpu11.inst;24392;547858;395;3435;3461;318;number of overall misses 
system.cpu11.icache.overall_misses::total;24392;547858;395;3435;3461;318;number of overall misses 
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst;2581558000;54398739488;40644500;375138750;395406499;33307000;number of ReadReq miss cycles 
system.cpu11.icache.ReadReq_miss_latency::total;2581558000;54398739488;40644500;375138750;395406499;33307000;number of ReadReq miss cycles 
system.cpu11.icache.demand_miss_latency::cpu11.inst;2581558000;54398739488;40644500;375138750;395406499;33307000;number of demand (read+write) miss cycles 
system.cpu11.icache.demand_miss_latency::total;2581558000;54398739488;40644500;375138750;395406499;33307000;number of demand (read+write) miss cycles 
system.cpu11.icache.overall_miss_latency::cpu11.inst;2581558000;54398739488;40644500;375138750;395406499;33307000;number of overall miss cycles 
system.cpu11.icache.overall_miss_latency::total;2581558000;54398739488;40644500;375138750;395406499;33307000;number of overall miss cycles 
system.cpu11.icache.ReadReq_accesses::cpu11.inst;16502985;97093363;121696;1942691;2231225;126567;number of ReadReq accesses(hits+misses) 
system.cpu11.icache.ReadReq_accesses::total;16502985;97093363;121696;1942691;2231225;126567;number of ReadReq accesses(hits+misses) 
system.cpu11.icache.demand_accesses::cpu11.inst;16502985;97093363;121696;1942691;2231225;126567;number of demand (read+write) accesses 
system.cpu11.icache.demand_accesses::total;16502985;97093363;121696;1942691;2231225;126567;number of demand (read+write) accesses 
system.cpu11.icache.overall_accesses::cpu11.inst;16502985;97093363;121696;1942691;2231225;126567;number of overall (read+write) accesses 
system.cpu11.icache.overall_accesses::total;16502985;97093363;121696;1942691;2231225;126567;number of overall (read+write) accesses 
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;miss rate for ReadReq accesses 
system.cpu11.icache.ReadReq_miss_rate::total;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;miss rate for ReadReq accesses 
system.cpu11.icache.demand_miss_rate::cpu11.inst;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;miss rate for demand accesses 
system.cpu11.icache.demand_miss_rate::total;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;miss rate for demand accesses 
system.cpu11.icache.overall_miss_rate::cpu11.inst;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;miss rate for overall accesses 
system.cpu11.icache.overall_miss_rate::total;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;miss rate for overall accesses 
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst;105836.257789;99293.502126;102897.468354;109210.698690;114246.315805;104738.993711;average ReadReq miss latency 
system.cpu11.icache.ReadReq_avg_miss_latency::total;105836.257789;99293.502126;102897.468354;109210.698690;114246.315805;104738.993711;average ReadReq miss latency 
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst;105836.257789;99293.502126;102897.468354;109210.698690;114246.315805;104738.993711;average overall miss latency 
system.cpu11.icache.demand_avg_miss_latency::total;105836.257789;99293.502126;102897.468354;109210.698690;114246.315805;104738.993711;average overall miss latency 
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst;105836.257789;99293.502126;102897.468354;109210.698690;114246.315805;104738.993711;average overall miss latency 
system.cpu11.icache.overall_avg_miss_latency::total;105836.257789;99293.502126;102897.468354;109210.698690;114246.315805;104738.993711;average overall miss latency 
system.cpu11.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu11.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst;24392;547858;395;3435;3461;318;number of ReadReq MSHR misses 
system.cpu11.icache.ReadReq_mshr_misses::total;24392;547858;395;3435;3461;318;number of ReadReq MSHR misses 
system.cpu11.icache.demand_mshr_misses::cpu11.inst;24392;547858;395;3435;3461;318;number of demand (read+write) MSHR misses 
system.cpu11.icache.demand_mshr_misses::total;24392;547858;395;3435;3461;318;number of demand (read+write) MSHR misses 
system.cpu11.icache.overall_mshr_misses::cpu11.inst;24392;547858;395;3435;3461;318;number of overall MSHR misses 
system.cpu11.icache.overall_mshr_misses::total;24392;547858;395;3435;3461;318;number of overall MSHR misses 
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst;1938978000;40283184512;30581500;286037250;305431501;25094000;number of ReadReq MSHR miss cycles 
system.cpu11.icache.ReadReq_mshr_miss_latency::total;1938978000;40283184512;30581500;286037250;305431501;25094000;number of ReadReq MSHR miss cycles 
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst;1938978000;40283184512;30581500;286037250;305431501;25094000;number of demand (read+write) MSHR miss cycles 
system.cpu11.icache.demand_mshr_miss_latency::total;1938978000;40283184512;30581500;286037250;305431501;25094000;number of demand (read+write) MSHR miss cycles 
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst;1938978000;40283184512;30581500;286037250;305431501;25094000;number of overall MSHR miss cycles 
system.cpu11.icache.overall_mshr_miss_latency::total;1938978000;40283184512;30581500;286037250;305431501;25094000;number of overall MSHR miss cycles 
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;mshr miss rate for ReadReq accesses 
system.cpu11.icache.ReadReq_mshr_miss_rate::total;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;mshr miss rate for ReadReq accesses 
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;mshr miss rate for demand accesses 
system.cpu11.icache.demand_mshr_miss_rate::total;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;mshr miss rate for demand accesses 
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;mshr miss rate for overall accesses 
system.cpu11.icache.overall_mshr_miss_rate::total;0.001478;0.005643;0.003246;0.001768;0.001551;0.002513;mshr miss rate for overall accesses 
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst;79492.374549;73528.513797;77421.518987;83271.397380;88249.494655;78911.949686;average ReadReq mshr miss latency 
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total;79492.374549;73528.513797;77421.518987;83271.397380;88249.494655;78911.949686;average ReadReq mshr miss latency 
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst;79492.374549;73528.513797;77421.518987;83271.397380;88249.494655;78911.949686;average overall mshr miss latency 
system.cpu11.icache.demand_avg_mshr_miss_latency::total;79492.374549;73528.513797;77421.518987;83271.397380;88249.494655;78911.949686;average overall mshr miss latency 
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst;79492.374549;73528.513797;77421.518987;83271.397380;88249.494655;78911.949686;average overall mshr miss latency 
system.cpu11.icache.overall_avg_mshr_miss_latency::total;79492.374549;73528.513797;77421.518987;83271.397380;88249.494655;78911.949686;average overall mshr miss latency 
system.cpu11.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu11.dcache.tags.replacements;122694;1108254;277;18296;21489;1172;number of replacements 
system.cpu11.dcache.tags.tagsinuse;471.740472;778.560377;671.777715;628.228570;564.799368;537.415579;Cycle average of tags in use 
system.cpu11.dcache.tags.total_refs;1964708;26305393;15663;106946;120018;3798706;Total number of references to valid blocks. 
system.cpu11.dcache.tags.sampled_refs;122694;1108254;277;18296;21489;1709;Sample count of references to valid blocks. 
system.cpu11.dcache.tags.avg_refs;16.013073;23.735888;56.545126;5.845321;5.585090;2222.765360;Average number of references to valid blocks. 
system.cpu11.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu11.dcache.tags.occ_blocks::cpu11.data;471.740472;778.560377;671.777715;628.228570;564.799368;537.415579;Average occupied blocks per requestor 
system.cpu11.dcache.tags.occ_percent::cpu11.data;0.460684;0.760313;0.656033;0.613504;0.551562;0.524820;Average percentage of cache occupancy 
system.cpu11.dcache.tags.occ_percent::total;0.460684;0.760313;0.656033;0.613504;0.551562;0.524820;Average percentage of cache occupancy 
system.cpu11.dcache.tags.occ_task_id_blocks::1024;623;680;654;605;529;537;Occupied blocks per task id 
system.cpu11.dcache.tags.age_task_id_blocks_1024::3;15;3;4;12;5;7;Occupied blocks per task id 
system.cpu11.dcache.tags.age_task_id_blocks_1024::4;608;677;650;593;518;524;Occupied blocks per task id 
system.cpu11.dcache.tags.occ_task_id_percent::1024;0.608398;0.664062;0.638672;0.590820;0.516602;0.524414;Percentage of cache occupancy per task id 
system.cpu11.dcache.tags.tag_accesses;10293307;57412137;84652;1159345;1291190;78518;Number of tag accesses 
system.cpu11.dcache.tags.data_accesses;10293307;57412137;84652;1159345;1291190;78518;Number of data accesses 
system.cpu11.dcache.ReadReq_hits::cpu11.data;3363326;19211219;26872;393000;437578;27837;number of ReadReq hits 
system.cpu11.dcache.ReadReq_hits::total;3363326;19211219;26872;393000;437578;27837;number of ReadReq hits 
system.cpu11.dcache.WriteReq_hits::cpu11.data;1395574;7072006;12869;147930;156335;8566;number of WriteReq hits 
system.cpu11.dcache.WriteReq_hits::total;1395574;7072006;12869;147930;156335;8566;number of WriteReq hits 
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data;39806;81754;482;2046;3217;205;number of LoadLockedReq hits 
system.cpu11.dcache.LoadLockedReq_hits::total;39806;81754;482;2046;3217;205;number of LoadLockedReq hits 
system.cpu11.dcache.StoreCondReq_hits::cpu11.data;14407;55071;174;1225;1087;80;number of StoreCondReq hits 
system.cpu11.dcache.StoreCondReq_hits::total;14407;55071;174;1225;1087;80;number of StoreCondReq hits 
system.cpu11.dcache.demand_hits::cpu11.data;4758900;26283225;39741;540930;593913;36403;number of demand (read+write) hits 
system.cpu11.dcache.demand_hits::total;4758900;26283225;39741;540930;593913;36403;number of demand (read+write) hits 
system.cpu11.dcache.overall_hits::cpu11.data;4758900;26283225;39741;540930;593913;36403;number of overall hits 
system.cpu11.dcache.overall_hits::total;4758900;26283225;39741;540930;593913;36403;number of overall hits 
system.cpu11.dcache.ReadReq_misses::cpu11.data;208311;1324175;1092;22192;29391;1637;number of ReadReq misses 
system.cpu11.dcache.ReadReq_misses::total;208311;1324175;1092;22192;29391;1637;number of ReadReq misses 
system.cpu11.dcache.WriteReq_misses::cpu11.data;10222;165922;152;1174;1655;57;number of WriteReq misses 
system.cpu11.dcache.WriteReq_misses::total;10222;165922;152;1174;1655;57;number of WriteReq misses 
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data;2249;35865;20;170;318;13;number of LoadLockedReq misses 
system.cpu11.dcache.LoadLockedReq_misses::total;2249;35865;20;170;318;13;number of LoadLockedReq misses 
system.cpu11.dcache.StoreCondReq_misses::cpu11.data;6499;56642;93;628;788;29;number of StoreCondReq misses 
system.cpu11.dcache.StoreCondReq_misses::total;6499;56642;93;628;788;29;number of StoreCondReq misses 
system.cpu11.dcache.demand_misses::cpu11.data;218533;1490097;1244;23366;31046;1694;number of demand (read+write) misses 
system.cpu11.dcache.demand_misses::total;218533;1490097;1244;23366;31046;1694;number of demand (read+write) misses 
system.cpu11.dcache.overall_misses::cpu11.data;218533;1490097;1244;23366;31046;1694;number of overall misses 
system.cpu11.dcache.overall_misses::total;218533;1490097;1244;23366;31046;1694;number of overall misses 
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data;17190181335;95315612620;82095691;1808977516;2577831863;141473075;number of ReadReq miss cycles 
system.cpu11.dcache.ReadReq_miss_latency::total;17190181335;95315612620;82095691;1808977516;2577831863;141473075;number of ReadReq miss cycles 
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data;610064457;11057769160;9213371;71447568;100954791;3564213;number of WriteReq miss cycles 
system.cpu11.dcache.WriteReq_miss_latency::total;610064457;11057769160;9213371;71447568;100954791;3564213;number of WriteReq miss cycles 
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data;184904077;2289712952;1302978;15083731;25441832;1061747;number of LoadLockedReq miss cycles 
system.cpu11.dcache.LoadLockedReq_miss_latency::total;184904077;2289712952;1302978;15083731;25441832;1061747;number of LoadLockedReq miss cycles 
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data;319866002;3413109806;4516937;33844561;40239562;1520983;number of StoreCondReq miss cycles 
system.cpu11.dcache.StoreCondReq_miss_latency::total;319866002;3413109806;4516937;33844561;40239562;1520983;number of StoreCondReq miss cycles 
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data;60636999;8482000;710000;1800000;6214000;144000;number of StoreCondFailReq miss cycles 
system.cpu11.dcache.StoreCondFailReq_miss_latency::total;60636999;8482000;710000;1800000;6214000;144000;number of StoreCondFailReq miss cycles 
system.cpu11.dcache.demand_miss_latency::cpu11.data;17800245792;106373381780;91309062;1880425084;2678786654;145037288;number of demand (read+write) miss cycles 
system.cpu11.dcache.demand_miss_latency::total;17800245792;106373381780;91309062;1880425084;2678786654;145037288;number of demand (read+write) miss cycles 
system.cpu11.dcache.overall_miss_latency::cpu11.data;17800245792;106373381780;91309062;1880425084;2678786654;145037288;number of overall miss cycles 
system.cpu11.dcache.overall_miss_latency::total;17800245792;106373381780;91309062;1880425084;2678786654;145037288;number of overall miss cycles 
system.cpu11.dcache.ReadReq_accesses::cpu11.data;3571637;20535394;27964;415192;466969;29474;number of ReadReq accesses(hits+misses) 
system.cpu11.dcache.ReadReq_accesses::total;3571637;20535394;27964;415192;466969;29474;number of ReadReq accesses(hits+misses) 
system.cpu11.dcache.WriteReq_accesses::cpu11.data;1405796;7237928;13021;149104;157990;8623;number of WriteReq accesses(hits+misses) 
system.cpu11.dcache.WriteReq_accesses::total;1405796;7237928;13021;149104;157990;8623;number of WriteReq accesses(hits+misses) 
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data;42055;117619;502;2216;3535;218;number of LoadLockedReq accesses(hits+misses) 
system.cpu11.dcache.LoadLockedReq_accesses::total;42055;117619;502;2216;3535;218;number of LoadLockedReq accesses(hits+misses) 
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data;20906;111713;267;1853;1875;109;number of StoreCondReq accesses(hits+misses) 
system.cpu11.dcache.StoreCondReq_accesses::total;20906;111713;267;1853;1875;109;number of StoreCondReq accesses(hits+misses) 
system.cpu11.dcache.demand_accesses::cpu11.data;4977433;27773322;40985;564296;624959;38097;number of demand (read+write) accesses 
system.cpu11.dcache.demand_accesses::total;4977433;27773322;40985;564296;624959;38097;number of demand (read+write) accesses 
system.cpu11.dcache.overall_accesses::cpu11.data;4977433;27773322;40985;564296;624959;38097;number of overall (read+write) accesses 
system.cpu11.dcache.overall_accesses::total;4977433;27773322;40985;564296;624959;38097;number of overall (read+write) accesses 
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data;0.058324;0.064483;0.039050;0.053450;0.062940;0.055540;miss rate for ReadReq accesses 
system.cpu11.dcache.ReadReq_miss_rate::total;0.058324;0.064483;0.039050;0.053450;0.062940;0.055540;miss rate for ReadReq accesses 
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data;0.007271;0.022924;0.011673;0.007874;0.010475;0.006610;miss rate for WriteReq accesses 
system.cpu11.dcache.WriteReq_miss_rate::total;0.007271;0.022924;0.011673;0.007874;0.010475;0.006610;miss rate for WriteReq accesses 
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data;0.053478;0.304925;0.039841;0.076715;0.089958;0.059633;miss rate for LoadLockedReq accesses 
system.cpu11.dcache.LoadLockedReq_miss_rate::total;0.053478;0.304925;0.039841;0.076715;0.089958;0.059633;miss rate for LoadLockedReq accesses 
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data;0.310868;0.507031;0.348315;0.338910;0.420267;0.266055;miss rate for StoreCondReq accesses 
system.cpu11.dcache.StoreCondReq_miss_rate::total;0.310868;0.507031;0.348315;0.338910;0.420267;0.266055;miss rate for StoreCondReq accesses 
system.cpu11.dcache.demand_miss_rate::cpu11.data;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;miss rate for demand accesses 
system.cpu11.dcache.demand_miss_rate::total;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;miss rate for demand accesses 
system.cpu11.dcache.overall_miss_rate::cpu11.data;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;miss rate for overall accesses 
system.cpu11.dcache.overall_miss_rate::total;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;miss rate for overall accesses 
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data;82521.716736;71981.129851;75179.204212;81514.848414;87708.205335;86422.159438;average ReadReq miss latency 
system.cpu11.dcache.ReadReq_avg_miss_latency::total;82521.716736;71981.129851;75179.204212;81514.848414;87708.205335;86422.159438;average ReadReq miss latency 
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data;59681.516044;66644.382059;60614.282895;60858.235094;60999.873716;62530.052632;average WriteReq miss latency 
system.cpu11.dcache.WriteReq_avg_miss_latency::total;59681.516044;66644.382059;60614.282895;60858.235094;60999.873716;62530.052632;average WriteReq miss latency 
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data;82216.130280;63842.547107;65148.900000;88727.829412;80005.761006;81672.846154;average LoadLockedReq miss latency 
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total;82216.130280;63842.547107;65148.900000;88727.829412;80005.761006;81672.846154;average LoadLockedReq miss latency 
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data;49217.726112;60257.579287;48569.215054;53892.613057;51065.434010;52447.689655;average StoreCondReq miss latency 
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total;49217.726112;60257.579287;48569.215054;53892.613057;51065.434010;52447.689655;average StoreCondReq miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data;81453.353919;71386.884062;73399.567524;80476.978687;86284.437738;85618.233766;average overall miss latency 
system.cpu11.dcache.demand_avg_miss_latency::total;81453.353919;71386.884062;73399.567524;80476.978687;86284.437738;85618.233766;average overall miss latency 
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data;81453.353919;71386.884062;73399.567524;80476.978687;86284.437738;85618.233766;average overall miss latency 
system.cpu11.dcache.overall_avg_miss_latency::total;81453.353919;71386.884062;73399.567524;80476.978687;86284.437738;85618.233766;average overall miss latency 
system.cpu11.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu11.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu11.dcache.writebacks::writebacks;2488;104813;26;360;604;31;number of writebacks 
system.cpu11.dcache.writebacks::total;2488;104813;26;360;604;31;number of writebacks 
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data;208311;1324175;1092;22192;29391;1637;number of ReadReq MSHR misses 
system.cpu11.dcache.ReadReq_mshr_misses::total;208311;1324175;1092;22192;29391;1637;number of ReadReq MSHR misses 
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data;10222;165922;152;1174;1655;57;number of WriteReq MSHR misses 
system.cpu11.dcache.WriteReq_mshr_misses::total;10222;165922;152;1174;1655;57;number of WriteReq MSHR misses 
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data;2249;35865;20;170;318;13;number of LoadLockedReq MSHR misses 
system.cpu11.dcache.LoadLockedReq_mshr_misses::total;2249;35865;20;170;318;13;number of LoadLockedReq MSHR misses 
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data;6499;56618;92;628;788;29;number of StoreCondReq MSHR misses 
system.cpu11.dcache.StoreCondReq_mshr_misses::total;6499;56618;92;628;788;29;number of StoreCondReq MSHR misses 
system.cpu11.dcache.demand_mshr_misses::cpu11.data;218533;1490097;1244;23366;31046;1694;number of demand (read+write) MSHR misses 
system.cpu11.dcache.demand_mshr_misses::total;218533;1490097;1244;23366;31046;1694;number of demand (read+write) MSHR misses 
system.cpu11.dcache.overall_mshr_misses::cpu11.data;218533;1490097;1244;23366;31046;1694;number of overall MSHR misses 
system.cpu11.dcache.overall_mshr_misses::total;218533;1490097;1244;23366;31046;1694;number of overall MSHR misses 
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data;11779262665;64636817380;51750309;1275745484;1835911137;99865925;number of ReadReq MSHR miss cycles 
system.cpu11.dcache.ReadReq_mshr_miss_latency::total;11779262665;64636817380;51750309;1275745484;1835911137;99865925;number of ReadReq MSHR miss cycles 
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data;289527543;6663903840;4423629;35378432;54021209;1885787;number of WriteReq MSHR miss cycles 
system.cpu11.dcache.WriteReq_mshr_miss_latency::total;289527543;6663903840;4423629;35378432;54021209;1885787;number of WriteReq MSHR miss cycles 
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data;127433923;1494746048;830022;10957269;17647168;720253;number of LoadLockedReq MSHR miss cycles 
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total;127433923;1494746048;830022;10957269;17647168;720253;number of LoadLockedReq MSHR miss cycles 
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data;152244998;2039137194;2046063;15839439;19955438;752017;number of StoreCondReq MSHR miss cycles 
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total;152244998;2039137194;2046063;15839439;19955438;752017;number of StoreCondReq MSHR miss cycles 
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data;43620001;5930000;490000;1360000;4520000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total;43620001;5930000;490000;1360000;4520000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data;12068790208;71300721220;56173938;1311123916;1889932346;101751712;number of demand (read+write) MSHR miss cycles 
system.cpu11.dcache.demand_mshr_miss_latency::total;12068790208;71300721220;56173938;1311123916;1889932346;101751712;number of demand (read+write) MSHR miss cycles 
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data;12068790208;71300721220;56173938;1311123916;1889932346;101751712;number of overall MSHR miss cycles 
system.cpu11.dcache.overall_mshr_miss_latency::total;12068790208;71300721220;56173938;1311123916;1889932346;101751712;number of overall MSHR miss cycles 
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency::cpu11.data;17576000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency::total;17576000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency::cpu11.data;4977909000;7072570000;59364000;398027000;363387000;20326000;number of WriteReq MSHR uncacheable cycles 
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency::total;4977909000;7072570000;59364000;398027000;363387000;20326000;number of WriteReq MSHR uncacheable cycles 
system.cpu11.dcache.overall_mshr_uncacheable_latency::cpu11.data;4995485000;7072570000;59364000;398027000;363387000;20326000;number of overall MSHR uncacheable cycles 
system.cpu11.dcache.overall_mshr_uncacheable_latency::total;4995485000;7072570000;59364000;398027000;363387000;20326000;number of overall MSHR uncacheable cycles 
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data;0.058324;0.064483;0.039050;0.053450;0.062940;0.055540;mshr miss rate for ReadReq accesses 
system.cpu11.dcache.ReadReq_mshr_miss_rate::total;0.058324;0.064483;0.039050;0.053450;0.062940;0.055540;mshr miss rate for ReadReq accesses 
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data;0.007271;0.022924;0.011673;0.007874;0.010475;0.006610;mshr miss rate for WriteReq accesses 
system.cpu11.dcache.WriteReq_mshr_miss_rate::total;0.007271;0.022924;0.011673;0.007874;0.010475;0.006610;mshr miss rate for WriteReq accesses 
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data;0.053478;0.304925;0.039841;0.076715;0.089958;0.059633;mshr miss rate for LoadLockedReq accesses 
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total;0.053478;0.304925;0.039841;0.076715;0.089958;0.059633;mshr miss rate for LoadLockedReq accesses 
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data;0.310868;0.506817;0.344569;0.338910;0.420267;0.266055;mshr miss rate for StoreCondReq accesses 
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total;0.310868;0.506817;0.344569;0.338910;0.420267;0.266055;mshr miss rate for StoreCondReq accesses 
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;mshr miss rate for demand accesses 
system.cpu11.dcache.demand_mshr_miss_rate::total;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;mshr miss rate for demand accesses 
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;mshr miss rate for overall accesses 
system.cpu11.dcache.overall_mshr_miss_rate::total;0.043905;0.053652;0.030353;0.041407;0.049677;0.044465;mshr miss rate for overall accesses 
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data;56546.522579;48812.896619;47390.392857;57486.728731;62465.079004;61005.452046;average ReadReq mshr miss latency 
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total;56546.522579;48812.896619;47390.392857;57486.728731;62465.079004;61005.452046;average ReadReq mshr miss latency 
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data;28323.962336;40162.870746;29102.822368;30134.950596;32641.213897;33083.982456;average WriteReq mshr miss latency 
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total;28323.962336;40162.870746;29102.822368;30134.950596;32641.213897;33083.982456;average WriteReq mshr miss latency 
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data;56662.482437;41677.012352;41501.100000;64454.523529;55494.238994;55404.076923;average LoadLockedReq mshr miss latency 
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56662.482437;41677.012352;41501.100000;64454.523529;55494.238994;55404.076923;average LoadLockedReq mshr miss latency 
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data;23425.911371;36015.705147;22239.815217;25222.036624;25324.159898;25931.620690;average StoreCondReq mshr miss latency 
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total;23425.911371;36015.705147;22239.815217;25222.036624;25324.159898;25931.620690;average StoreCondReq mshr miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data;55226.396965;47849.717985;45155.898714;56112.467517;60875.228564;60065.945691;average overall mshr miss latency 
system.cpu11.dcache.demand_avg_mshr_miss_latency::total;55226.396965;47849.717985;45155.898714;56112.467517;60875.228564;60065.945691;average overall mshr miss latency 
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data;55226.396965;47849.717985;45155.898714;56112.467517;60875.228564;60065.945691;average overall mshr miss latency 
system.cpu11.dcache.overall_avg_mshr_miss_latency::total;55226.396965;47849.717985;45155.898714;56112.467517;60875.228564;60065.945691;average overall mshr miss latency 
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu11.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu11.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu12.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu12.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu12.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu12.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu12.dtb.read_hits;3607701;9256899;65923;460333;471949;31758;DTB read hits 
system.cpu12.dtb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu12.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu12.dtb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu12.dtb.write_hits;1451356;3300306;23862;165782;162128;8837;DTB write hits 
system.cpu12.dtb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu12.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu12.dtb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu12.dtb.data_hits;5059057;12557205;89785;626115;634077;40595;DTB hits 
system.cpu12.dtb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu12.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu12.dtb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu12.itb.fetch_hits;1272707;2181306;15556;112012;102844;5637;ITB hits 
system.cpu12.itb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu12.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu12.itb.fetch_accesses;1272707;2181306;15556;112012;102844;5637;ITB accesses 
system.cpu12.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu12.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu12.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu12.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu12.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu12.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu12.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu12.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu12.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu12.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu12.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu12.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu12.numCycles;644632529;1014355472;7031254;49902341;44531389;2441401;number of cpu cycles simulated 
system.cpu12.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu12.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu12.committedInsts;16481081;44083886;313975;2187235;2234756;130645;Number of instructions committed 
system.cpu12.committedOps;16481081;44083886;313975;2187235;2234756;130645;Number of ops (including micro ops) committed 
system.cpu12.num_int_alu_accesses;15954191;43027220;306191;2133919;2182226;127780;Number of integer alu accesses 
system.cpu12.num_fp_alu_accesses;1880;2010;134;0;0;134;Number of float alu accesses 
system.cpu12.num_func_calls;632389;1631218;11710;80834;78218;4326;number of times a function call or return occured 
system.cpu12.num_conditional_control_insts;1608329;4450233;31148;220101;256181;19188;number of instructions that are conditional controls 
system.cpu12.num_int_insts;15954191;43027220;306191;2133919;2182226;127780;number of integer instructions 
system.cpu12.num_fp_insts;1880;2010;134;0;0;134;number of float instructions 
system.cpu12.num_int_register_reads;21853456;59875495;425447;2965863;3037255;171719;number of times the integer registers were read 
system.cpu12.num_int_register_writes;12718273;34667278;246944;1718223;1736132;98164;number of times the integer registers were written 
system.cpu12.num_fp_register_reads;956;990;66;0;0;66;number of times the floating registers were read 
system.cpu12.num_fp_register_writes;964;1020;68;0;0;68;number of times the floating registers were written 
system.cpu12.num_mem_refs;5065382;12567919;89875;626693;634603;40637;number of memory refs 
system.cpu12.num_load_insts;3607845;9257049;65933;460333;471949;31768;Number of load instructions 
system.cpu12.num_store_insts;1457537;3310870;23942;166360;162654;8869;Number of store instructions 
system.cpu12.num_idle_cycles;599294655.061209;896073592.887619;6177396.547429;43995787.464168;38490876.296410;2088694.722839;Number of idle cycles 
system.cpu12.num_busy_cycles;45337873.938791;118281879.112381;853857.452571;5906553.535832;6040512.703590;352706.277161;Number of busy cycles 
system.cpu12.not_idle_fraction;0.070331;0.116608;0.121437;0.118362;0.135646;0.144469;Percentage of non-idle cycles 
system.cpu12.idle_fraction;0.929669;0.883392;0.878563;0.881638;0.864354;0.855531;Percentage of idle cycles 
system.cpu12.Branches;2553669;6773320;48021;335543;369060;25399;Number of branches fetched 
system.cpu12.op_class::No_OpClass;55852;103752;712;5158;5081;260;Class of executed instruction 
system.cpu12.op_class::IntAlu;10819523;30420534;216262;1505056;1547880;87132;Class of executed instruction 
system.cpu12.op_class::IntMult;64281;181960;1289;8963;8761;462;Class of executed instruction 
system.cpu12.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatAdd;92;60;4;0;0;4;Class of executed instruction 
system.cpu12.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::MemRead;3650129;9324510;66462;464212;475838;31986;Class of executed instruction 
system.cpu12.op_class::MemWrite;1457553;3310900;23944;166360;162654;8871;Class of executed instruction 
system.cpu12.op_class::IprAccess;433643;742170;5302;37486;34542;1930;Class of executed instruction 
system.cpu12.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::total;16481081;44083886;313975;2187235;2234756;130645;Class of executed instruction 
system.cpu12.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu12.kern.inst.quiesce;9040;10460;74;569;521;25;number of quiesce instructions executed 
system.cpu12.kern.inst.hwrei;106663;183034;1300;9102;8378;471;number of hwrei instructions executed 
system.cpu12.kern.ipl_count::0;24192;42011;298;2109;1906;108;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::22;6008;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::30;87;87;2;67;70;1;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::31;64315;109416;782;5384;5020;285;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::total;94602;161901;1154;8071;7452;419;number of times we switched to this ipl 
system.cpu12.kern.ipl_good::0;24192;42011;298;2109;1906;108;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::22;6008;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::30;87;87;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::31;24105;41924;296;2042;1836;107;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::total;54392;94409;668;4729;4268;241;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_ticks::0;5666089710000;9770101480000;67486480000;480597360000;427678120000;22627160000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::22;21871830000;36293460000;262910000;1833170000;1635810000;91900000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::30;867430000;868210000;20180000;667660000;700670000;10270000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::31;757496040000;336291570000;2542970000;15925220000;15299290000;1684680000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::total;6446325010000;10143554720000;70312540000;499023410000;445313890000;24414010000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::31;0.374796;0.383162;0.378517;0.379272;0.365737;0.375439;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::total;0.574956;0.583128;0.578856;0.585925;0.572732;0.575179;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::swpctx;28;30;2;;;2;number of callpals executed 
system.cpu12.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu12.kern.callpal::swpipl;82411;140953;1006;6915;6400;367;number of callpals executed 
system.cpu12.kern.callpal::rdps;12017;21103;144;1031;926;50;number of callpals executed 
system.cpu12.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu12.kern.callpal::rti;6095;10474;74;578;526;26;number of callpals executed 
system.cpu12.kern.callpal::rdunique;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::total;100566;172560;1226;8524;7852;445;number of callpals executed 
system.cpu12.kern.mode_switch::kernel;6125;10504;76;578;526;28;number of protection mode switches 
system.cpu12.kern.mode_switch::user;0;0;0;0;0;0;number of protection mode switches 
system.cpu12.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu12.kern.mode_switch_good::kernel;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::user;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::total;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu12.kern.mode_ticks::kernel;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu12.kern.mode_ticks::user;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu12.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu12.kern.swap_context;29;30;2;0;0;2;number of times the context was actually changed 
system.cpu12.icache.tags.replacements;23933;80217;612;3818;3450;316;number of replacements 
system.cpu12.icache.tags.tagsinuse;392.154968;449.373916;451;451.682142;452;452;Cycle average of tags in use 
system.cpu12.icache.tags.total_refs;8844468;30978358;447878;991835;891783;23164403;Total number of references to valid blocks. 
system.cpu12.icache.tags.sampled_refs;23933;80217;612;3818;3450;768;Sample count of references to valid blocks. 
system.cpu12.icache.tags.avg_refs;369.551164;386.181956;731.826797;259.778680;258.487826;30161.983073;Average number of references to valid blocks. 
system.cpu12.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu12.icache.tags.occ_blocks::cpu12.inst;392.154968;449.373916;451;451.682142;452;452;Average occupied blocks per requestor 
system.cpu12.icache.tags.occ_percent::cpu12.inst;0.765928;0.877683;0.880859;0.882192;0.882812;0.882812;Average percentage of cache occupancy 
system.cpu12.icache.tags.occ_percent::total;0.765928;0.877683;0.880859;0.882192;0.882812;0.882812;Average percentage of cache occupancy 
system.cpu12.icache.tags.occ_task_id_blocks::1024;440;451;451;452;452;452;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::3;15;15;12;15;5;5;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::4;423;434;437;435;438;438;Occupied blocks per task id 
system.cpu12.icache.tags.occ_task_id_percent::1024;0.859375;0.880859;0.880859;0.882812;0.882812;0.882812;Percentage of cache occupancy per task id 
system.cpu12.icache.tags.tag_accesses;32986542;88248000;628562;4378289;4472962;261606;Number of tag accesses 
system.cpu12.icache.tags.data_accesses;32986542;88248000;628562;4378289;4472962;261606;Number of data accesses 
system.cpu12.icache.ReadReq_hits::cpu12.inst;16456701;44003658;313363;2183416;2231306;130329;number of ReadReq hits 
system.cpu12.icache.ReadReq_hits::total;16456701;44003658;313363;2183416;2231306;130329;number of ReadReq hits 
system.cpu12.icache.demand_hits::cpu12.inst;16456701;44003658;313363;2183416;2231306;130329;number of demand (read+write) hits 
system.cpu12.icache.demand_hits::total;16456701;44003658;313363;2183416;2231306;130329;number of demand (read+write) hits 
system.cpu12.icache.overall_hits::cpu12.inst;16456701;44003658;313363;2183416;2231306;130329;number of overall hits 
system.cpu12.icache.overall_hits::total;16456701;44003658;313363;2183416;2231306;130329;number of overall hits 
system.cpu12.icache.ReadReq_misses::cpu12.inst;24380;80228;612;3819;3450;316;number of ReadReq misses 
system.cpu12.icache.ReadReq_misses::total;24380;80228;612;3819;3450;316;number of ReadReq misses 
system.cpu12.icache.demand_misses::cpu12.inst;24380;80228;612;3819;3450;316;number of demand (read+write) misses 
system.cpu12.icache.demand_misses::total;24380;80228;612;3819;3450;316;number of demand (read+write) misses 
system.cpu12.icache.overall_misses::cpu12.inst;24380;80228;612;3819;3450;316;number of overall misses 
system.cpu12.icache.overall_misses::total;24380;80228;612;3819;3450;316;number of overall misses 
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst;2569726500;8575004997;64180250;416647000;385604249;32568250;number of ReadReq miss cycles 
system.cpu12.icache.ReadReq_miss_latency::total;2569726500;8575004997;64180250;416647000;385604249;32568250;number of ReadReq miss cycles 
system.cpu12.icache.demand_miss_latency::cpu12.inst;2569726500;8575004997;64180250;416647000;385604249;32568250;number of demand (read+write) miss cycles 
system.cpu12.icache.demand_miss_latency::total;2569726500;8575004997;64180250;416647000;385604249;32568250;number of demand (read+write) miss cycles 
system.cpu12.icache.overall_miss_latency::cpu12.inst;2569726500;8575004997;64180250;416647000;385604249;32568250;number of overall miss cycles 
system.cpu12.icache.overall_miss_latency::total;2569726500;8575004997;64180250;416647000;385604249;32568250;number of overall miss cycles 
system.cpu12.icache.ReadReq_accesses::cpu12.inst;16481081;44083886;313975;2187235;2234756;130645;number of ReadReq accesses(hits+misses) 
system.cpu12.icache.ReadReq_accesses::total;16481081;44083886;313975;2187235;2234756;130645;number of ReadReq accesses(hits+misses) 
system.cpu12.icache.demand_accesses::cpu12.inst;16481081;44083886;313975;2187235;2234756;130645;number of demand (read+write) accesses 
system.cpu12.icache.demand_accesses::total;16481081;44083886;313975;2187235;2234756;130645;number of demand (read+write) accesses 
system.cpu12.icache.overall_accesses::cpu12.inst;16481081;44083886;313975;2187235;2234756;130645;number of overall (read+write) accesses 
system.cpu12.icache.overall_accesses::total;16481081;44083886;313975;2187235;2234756;130645;number of overall (read+write) accesses 
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;miss rate for ReadReq accesses 
system.cpu12.icache.ReadReq_miss_rate::total;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;miss rate for ReadReq accesses 
system.cpu12.icache.demand_miss_rate::cpu12.inst;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;miss rate for demand accesses 
system.cpu12.icache.demand_miss_rate::total;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;miss rate for demand accesses 
system.cpu12.icache.overall_miss_rate::cpu12.inst;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;miss rate for overall accesses 
system.cpu12.icache.overall_miss_rate::total;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;miss rate for overall accesses 
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst;105403.055783;106882.946066;104869.689542;109098.455093;111769.347536;103064.082278;average ReadReq miss latency 
system.cpu12.icache.ReadReq_avg_miss_latency::total;105403.055783;106882.946066;104869.689542;109098.455093;111769.347536;103064.082278;average ReadReq miss latency 
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst;105403.055783;106882.946066;104869.689542;109098.455093;111769.347536;103064.082278;average overall miss latency 
system.cpu12.icache.demand_avg_miss_latency::total;105403.055783;106882.946066;104869.689542;109098.455093;111769.347536;103064.082278;average overall miss latency 
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst;105403.055783;106882.946066;104869.689542;109098.455093;111769.347536;103064.082278;average overall miss latency 
system.cpu12.icache.overall_avg_miss_latency::total;105403.055783;106882.946066;104869.689542;109098.455093;111769.347536;103064.082278;average overall miss latency 
system.cpu12.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu12.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst;24380;80228;612;3819;3450;316;number of ReadReq MSHR misses 
system.cpu12.icache.ReadReq_mshr_misses::total;24380;80228;612;3819;3450;316;number of ReadReq MSHR misses 
system.cpu12.icache.demand_mshr_misses::cpu12.inst;24380;80228;612;3819;3450;316;number of demand (read+write) MSHR misses 
system.cpu12.icache.demand_mshr_misses::total;24380;80228;612;3819;3450;316;number of demand (read+write) MSHR misses 
system.cpu12.icache.overall_mshr_misses::cpu12.inst;24380;80228;612;3819;3450;316;number of overall MSHR misses 
system.cpu12.icache.overall_mshr_misses::total;24380;80228;612;3819;3450;316;number of overall MSHR misses 
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst;1940123500;6508771003;48464750;318461000;296775751;24418750;number of ReadReq MSHR miss cycles 
system.cpu12.icache.ReadReq_mshr_miss_latency::total;1940123500;6508771003;48464750;318461000;296775751;24418750;number of ReadReq MSHR miss cycles 
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst;1940123500;6508771003;48464750;318461000;296775751;24418750;number of demand (read+write) MSHR miss cycles 
system.cpu12.icache.demand_mshr_miss_latency::total;1940123500;6508771003;48464750;318461000;296775751;24418750;number of demand (read+write) MSHR miss cycles 
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst;1940123500;6508771003;48464750;318461000;296775751;24418750;number of overall MSHR miss cycles 
system.cpu12.icache.overall_mshr_miss_latency::total;1940123500;6508771003;48464750;318461000;296775751;24418750;number of overall MSHR miss cycles 
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;mshr miss rate for ReadReq accesses 
system.cpu12.icache.ReadReq_mshr_miss_rate::total;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;mshr miss rate for ReadReq accesses 
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;mshr miss rate for demand accesses 
system.cpu12.icache.demand_mshr_miss_rate::total;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;mshr miss rate for demand accesses 
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;mshr miss rate for overall accesses 
system.cpu12.icache.overall_mshr_miss_rate::total;0.001479;0.001820;0.001949;0.001746;0.001544;0.002419;mshr miss rate for overall accesses 
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst;79578.486464;81128.421536;79190.767974;83388.583399;86021.956812;77274.525316;average ReadReq mshr miss latency 
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total;79578.486464;81128.421536;79190.767974;83388.583399;86021.956812;77274.525316;average ReadReq mshr miss latency 
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst;79578.486464;81128.421536;79190.767974;83388.583399;86021.956812;77274.525316;average overall mshr miss latency 
system.cpu12.icache.demand_avg_mshr_miss_latency::total;79578.486464;81128.421536;79190.767974;83388.583399;86021.956812;77274.525316;average overall mshr miss latency 
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst;79578.486464;81128.421536;79190.767974;83388.583399;86021.956812;77274.525316;average overall mshr miss latency 
system.cpu12.icache.overall_avg_mshr_miss_latency::total;79578.486464;81128.421536;79190.767974;83388.583399;86021.956812;77274.525316;average overall mshr miss latency 
system.cpu12.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu12.dcache.tags.replacements;122617;440374;3333;22192;21173;1183;number of replacements 
system.cpu12.dcache.tags.tagsinuse;482.245456;620.624898;624.604147;612.991554;573.857737;566.072217;Cycle average of tags in use 
system.cpu12.dcache.tags.total_refs;1517791;5050814;15579;84849;105635;11053602;Total number of references to valid blocks. 
system.cpu12.dcache.tags.sampled_refs;122617;440374;3333;22192;21173;1749;Sample count of references to valid blocks. 
system.cpu12.dcache.tags.avg_refs;12.378308;11.469374;4.674167;3.823405;4.989137;6319.955403;Average number of references to valid blocks. 
system.cpu12.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu12.dcache.tags.occ_blocks::cpu12.data;482.245456;620.624898;624.604147;612.991554;573.857737;566.072217;Average occupied blocks per requestor 
system.cpu12.dcache.tags.occ_percent::cpu12.data;0.470943;0.606079;0.609965;0.598625;0.560408;0.552805;Average percentage of cache occupancy 
system.cpu12.dcache.tags.occ_percent::total;0.470943;0.606079;0.609965;0.598625;0.560408;0.552805;Average percentage of cache occupancy 
system.cpu12.dcache.tags.occ_task_id_blocks::1024;632;620;620;601;554;566;Occupied blocks per task id 
system.cpu12.dcache.tags.age_task_id_blocks_1024::3;12;13;10;11;3;5;Occupied blocks per task id 
system.cpu12.dcache.tags.age_task_id_blocks_1024::4;620;607;610;590;545;555;Occupied blocks per task id 
system.cpu12.dcache.tags.occ_task_id_percent::1024;0.617188;0.605469;0.605469;0.586914;0.541016;0.552734;Percentage of cache occupancy per task id 
system.cpu12.dcache.tags.tag_accesses;10277667;25621574;183473;1277508;1294578;82612;Number of tag accesses 
system.cpu12.dcache.tags.data_accesses;10277667;25621574;183473;1277508;1294578;82612;Number of data accesses 
system.cpu12.dcache.ReadReq_hits::cpu12.data;3357318;8696760;61109;431429;438375;29976;number of ReadReq hits 
system.cpu12.dcache.ReadReq_hits::total;3357318;8696760;61109;431429;438375;29976;number of ReadReq hits 
system.cpu12.dcache.WriteReq_hits::cpu12.data;1393975;3224085;23163;161763;156358;8562;number of WriteReq hits 
system.cpu12.dcache.WriteReq_hits::total;1393975;3224085;23163;161763;156358;8562;number of WriteReq hits 
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data;40634;34007;444;2048;3375;192;number of LoadLockedReq hits 
system.cpu12.dcache.LoadLockedReq_hits::total;40634;34007;444;2048;3375;192;number of LoadLockedReq hits 
system.cpu12.dcache.StoreCondReq_hits::cpu12.data;14391;21228;179;1221;1102;80;number of StoreCondReq hits 
system.cpu12.dcache.StoreCondReq_hits::total;14391;21228;179;1221;1102;80;number of StoreCondReq hits 
system.cpu12.dcache.demand_hits::cpu12.data;4751293;11920845;84272;593192;594733;38538;number of demand (read+write) hits 
system.cpu12.dcache.demand_hits::total;4751293;11920845;84272;593192;594733;38538;number of demand (read+write) hits 
system.cpu12.dcache.overall_hits::cpu12.data;4751293;11920845;84272;593192;594733;38538;number of overall hits 
system.cpu12.dcache.overall_hits::total;4751293;11920845;84272;593192;594733;38538;number of overall hits 
system.cpu12.dcache.ReadReq_misses::cpu12.data;207577;524430;4352;26671;29879;1589;number of ReadReq misses 
system.cpu12.dcache.ReadReq_misses::total;207577;524430;4352;26671;29879;1589;number of ReadReq misses 
system.cpu12.dcache.WriteReq_misses::cpu12.data;10274;30310;165;1227;1632;56;number of WriteReq misses 
system.cpu12.dcache.WriteReq_misses::total;10274;30310;165;1227;1632;56;number of WriteReq misses 
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data;2237;1852;28;185;320;11;number of LoadLockedReq misses 
system.cpu12.dcache.LoadLockedReq_misses::total;2237;1852;28;185;320;11;number of LoadLockedReq misses 
system.cpu12.dcache.StoreCondReq_misses::cpu12.data;6511;11546;83;634;773;29;number of StoreCondReq misses 
system.cpu12.dcache.StoreCondReq_misses::total;6511;11546;83;634;773;29;number of StoreCondReq misses 
system.cpu12.dcache.demand_misses::cpu12.data;217851;554740;4517;27898;31511;1645;number of demand (read+write) misses 
system.cpu12.dcache.demand_misses::total;217851;554740;4517;27898;31511;1645;number of demand (read+write) misses 
system.cpu12.dcache.overall_misses::cpu12.data;217851;554740;4517;27898;31511;1645;number of overall misses 
system.cpu12.dcache.overall_misses::total;217851;554740;4517;27898;31511;1645;number of overall misses 
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data;17261780819;40088168436;362302437;2273277763;2613607307;135435461;number of ReadReq miss cycles 
system.cpu12.dcache.ReadReq_miss_latency::total;17261780819;40088168436;362302437;2273277763;2613607307;135435461;number of ReadReq miss cycles 
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data;629626220;1796609862;10126376;74162068;102051569;3480716;number of WriteReq miss cycles 
system.cpu12.dcache.WriteReq_miss_latency::total;629626220;1796609862;10126376;74162068;102051569;3480716;number of WriteReq miss cycles 
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data;178951101;217986431;2605248;16913987;26937734;834250;number of LoadLockedReq miss cycles 
system.cpu12.dcache.LoadLockedReq_miss_latency::total;178951101;217986431;2605248;16913987;26937734;834250;number of LoadLockedReq miss cycles 
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data;320192989;601242346;4162939;34349554;39496575;1520983;number of StoreCondReq miss cycles 
system.cpu12.dcache.StoreCondReq_miss_latency::total;320192989;601242346;4162939;34349554;39496575;1520983;number of StoreCondReq miss cycles 
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data;63910000;23546000;504000;1374000;5914000;144000;number of StoreCondFailReq miss cycles 
system.cpu12.dcache.StoreCondFailReq_miss_latency::total;63910000;23546000;504000;1374000;5914000;144000;number of StoreCondFailReq miss cycles 
system.cpu12.dcache.demand_miss_latency::cpu12.data;17891407039;41884778298;372428813;2347439831;2715658876;138916177;number of demand (read+write) miss cycles 
system.cpu12.dcache.demand_miss_latency::total;17891407039;41884778298;372428813;2347439831;2715658876;138916177;number of demand (read+write) miss cycles 
system.cpu12.dcache.overall_miss_latency::cpu12.data;17891407039;41884778298;372428813;2347439831;2715658876;138916177;number of overall miss cycles 
system.cpu12.dcache.overall_miss_latency::total;17891407039;41884778298;372428813;2347439831;2715658876;138916177;number of overall miss cycles 
system.cpu12.dcache.ReadReq_accesses::cpu12.data;3564895;9221190;65461;458100;468254;31565;number of ReadReq accesses(hits+misses) 
system.cpu12.dcache.ReadReq_accesses::total;3564895;9221190;65461;458100;468254;31565;number of ReadReq accesses(hits+misses) 
system.cpu12.dcache.WriteReq_accesses::cpu12.data;1404249;3254395;23328;162990;157990;8618;number of WriteReq accesses(hits+misses) 
system.cpu12.dcache.WriteReq_accesses::total;1404249;3254395;23328;162990;157990;8618;number of WriteReq accesses(hits+misses) 
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data;42871;35859;472;2233;3695;203;number of LoadLockedReq accesses(hits+misses) 
system.cpu12.dcache.LoadLockedReq_accesses::total;42871;35859;472;2233;3695;203;number of LoadLockedReq accesses(hits+misses) 
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data;20902;32774;262;1855;1875;109;number of StoreCondReq accesses(hits+misses) 
system.cpu12.dcache.StoreCondReq_accesses::total;20902;32774;262;1855;1875;109;number of StoreCondReq accesses(hits+misses) 
system.cpu12.dcache.demand_accesses::cpu12.data;4969144;12475585;88789;621090;626244;40183;number of demand (read+write) accesses 
system.cpu12.dcache.demand_accesses::total;4969144;12475585;88789;621090;626244;40183;number of demand (read+write) accesses 
system.cpu12.dcache.overall_accesses::cpu12.data;4969144;12475585;88789;621090;626244;40183;number of overall (read+write) accesses 
system.cpu12.dcache.overall_accesses::total;4969144;12475585;88789;621090;626244;40183;number of overall (read+write) accesses 
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data;0.058228;0.056872;0.066482;0.058221;0.063809;0.050341;miss rate for ReadReq accesses 
system.cpu12.dcache.ReadReq_miss_rate::total;0.058228;0.056872;0.066482;0.058221;0.063809;0.050341;miss rate for ReadReq accesses 
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data;0.007316;0.009314;0.007073;0.007528;0.010330;0.006498;miss rate for WriteReq accesses 
system.cpu12.dcache.WriteReq_miss_rate::total;0.007316;0.009314;0.007073;0.007528;0.010330;0.006498;miss rate for WriteReq accesses 
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data;0.052180;0.051647;0.059322;0.082848;0.086604;0.054187;miss rate for LoadLockedReq accesses 
system.cpu12.dcache.LoadLockedReq_miss_rate::total;0.052180;0.051647;0.059322;0.082848;0.086604;0.054187;miss rate for LoadLockedReq accesses 
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data;0.311501;0.352291;0.316794;0.341779;0.412267;0.266055;miss rate for StoreCondReq accesses 
system.cpu12.dcache.StoreCondReq_miss_rate::total;0.311501;0.352291;0.316794;0.341779;0.412267;0.266055;miss rate for StoreCondReq accesses 
system.cpu12.dcache.demand_miss_rate::cpu12.data;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;miss rate for demand accesses 
system.cpu12.dcache.demand_miss_rate::total;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;miss rate for demand accesses 
system.cpu12.dcache.overall_miss_rate::cpu12.data;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;miss rate for overall accesses 
system.cpu12.dcache.overall_miss_rate::total;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;miss rate for overall accesses 
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data;83158.446355;76441.409599;83249.640855;85234.065577;87473.051541;85233.140969;average ReadReq miss latency 
system.cpu12.dcache.ReadReq_avg_miss_latency::total;83158.446355;76441.409599;83249.640855;85234.065577;87473.051541;85233.140969;average ReadReq miss latency 
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data;61283.455324;59274.492313;61371.975758;60441.783211;62531.598652;62155.642857;average WriteReq miss latency 
system.cpu12.dcache.WriteReq_avg_miss_latency::total;61283.455324;59274.492313;61371.975758;60441.783211;62531.598652;62155.642857;average WriteReq miss latency 
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data;79996.021904;117703.256479;93044.571429;91426.956757;84180.418750;75840.909091;average LoadLockedReq miss latency 
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total;79996.021904;117703.256479;93044.571429;91426.956757;84180.418750;75840.909091;average LoadLockedReq miss latency 
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data;49177.236830;52073.648536;50155.891566;54179.107256;51095.181113;52447.689655;average StoreCondReq miss latency 
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total;49177.236830;52073.648536;50155.891566;54179.107256;51095.181113;52447.689655;average StoreCondReq miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data;82126.807033;75503.439986;82450.478858;84143.660155;86181.297833;84447.524012;average overall miss latency 
system.cpu12.dcache.demand_avg_miss_latency::total;82126.807033;75503.439986;82450.478858;84143.660155;86181.297833;84447.524012;average overall miss latency 
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data;82126.807033;75503.439986;82450.478858;84143.660155;86181.297833;84447.524012;average overall miss latency 
system.cpu12.dcache.overall_avg_miss_latency::total;82126.807033;75503.439986;82450.478858;84143.660155;86181.297833;84447.524012;average overall miss latency 
system.cpu12.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu12.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu12.dcache.writebacks::writebacks;2629;8973;78;443;439;35;number of writebacks 
system.cpu12.dcache.writebacks::total;2629;8973;78;443;439;35;number of writebacks 
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data;207577;524430;4352;26671;29879;1589;number of ReadReq MSHR misses 
system.cpu12.dcache.ReadReq_mshr_misses::total;207577;524430;4352;26671;29879;1589;number of ReadReq MSHR misses 
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data;10274;30310;165;1227;1632;56;number of WriteReq MSHR misses 
system.cpu12.dcache.WriteReq_mshr_misses::total;10274;30310;165;1227;1632;56;number of WriteReq MSHR misses 
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data;2237;1852;28;185;320;11;number of LoadLockedReq MSHR misses 
system.cpu12.dcache.LoadLockedReq_mshr_misses::total;2237;1852;28;185;320;11;number of LoadLockedReq MSHR misses 
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data;6508;11543;83;634;773;29;number of StoreCondReq MSHR misses 
system.cpu12.dcache.StoreCondReq_mshr_misses::total;6508;11543;83;634;773;29;number of StoreCondReq MSHR misses 
system.cpu12.dcache.demand_mshr_misses::cpu12.data;217851;554740;4517;27898;31511;1645;number of demand (read+write) MSHR misses 
system.cpu12.dcache.demand_mshr_misses::total;217851;554740;4517;27898;31511;1645;number of demand (read+write) MSHR misses 
system.cpu12.dcache.overall_mshr_misses::cpu12.data;217851;554740;4517;27898;31511;1645;number of overall MSHR misses 
system.cpu12.dcache.overall_mshr_misses::total;217851;554740;4517;27898;31511;1645;number of overall MSHR misses 
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data;11847324181;27738799564;253579563;1626673237;1855648693;95459539;number of ReadReq MSHR miss cycles 
system.cpu12.dcache.ReadReq_mshr_miss_latency::total;11847324181;27738799564;253579563;1626673237;1855648693;95459539;number of ReadReq MSHR miss cycles 
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data;305491780;874390138;5057624;36726932;55756431;1839284;number of WriteReq MSHR miss cycles 
system.cpu12.dcache.WriteReq_mshr_miss_latency::total;305491780;874390138;5057624;36726932;55756431;1839284;number of WriteReq MSHR miss cycles 
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data;124395899;169928569;1900752;12364013;19035266;579750;number of LoadLockedReq MSHR miss cycles 
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total;124395899;169928569;1900752;12364013;19035266;579750;number of LoadLockedReq MSHR miss cycles 
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data;151235011;241581654;1840061;16022446;19673425;744017;number of StoreCondReq MSHR miss cycles 
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total;151235011;241581654;1840061;16022446;19673425;744017;number of StoreCondReq MSHR miss cycles 
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data;46860000;16880000;350000;1000000;4220000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total;46860000;16880000;350000;1000000;4220000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data;12152815961;28613189702;258637187;1663400169;1911405124;97298823;number of demand (read+write) MSHR miss cycles 
system.cpu12.dcache.demand_mshr_miss_latency::total;12152815961;28613189702;258637187;1663400169;1911405124;97298823;number of demand (read+write) MSHR miss cycles 
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data;12152815961;28613189702;258637187;1663400169;1911405124;97298823;number of overall MSHR miss cycles 
system.cpu12.dcache.overall_mshr_miss_latency::total;12152815961;28613189702;258637187;1663400169;1911405124;97298823;number of overall MSHR miss cycles 
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency::cpu12.data;18008000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency::total;18008000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency::cpu12.data;4962455000;6496348000;58868000;394022000;360376000;20666000;number of WriteReq MSHR uncacheable cycles 
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency::total;4962455000;6496348000;58868000;394022000;360376000;20666000;number of WriteReq MSHR uncacheable cycles 
system.cpu12.dcache.overall_mshr_uncacheable_latency::cpu12.data;4980463000;6496348000;58868000;394022000;360376000;20666000;number of overall MSHR uncacheable cycles 
system.cpu12.dcache.overall_mshr_uncacheable_latency::total;4980463000;6496348000;58868000;394022000;360376000;20666000;number of overall MSHR uncacheable cycles 
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data;0.058228;0.056872;0.066482;0.058221;0.063809;0.050341;mshr miss rate for ReadReq accesses 
system.cpu12.dcache.ReadReq_mshr_miss_rate::total;0.058228;0.056872;0.066482;0.058221;0.063809;0.050341;mshr miss rate for ReadReq accesses 
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data;0.007316;0.009314;0.007073;0.007528;0.010330;0.006498;mshr miss rate for WriteReq accesses 
system.cpu12.dcache.WriteReq_mshr_miss_rate::total;0.007316;0.009314;0.007073;0.007528;0.010330;0.006498;mshr miss rate for WriteReq accesses 
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data;0.052180;0.051647;0.059322;0.082848;0.086604;0.054187;mshr miss rate for LoadLockedReq accesses 
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total;0.052180;0.051647;0.059322;0.082848;0.086604;0.054187;mshr miss rate for LoadLockedReq accesses 
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data;0.311358;0.352200;0.316794;0.341779;0.412267;0.266055;mshr miss rate for StoreCondReq accesses 
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total;0.311358;0.352200;0.316794;0.341779;0.412267;0.266055;mshr miss rate for StoreCondReq accesses 
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;mshr miss rate for demand accesses 
system.cpu12.dcache.demand_mshr_miss_rate::total;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;mshr miss rate for demand accesses 
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;mshr miss rate for overall accesses 
system.cpu12.dcache.overall_mshr_miss_rate::total;0.043841;0.044466;0.050873;0.044918;0.050317;0.040938;mshr miss rate for overall accesses 
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data;57074.358821;52893.235635;58267.362822;60990.335458;62105.448409;60075.229075;average ReadReq mshr miss latency 
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total;57074.358821;52893.235635;58267.362822;60990.335458;62105.448409;60075.229075;average ReadReq mshr miss latency 
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data;29734.453961;28848.239459;30652.266667;29932.299919;34164.479779;32844.357143;average WriteReq mshr miss latency 
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total;29734.453961;28848.239459;30652.266667;29932.299919;34164.479779;32844.357143;average WriteReq mshr miss latency 
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data;55608.358963;91754.086933;67884;66832.502703;59485.206250;52704.545455;average LoadLockedReq mshr miss latency 
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55608.358963;91754.086933;67884;66832.502703;59485.206250;52704.545455;average LoadLockedReq mshr miss latency 
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data;23238.323755;20928.844668;22169.409639;25271.996845;25450.743855;25655.758621;average StoreCondReq mshr miss latency 
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total;23238.323755;20928.844668;22169.409639;25271.996845;25450.743855;25655.758621;average StoreCondReq mshr miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data;55784.990480;51579.460111;57258.620102;59624.351889;60658.345467;59148.220669;average overall mshr miss latency 
system.cpu12.dcache.demand_avg_mshr_miss_latency::total;55784.990480;51579.460111;57258.620102;59624.351889;60658.345467;59148.220669;average overall mshr miss latency 
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data;55784.990480;51579.460111;57258.620102;59624.351889;60658.345467;59148.220669;average overall mshr miss latency 
system.cpu12.dcache.overall_avg_mshr_miss_latency::total;55784.990480;51579.460111;57258.620102;59624.351889;60658.345467;59148.220669;average overall mshr miss latency 
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu12.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu12.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu13.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu13.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu13.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu13.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu13.dtb.read_hits;3000362;22380709;65937;464194;667264;29727;DTB read hits 
system.cpu13.dtb.read_misses;0;523;0;13;696;0;DTB read misses 
system.cpu13.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu13.dtb.read_accesses;0;208643;0;2595;194796;0;DTB read accesses 
system.cpu13.dtb.write_hits;1284630;7661986;24007;181922;247277;8888;DTB write hits 
system.cpu13.dtb.write_misses;0;406;0;5;6251;0;DTB write misses 
system.cpu13.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu13.dtb.write_accesses;0;72372;0;1414;64247;0;DTB write accesses 
system.cpu13.dtb.data_hits;4284992;30042695;89944;646116;914541;38615;DTB hits 
system.cpu13.dtb.data_misses;0;929;0;18;6947;0;DTB misses 
system.cpu13.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu13.dtb.data_accesses;0;281015;0;4009;259043;0;DTB accesses 
system.cpu13.itb.fetch_hits;1268024;4516607;15599;142774;773106;5709;ITB hits 
system.cpu13.itb.fetch_misses;0;44;0;10;7;0;ITB misses 
system.cpu13.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu13.itb.fetch_accesses;1268024;4516651;15599;142784;773113;5709;ITB accesses 
system.cpu13.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu13.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu13.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu13.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu13.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu13.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu13.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu13.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu13.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu13.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu13.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu13.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu13.numCycles;644632531;1014383945;7002775;49902345;44531394;2441391;number of cpu cycles simulated 
system.cpu13.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu13.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu13.committedInsts;13379372;102174892;316301;2219864;2829771;126853;Number of instructions committed 
system.cpu13.committedOps;13379372;102174892;316301;2219864;2829771;126853;Number of ops (including micro ops) committed 
system.cpu13.num_int_alu_accesses;12893463;99911827;308521;2160125;2758224;123936;Number of integer alu accesses 
system.cpu13.num_fp_alu_accesses;1880;761419;134;9156;2438;134;Number of float alu accesses 
system.cpu13.num_func_calls;520827;3650136;11848;83515;74181;4328;number of times a function call or return occured 
system.cpu13.num_conditional_control_insts;1293983;12006847;30740;213814;313773;17171;number of instructions that are conditional controls 
system.cpu13.num_int_insts;12893463;99911827;308521;2160125;2758224;123936;number of integer instructions 
system.cpu13.num_fp_insts;1880;761419;134;9156;2438;134;number of float instructions 
system.cpu13.num_int_register_reads;17520191;139118072;429514;3016658;3763219;168007;number of times the integer registers were read 
system.cpu13.num_int_register_writes;10194420;78440791;249413;1731079;2164129;96330;number of times the integer registers were written 
system.cpu13.num_fp_register_reads;956;547959;66;5261;1215;66;number of times the floating registers were read 
system.cpu13.num_fp_register_writes;964;475899;68;5330;1244;68;number of times the floating registers were written 
system.cpu13.num_mem_refs;4291313;30126125;90034;647392;923005;38657;number of memory refs 
system.cpu13.num_load_insts;3000506;22420770;65947;464602;668815;29737;Number of load instructions 
system.cpu13.num_store_insts;1290807;7705355;24087;182790;254190;8920;Number of store instructions 
system.cpu13.num_idle_cycles;607628636.373342;734639549.027411;6145693.331039;43848407.896612;36553832.117927;2098070.927377;Number of idle cycles 
system.cpu13.num_busy_cycles;37003894.626658;279744395.972589;857081.668961;6053937.103388;7977561.882073;343320.072623;Number of busy cycles 
system.cpu13.not_idle_fraction;0.057403;0.275778;0.122392;0.121316;0.179145;0.140625;Percentage of non-idle cycles 
system.cpu13.idle_fraction;0.942597;0.724222;0.877608;0.878684;0.820855;0.859375;Percentage of idle cycles 
system.cpu13.Branches;2088105;17058214;47743;332597;421033;23424;Number of branches fetched 
system.cpu13.op_class::No_OpClass;55253;212033;713;7087;24356;262;Class of executed instruction 
system.cpu13.op_class::IntAlu;8508608;69922657;218400;1506373;1769858;85283;Class of executed instruction 
system.cpu13.op_class::IntMult;50391;365244;1306;9017;7981;463;Class of executed instruction 
system.cpu13.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatAdd;92;109012;4;1553;85;4;Class of executed instruction 
system.cpu13.op_class::FloatCmp;0;10610;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatCvt;0;3845;0;837;5;0;Class of executed instruction 
system.cpu13.op_class::FloatMult;0;26031;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatDiv;8;5013;0;268;0;0;Class of executed instruction 
system.cpu13.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::MemRead;3042550;22630061;66474;469643;673502;29957;Class of executed instruction 
system.cpu13.op_class::MemWrite;1290823;7722310;24089;182846;254242;8922;Class of executed instruction 
system.cpu13.op_class::IprAccess;431647;1169005;5315;42258;106689;1962;Class of executed instruction 
system.cpu13.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::total;13379372;102175821;316301;2219882;2836718;126853;Class of executed instruction 
system.cpu13.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu13.kern.inst.quiesce;9051;11373;75;579;498;25;number of quiesce instructions executed 
system.cpu13.kern.inst.hwrei;106166;263463;1304;9905;15777;479;number of hwrei instructions executed 
system.cpu13.kern.ipl_count::0;24172;67754;299;2420;2086;112;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::22;6005;10405;72;511;456;25;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::30;87;3792;2;103;87;1;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::31;63848;139343;784;5606;5154;289;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::total;94112;221294;1157;8640;7783;427;number of times we switched to this ipl 
system.cpu13.kern.ipl_good::0;24172;67754;299;2420;2086;112;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::22;6005;10405;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::30;87;3792;2;103;87;1;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::31;24086;63982;297;2317;1999;111;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::total;54350;145933;670;5351;4628;249;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_ticks::0;5662909930000;7865613790000;67485970000;463999760000;419479230000;22778460000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::22;21849910000;37043470000;262290000;1840770000;1655240000;91800000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::30;868080000;26515170000;20560000;926210000;824920000;10220000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::31;760697110000;2214378350000;2547600000;32256710000;23354550000;1533430000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::total;6446325030000;10143550780000;70316420000;499023450000;445313940000;24413910000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::31;0.377240;0.459169;0.378827;0.413307;0.387854;0.384083;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::total;0.577503;0.659453;0.579084;0.619329;0.594629;0.583138;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::swpctx;28;7770;2;77;37;2;number of callpals executed 
system.cpu13.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu13.kern.callpal::swpipl;81929;186725;1008;7306;6632;375;number of callpals executed 
system.cpu13.kern.callpal::rdps;12010;21249;145;1034;917;50;number of callpals executed 
system.cpu13.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu13.kern.callpal::rti;6091;20390;75;720;608;26;number of callpals executed 
system.cpu13.kern.callpal::rdunique;1;504;;2;34;;number of callpals executed 
system.cpu13.kern.callpal::total;100073;248311;1230;9263;8280;453;number of callpals executed 
system.cpu13.kern.mode_switch::kernel;6121;28161;76;797;645;28;number of protection mode switches 
system.cpu13.kern.mode_switch::user;0;6264;0;107;88;0;number of protection mode switches 
system.cpu13.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu13.kern.mode_switch_good::kernel;0;0.222435;0;0.134253;0.136434;0;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::total;0;0.363922;0;0.236726;0.240109;0;fraction of useful protection mode switches 
system.cpu13.kern.mode_ticks::kernel;0;16459432840000;0;559860720000;415207940000;0;number of ticks spent at the given mode 
system.cpu13.kern.mode_ticks::user;0;31918740000;0;476860000;19482990000;0;number of ticks spent at the given mode 
system.cpu13.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu13.kern.swap_context;29;7770;2;77;37;2;number of times the context was actually changed 
system.cpu13.icache.tags.replacements;20290;551383;678;8297;6493;386;number of replacements 
system.cpu13.icache.tags.tagsinuse;391.055919;504.108147;512;512;512;512;Cycle average of tags in use 
system.cpu13.icache.tags.total_refs;6723472;94815132;471240;4007253;8535279;5914525;Total number of references to valid blocks. 
system.cpu13.icache.tags.sampled_refs;20290;551383;678;8297;6493;898;Sample count of references to valid blocks. 
system.cpu13.icache.tags.avg_refs;331.368753;171.958751;695.044248;482.976136;1314.535500;6586.330735;Average number of references to valid blocks. 
system.cpu13.icache.tags.warmup_cycle;0;16490262076250;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu13.icache.tags.occ_blocks::cpu13.inst;391.055919;504.108147;512;512;512;512;Average occupied blocks per requestor 
system.cpu13.icache.tags.occ_percent::cpu13.inst;0.763781;0.984586;1;1;1;1;Average percentage of cache occupancy 
system.cpu13.icache.tags.occ_percent::total;0.763781;0.984586;1;1;1;1;Average percentage of cache occupancy 
system.cpu13.icache.tags.occ_task_id_blocks::1024;439;512;512;512;512;512;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::2;2;8;;2;9;9;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::4;437;498;498;510;498;487;Occupied blocks per task id 
system.cpu13.icache.tags.occ_task_id_percent::1024;0.857422;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu13.icache.tags.tag_accesses;26779480;204903100;633278;4448061;5679929;254092;Number of tag accesses 
system.cpu13.icache.tags.data_accesses;26779480;204903100;633278;4448061;5679929;254092;Number of data accesses 
system.cpu13.icache.ReadReq_hits::cpu13.inst;13358636;101624366;315622;2211585;2830225;126467;number of ReadReq hits 
system.cpu13.icache.ReadReq_hits::total;13358636;101624366;315622;2211585;2830225;126467;number of ReadReq hits 
system.cpu13.icache.demand_hits::cpu13.inst;13358636;101624366;315622;2211585;2830225;126467;number of demand (read+write) hits 
system.cpu13.icache.demand_hits::total;13358636;101624366;315622;2211585;2830225;126467;number of demand (read+write) hits 
system.cpu13.icache.overall_hits::cpu13.inst;13358636;101624366;315622;2211585;2830225;126467;number of overall hits 
system.cpu13.icache.overall_hits::total;13358636;101624366;315622;2211585;2830225;126467;number of overall hits 
system.cpu13.icache.ReadReq_misses::cpu13.inst;20736;551456;678;8297;6493;386;number of ReadReq misses 
system.cpu13.icache.ReadReq_misses::total;20736;551456;678;8297;6493;386;number of ReadReq misses 
system.cpu13.icache.demand_misses::cpu13.inst;20736;551456;678;8297;6493;386;number of demand (read+write) misses 
system.cpu13.icache.demand_misses::total;20736;551456;678;8297;6493;386;number of demand (read+write) misses 
system.cpu13.icache.overall_misses::cpu13.inst;20736;551456;678;8297;6493;386;number of overall misses 
system.cpu13.icache.overall_misses::total;20736;551456;678;8297;6493;386;number of overall misses 
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst;2120580500;54680817488;68610250;854647750;710114499;38986500;number of ReadReq miss cycles 
system.cpu13.icache.ReadReq_miss_latency::total;2120580500;54680817488;68610250;854647750;710114499;38986500;number of ReadReq miss cycles 
system.cpu13.icache.demand_miss_latency::cpu13.inst;2120580500;54680817488;68610250;854647750;710114499;38986500;number of demand (read+write) miss cycles 
system.cpu13.icache.demand_miss_latency::total;2120580500;54680817488;68610250;854647750;710114499;38986500;number of demand (read+write) miss cycles 
system.cpu13.icache.overall_miss_latency::cpu13.inst;2120580500;54680817488;68610250;854647750;710114499;38986500;number of overall miss cycles 
system.cpu13.icache.overall_miss_latency::total;2120580500;54680817488;68610250;854647750;710114499;38986500;number of overall miss cycles 
system.cpu13.icache.ReadReq_accesses::cpu13.inst;13379372;102175822;316300;2219882;2836718;126853;number of ReadReq accesses(hits+misses) 
system.cpu13.icache.ReadReq_accesses::total;13379372;102175822;316300;2219882;2836718;126853;number of ReadReq accesses(hits+misses) 
system.cpu13.icache.demand_accesses::cpu13.inst;13379372;102175822;316300;2219882;2836718;126853;number of demand (read+write) accesses 
system.cpu13.icache.demand_accesses::total;13379372;102175822;316300;2219882;2836718;126853;number of demand (read+write) accesses 
system.cpu13.icache.overall_accesses::cpu13.inst;13379372;102175822;316300;2219882;2836718;126853;number of overall (read+write) accesses 
system.cpu13.icache.overall_accesses::total;13379372;102175822;316300;2219882;2836718;126853;number of overall (read+write) accesses 
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;miss rate for ReadReq accesses 
system.cpu13.icache.ReadReq_miss_rate::total;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;miss rate for ReadReq accesses 
system.cpu13.icache.demand_miss_rate::cpu13.inst;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;miss rate for demand accesses 
system.cpu13.icache.demand_miss_rate::total;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;miss rate for demand accesses 
system.cpu13.icache.overall_miss_rate::cpu13.inst;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;miss rate for overall accesses 
system.cpu13.icache.overall_miss_rate::total;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;miss rate for overall accesses 
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst;102265.649113;99157.172083;101195.058997;103006.839822;109366.163407;101001.295337;average ReadReq miss latency 
system.cpu13.icache.ReadReq_avg_miss_latency::total;102265.649113;99157.172083;101195.058997;103006.839822;109366.163407;101001.295337;average ReadReq miss latency 
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst;102265.649113;99157.172083;101195.058997;103006.839822;109366.163407;101001.295337;average overall miss latency 
system.cpu13.icache.demand_avg_miss_latency::total;102265.649113;99157.172083;101195.058997;103006.839822;109366.163407;101001.295337;average overall miss latency 
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst;102265.649113;99157.172083;101195.058997;103006.839822;109366.163407;101001.295337;average overall miss latency 
system.cpu13.icache.overall_avg_miss_latency::total;102265.649113;99157.172083;101195.058997;103006.839822;109366.163407;101001.295337;average overall miss latency 
system.cpu13.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu13.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst;20736;551456;678;8297;6493;386;number of ReadReq MSHR misses 
system.cpu13.icache.ReadReq_mshr_misses::total;20736;551456;678;8297;6493;386;number of ReadReq MSHR misses 
system.cpu13.icache.demand_mshr_misses::cpu13.inst;20736;551456;678;8297;6493;386;number of demand (read+write) MSHR misses 
system.cpu13.icache.demand_mshr_misses::total;20736;551456;678;8297;6493;386;number of demand (read+write) MSHR misses 
system.cpu13.icache.overall_mshr_misses::cpu13.inst;20736;551456;678;8297;6493;386;number of overall MSHR misses 
system.cpu13.icache.overall_mshr_misses::total;20736;551456;678;8297;6493;386;number of overall MSHR misses 
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst;1574323500;40475770512;51406750;639638250;541514501;29139500;number of ReadReq MSHR miss cycles 
system.cpu13.icache.ReadReq_mshr_miss_latency::total;1574323500;40475770512;51406750;639638250;541514501;29139500;number of ReadReq MSHR miss cycles 
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst;1574323500;40475770512;51406750;639638250;541514501;29139500;number of demand (read+write) MSHR miss cycles 
system.cpu13.icache.demand_mshr_miss_latency::total;1574323500;40475770512;51406750;639638250;541514501;29139500;number of demand (read+write) MSHR miss cycles 
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst;1574323500;40475770512;51406750;639638250;541514501;29139500;number of overall MSHR miss cycles 
system.cpu13.icache.overall_mshr_miss_latency::total;1574323500;40475770512;51406750;639638250;541514501;29139500;number of overall MSHR miss cycles 
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;mshr miss rate for ReadReq accesses 
system.cpu13.icache.ReadReq_mshr_miss_rate::total;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;mshr miss rate for ReadReq accesses 
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;mshr miss rate for demand accesses 
system.cpu13.icache.demand_mshr_miss_rate::total;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;mshr miss rate for demand accesses 
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;mshr miss rate for overall accesses 
system.cpu13.icache.overall_mshr_miss_rate::total;0.001550;0.005397;0.002144;0.003738;0.002289;0.003043;mshr miss rate for overall accesses 
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst;75922.236690;73398.005484;75821.165192;77092.714234;83399.738334;75490.932642;average ReadReq mshr miss latency 
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total;75922.236690;73398.005484;75821.165192;77092.714234;83399.738334;75490.932642;average ReadReq mshr miss latency 
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst;75922.236690;73398.005484;75821.165192;77092.714234;83399.738334;75490.932642;average overall mshr miss latency 
system.cpu13.icache.demand_avg_mshr_miss_latency::total;75922.236690;73398.005484;75821.165192;77092.714234;83399.738334;75490.932642;average overall mshr miss latency 
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst;75922.236690;73398.005484;75821.165192;77092.714234;83399.738334;75490.932642;average overall mshr miss latency 
system.cpu13.icache.overall_avg_mshr_miss_latency::total;75922.236690;73398.005484;75821.165192;77092.714234;83399.738334;75490.932642;average overall mshr miss latency 
system.cpu13.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu13.dcache.tags.replacements;73290;1129492;3374;20690;32377;1215;number of replacements 
system.cpu13.dcache.tags.tagsinuse;476.470082;791.524033;728.677666;679.778305;737.717241;798.809233;Cycle average of tags in use 
system.cpu13.dcache.tags.total_refs;1661931;27768384;28266;162499;4532308;173108;Total number of references to valid blocks. 
system.cpu13.dcache.tags.sampled_refs;73290;1129492;3374;20690;32377;1967;Sample count of references to valid blocks. 
system.cpu13.dcache.tags.avg_refs;22.676095;24.584843;8.377593;7.853987;139.985422;88.006101;Average number of references to valid blocks. 
system.cpu13.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu13.dcache.tags.occ_blocks::cpu13.data;476.470082;791.524033;728.677666;679.778305;737.717241;798.809233;Average occupied blocks per requestor 
system.cpu13.dcache.tags.occ_percent::cpu13.data;0.465303;0.772973;0.711599;0.663846;0.720427;0.780087;Average percentage of cache occupancy 
system.cpu13.dcache.tags.occ_percent::total;0.465303;0.772973;0.711599;0.663846;0.720427;0.780087;Average percentage of cache occupancy 
system.cpu13.dcache.tags.occ_task_id_blocks::1024;628;767;694;656;789;752;Occupied blocks per task id 
system.cpu13.dcache.tags.age_task_id_blocks_1024::3;3;2;11;1;7;7;Occupied blocks per task id 
system.cpu13.dcache.tags.age_task_id_blocks_1024::4;625;733;683;655;776;739;Occupied blocks per task id 
system.cpu13.dcache.tags.occ_task_id_percent::1024;0.613281;0.749023;0.677734;0.640625;0.770508;0.734375;Percentage of cache occupancy per task id 
system.cpu13.dcache.tags.tag_accesses;8674663;61616240;183822;1318216;1870890;78748;Number of tag accesses 
system.cpu13.dcache.tags.data_accesses;8674663;61616240;183822;1318216;1870890;78748;Number of data accesses 
system.cpu13.dcache.ReadReq_hits::cpu13.data;2801483;20933647;61291;435641;629987;27774;number of ReadReq hits 
system.cpu13.dcache.ReadReq_hits::total;2801483;20933647;61291;435641;629987;27774;number of ReadReq hits 
system.cpu13.dcache.WriteReq_hits::cpu13.data;1227091;7352906;23354;176387;231635;8556;number of WriteReq hits 
system.cpu13.dcache.WriteReq_hits::total;1227091;7352906;23354;176387;231635;8556;number of WriteReq hits 
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data;42731;87697;378;2495;3578;223;number of LoadLockedReq hits 
system.cpu13.dcache.LoadLockedReq_hits::total;42731;87697;378;2495;3578;223;number of LoadLockedReq hits 
system.cpu13.dcache.StoreCondReq_hits::cpu13.data;14393;58941;176;1512;1390;83;number of StoreCondReq hits 
system.cpu13.dcache.StoreCondReq_hits::total;14393;58941;176;1512;1390;83;number of StoreCondReq hits 
system.cpu13.dcache.demand_hits::cpu13.data;4028574;28286553;84645;612028;861622;36330;number of demand (read+write) hits 
system.cpu13.dcache.demand_hits::total;4028574;28286553;84645;612028;861622;36330;number of demand (read+write) hits 
system.cpu13.dcache.overall_hits::cpu13.data;4028574;28286553;84645;612028;861622;36330;number of overall hits 
system.cpu13.dcache.overall_hits::total;4028574;28286553;84645;612028;861622;36330;number of overall hits 
system.cpu13.dcache.ReadReq_misses::cpu13.data;154180;1358262;4244;25964;33948;1723;number of ReadReq misses 
system.cpu13.dcache.ReadReq_misses::total;154180;1358262;4244;25964;33948;1723;number of ReadReq misses 
system.cpu13.dcache.WriteReq_misses::cpu13.data;9921;189043;176;2124;11063;76;number of WriteReq misses 
system.cpu13.dcache.WriteReq_misses::total;9921;189043;176;2124;11063;76;number of WriteReq misses 
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data;2033;40641;34;489;606;17;number of LoadLockedReq misses 
system.cpu13.dcache.LoadLockedReq_misses::total;2033;40641;34;489;606;17;number of LoadLockedReq misses 
system.cpu13.dcache.StoreCondReq_misses::cpu13.data;6541;62769;89;1054;1083;34;number of StoreCondReq misses 
system.cpu13.dcache.StoreCondReq_misses::total;6541;62769;89;1054;1083;34;number of StoreCondReq misses 
system.cpu13.dcache.demand_misses::cpu13.data;164101;1547305;4420;28088;45011;1799;number of demand (read+write) misses 
system.cpu13.dcache.demand_misses::total;164101;1547305;4420;28088;45011;1799;number of demand (read+write) misses 
system.cpu13.dcache.overall_misses::cpu13.data;164101;1547305;4420;28088;45011;1799;number of overall misses 
system.cpu13.dcache.overall_misses::total;164101;1547305;4420;28088;45011;1799;number of overall misses 
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data;11251056904;97447463980;371962291;2215029956;3149901657;149186528;number of ReadReq miss cycles 
system.cpu13.dcache.ReadReq_miss_latency::total;11251056904;97447463980;371962291;2215029956;3149901657;149186528;number of ReadReq miss cycles 
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data;584185219;12520613173;11572875;127644024;1126331888;6313209;number of WriteReq miss cycles 
system.cpu13.dcache.WriteReq_miss_latency::total;584185219;12520613173;11572875;127644024;1126331888;6313209;number of WriteReq miss cycles 
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data;150530003;2597524639;2920988;33802984;44109109;1228248;number of LoadLockedReq miss cycles 
system.cpu13.dcache.LoadLockedReq_miss_latency::total;150530003;2597524639;2920988;33802984;44109109;1228248;number of LoadLockedReq miss cycles 
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data;319379003;3797886070;4419940;60548525;58710585;1777984;number of StoreCondReq miss cycles 
system.cpu13.dcache.StoreCondReq_miss_latency::total;319379003;3797886070;4419940;60548525;58710585;1777984;number of StoreCondReq miss cycles 
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data;66308996;9912000;648000;1264000;7068000;216000;number of StoreCondFailReq miss cycles 
system.cpu13.dcache.StoreCondFailReq_miss_latency::total;66308996;9912000;648000;1264000;7068000;216000;number of StoreCondFailReq miss cycles 
system.cpu13.dcache.demand_miss_latency::cpu13.data;11835242123;109968077153;383535166;2342673980;4276233545;155499737;number of demand (read+write) miss cycles 
system.cpu13.dcache.demand_miss_latency::total;11835242123;109968077153;383535166;2342673980;4276233545;155499737;number of demand (read+write) miss cycles 
system.cpu13.dcache.overall_miss_latency::cpu13.data;11835242123;109968077153;383535166;2342673980;4276233545;155499737;number of overall miss cycles 
system.cpu13.dcache.overall_miss_latency::total;11835242123;109968077153;383535166;2342673980;4276233545;155499737;number of overall miss cycles 
system.cpu13.dcache.ReadReq_accesses::cpu13.data;2955663;22291909;65535;461605;663935;29497;number of ReadReq accesses(hits+misses) 
system.cpu13.dcache.ReadReq_accesses::total;2955663;22291909;65535;461605;663935;29497;number of ReadReq accesses(hits+misses) 
system.cpu13.dcache.WriteReq_accesses::cpu13.data;1237012;7541949;23530;178511;242698;8632;number of WriteReq accesses(hits+misses) 
system.cpu13.dcache.WriteReq_accesses::total;1237012;7541949;23530;178511;242698;8632;number of WriteReq accesses(hits+misses) 
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data;44764;128338;412;2984;4184;240;number of LoadLockedReq accesses(hits+misses) 
system.cpu13.dcache.LoadLockedReq_accesses::total;44764;128338;412;2984;4184;240;number of LoadLockedReq accesses(hits+misses) 
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data;20934;121710;265;2566;2473;117;number of StoreCondReq accesses(hits+misses) 
system.cpu13.dcache.StoreCondReq_accesses::total;20934;121710;265;2566;2473;117;number of StoreCondReq accesses(hits+misses) 
system.cpu13.dcache.demand_accesses::cpu13.data;4192675;29833858;89065;640116;906633;38129;number of demand (read+write) accesses 
system.cpu13.dcache.demand_accesses::total;4192675;29833858;89065;640116;906633;38129;number of demand (read+write) accesses 
system.cpu13.dcache.overall_accesses::cpu13.data;4192675;29833858;89065;640116;906633;38129;number of overall (read+write) accesses 
system.cpu13.dcache.overall_accesses::total;4192675;29833858;89065;640116;906633;38129;number of overall (read+write) accesses 
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data;0.052164;0.060931;0.064759;0.056247;0.051132;0.058413;miss rate for ReadReq accesses 
system.cpu13.dcache.ReadReq_miss_rate::total;0.052164;0.060931;0.064759;0.056247;0.051132;0.058413;miss rate for ReadReq accesses 
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data;0.008020;0.025066;0.007480;0.011898;0.045583;0.008804;miss rate for WriteReq accesses 
system.cpu13.dcache.WriteReq_miss_rate::total;0.008020;0.025066;0.007480;0.011898;0.045583;0.008804;miss rate for WriteReq accesses 
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data;0.045416;0.316672;0.082524;0.163874;0.144837;0.070833;miss rate for LoadLockedReq accesses 
system.cpu13.dcache.LoadLockedReq_miss_rate::total;0.045416;0.316672;0.082524;0.163874;0.144837;0.070833;miss rate for LoadLockedReq accesses 
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data;0.312458;0.515726;0.335849;0.410756;0.437930;0.290598;miss rate for StoreCondReq accesses 
system.cpu13.dcache.StoreCondReq_miss_rate::total;0.312458;0.515726;0.335849;0.410756;0.437930;0.290598;miss rate for StoreCondReq accesses 
system.cpu13.dcache.demand_miss_rate::cpu13.data;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;miss rate for demand accesses 
system.cpu13.dcache.demand_miss_rate::total;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;miss rate for demand accesses 
system.cpu13.dcache.overall_miss_rate::cpu13.data;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;miss rate for overall accesses 
system.cpu13.dcache.overall_miss_rate::total;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;miss rate for overall accesses 
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data;72973.517343;71744.231952;87644.272149;85311.583577;92786.074496;86585.332559;average ReadReq miss latency 
system.cpu13.dcache.ReadReq_avg_miss_latency::total;72973.517343;71744.231952;87644.272149;85311.583577;92786.074496;86585.332559;average ReadReq miss latency 
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data;58883.703155;66231.561989;65754.971591;60096.056497;101810.710296;83068.539474;average WriteReq miss latency 
system.cpu13.dcache.WriteReq_avg_miss_latency::total;58883.703155;66231.561989;65754.971591;60096.056497;101810.710296;83068.539474;average WriteReq miss latency 
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data;74043.287260;63913.895795;85911.411765;69126.756646;72787.308581;72249.882353;average LoadLockedReq miss latency 
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total;74043.287260;63913.895795;85911.411765;69126.756646;72787.308581;72249.882353;average LoadLockedReq miss latency 
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data;48827.243999;60505.760328;49662.247191;57446.418406;54211.066482;52293.647059;average StoreCondReq miss latency 
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total;48827.243999;60505.760328;49662.247191;57446.418406;54211.066482;52293.647059;average StoreCondReq miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data;72121.694097;71070.717895;86772.661991;83404.798490;95004.188865;86436.763202;average overall miss latency 
system.cpu13.dcache.demand_avg_miss_latency::total;72121.694097;71070.717895;86772.661991;83404.798490;95004.188865;86436.763202;average overall miss latency 
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data;72121.694097;71070.717895;86772.661991;83404.798490;95004.188865;86436.763202;average overall miss latency 
system.cpu13.dcache.overall_avg_miss_latency::total;72121.694097;71070.717895;86772.661991;83404.798490;95004.188865;86436.763202;average overall miss latency 
system.cpu13.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu13.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu13.dcache.writebacks::writebacks;1669;118010;80;569;8204;55;number of writebacks 
system.cpu13.dcache.writebacks::total;1669;118010;80;569;8204;55;number of writebacks 
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data;154180;1358262;4244;25964;33948;1723;number of ReadReq MSHR misses 
system.cpu13.dcache.ReadReq_mshr_misses::total;154180;1358262;4244;25964;33948;1723;number of ReadReq MSHR misses 
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data;9921;189043;176;2124;11063;76;number of WriteReq MSHR misses 
system.cpu13.dcache.WriteReq_mshr_misses::total;9921;189043;176;2124;11063;76;number of WriteReq MSHR misses 
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data;2033;40641;34;489;606;17;number of LoadLockedReq MSHR misses 
system.cpu13.dcache.LoadLockedReq_mshr_misses::total;2033;40641;34;489;606;17;number of LoadLockedReq MSHR misses 
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data;6541;62739;89;1054;1082;34;number of StoreCondReq MSHR misses 
system.cpu13.dcache.StoreCondReq_mshr_misses::total;6541;62739;89;1054;1082;34;number of StoreCondReq MSHR misses 
system.cpu13.dcache.demand_mshr_misses::cpu13.data;164101;1547305;4420;28088;45011;1799;number of demand (read+write) MSHR misses 
system.cpu13.dcache.demand_mshr_misses::total;164101;1547305;4420;28088;45011;1799;number of demand (read+write) MSHR misses 
system.cpu13.dcache.overall_mshr_misses::cpu13.data;164101;1547305;4420;28088;45011;1799;number of overall MSHR misses 
system.cpu13.dcache.overall_mshr_misses::total;164101;1547305;4420;28088;45011;1799;number of overall MSHR misses 
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data;7239544096;65993672020;266224709;1583999044;2284127343;105135472;number of ReadReq MSHR miss cycles 
system.cpu13.dcache.ReadReq_mshr_miss_latency::total;7239544096;65993672020;266224709;1583999044;2284127343;105135472;number of ReadReq MSHR miss cycles 
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data;270261781;7561595827;6230125;67273976;834784112;4088791;number of WriteReq MSHR miss cycles 
system.cpu13.dcache.WriteReq_mshr_miss_latency::total;270261781;7561595827;6230125;67273976;834784112;4088791;number of WriteReq MSHR miss cycles 
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data;100756997;1696368361;2037012;22709016;29863891;818752;number of LoadLockedReq MSHR miss cycles 
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total;100756997;1696368361;2037012;22709016;29863891;818752;number of LoadLockedReq MSHR miss cycles 
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data;151789997;2292776930;2018060;32666475;32337415;923016;number of StoreCondReq MSHR miss cycles 
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total;151789997;2292776930;2018060;32666475;32337415;923016;number of StoreCondReq MSHR miss cycles 
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data;48170004;6920000;450000;890000;5220000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total;48170004;6920000;450000;890000;5220000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data;7509805877;73555267847;272454834;1651273020;3118911455;109224263;number of demand (read+write) MSHR miss cycles 
system.cpu13.dcache.demand_mshr_miss_latency::total;7509805877;73555267847;272454834;1651273020;3118911455;109224263;number of demand (read+write) MSHR miss cycles 
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data;7509805877;73555267847;272454834;1651273020;3118911455;109224263;number of overall MSHR miss cycles 
system.cpu13.dcache.overall_mshr_miss_latency::total;7509805877;73555267847;272454834;1651273020;3118911455;109224263;number of overall MSHR miss cycles 
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency::cpu13.data;18001000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency::total;18001000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency::cpu13.data;4940475000;7351563000;58311000;393728000;361757000;20251000;number of WriteReq MSHR uncacheable cycles 
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency::total;4940475000;7351563000;58311000;393728000;361757000;20251000;number of WriteReq MSHR uncacheable cycles 
system.cpu13.dcache.overall_mshr_uncacheable_latency::cpu13.data;4958476000;7351563000;58311000;393728000;361757000;20251000;number of overall MSHR uncacheable cycles 
system.cpu13.dcache.overall_mshr_uncacheable_latency::total;4958476000;7351563000;58311000;393728000;361757000;20251000;number of overall MSHR uncacheable cycles 
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data;0.052164;0.060931;0.064759;0.056247;0.051132;0.058413;mshr miss rate for ReadReq accesses 
system.cpu13.dcache.ReadReq_mshr_miss_rate::total;0.052164;0.060931;0.064759;0.056247;0.051132;0.058413;mshr miss rate for ReadReq accesses 
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data;0.008020;0.025066;0.007480;0.011898;0.045583;0.008804;mshr miss rate for WriteReq accesses 
system.cpu13.dcache.WriteReq_mshr_miss_rate::total;0.008020;0.025066;0.007480;0.011898;0.045583;0.008804;mshr miss rate for WriteReq accesses 
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data;0.045416;0.316672;0.082524;0.163874;0.144837;0.070833;mshr miss rate for LoadLockedReq accesses 
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total;0.045416;0.316672;0.082524;0.163874;0.144837;0.070833;mshr miss rate for LoadLockedReq accesses 
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data;0.312458;0.515479;0.335849;0.410756;0.437525;0.290598;mshr miss rate for StoreCondReq accesses 
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total;0.312458;0.515479;0.335849;0.410756;0.437525;0.290598;mshr miss rate for StoreCondReq accesses 
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;mshr miss rate for demand accesses 
system.cpu13.dcache.demand_mshr_miss_rate::total;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;mshr miss rate for demand accesses 
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;mshr miss rate for overall accesses 
system.cpu13.dcache.overall_mshr_miss_rate::total;0.039140;0.051864;0.049627;0.043880;0.049646;0.047182;mshr miss rate for overall accesses 
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data;46955.143962;48586.849974;62729.667531;61007.512094;67283.119565;61018.846198;average ReadReq mshr miss latency 
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total;46955.143962;48586.849974;62729.667531;61007.512094;67283.119565;61018.846198;average ReadReq mshr miss latency 
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data;27241.385042;39999.343149;35398.437500;31673.246704;75457.300190;53799.881579;average WriteReq mshr miss latency 
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total;27241.385042;39999.343149;35398.437500;31673.246704;75457.300190;53799.881579;average WriteReq mshr miss latency 
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data;49560.746188;41740.320391;59912.117647;46439.705521;49280.348185;48161.882353;average LoadLockedReq mshr miss latency 
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49560.746188;41740.320391;59912.117647;46439.705521;49280.348185;48161.882353;average LoadLockedReq mshr miss latency 
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data;23205.931356;36544.684008;22674.831461;30992.860531;29886.705176;27147.529412;average StoreCondReq mshr miss latency 
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total;23205.931356;36544.684008;22674.831461;30992.860531;29886.705176;27147.529412;average StoreCondReq mshr miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data;45763.315745;47537.665714;61641.365158;58789.270151;69292.205350;60713.876042;average overall mshr miss latency 
system.cpu13.dcache.demand_avg_mshr_miss_latency::total;45763.315745;47537.665714;61641.365158;58789.270151;69292.205350;60713.876042;average overall mshr miss latency 
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data;45763.315745;47537.665714;61641.365158;58789.270151;69292.205350;60713.876042;average overall mshr miss latency 
system.cpu13.dcache.overall_avg_mshr_miss_latency::total;45763.315745;47537.665714;61641.365158;58789.270151;69292.205350;60713.876042;average overall mshr miss latency 
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu13.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu13.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu14.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu14.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu14.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu14.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu14.dtb.read_hits;3612878;9194796;65333;464540;471337;24913;DTB read hits 
system.cpu14.dtb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu14.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu14.dtb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu14.dtb.write_hits;1450195;3288881;23821;165808;161972;8835;DTB write hits 
system.cpu14.dtb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu14.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu14.dtb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu14.dtb.data_hits;5063073;12483677;89154;630348;633309;33748;DTB hits 
system.cpu14.dtb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu14.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu14.dtb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu14.itb.fetch_hits;1270985;2181480;15556;112012;102844;5658;ITB hits 
system.cpu14.itb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu14.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu14.itb.fetch_accesses;1270985;2181480;15556;112012;102844;5658;ITB accesses 
system.cpu14.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu14.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu14.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu14.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu14.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu14.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu14.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu14.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu14.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu14.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu14.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu14.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu14.numCycles;644632528;1014355470;7031249;49902348;44531394;2441249;number of cpu cycles simulated 
system.cpu14.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu14.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu14.committedInsts;16481712;43824008;312764;2196076;2232495;116602;Number of instructions committed 
system.cpu14.committedOps;16481712;43824008;312764;2196076;2232495;116602;Number of ops (including micro ops) committed 
system.cpu14.num_int_alu_accesses;15953881;42770523;305028;2142744;2180091;113716;Number of integer alu accesses 
system.cpu14.num_fp_alu_accesses;1880;2010;134;0;0;134;Number of float alu accesses 
system.cpu14.num_func_calls;631411;1623074;11712;80846;78212;4318;number of times a function call or return occured 
system.cpu14.num_conditional_control_insts;1617334;4410724;30534;224323;255398;12266;number of instructions that are conditional controls 
system.cpu14.num_int_insts;15953881;42770523;305028;2142744;2180091;113716;number of integer instructions 
system.cpu14.num_fp_insts;1880;2010;134;0;0;134;number of float instructions 
system.cpu14.num_int_register_reads;21844389;59529587;424383;2975003;3034502;157393;number of times the integer registers were read 
system.cpu14.num_int_register_writes;12711324;34465500;246387;1722798;1734825;91038;number of times the integer registers were written 
system.cpu14.num_fp_register_reads;956;990;66;0;0;66;number of times the floating registers were read 
system.cpu14.num_fp_register_writes;964;1020;68;0;0;68;number of times the floating registers were written 
system.cpu14.num_mem_refs;5069390;12494391;89244;630926;633835;33790;number of memory refs 
system.cpu14.num_load_insts;3613022;9194946;65343;464540;471337;24923;Number of load instructions 
system.cpu14.num_store_insts;1456368;3299445;23901;166386;162498;8867;Number of store instructions 
system.cpu14.num_idle_cycles;599288115.572195;896798355.325497;6182102.462071;43969654.046602;38497989.626306;2129143.899877;Number of idle cycles 
system.cpu14.num_busy_cycles;45344412.427805;117557114.674503;849146.537929;5932693.953398;6033404.373694;312105.100123;Number of busy cycles 
system.cpu14.not_idle_fraction;0.070341;0.115893;0.120768;0.118886;0.135487;0.127846;Percentage of non-idle cycles 
system.cpu14.idle_fraction;0.929659;0.884107;0.879232;0.881114;0.864513;0.872154;Percentage of idle cycles 
system.cpu14.Branches;2562893;6722409;47360;339791;368148;18483;Number of branches fetched 
system.cpu14.op_class::No_OpClass;55769;103765;713;5160;5078;262;Class of executed instruction 
system.cpu14.op_class::IntAlu;10816976;30235134;215681;1509656;1546395;79924;Class of executed instruction 
system.cpu14.op_class::IntMult;64181;180894;1289;8969;8756;463;Class of executed instruction 
system.cpu14.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatAdd;92;60;4;0;0;4;Class of executed instruction 
system.cpu14.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::MemRead;3655249;9262446;65872;468419;475226;25142;Class of executed instruction 
system.cpu14.op_class::MemWrite;1456386;3299475;23903;166386;162498;8869;Class of executed instruction 
system.cpu14.op_class::IprAccess;433051;742234;5302;37486;34542;1938;Class of executed instruction 
system.cpu14.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::total;16481712;43824008;312764;2196076;2232495;116602;Class of executed instruction 
system.cpu14.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu14.kern.inst.quiesce;9068;10459;74;569;521;26;number of quiesce instructions executed 
system.cpu14.kern.inst.hwrei;106517;183060;1300;9102;8378;474;number of hwrei instructions executed 
system.cpu14.kern.ipl_count::0;24154;42031;298;2109;1906;109;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::22;6000;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::30;87;87;2;67;70;1;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::31;64231;109412;782;5384;5020;286;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::total;94472;161917;1154;8071;7452;421;number of times we switched to this ipl 
system.cpu14.kern.ipl_good::0;24154;42031;298;2109;1906;109;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::22;6000;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::30;87;87;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::31;24067;41944;296;2042;1836;108;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::total;54308;94449;668;4729;4268;243;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_ticks::0;5658831750000;9771143260000;67486780000;480346770000;427631720000;23073810000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::22;21790660000;36161160000;260820000;1825140000;1630640000;90420000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::30;869850000;866660000;21030000;671200000;699220000;10380000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::31;764832740000;335383620000;2543860000;16180370000;15352360000;1237880000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::total;6446325000000;10143554700000;70312490000;499023480000;445313940000;24412490000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::31;0.374694;0.383358;0.378517;0.379272;0.365737;0.377622;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::total;0.574858;0.583317;0.578856;0.585925;0.572732;0.577197;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::swpctx;28;30;2;;;2;number of callpals executed 
system.cpu14.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu14.kern.callpal::swpipl;82297;140969;1006;6915;6400;369;number of callpals executed 
system.cpu14.kern.callpal::rdps;12001;21113;144;1031;926;51;number of callpals executed 
system.cpu14.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu14.kern.callpal::rti;6087;10474;74;578;526;26;number of callpals executed 
system.cpu14.kern.callpal::rdunique;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::total;100428;172586;1226;8524;7852;448;number of callpals executed 
system.cpu14.kern.mode_switch::kernel;6117;10504;76;578;526;28;number of protection mode switches 
system.cpu14.kern.mode_switch::user;0;0;0;0;0;0;number of protection mode switches 
system.cpu14.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu14.kern.mode_switch_good::kernel;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::user;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::total;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu14.kern.mode_ticks::kernel;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu14.kern.mode_ticks::user;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu14.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu14.kern.swap_context;29;30;2;0;0;2;number of times the context was actually changed 
system.cpu14.icache.tags.replacements;23879;80289;615;3820;3449;312;number of replacements 
system.cpu14.icache.tags.tagsinuse;392.977524;451.475428;461;461;461;461;Cycle average of tags in use 
system.cpu14.icache.tags.total_refs;8896705;31341471;1607527;743382;885803;21575862;Total number of references to valid blocks. 
system.cpu14.icache.tags.sampled_refs;23879;80289;615;3820;3449;773;Sample count of references to valid blocks. 
system.cpu14.icache.tags.avg_refs;372.574438;390.358218;2613.865041;194.602618;256.828936;27911.852523;Average number of references to valid blocks. 
system.cpu14.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu14.icache.tags.occ_blocks::cpu14.inst;392.977524;451.475428;461;461;461;461;Average occupied blocks per requestor 
system.cpu14.icache.tags.occ_percent::cpu14.inst;0.767534;0.881788;0.900391;0.900391;0.900391;0.900391;Average percentage of cache occupancy 
system.cpu14.icache.tags.occ_percent::total;0.767534;0.881788;0.900391;0.900391;0.900391;0.900391;Average percentage of cache occupancy 
system.cpu14.icache.tags.occ_task_id_blocks::1024;442;461;461;461;461;461;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::3;15;13;12;15;5;63;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::4;425;446;447;444;447;396;Occupied blocks per task id 
system.cpu14.icache.tags.occ_task_id_percent::1024;0.863281;0.900391;0.900391;0.900391;0.900391;0.900391;Percentage of cache occupancy per task id 
system.cpu14.icache.tags.tag_accesses;32987752;87728324;626143;4395972;4468439;233516;Number of tag accesses 
system.cpu14.icache.tags.data_accesses;32987752;87728324;626143;4395972;4468439;233516;Number of data accesses 
system.cpu14.icache.ReadReq_hits::cpu14.inst;16457384;43743700;312149;2192256;2229046;116290;number of ReadReq hits 
system.cpu14.icache.ReadReq_hits::total;16457384;43743700;312149;2192256;2229046;116290;number of ReadReq hits 
system.cpu14.icache.demand_hits::cpu14.inst;16457384;43743700;312149;2192256;2229046;116290;number of demand (read+write) hits 
system.cpu14.icache.demand_hits::total;16457384;43743700;312149;2192256;2229046;116290;number of demand (read+write) hits 
system.cpu14.icache.overall_hits::cpu14.inst;16457384;43743700;312149;2192256;2229046;116290;number of overall hits 
system.cpu14.icache.overall_hits::total;16457384;43743700;312149;2192256;2229046;116290;number of overall hits 
system.cpu14.icache.ReadReq_misses::cpu14.inst;24328;80308;615;3820;3449;312;number of ReadReq misses 
system.cpu14.icache.ReadReq_misses::total;24328;80308;615;3820;3449;312;number of ReadReq misses 
system.cpu14.icache.demand_misses::cpu14.inst;24328;80308;615;3820;3449;312;number of demand (read+write) misses 
system.cpu14.icache.demand_misses::total;24328;80308;615;3820;3449;312;number of demand (read+write) misses 
system.cpu14.icache.overall_misses::cpu14.inst;24328;80308;615;3820;3449;312;number of overall misses 
system.cpu14.icache.overall_misses::total;24328;80308;615;3820;3449;312;number of overall misses 
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst;2502604500;8542159999;64785750;410686750;383304000;32475500;number of ReadReq miss cycles 
system.cpu14.icache.ReadReq_miss_latency::total;2502604500;8542159999;64785750;410686750;383304000;32475500;number of ReadReq miss cycles 
system.cpu14.icache.demand_miss_latency::cpu14.inst;2502604500;8542159999;64785750;410686750;383304000;32475500;number of demand (read+write) miss cycles 
system.cpu14.icache.demand_miss_latency::total;2502604500;8542159999;64785750;410686750;383304000;32475500;number of demand (read+write) miss cycles 
system.cpu14.icache.overall_miss_latency::cpu14.inst;2502604500;8542159999;64785750;410686750;383304000;32475500;number of overall miss cycles 
system.cpu14.icache.overall_miss_latency::total;2502604500;8542159999;64785750;410686750;383304000;32475500;number of overall miss cycles 
system.cpu14.icache.ReadReq_accesses::cpu14.inst;16481712;43824008;312764;2196076;2232495;116602;number of ReadReq accesses(hits+misses) 
system.cpu14.icache.ReadReq_accesses::total;16481712;43824008;312764;2196076;2232495;116602;number of ReadReq accesses(hits+misses) 
system.cpu14.icache.demand_accesses::cpu14.inst;16481712;43824008;312764;2196076;2232495;116602;number of demand (read+write) accesses 
system.cpu14.icache.demand_accesses::total;16481712;43824008;312764;2196076;2232495;116602;number of demand (read+write) accesses 
system.cpu14.icache.overall_accesses::cpu14.inst;16481712;43824008;312764;2196076;2232495;116602;number of overall (read+write) accesses 
system.cpu14.icache.overall_accesses::total;16481712;43824008;312764;2196076;2232495;116602;number of overall (read+write) accesses 
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;miss rate for ReadReq accesses 
system.cpu14.icache.ReadReq_miss_rate::total;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;miss rate for ReadReq accesses 
system.cpu14.icache.demand_miss_rate::cpu14.inst;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;miss rate for demand accesses 
system.cpu14.icache.demand_miss_rate::total;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;miss rate for demand accesses 
system.cpu14.icache.overall_miss_rate::cpu14.inst;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;miss rate for overall accesses 
system.cpu14.icache.overall_miss_rate::total;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;miss rate for overall accesses 
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst;102869.306971;106367.485170;105342.682927;107509.620419;111134.821687;104088.141026;average ReadReq miss latency 
system.cpu14.icache.ReadReq_avg_miss_latency::total;102869.306971;106367.485170;105342.682927;107509.620419;111134.821687;104088.141026;average ReadReq miss latency 
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst;102869.306971;106367.485170;105342.682927;107509.620419;111134.821687;104088.141026;average overall miss latency 
system.cpu14.icache.demand_avg_miss_latency::total;102869.306971;106367.485170;105342.682927;107509.620419;111134.821687;104088.141026;average overall miss latency 
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst;102869.306971;106367.485170;105342.682927;107509.620419;111134.821687;104088.141026;average overall miss latency 
system.cpu14.icache.overall_avg_miss_latency::total;102869.306971;106367.485170;105342.682927;107509.620419;111134.821687;104088.141026;average overall miss latency 
system.cpu14.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu14.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst;24328;80308;615;3820;3449;312;number of ReadReq MSHR misses 
system.cpu14.icache.ReadReq_mshr_misses::total;24328;80308;615;3820;3449;312;number of ReadReq MSHR misses 
system.cpu14.icache.demand_mshr_misses::cpu14.inst;24328;80308;615;3820;3449;312;number of demand (read+write) MSHR misses 
system.cpu14.icache.demand_mshr_misses::total;24328;80308;615;3820;3449;312;number of demand (read+write) MSHR misses 
system.cpu14.icache.overall_mshr_misses::cpu14.inst;24328;80308;615;3820;3449;312;number of overall MSHR misses 
system.cpu14.icache.overall_mshr_misses::total;24328;80308;615;3820;3449;312;number of overall MSHR misses 
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst;1875315500;6475056001;48841250;312653250;294688000;24508500;number of ReadReq MSHR miss cycles 
system.cpu14.icache.ReadReq_mshr_miss_latency::total;1875315500;6475056001;48841250;312653250;294688000;24508500;number of ReadReq MSHR miss cycles 
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst;1875315500;6475056001;48841250;312653250;294688000;24508500;number of demand (read+write) MSHR miss cycles 
system.cpu14.icache.demand_mshr_miss_latency::total;1875315500;6475056001;48841250;312653250;294688000;24508500;number of demand (read+write) MSHR miss cycles 
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst;1875315500;6475056001;48841250;312653250;294688000;24508500;number of overall MSHR miss cycles 
system.cpu14.icache.overall_mshr_miss_latency::total;1875315500;6475056001;48841250;312653250;294688000;24508500;number of overall MSHR miss cycles 
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;mshr miss rate for ReadReq accesses 
system.cpu14.icache.ReadReq_mshr_miss_rate::total;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;mshr miss rate for ReadReq accesses 
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;mshr miss rate for demand accesses 
system.cpu14.icache.demand_mshr_miss_rate::total;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;mshr miss rate for demand accesses 
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;mshr miss rate for overall accesses 
system.cpu14.icache.overall_mshr_miss_rate::total;0.001476;0.001833;0.001966;0.001739;0.001545;0.002676;mshr miss rate for overall accesses 
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst;77084.655541;80627.783048;79416.666667;81846.400524;85441.577269;78552.884615;average ReadReq mshr miss latency 
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total;77084.655541;80627.783048;79416.666667;81846.400524;85441.577269;78552.884615;average ReadReq mshr miss latency 
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst;77084.655541;80627.783048;79416.666667;81846.400524;85441.577269;78552.884615;average overall mshr miss latency 
system.cpu14.icache.demand_avg_mshr_miss_latency::total;77084.655541;80627.783048;79416.666667;81846.400524;85441.577269;78552.884615;average overall mshr miss latency 
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst;77084.655541;80627.783048;79416.666667;81846.400524;85441.577269;78552.884615;average overall mshr miss latency 
system.cpu14.icache.overall_avg_mshr_miss_latency::total;77084.655541;80627.783048;79416.666667;81846.400524;85441.577269;78552.884615;average overall mshr miss latency 
system.cpu14.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu14.dcache.tags.replacements;122269;437133;3321;22155;21125;1204;number of replacements 
system.cpu14.dcache.tags.tagsinuse;490.791057;648.024493;670.384790;649.837772;610.144865;597.398896;Cycle average of tags in use 
system.cpu14.dcache.tags.total_refs;1921175;6104285;12002;101875;100520;9510940;Total number of references to valid blocks. 
system.cpu14.dcache.tags.sampled_refs;122269;437133;3321;22155;21125;1798;Sample count of references to valid blocks. 
system.cpu14.dcache.tags.avg_refs;15.712691;13.964366;3.613972;4.598285;4.758343;5289.733037;Average number of references to valid blocks. 
system.cpu14.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu14.dcache.tags.occ_blocks::cpu14.data;490.791057;648.024493;670.384790;649.837772;610.144865;597.398896;Average occupied blocks per requestor 
system.cpu14.dcache.tags.occ_percent::cpu14.data;0.479288;0.632836;0.654673;0.634607;0.595845;0.583397;Average percentage of cache occupancy 
system.cpu14.dcache.tags.occ_percent::total;0.479288;0.632836;0.654673;0.634607;0.595845;0.583397;Average percentage of cache occupancy 
system.cpu14.dcache.tags.occ_task_id_blocks::1024;647;667;665;636;590;594;Occupied blocks per task id 
system.cpu14.dcache.tags.age_task_id_blocks_1024::3;13;14;10;11;4;10;Occupied blocks per task id 
system.cpu14.dcache.tags.age_task_id_blocks_1024::4;634;653;655;625;580;584;Occupied blocks per task id 
system.cpu14.dcache.tags.occ_task_id_percent::1024;0.631836;0.651367;0.649414;0.621094;0.576172;0.580078;Percentage of cache occupancy per task id 
system.cpu14.dcache.tags.tag_accesses;10286269;25469876;182147;1286027;1292886;68962;Number of tag accesses 
system.cpu14.dcache.tags.data_accesses;10286269;25469876;182147;1286027;1292886;68962;Number of data accesses 
system.cpu14.dcache.ReadReq_hits::cpu14.data;3358715;8639506;60719;435596;438245;23066;number of ReadReq hits 
system.cpu14.dcache.ReadReq_hits::total;3358715;8639506;60719;435596;438245;23066;number of ReadReq hits 
system.cpu14.dcache.WriteReq_hits::cpu14.data;1392037;3212935;23175;161782;156326;8547;number of WriteReq hits 
system.cpu14.dcache.WriteReq_hits::total;1392037;3212935;23175;161782;156326;8547;number of WriteReq hits 
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data;42232;33905;395;2057;3287;197;number of LoadLockedReq hits 
system.cpu14.dcache.LoadLockedReq_hits::total;42232;33905;395;2057;3287;197;number of LoadLockedReq hits 
system.cpu14.dcache.StoreCondReq_hits::cpu14.data;14387;21257;181;1218;1103;79;number of StoreCondReq hits 
system.cpu14.dcache.StoreCondReq_hits::total;14387;21257;181;1218;1103;79;number of StoreCondReq hits 
system.cpu14.dcache.demand_hits::cpu14.data;4750752;11852441;83894;597378;594571;31613;number of demand (read+write) hits 
system.cpu14.dcache.demand_hits::total;4750752;11852441;83894;597378;594571;31613;number of demand (read+write) hits 
system.cpu14.dcache.overall_hits::cpu14.data;4750752;11852441;83894;597378;594571;31613;number of overall hits 
system.cpu14.dcache.overall_hits::total;4750752;11852441;83894;597378;594571;31613;number of overall hits 
system.cpu14.dcache.ReadReq_misses::cpu14.data;209750;519704;4201;26703;29515;1647;number of ReadReq misses 
system.cpu14.dcache.ReadReq_misses::total;209750;519704;4201;26703;29515;1647;number of ReadReq misses 
system.cpu14.dcache.WriteReq_misses::cpu14.data;10205;30148;160;1230;1622;62;number of WriteReq misses 
system.cpu14.dcache.WriteReq_misses::total;10205;30148;160;1230;1622;62;number of WriteReq misses 
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data;2245;1831;28;184;290;13;number of LoadLockedReq misses 
system.cpu14.dcache.LoadLockedReq_misses::total;2245;1831;28;184;290;13;number of LoadLockedReq misses 
system.cpu14.dcache.StoreCondReq_misses::cpu14.data;6542;11527;79;647;777;32;number of StoreCondReq misses 
system.cpu14.dcache.StoreCondReq_misses::total;6542;11527;79;647;777;32;number of StoreCondReq misses 
system.cpu14.dcache.demand_misses::cpu14.data;219955;549852;4361;27933;31137;1709;number of demand (read+write) misses 
system.cpu14.dcache.demand_misses::total;219955;549852;4361;27933;31137;1709;number of demand (read+write) misses 
system.cpu14.dcache.overall_misses::cpu14.data;219955;549852;4361;27933;31137;1709;number of overall misses 
system.cpu14.dcache.overall_misses::total;219955;549852;4361;27933;31137;1709;number of overall misses 
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data;17392094885;39630263890;351188662;2285495284;2606168317;141117515;number of ReadReq miss cycles 
system.cpu14.dcache.ReadReq_miss_latency::total;17392094885;39630263890;351188662;2285495284;2606168317;141117515;number of ReadReq miss cycles 
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data;598897510;1769714429;9550879;73635820;98806324;3671455;number of WriteReq miss cycles 
system.cpu14.dcache.WriteReq_miss_latency::total;598897510;1769714429;9550879;73635820;98806324;3671455;number of WriteReq miss cycles 
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data;182506664;210080885;2835245;16783734;23780854;1040748;number of LoadLockedReq miss cycles 
system.cpu14.dcache.LoadLockedReq_miss_latency::total;182506664;210080885;2835245;16783734;23780854;1040748;number of LoadLockedReq miss cycles 
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data;318758022;601358349;4056941;34449550;39383576;1645982;number of StoreCondReq miss cycles 
system.cpu14.dcache.StoreCondReq_miss_latency::total;318758022;601358349;4056941;34449550;39383576;1645982;number of StoreCondReq miss cycles 
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data;65096999;21368999;360000;1900000;6934000;216000;number of StoreCondFailReq miss cycles 
system.cpu14.dcache.StoreCondFailReq_miss_latency::total;65096999;21368999;360000;1900000;6934000;216000;number of StoreCondFailReq miss cycles 
system.cpu14.dcache.demand_miss_latency::cpu14.data;17990992395;41399978319;360739541;2359131104;2704974641;144788970;number of demand (read+write) miss cycles 
system.cpu14.dcache.demand_miss_latency::total;17990992395;41399978319;360739541;2359131104;2704974641;144788970;number of demand (read+write) miss cycles 
system.cpu14.dcache.overall_miss_latency::cpu14.data;17990992395;41399978319;360739541;2359131104;2704974641;144788970;number of overall miss cycles 
system.cpu14.dcache.overall_miss_latency::total;17990992395;41399978319;360739541;2359131104;2704974641;144788970;number of overall miss cycles 
system.cpu14.dcache.ReadReq_accesses::cpu14.data;3568465;9159210;64920;462299;467760;24713;number of ReadReq accesses(hits+misses) 
system.cpu14.dcache.ReadReq_accesses::total;3568465;9159210;64920;462299;467760;24713;number of ReadReq accesses(hits+misses) 
system.cpu14.dcache.WriteReq_accesses::cpu14.data;1402242;3243083;23335;163012;157948;8609;number of WriteReq accesses(hits+misses) 
system.cpu14.dcache.WriteReq_accesses::total;1402242;3243083;23335;163012;157948;8609;number of WriteReq accesses(hits+misses) 
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data;44477;35736;423;2241;3577;210;number of LoadLockedReq accesses(hits+misses) 
system.cpu14.dcache.LoadLockedReq_accesses::total;44477;35736;423;2241;3577;210;number of LoadLockedReq accesses(hits+misses) 
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data;20929;32784;260;1865;1880;111;number of StoreCondReq accesses(hits+misses) 
system.cpu14.dcache.StoreCondReq_accesses::total;20929;32784;260;1865;1880;111;number of StoreCondReq accesses(hits+misses) 
system.cpu14.dcache.demand_accesses::cpu14.data;4970707;12402293;88255;625311;625708;33322;number of demand (read+write) accesses 
system.cpu14.dcache.demand_accesses::total;4970707;12402293;88255;625311;625708;33322;number of demand (read+write) accesses 
system.cpu14.dcache.overall_accesses::cpu14.data;4970707;12402293;88255;625311;625708;33322;number of overall (read+write) accesses 
system.cpu14.dcache.overall_accesses::total;4970707;12402293;88255;625311;625708;33322;number of overall (read+write) accesses 
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data;0.058779;0.056741;0.064710;0.057761;0.063099;0.066645;miss rate for ReadReq accesses 
system.cpu14.dcache.ReadReq_miss_rate::total;0.058779;0.056741;0.064710;0.057761;0.063099;0.066645;miss rate for ReadReq accesses 
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data;0.007278;0.009296;0.006857;0.007545;0.010269;0.007202;miss rate for WriteReq accesses 
system.cpu14.dcache.WriteReq_miss_rate::total;0.007278;0.009296;0.006857;0.007545;0.010269;0.007202;miss rate for WriteReq accesses 
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data;0.050476;0.051237;0.066194;0.082106;0.081074;0.061905;miss rate for LoadLockedReq accesses 
system.cpu14.dcache.LoadLockedReq_miss_rate::total;0.050476;0.051237;0.066194;0.082106;0.081074;0.061905;miss rate for LoadLockedReq accesses 
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data;0.312581;0.351604;0.303846;0.346917;0.413298;0.288288;miss rate for StoreCondReq accesses 
system.cpu14.dcache.StoreCondReq_miss_rate::total;0.312581;0.351604;0.303846;0.346917;0.413298;0.288288;miss rate for StoreCondReq accesses 
system.cpu14.dcache.demand_miss_rate::cpu14.data;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;miss rate for demand accesses 
system.cpu14.dcache.demand_miss_rate::total;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;miss rate for demand accesses 
system.cpu14.dcache.overall_miss_rate::cpu14.data;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;miss rate for overall accesses 
system.cpu14.dcache.overall_miss_rate::total;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;miss rate for overall accesses 
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data;82918.211609;76255.452892;83596.444180;85589.457514;88299.790513;85681.551305;average ReadReq miss latency 
system.cpu14.dcache.ReadReq_avg_miss_latency::total;82918.211609;76255.452892;83596.444180;85589.457514;88299.790513;85681.551305;average ReadReq miss latency 
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data;58686.674179;58700.889910;59692.993750;59866.520325;60916.352651;59217.016129;average WriteReq miss latency 
system.cpu14.dcache.WriteReq_avg_miss_latency::total;58686.674179;58700.889910;59692.993750;59866.520325;60916.352651;59217.016129;average WriteReq miss latency 
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data;81294.727840;114735.600765;101258.750000;91215.945652;82002.944828;80057.538462;average LoadLockedReq miss latency 
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total;81294.727840;114735.600765;101258.750000;91215.945652;82002.944828;80057.538462;average LoadLockedReq miss latency 
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data;48724.858147;52169.545328;51353.683544;53245.054096;50686.712999;51436.937500;average StoreCondReq miss latency 
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total;48724.858147;52169.545328;51353.683544;53245.054096;50686.712999;51436.937500;average StoreCondReq miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data;81793.968744;75292.948501;82719.454483;84456.775284;86873.322446;84721.456992;average overall miss latency 
system.cpu14.dcache.demand_avg_miss_latency::total;81793.968744;75292.948501;82719.454483;84456.775284;86873.322446;84721.456992;average overall miss latency 
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data;81793.968744;75292.948501;82719.454483;84456.775284;86873.322446;84721.456992;average overall miss latency 
system.cpu14.dcache.overall_avg_miss_latency::total;81793.968744;75292.948501;82719.454483;84456.775284;86873.322446;84721.456992;average overall miss latency 
system.cpu14.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu14.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu14.dcache.writebacks::writebacks;2524;8659;69;412;394;30;number of writebacks 
system.cpu14.dcache.writebacks::total;2524;8659;69;412;394;30;number of writebacks 
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data;209750;519704;4201;26703;29515;1647;number of ReadReq MSHR misses 
system.cpu14.dcache.ReadReq_mshr_misses::total;209750;519704;4201;26703;29515;1647;number of ReadReq MSHR misses 
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data;10205;30148;160;1230;1622;62;number of WriteReq MSHR misses 
system.cpu14.dcache.WriteReq_mshr_misses::total;10205;30148;160;1230;1622;62;number of WriteReq MSHR misses 
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data;2245;1831;28;184;290;13;number of LoadLockedReq MSHR misses 
system.cpu14.dcache.LoadLockedReq_mshr_misses::total;2245;1831;28;184;290;13;number of LoadLockedReq MSHR misses 
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data;6540;11525;79;645;777;32;number of StoreCondReq MSHR misses 
system.cpu14.dcache.StoreCondReq_mshr_misses::total;6540;11525;79;645;777;32;number of StoreCondReq MSHR misses 
system.cpu14.dcache.demand_mshr_misses::cpu14.data;219955;549852;4361;27933;31137;1709;number of demand (read+write) MSHR misses 
system.cpu14.dcache.demand_mshr_misses::total;219955;549852;4361;27933;31137;1709;number of demand (read+write) MSHR misses 
system.cpu14.dcache.overall_mshr_misses::cpu14.data;219955;549852;4361;27933;31137;1709;number of overall MSHR misses 
system.cpu14.dcache.overall_mshr_misses::total;219955;549852;4361;27933;31137;1709;number of overall MSHR misses 
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data;11941576115;27404933110;247196338;1638788716;1859664683;99213485;number of ReadReq MSHR miss cycles 
system.cpu14.dcache.ReadReq_mshr_miss_latency::total;11941576115;27404933110;247196338;1638788716;1859664683;99213485;number of ReadReq MSHR miss cycles 
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data;277676490;852143571;4664121;36219180;52812676;1786545;number of WriteReq MSHR miss cycles 
system.cpu14.dcache.WriteReq_mshr_miss_latency::total;277676490;852143571;4664121;36219180;52812676;1786545;number of WriteReq MSHR miss cycles 
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data;127434336;161862115;2111755;12224266;16639146;711252;number of LoadLockedReq MSHR miss cycles 
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total;127434336;161862115;2111755;12224266;16639146;711252;number of LoadLockedReq MSHR miss cycles 
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data;151535978;241666651;1806059;16009450;19580424;813018;number of StoreCondReq MSHR miss cycles 
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total;151535978;241666651;1806059;16009450;19580424;813018;number of StoreCondReq MSHR miss cycles 
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data;46760001;15110001;250000;1350000;5130000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total;46760001;15110001;250000;1350000;5130000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data;12219252605;28257076681;251860459;1675007896;1912477359;101000030;number of demand (read+write) MSHR miss cycles 
system.cpu14.dcache.demand_mshr_miss_latency::total;12219252605;28257076681;251860459;1675007896;1912477359;101000030;number of demand (read+write) MSHR miss cycles 
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data;12219252605;28257076681;251860459;1675007896;1912477359;101000030;number of overall MSHR miss cycles 
system.cpu14.dcache.overall_mshr_miss_latency::total;12219252605;28257076681;251860459;1675007896;1912477359;101000030;number of overall MSHR miss cycles 
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency::cpu14.data;18214000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency::total;18214000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency::cpu14.data;4912124000;6381754000;56948000;386633000;356102000;19669000;number of WriteReq MSHR uncacheable cycles 
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency::total;4912124000;6381754000;56948000;386633000;356102000;19669000;number of WriteReq MSHR uncacheable cycles 
system.cpu14.dcache.overall_mshr_uncacheable_latency::cpu14.data;4930338000;6381754000;56948000;386633000;356102000;19669000;number of overall MSHR uncacheable cycles 
system.cpu14.dcache.overall_mshr_uncacheable_latency::total;4930338000;6381754000;56948000;386633000;356102000;19669000;number of overall MSHR uncacheable cycles 
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data;0.058779;0.056741;0.064710;0.057761;0.063099;0.066645;mshr miss rate for ReadReq accesses 
system.cpu14.dcache.ReadReq_mshr_miss_rate::total;0.058779;0.056741;0.064710;0.057761;0.063099;0.066645;mshr miss rate for ReadReq accesses 
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data;0.007278;0.009296;0.006857;0.007545;0.010269;0.007202;mshr miss rate for WriteReq accesses 
system.cpu14.dcache.WriteReq_mshr_miss_rate::total;0.007278;0.009296;0.006857;0.007545;0.010269;0.007202;mshr miss rate for WriteReq accesses 
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data;0.050476;0.051237;0.066194;0.082106;0.081074;0.061905;mshr miss rate for LoadLockedReq accesses 
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total;0.050476;0.051237;0.066194;0.082106;0.081074;0.061905;mshr miss rate for LoadLockedReq accesses 
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data;0.312485;0.351543;0.303846;0.345845;0.413298;0.288288;mshr miss rate for StoreCondReq accesses 
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total;0.312485;0.351543;0.303846;0.345845;0.413298;0.288288;mshr miss rate for StoreCondReq accesses 
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;mshr miss rate for demand accesses 
system.cpu14.dcache.demand_mshr_miss_rate::total;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;mshr miss rate for demand accesses 
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;mshr miss rate for overall accesses 
system.cpu14.dcache.overall_mshr_miss_rate::total;0.044250;0.044335;0.049414;0.044671;0.049763;0.051287;mshr miss rate for overall accesses 
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data;56932.424863;52731.811012;58842.260890;61370.958918;63007.443097;60238.910140;average ReadReq mshr miss latency 
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total;56932.424863;52731.811012;58842.260890;61370.958918;63007.443097;60238.910140;average ReadReq mshr miss latency 
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data;27209.847134;28265.343340;29150.756250;29446.487805;32560.219482;28815.241935;average WriteReq mshr miss latency 
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total;27209.847134;28265.343340;29150.756250;29446.487805;32560.219482;28815.241935;average WriteReq mshr miss latency 
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data;56763.624053;88400.936647;75419.821429;66436.228261;57376.365517;54711.692308;average LoadLockedReq mshr miss latency 
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56763.624053;88400.936647;75419.821429;66436.228261;57376.365517;54711.692308;average LoadLockedReq mshr miss latency 
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data;23170.638838;20968.906811;22861.506329;24820.852713;25200.030888;25406.812500;average StoreCondReq mshr miss latency 
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total;23170.638838;20968.906811;22861.506329;24820.852713;25200.030888;25406.812500;average StoreCondReq mshr miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data;55553.420495;51390.331727;57752.914240;59965.198726;61421.375181;59098.905793;average overall mshr miss latency 
system.cpu14.dcache.demand_avg_mshr_miss_latency::total;55553.420495;51390.331727;57752.914240;59965.198726;61421.375181;59098.905793;average overall mshr miss latency 
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data;55553.420495;51390.331727;57752.914240;59965.198726;61421.375181;59098.905793;average overall mshr miss latency 
system.cpu14.dcache.overall_avg_mshr_miss_latency::total;55553.420495;51390.331727;57752.914240;59965.198726;61421.375181;59098.905793;average overall mshr miss latency 
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu14.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu14.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu15.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu15.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu15.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu15.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu15.dtb.read_hits;3605822;22485591;38927;468252;463546;26149;DTB read hits 
system.cpu15.dtb.read_misses;0;641;0;0;0;0;DTB read misses 
system.cpu15.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu15.dtb.read_accesses;0;209338;0;0;0;0;DTB read accesses 
system.cpu15.dtb.write_hits;1448677;7810685;16673;165940;161908;8840;DTB write hits 
system.cpu15.dtb.write_misses;0;536;0;0;0;0;DTB write misses 
system.cpu15.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu15.dtb.write_accesses;0;72461;0;0;0;0;DTB write accesses 
system.cpu15.dtb.data_hits;5054499;30296276;55600;634192;625454;34989;DTB hits 
system.cpu15.dtb.data_misses;0;1177;0;0;0;0;DTB misses 
system.cpu15.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu15.dtb.data_accesses;0;281799;0;0;0;0;DTB accesses 
system.cpu15.itb.fetch_hits;1270169;4515919;15412;112012;102844;5640;ITB hits 
system.cpu15.itb.fetch_misses;0;36;0;0;0;0;ITB misses 
system.cpu15.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu15.itb.fetch_accesses;1270169;4515955;15412;112012;102844;5640;ITB accesses 
system.cpu15.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu15.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu15.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu15.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu15.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu15.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu15.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu15.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu15.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu15.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu15.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu15.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu15.numCycles;644632524;1014355474;7031242;49902351;44531397;2441250;number of cpu cycles simulated 
system.cpu15.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu15.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu15.committedInsts;16459176;104504402;178527;2203513;2216212;119071;Number of instructions committed 
system.cpu15.committedOps;16459176;104504402;178527;2203513;2216212;119071;Number of ops (including micro ops) committed 
system.cpu15.num_int_alu_accesses;15930495;102211277;172629;2150024;2163871;116185;Number of integer alu accesses 
system.cpu15.num_fp_alu_accesses;1880;782042;134;0;0;134;Number of float alu accesses 
system.cpu15.num_func_calls;630791;3763298;6970;80838;78212;4316;number of times a function call or return occured 
system.cpu15.num_conditional_control_insts;1611589;11797625;16304;228093;247425;13514;number of instructions that are conditional controls 
system.cpu15.num_int_insts;15930495;102211277;172629;2150024;2163871;116185;number of integer instructions 
system.cpu15.num_fp_insts;1880;782042;134;0;0;134;number of float instructions 
system.cpu15.num_int_register_reads;21814692;142896316;237094;2981939;3017894;159854;number of times the integer registers were read 
system.cpu15.num_int_register_writes;12694877;80728693;137705;1726341;1726576;92261;number of times the integer registers were written 
system.cpu15.num_fp_register_reads;956;558291;66;0;0;66;number of times the floating registers were read 
system.cpu15.num_fp_register_writes;964;486342;68;0;0;68;number of times the floating registers were written 
system.cpu15.num_mem_refs;5060812;30381787;55690;634770;625980;35031;number of memory refs 
system.cpu15.num_load_insts;3605966;22527304;38937;468252;463546;26159;Number of load instructions 
system.cpu15.num_store_insts;1454846;7854483;16753;166518;162434;8872;Number of store instructions 
system.cpu15.num_idle_cycles;599369129.071182;729163339.178750;6538439.991782;43944349.895141;38547421.063038;2122619.394031;Number of idle cycles 
system.cpu15.num_busy_cycles;45263394.928818;285192134.821250;492802.008218;5958001.104859;5983975.936962;318630.605969;Number of busy cycles 
system.cpu15.not_idle_fraction;0.070216;0.281156;0.070087;0.119393;0.134377;0.130519;Percentage of non-idle cycles 
system.cpu15.idle_fraction;0.929784;0.718844;0.929913;0.880607;0.865623;0.869481;Percentage of idle cycles 
system.cpu15.Branches;2557487;17003188;26609;343714;360110;19735;Number of branches fetched 
system.cpu15.op_class::No_OpClass;55731;209100;681;5156;5076;260;Class of executed instruction 
system.cpu15.op_class::IntAlu;10803443;71990544;115698;1513254;1537965;81164;Class of executed instruction 
system.cpu15.op_class::IntMult;64091;382000;696;8968;8758;463;Class of executed instruction 
system.cpu15.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatAdd;92;109714;4;0;0;4;Class of executed instruction 
system.cpu15.op_class::FloatCmp;0;10631;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatCvt;0;3845;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatMult;0;26015;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatDiv;8;5030;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::MemRead;3648172;22733647;39455;472131;467436;26376;Class of executed instruction 
system.cpu15.op_class::MemWrite;1454864;7868490;16755;166518;162435;8874;Class of executed instruction 
system.cpu15.op_class::IprAccess;432775;1166563;5238;37486;34542;1930;Class of executed instruction 
system.cpu15.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::total;16459176;104505579;178527;2203513;2216212;119071;Class of executed instruction 
system.cpu15.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu15.kern.inst.quiesce;9086;11642;74;569;523;26;number of quiesce instructions executed 
system.cpu15.kern.inst.hwrei;106449;260577;1284;9102;8378;472;number of hwrei instructions executed 
system.cpu15.kern.ipl_count::0;24141;67365;299;2109;1906;108;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::22;5996;10411;72;511;456;25;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::30;87;4048;2;67;70;1;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::31;64188;136758;765;5384;5020;285;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::total;94412;218582;1138;8071;7452;419;number of times we switched to this ipl 
system.cpu15.kern.ipl_good::0;24141;67365;299;2109;1906;108;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::22;5996;10411;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::30;87;4048;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::31;24054;63341;297;2042;1836;107;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::total;54278;145165;670;4729;4268;241;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_ticks::0;5655021780000;7818310860000;67519320000;480221450000;428097800000;23008560000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::22;21684830000;37268980000;256140000;1822930000;1619630000;90060000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::30;868080000;28209510000;20200000;669230000;692770000;10070000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::31;768750270000;2259765390000;2516760000;16309900000;14903770000;1303810000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::total;6446324960000;10143554740000;70312420000;499023510000;445313970000;24412500000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::31;0.374743;0.463161;0.388235;0.379272;0.365737;0.375439;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::total;0.574906;0.664121;0.588752;0.585925;0.572732;0.575179;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::swpctx;28;8071;2;;;2;number of callpals executed 
system.cpu15.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu15.kern.callpal::swpipl;82245;183442;990;6915;6400;367;number of callpals executed 
system.cpu15.kern.callpal::rdps;11993;21331;144;1031;926;51;number of callpals executed 
system.cpu15.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu15.kern.callpal::rti;6083;20705;74;578;526;26;number of callpals executed 
system.cpu15.kern.callpal::rdunique;1;505;;;;;number of callpals executed 
system.cpu15.kern.callpal::total;100364;244929;1210;8524;7852;446;number of callpals executed 
system.cpu15.kern.mode_switch::kernel;6113;28776;76;578;526;28;number of protection mode switches 
system.cpu15.kern.mode_switch::user;0;6323;0;0;0;0;number of protection mode switches 
system.cpu15.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu15.kern.mode_switch_good::kernel;0;0.219732;0;0;0;0;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::total;0;0.360295;0;0;0;0;fraction of useful protection mode switches 
system.cpu15.kern.mode_ticks::kernel;0;16459363030000;0;0;0;0;number of ticks spent at the given mode 
system.cpu15.kern.mode_ticks::user;0;32114390000;0;0;0;0;number of ticks spent at the given mode 
system.cpu15.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu15.kern.swap_context;29;8071;2;0;0;2;number of times the context was actually changed 
system.cpu15.icache.tags.replacements;23871;581345;494;3827;3445;308;number of replacements 
system.cpu15.icache.tags.tagsinuse;390.948267;505.307786;512;512;512;512;Cycle average of tags in use 
system.cpu15.icache.tags.total_refs;9172992;97087489;437940;689442;875078;16805328;Total number of references to valid blocks. 
system.cpu15.icache.tags.sampled_refs;23871;581345;494;3827;3445;820;Sample count of references to valid blocks. 
system.cpu15.icache.tags.avg_refs;384.273470;167.004944;886.518219;180.152077;254.013933;20494.302439;Average number of references to valid blocks. 
system.cpu15.icache.tags.warmup_cycle;0;16489788546250;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu15.icache.tags.occ_blocks::cpu15.inst;390.948267;505.307786;512;512;512;512;Average occupied blocks per requestor 
system.cpu15.icache.tags.occ_percent::cpu15.inst;0.763571;0.986929;1;1;1;1;Average percentage of cache occupancy 
system.cpu15.icache.tags.occ_percent::total;0.763571;0.986929;1;1;1;1;Average percentage of cache occupancy 
system.cpu15.icache.tags.occ_task_id_blocks::1024;440;512;512;512;512;512;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::3;15;;12;15;5;12;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::4;423;510;498;495;498;498;Occupied blocks per task id 
system.cpu15.icache.tags.occ_task_id_percent::1024;0.859375;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu15.icache.tags.tag_accesses;32942670;209592575;357548;4410853;4435869;238450;Number of tag accesses 
system.cpu15.icache.tags.data_accesses;32942670;209592575;357548;4410853;4435869;238450;Number of data accesses 
system.cpu15.icache.ReadReq_hits::cpu15.inst;16434858;103924162;178033;2199686;2212767;118763;number of ReadReq hits 
system.cpu15.icache.ReadReq_hits::total;16434858;103924162;178033;2199686;2212767;118763;number of ReadReq hits 
system.cpu15.icache.demand_hits::cpu15.inst;16434858;103924162;178033;2199686;2212767;118763;number of demand (read+write) hits 
system.cpu15.icache.demand_hits::total;16434858;103924162;178033;2199686;2212767;118763;number of demand (read+write) hits 
system.cpu15.icache.overall_hits::cpu15.inst;16434858;103924162;178033;2199686;2212767;118763;number of overall hits 
system.cpu15.icache.overall_hits::total;16434858;103924162;178033;2199686;2212767;118763;number of overall hits 
system.cpu15.icache.ReadReq_misses::cpu15.inst;24318;581417;494;3827;3445;308;number of ReadReq misses 
system.cpu15.icache.ReadReq_misses::total;24318;581417;494;3827;3445;308;number of ReadReq misses 
system.cpu15.icache.demand_misses::cpu15.inst;24318;581417;494;3827;3445;308;number of demand (read+write) misses 
system.cpu15.icache.demand_misses::total;24318;581417;494;3827;3445;308;number of demand (read+write) misses 
system.cpu15.icache.overall_misses::cpu15.inst;24318;581417;494;3827;3445;308;number of overall misses 
system.cpu15.icache.overall_misses::total;24318;581417;494;3827;3445;308;number of overall misses 
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst;2543540000;57606847989;51040000;413025250;385175750;30909500;number of ReadReq miss cycles 
system.cpu15.icache.ReadReq_miss_latency::total;2543540000;57606847989;51040000;413025250;385175750;30909500;number of ReadReq miss cycles 
system.cpu15.icache.demand_miss_latency::cpu15.inst;2543540000;57606847989;51040000;413025250;385175750;30909500;number of demand (read+write) miss cycles 
system.cpu15.icache.demand_miss_latency::total;2543540000;57606847989;51040000;413025250;385175750;30909500;number of demand (read+write) miss cycles 
system.cpu15.icache.overall_miss_latency::cpu15.inst;2543540000;57606847989;51040000;413025250;385175750;30909500;number of overall miss cycles 
system.cpu15.icache.overall_miss_latency::total;2543540000;57606847989;51040000;413025250;385175750;30909500;number of overall miss cycles 
system.cpu15.icache.ReadReq_accesses::cpu15.inst;16459176;104505579;178527;2203513;2216212;119071;number of ReadReq accesses(hits+misses) 
system.cpu15.icache.ReadReq_accesses::total;16459176;104505579;178527;2203513;2216212;119071;number of ReadReq accesses(hits+misses) 
system.cpu15.icache.demand_accesses::cpu15.inst;16459176;104505579;178527;2203513;2216212;119071;number of demand (read+write) accesses 
system.cpu15.icache.demand_accesses::total;16459176;104505579;178527;2203513;2216212;119071;number of demand (read+write) accesses 
system.cpu15.icache.overall_accesses::cpu15.inst;16459176;104505579;178527;2203513;2216212;119071;number of overall (read+write) accesses 
system.cpu15.icache.overall_accesses::total;16459176;104505579;178527;2203513;2216212;119071;number of overall (read+write) accesses 
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;miss rate for ReadReq accesses 
system.cpu15.icache.ReadReq_miss_rate::total;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;miss rate for ReadReq accesses 
system.cpu15.icache.demand_miss_rate::cpu15.inst;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;miss rate for demand accesses 
system.cpu15.icache.demand_miss_rate::total;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;miss rate for demand accesses 
system.cpu15.icache.overall_miss_rate::cpu15.inst;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;miss rate for overall accesses 
system.cpu15.icache.overall_miss_rate::total;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;miss rate for overall accesses 
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst;104594.950243;99080.088799;103319.838057;107924.026653;111807.184325;100355.519481;average ReadReq miss latency 
system.cpu15.icache.ReadReq_avg_miss_latency::total;104594.950243;99080.088799;103319.838057;107924.026653;111807.184325;100355.519481;average ReadReq miss latency 
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst;104594.950243;99080.088799;103319.838057;107924.026653;111807.184325;100355.519481;average overall miss latency 
system.cpu15.icache.demand_avg_miss_latency::total;104594.950243;99080.088799;103319.838057;107924.026653;111807.184325;100355.519481;average overall miss latency 
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst;104594.950243;99080.088799;103319.838057;107924.026653;111807.184325;100355.519481;average overall miss latency 
system.cpu15.icache.overall_avg_miss_latency::total;104594.950243;99080.088799;103319.838057;107924.026653;111807.184325;100355.519481;average overall miss latency 
system.cpu15.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu15.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst;24318;581417;494;3827;3445;308;number of ReadReq MSHR misses 
system.cpu15.icache.ReadReq_mshr_misses::total;24318;581417;494;3827;3445;308;number of ReadReq MSHR misses 
system.cpu15.icache.demand_mshr_misses::cpu15.inst;24318;581417;494;3827;3445;308;number of demand (read+write) MSHR misses 
system.cpu15.icache.demand_mshr_misses::total;24318;581417;494;3827;3445;308;number of demand (read+write) MSHR misses 
system.cpu15.icache.overall_mshr_misses::cpu15.inst;24318;581417;494;3827;3445;308;number of overall MSHR misses 
system.cpu15.icache.overall_mshr_misses::total;24318;581417;494;3827;3445;308;number of overall MSHR misses 
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst;1904402000;42633572011;38355000;313988750;295867250;23027500;number of ReadReq MSHR miss cycles 
system.cpu15.icache.ReadReq_mshr_miss_latency::total;1904402000;42633572011;38355000;313988750;295867250;23027500;number of ReadReq MSHR miss cycles 
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst;1904402000;42633572011;38355000;313988750;295867250;23027500;number of demand (read+write) MSHR miss cycles 
system.cpu15.icache.demand_mshr_miss_latency::total;1904402000;42633572011;38355000;313988750;295867250;23027500;number of demand (read+write) MSHR miss cycles 
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst;1904402000;42633572011;38355000;313988750;295867250;23027500;number of overall MSHR miss cycles 
system.cpu15.icache.overall_mshr_miss_latency::total;1904402000;42633572011;38355000;313988750;295867250;23027500;number of overall MSHR miss cycles 
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;mshr miss rate for ReadReq accesses 
system.cpu15.icache.ReadReq_mshr_miss_rate::total;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;mshr miss rate for ReadReq accesses 
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;mshr miss rate for demand accesses 
system.cpu15.icache.demand_mshr_miss_rate::total;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;mshr miss rate for demand accesses 
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;mshr miss rate for overall accesses 
system.cpu15.icache.overall_mshr_miss_rate::total;0.001477;0.005564;0.002767;0.001737;0.001554;0.002587;mshr miss rate for overall accesses 
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst;78312.443458;73327.013161;77641.700405;82045.662399;85883.091437;74764.610390;average ReadReq mshr miss latency 
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total;78312.443458;73327.013161;77641.700405;82045.662399;85883.091437;74764.610390;average ReadReq mshr miss latency 
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst;78312.443458;73327.013161;77641.700405;82045.662399;85883.091437;74764.610390;average overall mshr miss latency 
system.cpu15.icache.demand_avg_mshr_miss_latency::total;78312.443458;73327.013161;77641.700405;82045.662399;85883.091437;74764.610390;average overall mshr miss latency 
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst;78312.443458;73327.013161;77641.700405;82045.662399;85883.091437;74764.610390;average overall mshr miss latency 
system.cpu15.icache.overall_avg_mshr_miss_latency::total;78312.443458;73327.013161;77641.700405;82045.662399;85883.091437;74764.610390;average overall mshr miss latency 
system.cpu15.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu15.dcache.tags.replacements;122753;1147345;1211;22061;21098;1204;number of replacements 
system.cpu15.dcache.tags.tagsinuse;488.833409;804.448684;755.096747;662.736090;592.125786;566.641386;Cycle average of tags in use 
system.cpu15.dcache.tags.total_refs;2304647;28418664;23915;125190;101014;3614952;Total number of references to valid blocks. 
system.cpu15.dcache.tags.sampled_refs;122753;1147345;1211;22061;21098;1771;Sample count of references to valid blocks. 
system.cpu15.dcache.tags.avg_refs;18.774669;24.769066;19.748142;5.674720;4.787847;2041.192547;Average number of references to valid blocks. 
system.cpu15.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu15.dcache.tags.occ_blocks::cpu15.data;488.833409;804.448684;755.096747;662.736090;592.125786;566.641386;Average occupied blocks per requestor 
system.cpu15.dcache.tags.occ_percent::cpu15.data;0.477376;0.785594;0.737399;0.647203;0.578248;0.553361;Average percentage of cache occupancy 
system.cpu15.dcache.tags.occ_percent::total;0.477376;0.785594;0.737399;0.647203;0.578248;0.553361;Average percentage of cache occupancy 
system.cpu15.dcache.tags.occ_task_id_blocks::1024;647;770;716;639;558;567;Occupied blocks per task id 
system.cpu15.dcache.tags.age_task_id_blocks_1024::3;11;3;10;12;4;9;Occupied blocks per task id 
system.cpu15.dcache.tags.age_task_id_blocks_1024::4;636;767;706;627;548;558;Occupied blocks per task id 
system.cpu15.dcache.tags.occ_task_id_percent::1024;0.631836;0.751953;0.699219;0.624023;0.544922;0.553711;Percentage of cache occupancy per task id 
system.cpu15.dcache.tags.tag_accesses;10268431;62152770;112692;1293878;1277116;71448;Number of tag accesses 
system.cpu15.dcache.tags.data_accesses;10268431;62152770;112692;1293878;1277116;71448;Number of data accesses 
system.cpu15.dcache.ReadReq_hits::cpu15.data;3351980;21006383;36684;438671;430702;24272;number of ReadReq hits 
system.cpu15.dcache.ReadReq_hits::total;3351980;21006383;36684;438671;430702;24272;number of ReadReq hits 
system.cpu15.dcache.WriteReq_hits::cpu15.data;1391061;7519281;16049;161744;156370;8553;number of WriteReq hits 
system.cpu15.dcache.WriteReq_hits::total;1391061;7519281;16049;161744;156370;8553;number of WriteReq hits 
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data;43453;86276;382;2214;3215;205;number of LoadLockedReq hits 
system.cpu15.dcache.LoadLockedReq_hits::total;43453;86276;382;2214;3215;205;number of LoadLockedReq hits 
system.cpu15.dcache.StoreCondReq_hits::cpu15.data;14367;58293;173;1220;1123;80;number of StoreCondReq hits 
system.cpu15.dcache.StoreCondReq_hits::total;14367;58293;173;1220;1123;80;number of StoreCondReq hits 
system.cpu15.dcache.demand_hits::cpu15.data;4743041;28525664;52733;600415;587072;32825;number of demand (read+write) hits 
system.cpu15.dcache.demand_hits::total;4743041;28525664;52733;600415;587072;32825;number of demand (read+write) hits 
system.cpu15.dcache.overall_hits::cpu15.data;4743041;28525664;52733;600415;587072;32825;number of overall hits 
system.cpu15.dcache.overall_hits::total;4743041;28525664;52733;600415;587072;32825;number of overall hits 
system.cpu15.dcache.ReadReq_misses::cpu15.data;208195;1394284;1844;27178;29335;1669;number of ReadReq misses 
system.cpu15.dcache.ReadReq_misses::total;208195;1394284;1844;27178;29335;1669;number of ReadReq misses 
system.cpu15.dcache.WriteReq_misses::cpu15.data;10237;174123;154;1239;1580;53;number of WriteReq misses 
system.cpu15.dcache.WriteReq_misses::total;10237;174123;154;1239;1580;53;number of WriteReq misses 
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data;2255;39720;27;189;294;13;number of LoadLockedReq misses 
system.cpu15.dcache.LoadLockedReq_misses::total;2255;39720;27;189;294;13;number of LoadLockedReq misses 
system.cpu15.dcache.StoreCondReq_misses::cpu15.data;6463;61520;86;648;751;29;number of StoreCondReq misses 
system.cpu15.dcache.StoreCondReq_misses::total;6463;61520;86;648;751;29;number of StoreCondReq misses 
system.cpu15.dcache.demand_misses::cpu15.data;218432;1568407;1998;28417;30915;1722;number of demand (read+write) misses 
system.cpu15.dcache.demand_misses::total;218432;1568407;1998;28417;30915;1722;number of demand (read+write) misses 
system.cpu15.dcache.overall_misses::cpu15.data;218432;1568407;1998;28417;30915;1722;number of overall misses 
system.cpu15.dcache.overall_misses::total;218432;1568407;1998;28417;30915;1722;number of overall misses 
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data;17254398173;99693342314;145157358;2321741872;2600127392;135829591;number of ReadReq miss cycles 
system.cpu15.dcache.ReadReq_miss_latency::total;17254398173;99693342314;145157358;2321741872;2600127392;135829591;number of ReadReq miss cycles 
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data;626381213;11001800580;9068118;75118303;100544120;3715965;number of WriteReq miss cycles 
system.cpu15.dcache.WriteReq_miss_latency::total;626381213;11001800580;9068118;75118303;100544120;3715965;number of WriteReq miss cycles 
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data;181112651;2539011876;2069742;17155986;24734775;988250;number of LoadLockedReq miss cycles 
system.cpu15.dcache.LoadLockedReq_miss_latency::total;181112651;2539011876;2069742;17155986;24734775;988250;number of LoadLockedReq miss cycles 
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data;319159002;3715925712;4722937;34353552;38400599;1529984;number of StoreCondReq miss cycles 
system.cpu15.dcache.StoreCondReq_miss_latency::total;319159002;3715925712;4722937;34353552;38400599;1529984;number of StoreCondReq miss cycles 
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data;58618999;9754000;72000;2330000;6132000;144000;number of StoreCondFailReq miss cycles 
system.cpu15.dcache.StoreCondFailReq_miss_latency::total;58618999;9754000;72000;2330000;6132000;144000;number of StoreCondFailReq miss cycles 
system.cpu15.dcache.demand_miss_latency::cpu15.data;17880779386;110695142894;154225476;2396860175;2700671512;139545556;number of demand (read+write) miss cycles 
system.cpu15.dcache.demand_miss_latency::total;17880779386;110695142894;154225476;2396860175;2700671512;139545556;number of demand (read+write) miss cycles 
system.cpu15.dcache.overall_miss_latency::cpu15.data;17880779386;110695142894;154225476;2396860175;2700671512;139545556;number of overall miss cycles 
system.cpu15.dcache.overall_miss_latency::total;17880779386;110695142894;154225476;2396860175;2700671512;139545556;number of overall miss cycles 
system.cpu15.dcache.ReadReq_accesses::cpu15.data;3560175;22400667;38528;465849;460037;25941;number of ReadReq accesses(hits+misses) 
system.cpu15.dcache.ReadReq_accesses::total;3560175;22400667;38528;465849;460037;25941;number of ReadReq accesses(hits+misses) 
system.cpu15.dcache.WriteReq_accesses::cpu15.data;1401298;7693404;16203;162983;157950;8606;number of WriteReq accesses(hits+misses) 
system.cpu15.dcache.WriteReq_accesses::total;1401298;7693404;16203;162983;157950;8606;number of WriteReq accesses(hits+misses) 
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data;45708;125996;409;2403;3509;218;number of LoadLockedReq accesses(hits+misses) 
system.cpu15.dcache.LoadLockedReq_accesses::total;45708;125996;409;2403;3509;218;number of LoadLockedReq accesses(hits+misses) 
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data;20830;119813;259;1868;1874;109;number of StoreCondReq accesses(hits+misses) 
system.cpu15.dcache.StoreCondReq_accesses::total;20830;119813;259;1868;1874;109;number of StoreCondReq accesses(hits+misses) 
system.cpu15.dcache.demand_accesses::cpu15.data;4961473;30094071;54731;628832;617987;34547;number of demand (read+write) accesses 
system.cpu15.dcache.demand_accesses::total;4961473;30094071;54731;628832;617987;34547;number of demand (read+write) accesses 
system.cpu15.dcache.overall_accesses::cpu15.data;4961473;30094071;54731;628832;617987;34547;number of overall (read+write) accesses 
system.cpu15.dcache.overall_accesses::total;4961473;30094071;54731;628832;617987;34547;number of overall (read+write) accesses 
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data;0.058479;0.062243;0.047861;0.058341;0.063767;0.064338;miss rate for ReadReq accesses 
system.cpu15.dcache.ReadReq_miss_rate::total;0.058479;0.062243;0.047861;0.058341;0.063767;0.064338;miss rate for ReadReq accesses 
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data;0.007305;0.022633;0.009504;0.007602;0.010003;0.006158;miss rate for WriteReq accesses 
system.cpu15.dcache.WriteReq_miss_rate::total;0.007305;0.022633;0.009504;0.007602;0.010003;0.006158;miss rate for WriteReq accesses 
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data;0.049335;0.315248;0.066015;0.078652;0.083785;0.059633;miss rate for LoadLockedReq accesses 
system.cpu15.dcache.LoadLockedReq_miss_rate::total;0.049335;0.315248;0.066015;0.078652;0.083785;0.059633;miss rate for LoadLockedReq accesses 
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data;0.310274;0.513467;0.332046;0.346895;0.400747;0.266055;miss rate for StoreCondReq accesses 
system.cpu15.dcache.StoreCondReq_miss_rate::total;0.310274;0.513467;0.332046;0.346895;0.400747;0.266055;miss rate for StoreCondReq accesses 
system.cpu15.dcache.demand_miss_rate::cpu15.data;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;miss rate for demand accesses 
system.cpu15.dcache.demand_miss_rate::total;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;miss rate for demand accesses 
system.cpu15.dcache.overall_miss_rate::cpu15.data;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;miss rate for overall accesses 
system.cpu15.dcache.overall_miss_rate::total;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;miss rate for overall accesses 
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data;82876.140988;71501.460473;78718.740781;85427.252631;88635.670428;81383.817256;average ReadReq miss latency 
system.cpu15.dcache.ReadReq_avg_miss_latency::total;82876.140988;71501.460473;78718.740781;85427.252631;88635.670428;81383.817256;average ReadReq miss latency 
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data;61187.966494;63184.074361;58883.883117;60628.170299;63635.518987;70112.547170;average WriteReq miss latency 
system.cpu15.dcache.WriteReq_avg_miss_latency::total;61187.966494;63184.074361;58883.883117;60628.170299;63635.518987;70112.547170;average WriteReq miss latency 
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data;80316.031486;63922.756193;76657.111111;90772.412698;84131.887755;76019.230769;average LoadLockedReq miss latency 
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total;80316.031486;63922.756193;76657.111111;90772.412698;84131.887755;76019.230769;average LoadLockedReq miss latency 
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data;49382.485224;60401.913394;54917.872093;53014.740741;51132.621838;52758.068966;average StoreCondReq miss latency 
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total;49382.485224;60401.913394;54917.872093;53014.740741;51132.621838;52758.068966;average StoreCondReq miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data;81859.706389;70578.072461;77189.927928;84345.996235;87357.965777;81036.908246;average overall miss latency 
system.cpu15.dcache.demand_avg_miss_latency::total;81859.706389;70578.072461;77189.927928;84345.996235;87357.965777;81036.908246;average overall miss latency 
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data;81859.706389;70578.072461;77189.927928;84345.996235;87357.965777;81036.908246;average overall miss latency 
system.cpu15.dcache.overall_avg_miss_latency::total;81859.706389;70578.072461;77189.927928;84345.996235;87357.965777;81036.908246;average overall miss latency 
system.cpu15.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu15.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu15.dcache.writebacks::writebacks;2638;73870;44;418;415;29;number of writebacks 
system.cpu15.dcache.writebacks::total;2638;73870;44;418;415;29;number of writebacks 
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data;208195;1394284;1844;27178;29335;1669;number of ReadReq MSHR misses 
system.cpu15.dcache.ReadReq_mshr_misses::total;208195;1394284;1844;27178;29335;1669;number of ReadReq MSHR misses 
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data;10237;174123;154;1239;1580;53;number of WriteReq MSHR misses 
system.cpu15.dcache.WriteReq_mshr_misses::total;10237;174123;154;1239;1580;53;number of WriteReq MSHR misses 
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data;2255;39720;27;189;294;13;number of LoadLockedReq MSHR misses 
system.cpu15.dcache.LoadLockedReq_mshr_misses::total;2255;39720;27;189;294;13;number of LoadLockedReq MSHR misses 
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data;6462;61488;86;648;751;29;number of StoreCondReq MSHR misses 
system.cpu15.dcache.StoreCondReq_mshr_misses::total;6462;61488;86;648;751;29;number of StoreCondReq MSHR misses 
system.cpu15.dcache.demand_mshr_misses::cpu15.data;218432;1568407;1998;28417;30915;1722;number of demand (read+write) MSHR misses 
system.cpu15.dcache.demand_mshr_misses::total;218432;1568407;1998;28417;30915;1722;number of demand (read+write) MSHR misses 
system.cpu15.dcache.overall_mshr_misses::cpu15.data;218432;1568407;1998;28417;30915;1722;number of overall MSHR misses 
system.cpu15.dcache.overall_mshr_misses::total;218432;1568407;1998;28417;30915;1722;number of overall MSHR misses 
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data;11832016827;67447157686;98413642;1660259128;1856850608;94076409;number of ReadReq MSHR miss cycles 
system.cpu15.dcache.ReadReq_mshr_miss_latency::total;11832016827;67447157686;98413642;1660259128;1856850608;94076409;number of ReadReq MSHR miss cycles 
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data;303044787;6407774420;4216882;37304697;55735880;2116035;number of WriteReq MSHR miss cycles 
system.cpu15.dcache.WriteReq_mshr_miss_latency::total;303044787;6407774420;4216882;37304697;55735880;2116035;number of WriteReq MSHR miss cycles 
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data;127255349;1658478124;1408258;12531014;17453225;676750;number of LoadLockedReq MSHR miss cycles 
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total;127255349;1658478124;1408258;12531014;17453225;676750;number of LoadLockedReq MSHR miss cycles 
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data;150685998;2234006288;2179063;15981448;19289401;762016;number of StoreCondReq MSHR miss cycles 
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total;150685998;2234006288;2179063;15981448;19289401;762016;number of StoreCondReq MSHR miss cycles 
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data;42240001;6960000;50000;1670000;4460000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total;42240001;6960000;50000;1670000;4460000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data;12135061614;73854932106;102630524;1697563825;1912586488;96192444;number of demand (read+write) MSHR miss cycles 
system.cpu15.dcache.demand_mshr_miss_latency::total;12135061614;73854932106;102630524;1697563825;1912586488;96192444;number of demand (read+write) MSHR miss cycles 
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data;12135061614;73854932106;102630524;1697563825;1912586488;96192444;number of overall MSHR miss cycles 
system.cpu15.dcache.overall_mshr_miss_latency::total;12135061614;73854932106;102630524;1697563825;1912586488;96192444;number of overall MSHR miss cycles 
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency::cpu15.data;18869000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency::total;18869000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency::cpu15.data;4801612000;7295390000;50819000;384627000;345050000;19294000;number of WriteReq MSHR uncacheable cycles 
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency::total;4801612000;7295390000;50819000;384627000;345050000;19294000;number of WriteReq MSHR uncacheable cycles 
system.cpu15.dcache.overall_mshr_uncacheable_latency::cpu15.data;4820481000;7295390000;50819000;384627000;345050000;19294000;number of overall MSHR uncacheable cycles 
system.cpu15.dcache.overall_mshr_uncacheable_latency::total;4820481000;7295390000;50819000;384627000;345050000;19294000;number of overall MSHR uncacheable cycles 
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data;0.058479;0.062243;0.047861;0.058341;0.063767;0.064338;mshr miss rate for ReadReq accesses 
system.cpu15.dcache.ReadReq_mshr_miss_rate::total;0.058479;0.062243;0.047861;0.058341;0.063767;0.064338;mshr miss rate for ReadReq accesses 
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data;0.007305;0.022633;0.009504;0.007602;0.010003;0.006158;mshr miss rate for WriteReq accesses 
system.cpu15.dcache.WriteReq_mshr_miss_rate::total;0.007305;0.022633;0.009504;0.007602;0.010003;0.006158;mshr miss rate for WriteReq accesses 
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data;0.049335;0.315248;0.066015;0.078652;0.083785;0.059633;mshr miss rate for LoadLockedReq accesses 
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total;0.049335;0.315248;0.066015;0.078652;0.083785;0.059633;mshr miss rate for LoadLockedReq accesses 
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data;0.310226;0.513200;0.332046;0.346895;0.400747;0.266055;mshr miss rate for StoreCondReq accesses 
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total;0.310226;0.513200;0.332046;0.346895;0.400747;0.266055;mshr miss rate for StoreCondReq accesses 
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;mshr miss rate for demand accesses 
system.cpu15.dcache.demand_mshr_miss_rate::total;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;mshr miss rate for demand accesses 
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;mshr miss rate for overall accesses 
system.cpu15.dcache.overall_mshr_miss_rate::total;0.044026;0.052117;0.036506;0.045190;0.050025;0.049845;mshr miss rate for overall accesses 
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data;56831.416830;48374.045522;53369.654013;61088.348223;63298.128788;56366.931696;average ReadReq mshr miss latency 
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total;56831.416830;48374.045522;53369.654013;61088.348223;63298.128788;56366.931696;average ReadReq mshr miss latency 
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data;29602.890202;36800.275782;27382.350649;30108.714286;35275.873418;39925.188679;average WriteReq mshr miss latency 
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total;29602.890202;36800.275782;27382.350649;30108.714286;35275.873418;39925.188679;average WriteReq mshr miss latency 
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data;56432.527273;41754.232729;52157.703704;66301.661376;59364.710884;52057.692308;average LoadLockedReq mshr miss latency 
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56432.527273;41754.232729;52157.703704;66301.661376;59364.710884;52057.692308;average LoadLockedReq mshr miss latency 
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data;23318.786444;36332.394744;25337.941860;24662.728395;25684.954727;26276.413793;average StoreCondReq mshr miss latency 
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total;23318.786444;36332.394744;25337.941860;24662.728395;25684.954727;26276.413793;average StoreCondReq mshr miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data;55555.328954;47089.137007;51366.628629;59737.615688;61865.970823;55860.885017;average overall mshr miss latency 
system.cpu15.dcache.demand_avg_mshr_miss_latency::total;55555.328954;47089.137007;51366.628629;59737.615688;61865.970823;55860.885017;average overall mshr miss latency 
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data;55555.328954;47089.137007;51366.628629;59737.615688;61865.970823;55860.885017;average overall mshr miss latency 
system.cpu15.dcache.overall_avg_mshr_miss_latency::total;55555.328954;47089.137007;51366.628629;59737.615688;61865.970823;55860.885017;average overall mshr miss latency 
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu15.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu15.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu16.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu16.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu16.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu16.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu16.dtb.read_hits;2961087;19885704;65344;467431;596674;11999;DTB read hits 
system.cpu16.dtb.read_misses;0;521;0;0;662;0;DTB read misses 
system.cpu16.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu16.dtb.read_accesses;0;173202;0;0;147170;0;DTB read accesses 
system.cpu16.dtb.write_hits;1276795;7020095;23842;165894;203663;5573;DTB write hits 
system.cpu16.dtb.write_misses;0;410;0;0;6232;0;DTB write misses 
system.cpu16.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu16.dtb.write_accesses;0;62431;0;0;45521;0;DTB write accesses 
system.cpu16.dtb.data_hits;4237882;26905799;89186;633325;800337;17572;DTB hits 
system.cpu16.dtb.data_misses;0;931;0;0;6894;0;DTB misses 
system.cpu16.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu16.dtb.data_accesses;0;235633;0;0;192691;0;DTB accesses 
system.cpu16.itb.fetch_hits;1265298;4139637;15556;112012;608661;5601;ITB hits 
system.cpu16.itb.fetch_misses;0;40;0;0;7;0;ITB misses 
system.cpu16.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu16.itb.fetch_accesses;1265298;4139677;15556;112012;608668;5601;ITB accesses 
system.cpu16.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu16.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu16.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu16.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu16.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu16.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu16.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu16.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu16.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu16.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu16.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu16.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu16.numCycles;644632506;1014355491;7031242;49902345;44531244;2441409;number of cpu cycles simulated 
system.cpu16.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu16.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu16.committedInsts;13248844;92949997;313381;2202067;2513937;53869;Number of instructions committed 
system.cpu16.committedOps;13248844;92949997;313381;2202067;2513937;53869;Number of ops (including micro ops) committed 
system.cpu16.num_int_alu_accesses;12767795;90886708;305643;2148645;2447021;51850;Number of integer alu accesses 
system.cpu16.num_fp_alu_accesses;1746;658294;134;0;2572;134;Number of float alu accesses 
system.cpu16.num_func_calls;517907;3367246;11716;80846;69429;2172;number of times a function call or return occured 
system.cpu16.num_conditional_control_insts;1261699;10272602;30665;227258;287763;4726;number of instructions that are conditional controls 
system.cpu16.num_int_insts;12767795;90886708;305643;2148645;2447021;51850;number of integer instructions 
system.cpu16.num_fp_insts;1746;658294;134;0;2572;134;number of float instructions 
system.cpu16.num_int_register_reads;17364197;127148391;425445;2980894;3330114;70701;number of times the integer registers were read 
system.cpu16.num_int_register_writes;10108336;71947409;246853;1725761;1924590;40992;number of times the integer registers were written 
system.cpu16.num_fp_register_reads;890;462690;66;0;1281;66;number of times the floating registers were read 
system.cpu16.num_fp_register_writes;896;404308;68;0;1312;68;number of times the floating registers were written 
system.cpu16.num_mem_refs;4244175;26980135;89276;633903;808744;17614;number of memory refs 
system.cpu16.num_load_insts;2961221;19921481;65354;467431;598181;12009;Number of load instructions 
system.cpu16.num_store_insts;1282954;7058654;23922;166472;210563;5605;Number of store instructions 
system.cpu16.num_idle_cycles;608112346.287874;761011641.607225;6176968.648778;43952824.531214;37490744.595357;2293760.376097;Number of idle cycles 
system.cpu16.num_busy_cycles;36520159.712126;253343849.392775;854273.351222;5949520.468786;7040499.404643;147648.623903;Number of busy cycles 
system.cpu16.not_idle_fraction;0.056653;0.249758;0.121497;0.119223;0.158102;0.060477;Percentage of non-idle cycles 
system.cpu16.idle_fraction;0.943347;0.750242;0.878503;0.880777;0.841898;0.939523;Percentage of idle cycles 
system.cpu16.Branches;2048461;14941131;47498;342814;388316;7963;Number of branches fetched 
system.cpu16.op_class::No_OpClass;55126;191946;714;5162;21932;244;Class of executed instruction 
system.cpu16.op_class::IntAlu;8426664;64021378;216267;1512667;1572512;33684;Class of executed instruction 
system.cpu16.op_class::IntMult;50121;343496;1289;8970;7355;196;Class of executed instruction 
system.cpu16.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::FloatAdd;88;87576;4;0;89;4;Class of executed instruction 
system.cpu16.op_class::FloatCmp;0;8959;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::FloatCvt;0;3382;0;0;5;0;Class of executed instruction 
system.cpu16.op_class::FloatMult;0;20997;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::FloatDiv;8;4177;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::MemRead;3003159;20102197;65881;471310;602701;12220;Class of executed instruction 
system.cpu16.op_class::MemWrite;1282967;7069470;23924;166472;210602;5607;Class of executed instruction 
system.cpu16.op_class::IprAccess;430711;1097350;5302;37486;105635;1914;Class of executed instruction 
system.cpu16.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu16.op_class::total;13248844;92950928;313381;2202067;2520831;53869;Class of executed instruction 
system.cpu16.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu16.kern.inst.quiesce;9099;11488;74;569;503;26;number of quiesce instructions executed 
system.cpu16.kern.inst.hwrei;105938;247144;1300;9102;15623;467;number of hwrei instructions executed 
system.cpu16.kern.ipl_count::0;24118;63334;298;2109;2053;110;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::22;5992;10399;72;511;456;25;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::30;87;3478;2;67;87;1;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::31;63713;131367;782;5384;5103;279;number of times we switched to this ipl 
system.cpu16.kern.ipl_count::total;93910;208578;1154;8071;7699;415;number of times we switched to this ipl 
system.cpu16.kern.ipl_good::0;24118;63334;298;2109;2053;110;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::22;5992;10399;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::30;87;3478;2;67;87;1;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::31;24031;59870;296;2042;1967;109;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_good::total;54228;137081;668;4729;4563;245;number of times we switched to this ipl from a different ipl 
system.cpu16.kern.ipl_ticks::0;5652991520000;8106067090000;67495240000;480267940000;418701190000;23139400000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::22;20965640000;36977240000;253360000;1786670000;1599920000;87530000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::30;867100000;24336220000;20490000;669360000;817420000;9880000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::31;771500520000;1976174360000;2543330000;16299480000;24193910000;1177280000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_ticks::total;6446324780000;10143554910000;70312420000;499023450000;445312440000;24414090000;number of cycles we spent at this ipl 
system.cpu16.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::31;0.377176;0.455746;0.378517;0.379272;0.385460;0.390681;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.ipl_used::total;0.577446;0.657217;0.578856;0.585925;0.592674;0.590361;fraction of swpipl calls that actually changed the ipl 
system.cpu16.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::swpctx;26;6930;2;;39;2;number of callpals executed 
system.cpu16.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu16.kern.callpal::swpipl;81751;175497;1006;6915;6566;363;number of callpals executed 
system.cpu16.kern.callpal::rdps;11986;21397;144;1031;918;50;number of callpals executed 
system.cpu16.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu16.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu16.kern.callpal::rti;6079;19217;74;578;590;26;number of callpals executed 
system.cpu16.kern.callpal::rdunique;1;434;;;16;;number of callpals executed 
system.cpu16.kern.callpal::total;99857;232309;1226;8524;8179;441;number of callpals executed 
system.cpu16.kern.mode_switch::kernel;6107;26147;76;578;629;28;number of protection mode switches 
system.cpu16.kern.mode_switch::user;0;5396;0;0;64;0;number of protection mode switches 
system.cpu16.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu16.kern.mode_switch_good::kernel;0;0.206372;0;0;0.101749;0;fraction of useful protection mode switches 
system.cpu16.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu16.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu16.kern.mode_switch_good::total;0;0.342136;0;0;0.184704;0;fraction of useful protection mode switches 
system.cpu16.kern.mode_ticks::kernel;0;16462786580000;0;0;982306140000;0;number of ticks spent at the given mode 
system.cpu16.kern.mode_ticks::user;0;27130370000;0;0;14560460000;0;number of ticks spent at the given mode 
system.cpu16.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu16.kern.swap_context;27;6930;2;0;39;2;number of times the context was actually changed 
system.cpu16.icache.tags.replacements;20018;507823;689;3831;6066;264;number of replacements 
system.cpu16.icache.tags.tagsinuse;390.148165;506.211627;512;512;512;512;Cycle average of tags in use 
system.cpu16.icache.tags.total_refs;6203227;93768433;417143;750235;3896725;5714947;Total number of references to valid blocks. 
system.cpu16.icache.tags.sampled_refs;20018;507823;689;3831;6066;776;Sample count of references to valid blocks. 
system.cpu16.icache.tags.avg_refs;309.882456;184.647865;605.432511;195.832681;642.387900;7364.622423;Average number of references to valid blocks. 
system.cpu16.icache.tags.warmup_cycle;0;12390867332500;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu16.icache.tags.occ_blocks::cpu16.inst;390.148165;506.211627;512;512;512;512;Average occupied blocks per requestor 
system.cpu16.icache.tags.occ_percent::cpu16.inst;0.762008;0.988695;1;1;1;1;Average percentage of cache occupancy 
system.cpu16.icache.tags.occ_percent::total;0.762008;0.988695;1;1;1;1;Average percentage of cache occupancy 
system.cpu16.icache.tags.occ_task_id_blocks::1024;441;512;512;512;512;512;Occupied blocks per task id 
system.cpu16.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu16.icache.tags.age_task_id_blocks_1024::4;439;510;498;495;510;499;Occupied blocks per task id 
system.cpu16.icache.tags.occ_task_id_percent::1024;0.861328;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu16.icache.tags.tag_accesses;26518154;186409750;627451;4407965;5047728;108002;Number of tag accesses 
system.cpu16.icache.tags.data_accesses;26518154;186409750;627451;4407965;5047728;108002;Number of data accesses 
system.cpu16.icache.ReadReq_hits::cpu16.inst;13228378;92443034;312692;2198236;2514765;53605;number of ReadReq hits 
system.cpu16.icache.ReadReq_hits::total;13228378;92443034;312692;2198236;2514765;53605;number of ReadReq hits 
system.cpu16.icache.demand_hits::cpu16.inst;13228378;92443034;312692;2198236;2514765;53605;number of demand (read+write) hits 
system.cpu16.icache.demand_hits::total;13228378;92443034;312692;2198236;2514765;53605;number of demand (read+write) hits 
system.cpu16.icache.overall_hits::cpu16.inst;13228378;92443034;312692;2198236;2514765;53605;number of overall hits 
system.cpu16.icache.overall_hits::total;13228378;92443034;312692;2198236;2514765;53605;number of overall hits 
system.cpu16.icache.ReadReq_misses::cpu16.inst;20466;507894;689;3831;6066;264;number of ReadReq misses 
system.cpu16.icache.ReadReq_misses::total;20466;507894;689;3831;6066;264;number of ReadReq misses 
system.cpu16.icache.demand_misses::cpu16.inst;20466;507894;689;3831;6066;264;number of demand (read+write) misses 
system.cpu16.icache.demand_misses::total;20466;507894;689;3831;6066;264;number of demand (read+write) misses 
system.cpu16.icache.overall_misses::cpu16.inst;20466;507894;689;3831;6066;264;number of overall misses 
system.cpu16.icache.overall_misses::total;20466;507894;689;3831;6066;264;number of overall misses 
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst;2262861250;50369038495;74703250;424890250;674662248;26901500;number of ReadReq miss cycles 
system.cpu16.icache.ReadReq_miss_latency::total;2262861250;50369038495;74703250;424890250;674662248;26901500;number of ReadReq miss cycles 
system.cpu16.icache.demand_miss_latency::cpu16.inst;2262861250;50369038495;74703250;424890250;674662248;26901500;number of demand (read+write) miss cycles 
system.cpu16.icache.demand_miss_latency::total;2262861250;50369038495;74703250;424890250;674662248;26901500;number of demand (read+write) miss cycles 
system.cpu16.icache.overall_miss_latency::cpu16.inst;2262861250;50369038495;74703250;424890250;674662248;26901500;number of overall miss cycles 
system.cpu16.icache.overall_miss_latency::total;2262861250;50369038495;74703250;424890250;674662248;26901500;number of overall miss cycles 
system.cpu16.icache.ReadReq_accesses::cpu16.inst;13248844;92950928;313381;2202067;2520831;53869;number of ReadReq accesses(hits+misses) 
system.cpu16.icache.ReadReq_accesses::total;13248844;92950928;313381;2202067;2520831;53869;number of ReadReq accesses(hits+misses) 
system.cpu16.icache.demand_accesses::cpu16.inst;13248844;92950928;313381;2202067;2520831;53869;number of demand (read+write) accesses 
system.cpu16.icache.demand_accesses::total;13248844;92950928;313381;2202067;2520831;53869;number of demand (read+write) accesses 
system.cpu16.icache.overall_accesses::cpu16.inst;13248844;92950928;313381;2202067;2520831;53869;number of overall (read+write) accesses 
system.cpu16.icache.overall_accesses::total;13248844;92950928;313381;2202067;2520831;53869;number of overall (read+write) accesses 
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;miss rate for ReadReq accesses 
system.cpu16.icache.ReadReq_miss_rate::total;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;miss rate for ReadReq accesses 
system.cpu16.icache.demand_miss_rate::cpu16.inst;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;miss rate for demand accesses 
system.cpu16.icache.demand_miss_rate::total;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;miss rate for demand accesses 
system.cpu16.icache.overall_miss_rate::cpu16.inst;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;miss rate for overall accesses 
system.cpu16.icache.overall_miss_rate::total;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;miss rate for overall accesses 
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst;110566.854784;99172.344023;108422.714078;110908.444270;111220.284866;101899.621212;average ReadReq miss latency 
system.cpu16.icache.ReadReq_avg_miss_latency::total;110566.854784;99172.344023;108422.714078;110908.444270;111220.284866;101899.621212;average ReadReq miss latency 
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst;110566.854784;99172.344023;108422.714078;110908.444270;111220.284866;101899.621212;average overall miss latency 
system.cpu16.icache.demand_avg_miss_latency::total;110566.854784;99172.344023;108422.714078;110908.444270;111220.284866;101899.621212;average overall miss latency 
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst;110566.854784;99172.344023;108422.714078;110908.444270;111220.284866;101899.621212;average overall miss latency 
system.cpu16.icache.overall_avg_miss_latency::total;110566.854784;99172.344023;108422.714078;110908.444270;111220.284866;101899.621212;average overall miss latency 
system.cpu16.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu16.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst;20466;507894;689;3831;6066;264;number of ReadReq MSHR misses 
system.cpu16.icache.ReadReq_mshr_misses::total;20466;507894;689;3831;6066;264;number of ReadReq MSHR misses 
system.cpu16.icache.demand_mshr_misses::cpu16.inst;20466;507894;689;3831;6066;264;number of demand (read+write) MSHR misses 
system.cpu16.icache.demand_mshr_misses::total;20466;507894;689;3831;6066;264;number of demand (read+write) MSHR misses 
system.cpu16.icache.overall_mshr_misses::cpu16.inst;20466;507894;689;3831;6066;264;number of overall MSHR misses 
system.cpu16.icache.overall_mshr_misses::total;20466;507894;689;3831;6066;264;number of overall MSHR misses 
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst;1732623750;37281196505;56950750;326668750;516925752;20128500;number of ReadReq MSHR miss cycles 
system.cpu16.icache.ReadReq_mshr_miss_latency::total;1732623750;37281196505;56950750;326668750;516925752;20128500;number of ReadReq MSHR miss cycles 
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst;1732623750;37281196505;56950750;326668750;516925752;20128500;number of demand (read+write) MSHR miss cycles 
system.cpu16.icache.demand_mshr_miss_latency::total;1732623750;37281196505;56950750;326668750;516925752;20128500;number of demand (read+write) MSHR miss cycles 
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst;1732623750;37281196505;56950750;326668750;516925752;20128500;number of overall MSHR miss cycles 
system.cpu16.icache.overall_mshr_miss_latency::total;1732623750;37281196505;56950750;326668750;516925752;20128500;number of overall MSHR miss cycles 
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;mshr miss rate for ReadReq accesses 
system.cpu16.icache.ReadReq_mshr_miss_rate::total;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;mshr miss rate for ReadReq accesses 
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;mshr miss rate for demand accesses 
system.cpu16.icache.demand_mshr_miss_rate::total;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;mshr miss rate for demand accesses 
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;mshr miss rate for overall accesses 
system.cpu16.icache.overall_mshr_miss_rate::total;0.001545;0.005464;0.002199;0.001740;0.002406;0.004901;mshr miss rate for overall accesses 
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst;84658.641161;73403.498575;82657.111756;85269.838162;85216.906034;76244.318182;average ReadReq mshr miss latency 
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total;84658.641161;73403.498575;82657.111756;85269.838162;85216.906034;76244.318182;average ReadReq mshr miss latency 
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst;84658.641161;73403.498575;82657.111756;85269.838162;85216.906034;76244.318182;average overall mshr miss latency 
system.cpu16.icache.demand_avg_mshr_miss_latency::total;84658.641161;73403.498575;82657.111756;85269.838162;85216.906034;76244.318182;average overall mshr miss latency 
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst;84658.641161;73403.498575;82657.111756;85269.838162;85216.906034;76244.318182;average overall mshr miss latency 
system.cpu16.icache.overall_avg_mshr_miss_latency::total;84658.641161;73403.498575;82657.111756;85269.838162;85216.906034;76244.318182;average overall mshr miss latency 
system.cpu16.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu16.dcache.tags.replacements;72156;1006188;3301;22016;24783;272;number of replacements 
system.cpu16.dcache.tags.tagsinuse;434.801171;824.424778;682.451115;630.185604;738.496075;802.807500;Cycle average of tags in use 
system.cpu16.dcache.tags.total_refs;1272041;21042347;75572;114879;8205903;466948;Total number of references to valid blocks. 
system.cpu16.dcache.tags.sampled_refs;72156;1006188;3301;22016;24783;1072;Sample count of references to valid blocks. 
system.cpu16.dcache.tags.avg_refs;17.629040;20.912938;22.893669;5.217978;331.110156;435.585821;Average number of references to valid blocks. 
system.cpu16.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu16.dcache.tags.occ_blocks::cpu16.data;434.801171;824.424778;682.451115;630.185604;738.496075;802.807500;Average occupied blocks per requestor 
system.cpu16.dcache.tags.occ_percent::cpu16.data;0.424611;0.805102;0.666456;0.615416;0.721188;0.783992;Average percentage of cache occupancy 
system.cpu16.dcache.tags.occ_percent::total;0.424611;0.805102;0.666456;0.615416;0.721188;0.783992;Average percentage of cache occupancy 
system.cpu16.dcache.tags.occ_task_id_blocks::1024;570;682;658;609;794;800;Occupied blocks per task id 
system.cpu16.dcache.tags.age_task_id_blocks_1024::3;1;1;11;10;4;3;Occupied blocks per task id 
system.cpu16.dcache.tags.age_task_id_blocks_1024::4;569;681;647;599;790;797;Occupied blocks per task id 
system.cpu16.dcache.tags.occ_task_id_percent::1024;0.556641;0.666016;0.642578;0.594727;0.775391;0.781250;Percentage of cache occupancy per task id 
system.cpu16.dcache.tags.tag_accesses;8576938;55173003;182253;1292029;1633925;35547;Number of tag accesses 
system.cpu16.dcache.tags.data_accesses;8576938;55173003;182253;1292029;1633925;35547;Number of data accesses 
system.cpu16.dcache.ReadReq_hits::cpu16.data;2772625;18588275;60710;438190;564854;11360;number of ReadReq hits 
system.cpu16.dcache.ReadReq_hits::total;2772625;18588275;60710;438190;564854;11360;number of ReadReq hits 
system.cpu16.dcache.WriteReq_hits::cpu16.data;1221374;6765345;23175;161790;190928;5344;number of WriteReq hits 
system.cpu16.dcache.WriteReq_hits::total;1221374;6765345;23175;161790;190928;5344;number of WriteReq hits 
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data;39227;78347;395;2139;3586;147;number of LoadLockedReq hits 
system.cpu16.dcache.LoadLockedReq_hits::total;39227;78347;395;2139;3586;147;number of LoadLockedReq hits 
system.cpu16.dcache.StoreCondReq_hits::cpu16.data;14331;52826;173;1228;1294;80;number of StoreCondReq hits 
system.cpu16.dcache.StoreCondReq_hits::total;14331;52826;173;1228;1294;80;number of StoreCondReq hits 
system.cpu16.dcache.demand_hits::cpu16.data;3993999;25353620;83885;599980;755782;16704;number of demand (read+write) hits 
system.cpu16.dcache.demand_hits::total;3993999;25353620;83885;599980;755782;16704;number of demand (read+write) hits 
system.cpu16.dcache.overall_hits::cpu16.data;3993999;25353620;83885;599980;755782;16704;number of overall hits 
system.cpu16.dcache.overall_hits::total;3993999;25353620;83885;599980;755782;16704;number of overall hits 
system.cpu16.dcache.ReadReq_misses::cpu16.data;147245;1221114;4216;26913;28576;487;number of ReadReq misses 
system.cpu16.dcache.ReadReq_misses::total;147245;1221114;4216;26913;28576;487;number of ReadReq misses 
system.cpu16.dcache.WriteReq_misses::cpu16.data;9789;149284;176;1225;8267;51;number of WriteReq misses 
system.cpu16.dcache.WriteReq_misses::total;9789;149284;176;1225;8267;51;number of WriteReq misses 
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data;2041;33224;33;189;503;15;number of LoadLockedReq misses 
system.cpu16.dcache.LoadLockedReq_misses::total;2041;33224;33;189;503;15;number of LoadLockedReq misses 
system.cpu16.dcache.StoreCondReq_misses::cpu16.data;6442;53004;95;636;1005;30;number of StoreCondReq misses 
system.cpu16.dcache.StoreCondReq_misses::total;6442;53004;95;636;1005;30;number of StoreCondReq misses 
system.cpu16.dcache.demand_misses::cpu16.data;157034;1370398;4392;28138;36843;538;number of demand (read+write) misses 
system.cpu16.dcache.demand_misses::total;157034;1370398;4392;28138;36843;538;number of demand (read+write) misses 
system.cpu16.dcache.overall_misses::cpu16.data;157034;1370398;4392;28138;36843;538;number of overall misses 
system.cpu16.dcache.overall_misses::total;157034;1370398;4392;28138;36843;538;number of overall misses 
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data;10696255541;86867103335;388237993;2310974367;2679773105;35872992;number of ReadReq miss cycles 
system.cpu16.dcache.ReadReq_miss_latency::total;10696255541;86867103335;388237993;2310974367;2679773105;35872992;number of ReadReq miss cycles 
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data;575297739;9446269870;11305620;73596075;825139259;4403215;number of WriteReq miss cycles 
system.cpu16.dcache.WriteReq_miss_latency::total;575297739;9446269870;11305620;73596075;825139259;4403215;number of WriteReq miss cycles 
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data;162231738;2125822408;2848493;17176466;37033497;992494;number of LoadLockedReq miss cycles 
system.cpu16.dcache.LoadLockedReq_miss_latency::total;162231738;2125822408;2848493;17176466;37033497;992494;number of LoadLockedReq miss cycles 
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data;319524991;3186213127;4578937;33939560;54999578;1662985;number of StoreCondReq miss cycles 
system.cpu16.dcache.StoreCondReq_miss_latency::total;319524991;3186213127;4578937;33939560;54999578;1662985;number of StoreCondReq miss cycles 
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data;58106996;12224000;884000;1972000;5542000;72000;number of StoreCondFailReq miss cycles 
system.cpu16.dcache.StoreCondFailReq_miss_latency::total;58106996;12224000;884000;1972000;5542000;72000;number of StoreCondFailReq miss cycles 
system.cpu16.dcache.demand_miss_latency::cpu16.data;11271553280;96313373205;399543613;2384570442;3504912364;40276207;number of demand (read+write) miss cycles 
system.cpu16.dcache.demand_miss_latency::total;11271553280;96313373205;399543613;2384570442;3504912364;40276207;number of demand (read+write) miss cycles 
system.cpu16.dcache.overall_miss_latency::cpu16.data;11271553280;96313373205;399543613;2384570442;3504912364;40276207;number of overall miss cycles 
system.cpu16.dcache.overall_miss_latency::total;11271553280;96313373205;399543613;2384570442;3504912364;40276207;number of overall miss cycles 
system.cpu16.dcache.ReadReq_accesses::cpu16.data;2919870;19809389;64926;465103;593430;11847;number of ReadReq accesses(hits+misses) 
system.cpu16.dcache.ReadReq_accesses::total;2919870;19809389;64926;465103;593430;11847;number of ReadReq accesses(hits+misses) 
system.cpu16.dcache.WriteReq_accesses::cpu16.data;1231163;6914629;23351;163015;199195;5395;number of WriteReq accesses(hits+misses) 
system.cpu16.dcache.WriteReq_accesses::total;1231163;6914629;23351;163015;199195;5395;number of WriteReq accesses(hits+misses) 
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data;41268;111571;428;2328;4089;162;number of LoadLockedReq accesses(hits+misses) 
system.cpu16.dcache.LoadLockedReq_accesses::total;41268;111571;428;2328;4089;162;number of LoadLockedReq accesses(hits+misses) 
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data;20773;105830;268;1864;2299;110;number of StoreCondReq accesses(hits+misses) 
system.cpu16.dcache.StoreCondReq_accesses::total;20773;105830;268;1864;2299;110;number of StoreCondReq accesses(hits+misses) 
system.cpu16.dcache.demand_accesses::cpu16.data;4151033;26724018;88277;628118;792625;17242;number of demand (read+write) accesses 
system.cpu16.dcache.demand_accesses::total;4151033;26724018;88277;628118;792625;17242;number of demand (read+write) accesses 
system.cpu16.dcache.overall_accesses::cpu16.data;4151033;26724018;88277;628118;792625;17242;number of overall (read+write) accesses 
system.cpu16.dcache.overall_accesses::total;4151033;26724018;88277;628118;792625;17242;number of overall (read+write) accesses 
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data;0.050429;0.061643;0.064935;0.057865;0.048154;0.041107;miss rate for ReadReq accesses 
system.cpu16.dcache.ReadReq_miss_rate::total;0.050429;0.061643;0.064935;0.057865;0.048154;0.041107;miss rate for ReadReq accesses 
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data;0.007951;0.021590;0.007537;0.007515;0.041502;0.009453;miss rate for WriteReq accesses 
system.cpu16.dcache.WriteReq_miss_rate::total;0.007951;0.021590;0.007537;0.007515;0.041502;0.009453;miss rate for WriteReq accesses 
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data;0.049457;0.297783;0.077103;0.081186;0.123013;0.092593;miss rate for LoadLockedReq accesses 
system.cpu16.dcache.LoadLockedReq_miss_rate::total;0.049457;0.297783;0.077103;0.081186;0.123013;0.092593;miss rate for LoadLockedReq accesses 
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data;0.310114;0.500841;0.354478;0.341202;0.437147;0.272727;miss rate for StoreCondReq accesses 
system.cpu16.dcache.StoreCondReq_miss_rate::total;0.310114;0.500841;0.354478;0.341202;0.437147;0.272727;miss rate for StoreCondReq accesses 
system.cpu16.dcache.demand_miss_rate::cpu16.data;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;miss rate for demand accesses 
system.cpu16.dcache.demand_miss_rate::total;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;miss rate for demand accesses 
system.cpu16.dcache.overall_miss_rate::cpu16.data;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;miss rate for overall accesses 
system.cpu16.dcache.overall_miss_rate::total;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;miss rate for overall accesses 
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data;72642.572182;71137.586937;92086.810484;85868.330064;93777.054346;73661.174538;average ReadReq miss latency 
system.cpu16.dcache.ReadReq_avg_miss_latency::total;72642.572182;71137.586937;92086.810484;85868.330064;93777.054346;73661.174538;average ReadReq miss latency 
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data;58769.817040;63277.175518;64236.477273;60078.428571;99811.208298;86337.549020;average WriteReq miss latency 
system.cpu16.dcache.WriteReq_avg_miss_latency::total;58769.817040;63277.175518;64236.477273;60078.428571;99811.208298;86337.549020;average WriteReq miss latency 
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data;79486.397844;63984.541536;86317.969697;90880.772487;73625.242545;66166.266667;average LoadLockedReq miss latency 
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total;79486.397844;63984.541536;86317.969697;90880.772487;73625.242545;66166.266667;average LoadLockedReq miss latency 
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data;49600.278019;60112.692004;48199.336842;53364.088050;54725.948259;55432.833333;average StoreCondReq miss latency 
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total;49600.278019;60112.692004;48199.336842;53364.088050;54725.948259;55432.833333;average StoreCondReq miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data;71777.788759;70281.314775;90970.767987;84745.555548;95131.025269;74862.838290;average overall miss latency 
system.cpu16.dcache.demand_avg_miss_latency::total;71777.788759;70281.314775;90970.767987;84745.555548;95131.025269;74862.838290;average overall miss latency 
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data;71777.788759;70281.314775;90970.767987;84745.555548;95131.025269;74862.838290;average overall miss latency 
system.cpu16.dcache.overall_avg_miss_latency::total;71777.788759;70281.314775;90970.767987;84745.555548;95131.025269;74862.838290;average overall miss latency 
system.cpu16.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu16.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu16.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu16.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu16.dcache.writebacks::writebacks;1507;62674;68;409;5556;21;number of writebacks 
system.cpu16.dcache.writebacks::total;1507;62674;68;409;5556;21;number of writebacks 
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data;147245;1221114;4216;26913;28576;487;number of ReadReq MSHR misses 
system.cpu16.dcache.ReadReq_mshr_misses::total;147245;1221114;4216;26913;28576;487;number of ReadReq MSHR misses 
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data;9789;149284;176;1225;8267;51;number of WriteReq MSHR misses 
system.cpu16.dcache.WriteReq_mshr_misses::total;9789;149284;176;1225;8267;51;number of WriteReq MSHR misses 
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data;2041;33224;33;189;503;15;number of LoadLockedReq MSHR misses 
system.cpu16.dcache.LoadLockedReq_mshr_misses::total;2041;33224;33;189;503;15;number of LoadLockedReq MSHR misses 
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data;6442;52983;95;636;1005;30;number of StoreCondReq MSHR misses 
system.cpu16.dcache.StoreCondReq_mshr_misses::total;6442;52983;95;636;1005;30;number of StoreCondReq MSHR misses 
system.cpu16.dcache.demand_mshr_misses::cpu16.data;157034;1370398;4392;28138;36843;538;number of demand (read+write) MSHR misses 
system.cpu16.dcache.demand_mshr_misses::total;157034;1370398;4392;28138;36843;538;number of demand (read+write) MSHR misses 
system.cpu16.dcache.overall_mshr_misses::cpu16.data;157034;1370398;4392;28138;36843;538;number of overall MSHR misses 
system.cpu16.dcache.overall_mshr_misses::total;157034;1370398;4392;28138;36843;538;number of overall MSHR misses 
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data;6854596459;58668801665;281323007;1652903633;1938706895;23304008;number of ReadReq MSHR miss cycles 
system.cpu16.dcache.ReadReq_mshr_miss_latency::total;6854596459;58668801665;281323007;1652903633;1938706895;23304008;number of ReadReq MSHR miss cycles 
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data;266275261;5490761130;5969380;36320925;605341741;2832785;number of WriteReq MSHR miss cycles 
system.cpu16.dcache.WriteReq_mshr_miss_latency::total;266275261;5490761130;5969380;36320925;605341741;2832785;number of WriteReq MSHR miss cycles 
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data;109348262;1388610592;2017507;12414534;25067503;632506;number of LoadLockedReq MSHR miss cycles 
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total;109348262;1388610592;2017507;12414534;25067503;632506;number of LoadLockedReq MSHR miss cycles 
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data;150468009;1896862873;2079063;15846440;29821422;877015;number of StoreCondReq MSHR miss cycles 
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total;150468009;1896862873;2079063;15846440;29821422;877015;number of StoreCondReq MSHR miss cycles 
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data;42300004;8770000;620000;1400000;4200000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total;42300004;8770000;620000;1400000;4200000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data;7120871720;64159562795;287292387;1689224558;2544048636;26136793;number of demand (read+write) MSHR miss cycles 
system.cpu16.dcache.demand_mshr_miss_latency::total;7120871720;64159562795;287292387;1689224558;2544048636;26136793;number of demand (read+write) MSHR miss cycles 
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data;7120871720;64159562795;287292387;1689224558;2544048636;26136793;number of overall MSHR miss cycles 
system.cpu16.dcache.overall_mshr_miss_latency::total;7120871720;64159562795;287292387;1689224558;2544048636;26136793;number of overall MSHR miss cycles 
system.cpu16.dcache.ReadReq_mshr_uncacheable_latency::cpu16.data;18848000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu16.dcache.ReadReq_mshr_uncacheable_latency::total;18848000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu16.dcache.WriteReq_mshr_uncacheable_latency::cpu16.data;3928131000;6981910000;47181000;340495000;300462000;16249000;number of WriteReq MSHR uncacheable cycles 
system.cpu16.dcache.WriteReq_mshr_uncacheable_latency::total;3928131000;6981910000;47181000;340495000;300462000;16249000;number of WriteReq MSHR uncacheable cycles 
system.cpu16.dcache.overall_mshr_uncacheable_latency::cpu16.data;3946979000;6981910000;47181000;340495000;300462000;16249000;number of overall MSHR uncacheable cycles 
system.cpu16.dcache.overall_mshr_uncacheable_latency::total;3946979000;6981910000;47181000;340495000;300462000;16249000;number of overall MSHR uncacheable cycles 
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data;0.050429;0.061643;0.064935;0.057865;0.048154;0.041107;mshr miss rate for ReadReq accesses 
system.cpu16.dcache.ReadReq_mshr_miss_rate::total;0.050429;0.061643;0.064935;0.057865;0.048154;0.041107;mshr miss rate for ReadReq accesses 
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data;0.007951;0.021590;0.007537;0.007515;0.041502;0.009453;mshr miss rate for WriteReq accesses 
system.cpu16.dcache.WriteReq_mshr_miss_rate::total;0.007951;0.021590;0.007537;0.007515;0.041502;0.009453;mshr miss rate for WriteReq accesses 
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data;0.049457;0.297783;0.077103;0.081186;0.123013;0.092593;mshr miss rate for LoadLockedReq accesses 
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total;0.049457;0.297783;0.077103;0.081186;0.123013;0.092593;mshr miss rate for LoadLockedReq accesses 
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data;0.310114;0.500643;0.354478;0.341202;0.437147;0.272727;mshr miss rate for StoreCondReq accesses 
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total;0.310114;0.500643;0.354478;0.341202;0.437147;0.272727;mshr miss rate for StoreCondReq accesses 
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;mshr miss rate for demand accesses 
system.cpu16.dcache.demand_mshr_miss_rate::total;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;mshr miss rate for demand accesses 
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;mshr miss rate for overall accesses 
system.cpu16.dcache.overall_mshr_miss_rate::total;0.037830;0.051280;0.049752;0.044797;0.046482;0.031203;mshr miss rate for overall accesses 
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data;46552.320683;48045.310810;66727.468454;61416.550849;67843.886303;47852.172485;average ReadReq mshr miss latency 
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total;46552.320683;48045.310810;66727.468454;61416.550849;67843.886303;47852.172485;average ReadReq mshr miss latency 
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data;27201.477270;36780.640457;33916.931818;29649.734694;73223.870933;55544.803922;average WriteReq mshr miss latency 
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total;27201.477270;36780.640457;33916.931818;29649.734694;73223.870933;55544.803922;average WriteReq mshr miss latency 
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data;53575.826556;41795.406694;61136.575758;65685.365079;49835.990060;42167.066667;average LoadLockedReq mshr miss latency 
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total;53575.826556;41795.406694;61136.575758;65685.365079;49835.990060;42167.066667;average LoadLockedReq mshr miss latency 
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data;23357.343837;35801.348980;21884.873684;24915.786164;29673.056716;29233.833333;average StoreCondReq mshr miss latency 
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total;23357.343837;35801.348980;21884.873684;24915.786164;29673.056716;29233.833333;average StoreCondReq mshr miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data;45346.050664;46818.196462;65412.656421;60033.568768;69051.071737;48581.399628;average overall mshr miss latency 
system.cpu16.dcache.demand_avg_mshr_miss_latency::total;45346.050664;46818.196462;65412.656421;60033.568768;69051.071737;48581.399628;average overall mshr miss latency 
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data;45346.050664;46818.196462;65412.656421;60033.568768;69051.071737;48581.399628;average overall mshr miss latency 
system.cpu16.dcache.overall_avg_mshr_miss_latency::total;45346.050664;46818.196462;65412.656421;60033.568768;69051.071737;48581.399628;average overall mshr miss latency 
system.cpu16.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu16.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu16.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu16.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu16.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu16.dcache.overall_avg_mshr_uncacheable_latency::cpu16.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu16.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu16.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu17.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu17.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu17.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu17.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu17.dtb.read_hits;3589931;9283148;68659;532770;536244;31181;DTB read hits 
system.cpu17.dtb.read_misses;0;0;0;21;659;0;DTB read misses 
system.cpu17.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu17.dtb.read_accesses;0;0;0;5960;113186;0;DTB read accesses 
system.cpu17.dtb.write_hits;1443610;3308002;24655;200529;180914;8832;DTB write hits 
system.cpu17.dtb.write_misses;0;0;0;4;6304;0;DTB write misses 
system.cpu17.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu17.dtb.write_accesses;0;0;0;3084;35191;0;DTB write accesses 
system.cpu17.dtb.data_hits;5033541;12591150;93314;733299;717158;40013;DTB hits 
system.cpu17.dtb.data_misses;0;0;0;25;6963;0;DTB misses 
system.cpu17.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu17.dtb.data_accesses;0;0;0;9044;148377;0;DTB accesses 
system.cpu17.itb.fetch_hits;1268378;2181696;15556;167652;503664;5655;ITB hits 
system.cpu17.itb.fetch_misses;0;0;0;11;7;0;ITB misses 
system.cpu17.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu17.itb.fetch_accesses;1268378;2181696;15556;167663;503671;5655;ITB accesses 
system.cpu17.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu17.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu17.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu17.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu17.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu17.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu17.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu17.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu17.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu17.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu17.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu17.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu17.numCycles;644632507;1014355490;7031242;49902345;44531396;2441405;number of cpu cycles simulated 
system.cpu17.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu17.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu17.committedInsts;16388598;44236022;329040;2497908;2346309;129318;Number of instructions committed 
system.cpu17.committedOps;16388598;44236022;329040;2497908;2346309;129318;Number of ops (including micro ops) committed 
system.cpu17.num_int_alu_accesses;15864524;43177479;321077;2430812;2281099;126457;Number of integer alu accesses 
system.cpu17.num_fp_alu_accesses;1813;2010;134;18472;1764;134;Number of float alu accesses 
system.cpu17.num_func_calls;628513;1636090;12242;91535;68935;4324;number of times a function call or return occured 
system.cpu17.num_conditional_control_insts;1602248;4469303;32632;260285;255018;18559;number of instructions that are conditional controls 
system.cpu17.num_int_insts;15864524;43177479;321077;2430812;2281099;126457;number of integer instructions 
system.cpu17.num_fp_insts;1813;2010;134;18472;1764;134;number of float instructions 
system.cpu17.num_int_register_reads;21726630;60095209;446933;3390746;3120724;170284;number of times the integer registers were read 
system.cpu17.num_int_register_writes;12644153;34788387;259268;1929498;1814506;97472;number of times the integer registers were written 
system.cpu17.num_fp_register_reads;923;990;66;13383;877;66;number of times the floating registers were read 
system.cpu17.num_fp_register_writes;930;1020;68;12124;900;68;number of times the floating registers were written 
system.cpu17.num_mem_refs;5039839;12601864;93404;734857;725530;40055;number of memory refs 
system.cpu17.num_load_insts;3590070;9283298;68669;533347;537689;31191;Number of load instructions 
system.cpu17.num_store_insts;1449769;3318566;24735;201510;187841;8864;Number of store instructions 
system.cpu17.num_idle_cycles;599658003.222710;895780990.653750;6135600.251713;43079529.017314;38040943.398659;2092049.864131;Number of idle cycles 
system.cpu17.num_busy_cycles;44974503.777290;118574499.346250;895641.748287;6822815.982686;6490452.601341;349355.135869;Number of busy cycles 
system.cpu17.not_idle_fraction;0.069768;0.116896;0.127380;0.136723;0.145750;0.143096;Percentage of non-idle cycles 
system.cpu17.idle_fraction;0.930232;0.883104;0.872620;0.863277;0.854250;0.856904;Percentage of idle cycles 
system.cpu17.Branches;2541552;6798832;50212;389989;354923;24763;Number of branches fetched 
system.cpu17.op_class::No_OpClass;55644;103957;717;7668;20784;259;Class of executed instruction 
system.cpu17.op_class::IntAlu;10754812;30537750;227728;1689848;1489737;86379;Class of executed instruction 
system.cpu17.op_class::IntMult;63919;182518;1355;9833;7364;463;Class of executed instruction 
system.cpu17.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::FloatAdd;90;60;4;3123;61;4;Class of executed instruction 
system.cpu17.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::FloatCvt;0;0;0;923;5;0;Class of executed instruction 
system.cpu17.op_class::FloatMult;0;0;0;1240;0;0;Class of executed instruction 
system.cpu17.op_class::FloatDiv;8;0;0;411;0;0;Class of executed instruction 
system.cpu17.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::MemRead;3632199;9350811;69197;538906;541969;31409;Class of executed instruction 
system.cpu17.op_class::MemWrite;1449784;3318596;24737;201589;187860;8866;Class of executed instruction 
system.cpu17.op_class::IprAccess;432142;742330;5302;44392;105492;1938;Class of executed instruction 
system.cpu17.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu17.op_class::total;16388598;44236022;329040;2497933;2353272;129318;Class of executed instruction 
system.cpu17.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu17.kern.inst.quiesce;9121;10460;74;589;510;25;number of quiesce instructions executed 
system.cpu17.kern.inst.hwrei;106292;183084;1300;10283;15555;473;number of hwrei instructions executed 
system.cpu17.kern.ipl_count::0;24102;42023;297;2559;1999;109;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::22;5988;10387;72;512;456;25;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::30;88;87;2;117;81;1;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::31;64094;109444;783;5734;5061;286;number of times we switched to this ipl 
system.cpu17.kern.ipl_count::total;94272;161941;1154;8922;7597;421;number of times we switched to this ipl 
system.cpu17.kern.ipl_good::0;24102;42023;297;2559;1999;109;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::22;5988;10387;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::30;88;87;2;117;81;1;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::31;24014;41936;295;2443;1918;108;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_good::total;54192;94433;666;5631;4454;243;number of times we switched to this ipl from a different ipl 
system.cpu17.kern.ipl_ticks::0;5648456230000;9770427750000;67496630000;455443600000;421163500000;22656600000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::22;20929230000;35941880000;253030000;1800650000;1594580000;88590000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::30;874940000;864820000;20250000;1024490000;771640000;10090000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::31;776064390000;336320450000;2542510000;40754710000;21784240000;1658770000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_ticks::total;6446324790000;10143554900000;70312420000;499023450000;445313960000;24414050000;number of cycles we spent at this ipl 
system.cpu17.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::31;0.374668;0.383173;0.376756;0.426055;0.378976;0.377622;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.ipl_used::total;0.574847;0.583132;0.577123;0.631137;0.586284;0.577197;fraction of swpipl calls that actually changed the ipl 
system.cpu17.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::swpctx;27;30;2;108;27;2;number of callpals executed 
system.cpu17.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu17.kern.callpal::swpipl;82119;140993;1006;7515;6498;369;number of callpals executed 
system.cpu17.kern.callpal::rdps;11977;21113;144;1038;922;50;number of callpals executed 
system.cpu17.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu17.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu17.kern.callpal::rti;6076;10474;74;779;562;26;number of callpals executed 
system.cpu17.kern.callpal::rdunique;1;;;4;9;;number of callpals executed 
system.cpu17.kern.callpal::total;100214;172610;1226;9619;8048;447;number of callpals executed 
system.cpu17.kern.mode_switch::kernel;6105;10504;76;887;589;28;number of protection mode switches 
system.cpu17.kern.mode_switch::user;0;0;0;152;38;0;number of protection mode switches 
system.cpu17.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu17.kern.mode_switch_good::kernel;0;0;0;0.171364;0.064516;0;fraction of useful protection mode switches 
system.cpu17.kern.mode_switch_good::user;nan;nan;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu17.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu17.kern.mode_switch_good::total;0;0;0;0.292589;0.121212;0;fraction of useful protection mode switches 
system.cpu17.kern.mode_ticks::kernel;0;0;0;17051933770000;422266950000;0;number of ticks spent at the given mode 
system.cpu17.kern.mode_ticks::user;0;0;0;977920000;11531450000;0;number of ticks spent at the given mode 
system.cpu17.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu17.kern.swap_context;28;30;2;108;27;2;number of times the context was actually changed 
system.cpu17.icache.tags.replacements;23589;80730;651;10272;4964;361;number of replacements 
system.cpu17.icache.tags.tagsinuse;386.030283;444.659290;447;469.078014;496.026409;504;Cycle average of tags in use 
system.cpu17.icache.tags.total_refs;8149046;29415676;3100841;15266215;2383789;7497523;Total number of references to valid blocks. 
system.cpu17.icache.tags.sampled_refs;23589;80730;651;10272;4964;865;Sample count of references to valid blocks. 
system.cpu17.icache.tags.avg_refs;345.459579;364.371064;4763.196621;1486.196943;480.215351;8667.656647;Average number of references to valid blocks. 
system.cpu17.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu17.icache.tags.occ_blocks::cpu17.inst;386.030283;444.659290;447;469.078014;496.026409;504;Average occupied blocks per requestor 
system.cpu17.icache.tags.occ_percent::cpu17.inst;0.753965;0.868475;0.873047;0.916168;0.968802;0.984375;Average percentage of cache occupancy 
system.cpu17.icache.tags.occ_percent::total;0.753965;0.868475;0.873047;0.916168;0.968802;0.984375;Average percentage of cache occupancy 
system.cpu17.icache.tags.occ_task_id_blocks::1024;437;447;447;492;504;504;Occupied blocks per task id 
system.cpu17.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu17.icache.tags.age_task_id_blocks_1024::3;15;13;12;;5;134;Occupied blocks per task id 
system.cpu17.icache.tags.age_task_id_blocks_1024::4;420;432;433;490;490;361;Occupied blocks per task id 
system.cpu17.icache.tags.occ_task_id_percent::1024;0.853516;0.873047;0.873047;0.960938;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu17.icache.tags.tag_accesses;32801229;88552784;658731;5006183;4711520;258997;Number of tag accesses 
system.cpu17.icache.tags.data_accesses;32801229;88552784;658731;5006183;4711520;258997;Number of data accesses 
system.cpu17.icache.ReadReq_hits::cpu17.inst;16364565;44155282;328389;2487616;2348296;128957;number of ReadReq hits 
system.cpu17.icache.ReadReq_hits::total;16364565;44155282;328389;2487616;2348296;128957;number of ReadReq hits 
system.cpu17.icache.demand_hits::cpu17.inst;16364565;44155282;328389;2487616;2348296;128957;number of demand (read+write) hits 
system.cpu17.icache.demand_hits::total;16364565;44155282;328389;2487616;2348296;128957;number of demand (read+write) hits 
system.cpu17.icache.overall_hits::cpu17.inst;16364565;44155282;328389;2487616;2348296;128957;number of overall hits 
system.cpu17.icache.overall_hits::total;16364565;44155282;328389;2487616;2348296;128957;number of overall hits 
system.cpu17.icache.ReadReq_misses::cpu17.inst;24033;80740;651;10317;4976;361;number of ReadReq misses 
system.cpu17.icache.ReadReq_misses::total;24033;80740;651;10317;4976;361;number of ReadReq misses 
system.cpu17.icache.demand_misses::cpu17.inst;24033;80740;651;10317;4976;361;number of demand (read+write) misses 
system.cpu17.icache.demand_misses::total;24033;80740;651;10317;4976;361;number of demand (read+write) misses 
system.cpu17.icache.overall_misses::cpu17.inst;24033;80740;651;10317;4976;361;number of overall misses 
system.cpu17.icache.overall_misses::total;24033;80740;651;10317;4976;361;number of overall misses 
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst;2724951250;8503358499;71139000;1069528750;553372998;36852500;number of ReadReq miss cycles 
system.cpu17.icache.ReadReq_miss_latency::total;2724951250;8503358499;71139000;1069528750;553372998;36852500;number of ReadReq miss cycles 
system.cpu17.icache.demand_miss_latency::cpu17.inst;2724951250;8503358499;71139000;1069528750;553372998;36852500;number of demand (read+write) miss cycles 
system.cpu17.icache.demand_miss_latency::total;2724951250;8503358499;71139000;1069528750;553372998;36852500;number of demand (read+write) miss cycles 
system.cpu17.icache.overall_miss_latency::cpu17.inst;2724951250;8503358499;71139000;1069528750;553372998;36852500;number of overall miss cycles 
system.cpu17.icache.overall_miss_latency::total;2724951250;8503358499;71139000;1069528750;553372998;36852500;number of overall miss cycles 
system.cpu17.icache.ReadReq_accesses::cpu17.inst;16388598;44236022;329040;2497933;2353272;129318;number of ReadReq accesses(hits+misses) 
system.cpu17.icache.ReadReq_accesses::total;16388598;44236022;329040;2497933;2353272;129318;number of ReadReq accesses(hits+misses) 
system.cpu17.icache.demand_accesses::cpu17.inst;16388598;44236022;329040;2497933;2353272;129318;number of demand (read+write) accesses 
system.cpu17.icache.demand_accesses::total;16388598;44236022;329040;2497933;2353272;129318;number of demand (read+write) accesses 
system.cpu17.icache.overall_accesses::cpu17.inst;16388598;44236022;329040;2497933;2353272;129318;number of overall (read+write) accesses 
system.cpu17.icache.overall_accesses::total;16388598;44236022;329040;2497933;2353272;129318;number of overall (read+write) accesses 
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;miss rate for ReadReq accesses 
system.cpu17.icache.ReadReq_miss_rate::total;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;miss rate for ReadReq accesses 
system.cpu17.icache.demand_miss_rate::cpu17.inst;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;miss rate for demand accesses 
system.cpu17.icache.demand_miss_rate::total;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;miss rate for demand accesses 
system.cpu17.icache.overall_miss_rate::cpu17.inst;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;miss rate for overall accesses 
system.cpu17.icache.overall_miss_rate::total;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;miss rate for overall accesses 
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst;113383.732784;105317.791665;109276.497696;103666.642435;111208.399920;102084.487535;average ReadReq miss latency 
system.cpu17.icache.ReadReq_avg_miss_latency::total;113383.732784;105317.791665;109276.497696;103666.642435;111208.399920;102084.487535;average ReadReq miss latency 
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst;113383.732784;105317.791665;109276.497696;103666.642435;111208.399920;102084.487535;average overall miss latency 
system.cpu17.icache.demand_avg_miss_latency::total;113383.732784;105317.791665;109276.497696;103666.642435;111208.399920;102084.487535;average overall miss latency 
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst;113383.732784;105317.791665;109276.497696;103666.642435;111208.399920;102084.487535;average overall miss latency 
system.cpu17.icache.overall_avg_miss_latency::total;113383.732784;105317.791665;109276.497696;103666.642435;111208.399920;102084.487535;average overall miss latency 
system.cpu17.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu17.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst;24033;80740;651;10317;4976;361;number of ReadReq MSHR misses 
system.cpu17.icache.ReadReq_mshr_misses::total;24033;80740;651;10317;4976;361;number of ReadReq MSHR misses 
system.cpu17.icache.demand_mshr_misses::cpu17.inst;24033;80740;651;10317;4976;361;number of demand (read+write) MSHR misses 
system.cpu17.icache.demand_mshr_misses::total;24033;80740;651;10317;4976;361;number of demand (read+write) MSHR misses 
system.cpu17.icache.overall_mshr_misses::cpu17.inst;24033;80740;651;10317;4976;361;number of overall MSHR misses 
system.cpu17.icache.overall_mshr_misses::total;24033;80740;651;10317;4976;361;number of overall MSHR misses 
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst;2089746750;6427505501;54435000;802206250;423129002;27555500;number of ReadReq MSHR miss cycles 
system.cpu17.icache.ReadReq_mshr_miss_latency::total;2089746750;6427505501;54435000;802206250;423129002;27555500;number of ReadReq MSHR miss cycles 
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst;2089746750;6427505501;54435000;802206250;423129002;27555500;number of demand (read+write) MSHR miss cycles 
system.cpu17.icache.demand_mshr_miss_latency::total;2089746750;6427505501;54435000;802206250;423129002;27555500;number of demand (read+write) MSHR miss cycles 
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst;2089746750;6427505501;54435000;802206250;423129002;27555500;number of overall MSHR miss cycles 
system.cpu17.icache.overall_mshr_miss_latency::total;2089746750;6427505501;54435000;802206250;423129002;27555500;number of overall MSHR miss cycles 
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;mshr miss rate for ReadReq accesses 
system.cpu17.icache.ReadReq_mshr_miss_rate::total;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;mshr miss rate for ReadReq accesses 
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;mshr miss rate for demand accesses 
system.cpu17.icache.demand_mshr_miss_rate::total;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;mshr miss rate for demand accesses 
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;mshr miss rate for overall accesses 
system.cpu17.icache.overall_mshr_miss_rate::total;0.001466;0.001825;0.001978;0.004130;0.002115;0.002792;mshr miss rate for overall accesses 
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst;86953.220572;79607.449851;83617.511521;77755.767180;85033.963424;76331.024931;average ReadReq mshr miss latency 
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total;86953.220572;79607.449851;83617.511521;77755.767180;85033.963424;76331.024931;average ReadReq mshr miss latency 
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst;86953.220572;79607.449851;83617.511521;77755.767180;85033.963424;76331.024931;average overall mshr miss latency 
system.cpu17.icache.demand_avg_mshr_miss_latency::total;86953.220572;79607.449851;83617.511521;77755.767180;85033.963424;76331.024931;average overall mshr miss latency 
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst;86953.220572;79607.449851;83617.511521;77755.767180;85033.963424;76331.024931;average overall mshr miss latency 
system.cpu17.icache.overall_avg_mshr_miss_latency::total;86953.220572;79607.449851;83617.511521;77755.767180;85033.963424;76331.024931;average overall mshr miss latency 
system.cpu17.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu17.dcache.tags.replacements;121536;441471;3510;23755;23131;1207;number of replacements 
system.cpu17.dcache.tags.tagsinuse;436.401589;637.683739;588.498928;619.277543;719.881580;825.109163;Cycle average of tags in use 
system.cpu17.dcache.tags.total_refs;1954590;6850654;18525;2199655;7120655;201257;Total number of references to valid blocks. 
system.cpu17.dcache.tags.sampled_refs;121536;441471;3510;23755;23131;2030;Sample count of references to valid blocks. 
system.cpu17.dcache.tags.avg_refs;16.082395;15.517789;5.277778;92.597558;307.840344;99.141379;Average number of references to valid blocks. 
system.cpu17.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu17.dcache.tags.occ_blocks::cpu17.data;436.401589;637.683739;588.498928;619.277543;719.881580;825.109163;Average occupied blocks per requestor 
system.cpu17.dcache.tags.occ_percent::cpu17.data;0.426173;0.622738;0.574706;0.604763;0.703009;0.805771;Average percentage of cache occupancy 
system.cpu17.dcache.tags.occ_percent::total;0.426173;0.622738;0.574706;0.604763;0.703009;0.805771;Average percentage of cache occupancy 
system.cpu17.dcache.tags.occ_task_id_blocks::1024;598;586;583;640;813;823;Occupied blocks per task id 
system.cpu17.dcache.tags.age_task_id_blocks_1024::3;12;14;10;;7;47;Occupied blocks per task id 
system.cpu17.dcache.tags.age_task_id_blocks_1024::4;586;572;573;640;800;770;Occupied blocks per task id 
system.cpu17.dcache.tags.occ_task_id_percent::1024;0.583984;0.572266;0.569336;0.625000;0.793945;0.803711;Percentage of cache occupancy per task id 
system.cpu17.dcache.tags.tag_accesses;10225045;25691032;190754;1496782;1465590;81484;Number of tag accesses 
system.cpu17.dcache.tags.data_accesses;10225045;25691032;190754;1496782;1465590;81484;Number of data accesses 
system.cpu17.dcache.ReadReq_hits::cpu17.data;3341900;8721522;63674;500533;504993;29408;number of ReadReq hits 
system.cpu17.dcache.ReadReq_hits::total;3341900;8721522;63674;500533;504993;29408;number of ReadReq hits 
system.cpu17.dcache.WriteReq_hits::cpu17.data;1386457;3231676;23964;194138;169741;8545;number of WriteReq hits 
system.cpu17.dcache.WriteReq_hits::total;1386457;3231676;23964;194138;169741;8545;number of WriteReq hits 
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data;39829;34013;422;2706;3584;179;number of LoadLockedReq hits 
system.cpu17.dcache.LoadLockedReq_hits::total;39829;34013;422;2706;3584;179;number of LoadLockedReq hits 
system.cpu17.dcache.StoreCondReq_hits::cpu17.data;14369;21220;175;1645;1263;77;number of StoreCondReq hits 
system.cpu17.dcache.StoreCondReq_hits::total;14369;21220;175;1645;1263;77;number of StoreCondReq hits 
system.cpu17.dcache.demand_hits::cpu17.data;4728357;11953198;87638;694671;674734;37953;number of demand (read+write) hits 
system.cpu17.dcache.demand_hits::total;4728357;11953198;87638;694671;674734;37953;number of demand (read+write) hits 
system.cpu17.dcache.overall_hits::cpu17.data;4728357;11953198;87638;694671;674734;37953;number of overall hits 
system.cpu17.dcache.overall_hits::total;4728357;11953198;87638;694671;674734;37953;number of overall hits 
system.cpu17.dcache.ReadReq_misses::cpu17.data;206027;525910;4542;29437;28059;1586;number of ReadReq misses 
system.cpu17.dcache.ReadReq_misses::total;206027;525910;4542;29437;28059;1586;number of ReadReq misses 
system.cpu17.dcache.WriteReq_misses::cpu17.data;10094;30413;176;2674;6804;74;number of WriteReq misses 
system.cpu17.dcache.WriteReq_misses::total;10094;30413;176;2674;6804;74;number of WriteReq misses 
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data;2230;1853;31;650;394;18;number of LoadLockedReq misses 
system.cpu17.dcache.LoadLockedReq_misses::total;2230;1853;31;650;394;18;number of LoadLockedReq misses 
system.cpu17.dcache.StoreCondReq_misses::cpu17.data;6497;11577;83;1251;892;35;number of StoreCondReq misses 
system.cpu17.dcache.StoreCondReq_misses::total;6497;11577;83;1251;892;35;number of StoreCondReq misses 
system.cpu17.dcache.demand_misses::cpu17.data;216121;556323;4718;32111;34863;1660;number of demand (read+write) misses 
system.cpu17.dcache.demand_misses::total;216121;556323;4718;32111;34863;1660;number of demand (read+write) misses 
system.cpu17.dcache.overall_misses::cpu17.data;216121;556323;4718;32111;34863;1660;number of overall misses 
system.cpu17.dcache.overall_misses::total;216121;556323;4718;32111;34863;1660;number of overall misses 
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data;16894326869;39709015302;413936274;2451207761;2464432433;136840994;number of ReadReq miss cycles 
system.cpu17.dcache.ReadReq_miss_latency::total;16894326869;39709015302;413936274;2451207761;2464432433;136840994;number of ReadReq miss cycles 
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data;592219814;1782026073;10997367;164797604;653702203;6247711;number of WriteReq miss cycles 
system.cpu17.dcache.WriteReq_miss_latency::total;592219814;1782026073;10997367;164797604;653702203;6247711;number of WriteReq miss cycles 
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data;183465620;209210359;2742970;44281241;29701802;1288250;number of LoadLockedReq miss cycles 
system.cpu17.dcache.LoadLockedReq_miss_latency::total;183465620;209210359;2742970;44281241;29701802;1288250;number of LoadLockedReq miss cycles 
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data;317029039;603154321;4339938;72437524;46902593;1839984;number of StoreCondReq miss cycles 
system.cpu17.dcache.StoreCondReq_miss_latency::total;317029039;603154321;4339938;72437524;46902593;1839984;number of StoreCondReq miss cycles 
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data;64074997;23194996;288000;1192000;5888999;216000;number of StoreCondFailReq miss cycles 
system.cpu17.dcache.StoreCondFailReq_miss_latency::total;64074997;23194996;288000;1192000;5888999;216000;number of StoreCondFailReq miss cycles 
system.cpu17.dcache.demand_miss_latency::cpu17.data;17486546683;41491041375;424933641;2616005365;3118134636;143088705;number of demand (read+write) miss cycles 
system.cpu17.dcache.demand_miss_latency::total;17486546683;41491041375;424933641;2616005365;3118134636;143088705;number of demand (read+write) miss cycles 
system.cpu17.dcache.overall_miss_latency::cpu17.data;17486546683;41491041375;424933641;2616005365;3118134636;143088705;number of overall miss cycles 
system.cpu17.dcache.overall_miss_latency::total;17486546683;41491041375;424933641;2616005365;3118134636;143088705;number of overall miss cycles 
system.cpu17.dcache.ReadReq_accesses::cpu17.data;3547927;9247432;68216;529970;533052;30994;number of ReadReq accesses(hits+misses) 
system.cpu17.dcache.ReadReq_accesses::total;3547927;9247432;68216;529970;533052;30994;number of ReadReq accesses(hits+misses) 
system.cpu17.dcache.WriteReq_accesses::cpu17.data;1396551;3262089;24140;196812;176545;8619;number of WriteReq accesses(hits+misses) 
system.cpu17.dcache.WriteReq_accesses::total;1396551;3262089;24140;196812;176545;8619;number of WriteReq accesses(hits+misses) 
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data;42059;35866;453;3356;3978;197;number of LoadLockedReq accesses(hits+misses) 
system.cpu17.dcache.LoadLockedReq_accesses::total;42059;35866;453;3356;3978;197;number of LoadLockedReq accesses(hits+misses) 
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data;20866;32797;258;2896;2155;112;number of StoreCondReq accesses(hits+misses) 
system.cpu17.dcache.StoreCondReq_accesses::total;20866;32797;258;2896;2155;112;number of StoreCondReq accesses(hits+misses) 
system.cpu17.dcache.demand_accesses::cpu17.data;4944478;12509521;92356;726782;709597;39613;number of demand (read+write) accesses 
system.cpu17.dcache.demand_accesses::total;4944478;12509521;92356;726782;709597;39613;number of demand (read+write) accesses 
system.cpu17.dcache.overall_accesses::cpu17.data;4944478;12509521;92356;726782;709597;39613;number of overall (read+write) accesses 
system.cpu17.dcache.overall_accesses::total;4944478;12509521;92356;726782;709597;39613;number of overall (read+write) accesses 
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data;0.058070;0.056871;0.066583;0.055545;0.052638;0.051171;miss rate for ReadReq accesses 
system.cpu17.dcache.ReadReq_miss_rate::total;0.058070;0.056871;0.066583;0.055545;0.052638;0.051171;miss rate for ReadReq accesses 
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data;0.007228;0.009323;0.007291;0.013587;0.038540;0.008586;miss rate for WriteReq accesses 
system.cpu17.dcache.WriteReq_miss_rate::total;0.007228;0.009323;0.007291;0.013587;0.038540;0.008586;miss rate for WriteReq accesses 
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data;0.053021;0.051665;0.068433;0.193683;0.099045;0.091371;miss rate for LoadLockedReq accesses 
system.cpu17.dcache.LoadLockedReq_miss_rate::total;0.053021;0.051665;0.068433;0.193683;0.099045;0.091371;miss rate for LoadLockedReq accesses 
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data;0.311368;0.352990;0.321705;0.431975;0.413921;0.312500;miss rate for StoreCondReq accesses 
system.cpu17.dcache.StoreCondReq_miss_rate::total;0.311368;0.352990;0.321705;0.431975;0.413921;0.312500;miss rate for StoreCondReq accesses 
system.cpu17.dcache.demand_miss_rate::cpu17.data;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;miss rate for demand accesses 
system.cpu17.dcache.demand_miss_rate::total;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;miss rate for demand accesses 
system.cpu17.dcache.overall_miss_rate::cpu17.data;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;miss rate for overall accesses 
system.cpu17.dcache.overall_miss_rate::total;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;miss rate for overall accesses 
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data;82000.547836;75505.343694;91135.243065;83269.618541;87830.372893;86280.576293;average ReadReq miss latency 
system.cpu17.dcache.ReadReq_avg_miss_latency::total;82000.547836;75505.343694;91135.243065;83269.618541;87830.372893;86280.576293;average ReadReq miss latency 
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data;58670.478898;58594.221977;62485.039773;61629.620045;96076.161523;84428.527027;average WriteReq miss latency 
system.cpu17.dcache.WriteReq_avg_miss_latency::total;58670.478898;58594.221977;62485.039773;61629.620045;96076.161523;84428.527027;average WriteReq miss latency 
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data;82271.578475;112903.593632;88482.903226;68124.986154;75385.284264;71569.444444;average LoadLockedReq miss latency 
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total;82271.578475;112903.593632;88482.903226;68124.986154;75385.284264;71569.444444;average LoadLockedReq miss latency 
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data;48796.219640;52099.362616;52288.409639;57903.696243;52581.382287;52570.971429;average StoreCondReq miss latency 
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total;48796.219640;52099.362616;52288.409639;57903.696243;52581.382287;52570.971429;average StoreCondReq miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data;80910.909551;74580.848491;90066.477533;81467.576999;89439.653386;86198.015060;average overall miss latency 
system.cpu17.dcache.demand_avg_miss_latency::total;80910.909551;74580.848491;90066.477533;81467.576999;89439.653386;86198.015060;average overall miss latency 
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data;80910.909551;74580.848491;90066.477533;81467.576999;89439.653386;86198.015060;average overall miss latency 
system.cpu17.dcache.overall_avg_miss_latency::total;80910.909551;74580.848491;90066.477533;81467.576999;89439.653386;86198.015060;average overall miss latency 
system.cpu17.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu17.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu17.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu17.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu17.dcache.writebacks::writebacks;2395;8771;73;1076;4398;48;number of writebacks 
system.cpu17.dcache.writebacks::total;2395;8771;73;1076;4398;48;number of writebacks 
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data;206027;525910;4542;29437;28059;1586;number of ReadReq MSHR misses 
system.cpu17.dcache.ReadReq_mshr_misses::total;206027;525910;4542;29437;28059;1586;number of ReadReq MSHR misses 
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data;10094;30413;176;2674;6804;74;number of WriteReq MSHR misses 
system.cpu17.dcache.WriteReq_mshr_misses::total;10094;30413;176;2674;6804;74;number of WriteReq MSHR misses 
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data;2230;1853;31;650;394;18;number of LoadLockedReq MSHR misses 
system.cpu17.dcache.LoadLockedReq_mshr_misses::total;2230;1853;31;650;394;18;number of LoadLockedReq MSHR misses 
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data;6497;11575;83;1247;892;35;number of StoreCondReq MSHR misses 
system.cpu17.dcache.StoreCondReq_mshr_misses::total;6497;11575;83;1247;892;35;number of StoreCondReq MSHR misses 
system.cpu17.dcache.demand_mshr_misses::cpu17.data;216121;556323;4718;32111;34863;1660;number of demand (read+write) MSHR misses 
system.cpu17.dcache.demand_mshr_misses::total;216121;556323;4718;32111;34863;1660;number of demand (read+write) MSHR misses 
system.cpu17.dcache.overall_mshr_misses::cpu17.data;216121;556323;4718;32111;34863;1660;number of overall MSHR misses 
system.cpu17.dcache.overall_mshr_misses::total;216121;556323;4718;32111;34863;1660;number of overall MSHR misses 
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data;11542923131;27355819698;298354726;1740666239;1749897567;97084006;number of ReadReq MSHR miss cycles 
system.cpu17.dcache.ReadReq_mshr_miss_latency::total;11542923131;27355819698;298354726;1740666239;1749897567;97084006;number of ReadReq MSHR miss cycles 
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data;277416186;857160927;5655633;89857396;474181797;4091289;number of WriteReq MSHR miss cycles 
system.cpu17.dcache.WriteReq_mshr_miss_latency::total;277416186;857160927;5655633;89857396;474181797;4091289;number of WriteReq MSHR miss cycles 
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data;127196380;159342641;1982030;29666759;20308198;879750;number of LoadLockedReq MSHR miss cycles 
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total;127196380;159342641;1982030;29666759;20308198;879750;number of LoadLockedReq MSHR miss cycles 
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data;150567961;242370679;1944062;40264476;24803407;972016;number of StoreCondReq MSHR miss cycles 
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total;150567961;242370679;1944062;40264476;24803407;972016;number of StoreCondReq MSHR miss cycles 
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data;45980003;16540004;200000;840000;4140001;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total;45980003;16540004;200000;840000;4140001;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data;11820339317;28212980625;304010359;1830523635;2224079364;101175295;number of demand (read+write) MSHR miss cycles 
system.cpu17.dcache.demand_mshr_miss_latency::total;11820339317;28212980625;304010359;1830523635;2224079364;101175295;number of demand (read+write) MSHR miss cycles 
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data;11820339317;28212980625;304010359;1830523635;2224079364;101175295;number of overall MSHR miss cycles 
system.cpu17.dcache.overall_mshr_miss_latency::total;11820339317;28212980625;304010359;1830523635;2224079364;101175295;number of overall MSHR miss cycles 
system.cpu17.dcache.ReadReq_mshr_uncacheable_latency::cpu17.data;19039000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu17.dcache.ReadReq_mshr_uncacheable_latency::total;19039000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu17.dcache.WriteReq_mshr_uncacheable_latency::cpu17.data;3913509000;6194176000;47051000;344258000;296385000;16141000;number of WriteReq MSHR uncacheable cycles 
system.cpu17.dcache.WriteReq_mshr_uncacheable_latency::total;3913509000;6194176000;47051000;344258000;296385000;16141000;number of WriteReq MSHR uncacheable cycles 
system.cpu17.dcache.overall_mshr_uncacheable_latency::cpu17.data;3932548000;6194176000;47051000;344258000;296385000;16141000;number of overall MSHR uncacheable cycles 
system.cpu17.dcache.overall_mshr_uncacheable_latency::total;3932548000;6194176000;47051000;344258000;296385000;16141000;number of overall MSHR uncacheable cycles 
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data;0.058070;0.056871;0.066583;0.055545;0.052638;0.051171;mshr miss rate for ReadReq accesses 
system.cpu17.dcache.ReadReq_mshr_miss_rate::total;0.058070;0.056871;0.066583;0.055545;0.052638;0.051171;mshr miss rate for ReadReq accesses 
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data;0.007228;0.009323;0.007291;0.013587;0.038540;0.008586;mshr miss rate for WriteReq accesses 
system.cpu17.dcache.WriteReq_mshr_miss_rate::total;0.007228;0.009323;0.007291;0.013587;0.038540;0.008586;mshr miss rate for WriteReq accesses 
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data;0.053021;0.051665;0.068433;0.193683;0.099045;0.091371;mshr miss rate for LoadLockedReq accesses 
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total;0.053021;0.051665;0.068433;0.193683;0.099045;0.091371;mshr miss rate for LoadLockedReq accesses 
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data;0.311368;0.352929;0.321705;0.430594;0.413921;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total;0.311368;0.352929;0.321705;0.430594;0.413921;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;mshr miss rate for demand accesses 
system.cpu17.dcache.demand_mshr_miss_rate::total;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;mshr miss rate for demand accesses 
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;mshr miss rate for overall accesses 
system.cpu17.dcache.overall_mshr_miss_rate::total;0.043710;0.044472;0.051085;0.044182;0.049131;0.041905;mshr miss rate for overall accesses 
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data;56026.264184;52016.161887;65687.962572;59131.916941;62364.929862;61213.118537;average ReadReq mshr miss latency 
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total;56026.264184;52016.161887;65687.962572;59131.916941;62364.929862;61213.118537;average ReadReq mshr miss latency 
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data;27483.275807;28184.030743;32134.278409;33604.112191;69691.622134;55287.689189;average WriteReq mshr miss latency 
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total;27483.275807;28184.030743;32134.278409;33604.112191;69691.622134;55287.689189;average WriteReq mshr miss latency 
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data;57038.735426;85991.711279;63936.451613;45641.167692;51543.649746;48875;average LoadLockedReq mshr miss latency 
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57038.735426;85991.711279;63936.451613;45641.167692;51543.649746;48875;average LoadLockedReq mshr miss latency 
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data;23174.997845;20939.151533;23422.433735;32289.074579;27806.510090;27771.885714;average StoreCondReq mshr miss latency 
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total;23174.997845;20939.151533;23422.433735;32289.074579;27806.510090;27771.885714;average StoreCondReq mshr miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data;54693.154839;50713.309759;64436.277872;57006.123603;63794.835901;60948.972892;average overall mshr miss latency 
system.cpu17.dcache.demand_avg_mshr_miss_latency::total;54693.154839;50713.309759;64436.277872;57006.123603;63794.835901;60948.972892;average overall mshr miss latency 
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data;54693.154839;50713.309759;64436.277872;57006.123603;63794.835901;60948.972892;average overall mshr miss latency 
system.cpu17.dcache.overall_avg_mshr_miss_latency::total;54693.154839;50713.309759;64436.277872;57006.123603;63794.835901;60948.972892;average overall mshr miss latency 
system.cpu17.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu17.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu17.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu17.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu17.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu17.dcache.overall_avg_mshr_uncacheable_latency::cpu17.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu17.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu17.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu18.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu18.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu18.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu18.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu18.dtb.read_hits;3584601;14464966;68088;464120;803328;12240;DTB read hits 
system.cpu18.dtb.read_misses;0;331;0;0;1349;0;DTB read misses 
system.cpu18.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu18.dtb.read_accesses;0;102095;0;0;322641;0;DTB read accesses 
system.cpu18.dtb.write_hits;1442018;5288702;24616;165355;283982;5594;DTB write hits 
system.cpu18.dtb.write_misses;0;256;0;0;12513;0;DTB write misses 
system.cpu18.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu18.dtb.write_accesses;0;35635;0;0;107846;0;DTB write accesses 
system.cpu18.dtb.data_hits;5026619;19753668;92704;629475;1087310;17834;DTB hits 
system.cpu18.dtb.data_misses;0;587;0;0;13862;0;DTB misses 
system.cpu18.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu18.dtb.data_accesses;0;137730;0;0;430487;0;DTB accesses 
system.cpu18.itb.fetch_hits;1267443;3290260;15574;111859;1230837;5601;ITB hits 
system.cpu18.itb.fetch_misses;0;29;0;0;7;0;ITB misses 
system.cpu18.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu18.itb.fetch_accesses;1267443;3290289;15574;111859;1230844;5601;ITB accesses 
system.cpu18.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu18.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu18.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu18.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu18.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu18.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu18.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu18.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu18.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu18.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu18.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu18.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu18.numCycles;644632505;1014355491;7031242;49902345;44531244;2441404;number of cpu cycles simulated 
system.cpu18.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu18.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu18.committedInsts;16367823;69049786;327617;2189793;3257767;54427;Number of instructions committed 
system.cpu18.committedOps;16367823;69049786;327617;2189793;3257767;54427;Number of ops (including micro ops) committed 
system.cpu18.num_int_alu_accesses;15843813;67457025;319688;2136595;3170613;52392;Number of integer alu accesses 
system.cpu18.num_fp_alu_accesses;1746;395784;134;0;3663;134;Number of float alu accesses 
system.cpu18.num_func_calls;627755;2547816;12240;80700;73476;2170;number of times a function call or return occured 
system.cpu18.num_conditional_control_insts;1599485;7078852;31993;223493;353780;4988;number of instructions that are conditional controls 
system.cpu18.num_int_insts;15843813;67457025;319688;2136595;3170613;52392;number of integer instructions 
system.cpu18.num_fp_insts;1746;395784;134;0;3663;134;number of float instructions 
system.cpu18.num_int_register_reads;21698594;94607266;445383;2964773;4277704;71268;number of times the integer registers were read 
system.cpu18.num_int_register_writes;12628064;53911195;258525;1717959;2493171;41274;number of times the integer registers were written 
system.cpu18.num_fp_register_reads;890;279405;66;0;1825;66;number of times the floating registers were read 
system.cpu18.num_fp_register_writes;896;244751;68;0;1872;68;number of times the floating registers were written 
system.cpu18.num_mem_refs;5032904;19801700;92794;630053;1103506;17876;number of memory refs 
system.cpu18.num_load_insts;3584735;14486418;68098;464120;806288;12250;Number of load instructions 
system.cpu18.num_store_insts;1448169;5315282;24696;165933;297218;5626;Number of store instructions 
system.cpu18.num_idle_cycles;599704347.554799;826823356.058398;6140581.434509;43984214.080757;35219559.874640;2291960.571060;Number of idle cycles 
system.cpu18.num_busy_cycles;44928157.445201;187532134.941602;890660.565491;5918130.919243;9311684.125360;149443.428940;Number of busy cycles 
system.cpu18.not_idle_fraction;0.069696;0.184878;0.126672;0.118594;0.209105;0.061212;Percentage of non-idle cycles 
system.cpu18.idle_fraction;0.930304;0.815122;0.873328;0.881406;0.790895;0.938788;Percentage of idle cycles 
system.cpu18.Branches;2538090;10636788;49536;338745;460034;8243;Number of branches fetched 
system.cpu18.op_class::No_OpClass;55614;150161;716;5130;39564;242;Class of executed instruction 
system.cpu18.op_class::IntAlu;10741424;47686242;226908;1504372;1938309;33984;Class of executed instruction 
system.cpu18.op_class::IntMult;63835;266789;1355;8951;7751;196;Class of executed instruction 
system.cpu18.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::FloatAdd;88;54152;4;0;130;4;Class of executed instruction 
system.cpu18.op_class::FloatCmp;0;5226;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::FloatCvt;0;1911;0;0;10;0;Class of executed instruction 
system.cpu18.op_class::FloatMult;0;12600;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::FloatDiv;8;2480;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::MemRead;3626832;14613828;68626;467985;811391;12459;Class of executed instruction 
system.cpu18.op_class::MemWrite;1448183;5319337;24698;165933;297289;5628;Class of executed instruction 
system.cpu18.op_class::IprAccess;431839;937647;5310;37422;177185;1914;Class of executed instruction 
system.cpu18.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu18.op_class::total;16367823;69050373;327617;2189793;3271629;54427;Class of executed instruction 
system.cpu18.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu18.kern.inst.quiesce;9134;11170;74;568;481;26;number of quiesce instructions executed 
system.cpu18.kern.inst.hwrei;106221;216490;1302;9083;22953;467;number of hwrei instructions executed 
system.cpu18.kern.ipl_count::0;24086;53725;298;2106;2172;110;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::22;5984;10398;72;511;456;25;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::30;87;2145;2;67;91;1;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::31;64053;119351;784;5371;5251;279;number of times we switched to this ipl 
system.cpu18.kern.ipl_count::total;94210;185619;1156;8055;7970;415;number of times we switched to this ipl 
system.cpu18.kern.ipl_good::0;24086;53725;298;2106;2172;110;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::22;5984;10398;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::30;87;2145;2;67;91;1;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::31;23999;51591;296;2039;2081;109;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_good::total;54156;117859;668;4723;4800;245;number of times we switched to this ipl from a different ipl 
system.cpu18.kern.ipl_ticks::0;5644820610000;8812982730000;67490730000;480389190000;416010490000;23140510000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::22;20877630000;36569340000;252770000;1779410000;1609040000;87160000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::30;867340000;15090480000;20230000;666760000;848180000;9880000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::31;779759190000;1278912360000;2548690000;16188090000;26844730000;1176490000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_ticks::total;6446324770000;10143554910000;70312420000;499023450000;445312440000;24414040000;number of cycles we spent at this ipl 
system.cpu18.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::31;0.374674;0.432263;0.377551;0.379631;0.396305;0.390681;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.ipl_used::total;0.574843;0.634951;0.577855;0.586344;0.602258;0.590361;fraction of swpipl calls that actually changed the ipl 
system.cpu18.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::swpctx;26;4154;2;;55;2;number of callpals executed 
system.cpu18.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu18.kern.callpal::swpipl;82067;157421;1008;6899;6783;363;number of callpals executed 
system.cpu18.kern.callpal::rdps;11969;21382;144;1028;915;50;number of callpals executed 
system.cpu18.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu18.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu18.kern.callpal::rti;6071;15666;74;578;640;26;number of callpals executed 
system.cpu18.kern.callpal::rdunique;1;251;;;58;;number of callpals executed 
system.cpu18.kern.callpal::total;100148;203342;1228;8505;8537;441;number of callpals executed 
system.cpu18.kern.mode_switch::kernel;6099;19820;76;578;695;28;number of protection mode switches 
system.cpu18.kern.mode_switch::user;0;3160;0;0;127;0;number of protection mode switches 
system.cpu18.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu18.kern.mode_switch_good::kernel;0;0.159435;0;0;0.182734;0;fraction of useful protection mode switches 
system.cpu18.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu18.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu18.kern.mode_switch_good::total;0;0.275022;0;0;0.309002;0;fraction of useful protection mode switches 
system.cpu18.kern.mode_ticks::kernel;0;16474787420000;0;0;963079250000;0;number of ticks spent at the given mode 
system.cpu18.kern.mode_ticks::user;0;15996050000;0;0;32882670000;0;number of ticks spent at the given mode 
system.cpu18.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu18.kern.swap_context;27;4154;2;0;55;2;number of times the context was actually changed 
system.cpu18.icache.tags.replacements;23596;350204;712;3742;7942;257;number of replacements 
system.cpu18.icache.tags.tagsinuse;388.158373;495.324275;504;504;504.860088;506;Cycle average of tags in use 
system.cpu18.icache.tags.total_refs;8409799;71085391;426997;720345;4948638;5283511;Total number of references to valid blocks. 
system.cpu18.icache.tags.sampled_refs;23596;350204;712;3742;7942;763;Sample count of references to valid blocks. 
system.cpu18.icache.tags.avg_refs;356.407823;202.982807;599.714888;192.502672;623.097205;6924.653997;Average number of references to valid blocks. 
system.cpu18.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu18.icache.tags.occ_blocks::cpu18.inst;388.158373;495.324275;504;504;504.860088;506;Average occupied blocks per requestor 
system.cpu18.icache.tags.occ_percent::cpu18.inst;0.758122;0.967430;0.984375;0.984375;0.986055;0.988281;Average percentage of cache occupancy 
system.cpu18.icache.tags.occ_percent::total;0.758122;0.967430;0.984375;0.984375;0.986055;0.988281;Average percentage of cache occupancy 
system.cpu18.icache.tags.occ_task_id_blocks::1024;439;504;504;504;506;506;Occupied blocks per task id 
system.cpu18.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu18.icache.tags.age_task_id_blocks_1024::3;15;12;12;15;;152;Occupied blocks per task id 
system.cpu18.icache.tags.age_task_id_blocks_1024::4;422;490;490;487;504;352;Occupied blocks per task id 
system.cpu18.icache.tags.occ_task_id_percent::1024;0.857422;0.984375;0.984375;0.984375;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu18.icache.tags.tag_accesses;32759688;138451015;655946;4383328;6551202;109111;Number of tag accesses 
system.cpu18.icache.tags.data_accesses;32759688;138451015;655946;4383328;6551202;109111;Number of data accesses 
system.cpu18.icache.ReadReq_hits::cpu18.inst;16343781;68700104;326905;2186051;3263685;54170;number of ReadReq hits 
system.cpu18.icache.ReadReq_hits::total;16343781;68700104;326905;2186051;3263685;54170;number of ReadReq hits 
system.cpu18.icache.demand_hits::cpu18.inst;16343781;68700104;326905;2186051;3263685;54170;number of demand (read+write) hits 
system.cpu18.icache.demand_hits::total;16343781;68700104;326905;2186051;3263685;54170;number of demand (read+write) hits 
system.cpu18.icache.overall_hits::cpu18.inst;16343781;68700104;326905;2186051;3263685;54170;number of overall hits 
system.cpu18.icache.overall_hits::total;16343781;68700104;326905;2186051;3263685;54170;number of overall hits 
system.cpu18.icache.ReadReq_misses::cpu18.inst;24042;350269;712;3742;7944;257;number of ReadReq misses 
system.cpu18.icache.ReadReq_misses::total;24042;350269;712;3742;7944;257;number of ReadReq misses 
system.cpu18.icache.demand_misses::cpu18.inst;24042;350269;712;3742;7944;257;number of demand (read+write) misses 
system.cpu18.icache.demand_misses::total;24042;350269;712;3742;7944;257;number of demand (read+write) misses 
system.cpu18.icache.overall_misses::cpu18.inst;24042;350269;712;3742;7944;257;number of overall misses 
system.cpu18.icache.overall_misses::total;24042;350269;712;3742;7944;257;number of overall misses 
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst;2713435000;34866963494;75735250;416722000;873367998;25478000;number of ReadReq miss cycles 
system.cpu18.icache.ReadReq_miss_latency::total;2713435000;34866963494;75735250;416722000;873367998;25478000;number of ReadReq miss cycles 
system.cpu18.icache.demand_miss_latency::cpu18.inst;2713435000;34866963494;75735250;416722000;873367998;25478000;number of demand (read+write) miss cycles 
system.cpu18.icache.demand_miss_latency::total;2713435000;34866963494;75735250;416722000;873367998;25478000;number of demand (read+write) miss cycles 
system.cpu18.icache.overall_miss_latency::cpu18.inst;2713435000;34866963494;75735250;416722000;873367998;25478000;number of overall miss cycles 
system.cpu18.icache.overall_miss_latency::total;2713435000;34866963494;75735250;416722000;873367998;25478000;number of overall miss cycles 
system.cpu18.icache.ReadReq_accesses::cpu18.inst;16367823;69050373;327617;2189793;3271629;54427;number of ReadReq accesses(hits+misses) 
system.cpu18.icache.ReadReq_accesses::total;16367823;69050373;327617;2189793;3271629;54427;number of ReadReq accesses(hits+misses) 
system.cpu18.icache.demand_accesses::cpu18.inst;16367823;69050373;327617;2189793;3271629;54427;number of demand (read+write) accesses 
system.cpu18.icache.demand_accesses::total;16367823;69050373;327617;2189793;3271629;54427;number of demand (read+write) accesses 
system.cpu18.icache.overall_accesses::cpu18.inst;16367823;69050373;327617;2189793;3271629;54427;number of overall (read+write) accesses 
system.cpu18.icache.overall_accesses::total;16367823;69050373;327617;2189793;3271629;54427;number of overall (read+write) accesses 
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;miss rate for ReadReq accesses 
system.cpu18.icache.ReadReq_miss_rate::total;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;miss rate for ReadReq accesses 
system.cpu18.icache.demand_miss_rate::cpu18.inst;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;miss rate for demand accesses 
system.cpu18.icache.demand_miss_rate::total;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;miss rate for demand accesses 
system.cpu18.icache.overall_miss_rate::cpu18.inst;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;miss rate for overall accesses 
system.cpu18.icache.overall_miss_rate::total;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;miss rate for overall accesses 
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst;112862.282672;99543.389492;106369.733146;111363.442010;109940.583837;99136.186770;average ReadReq miss latency 
system.cpu18.icache.ReadReq_avg_miss_latency::total;112862.282672;99543.389492;106369.733146;111363.442010;109940.583837;99136.186770;average ReadReq miss latency 
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst;112862.282672;99543.389492;106369.733146;111363.442010;109940.583837;99136.186770;average overall miss latency 
system.cpu18.icache.demand_avg_miss_latency::total;112862.282672;99543.389492;106369.733146;111363.442010;109940.583837;99136.186770;average overall miss latency 
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst;112862.282672;99543.389492;106369.733146;111363.442010;109940.583837;99136.186770;average overall miss latency 
system.cpu18.icache.overall_avg_miss_latency::total;112862.282672;99543.389492;106369.733146;111363.442010;109940.583837;99136.186770;average overall miss latency 
system.cpu18.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu18.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst;24042;350269;712;3742;7944;257;number of ReadReq MSHR misses 
system.cpu18.icache.ReadReq_mshr_misses::total;24042;350269;712;3742;7944;257;number of ReadReq MSHR misses 
system.cpu18.icache.demand_mshr_misses::cpu18.inst;24042;350269;712;3742;7944;257;number of demand (read+write) MSHR misses 
system.cpu18.icache.demand_mshr_misses::total;24042;350269;712;3742;7944;257;number of demand (read+write) MSHR misses 
system.cpu18.icache.overall_mshr_misses::cpu18.inst;24042;350269;712;3742;7944;257;number of overall MSHR misses 
system.cpu18.icache.overall_mshr_misses::total;24042;350269;712;3742;7944;257;number of overall MSHR misses 
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst;2091749000;25862040506;57427750;320345000;667215002;19055000;number of ReadReq MSHR miss cycles 
system.cpu18.icache.ReadReq_mshr_miss_latency::total;2091749000;25862040506;57427750;320345000;667215002;19055000;number of ReadReq MSHR miss cycles 
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst;2091749000;25862040506;57427750;320345000;667215002;19055000;number of demand (read+write) MSHR miss cycles 
system.cpu18.icache.demand_mshr_miss_latency::total;2091749000;25862040506;57427750;320345000;667215002;19055000;number of demand (read+write) MSHR miss cycles 
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst;2091749000;25862040506;57427750;320345000;667215002;19055000;number of overall MSHR miss cycles 
system.cpu18.icache.overall_mshr_miss_latency::total;2091749000;25862040506;57427750;320345000;667215002;19055000;number of overall MSHR miss cycles 
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;mshr miss rate for ReadReq accesses 
system.cpu18.icache.ReadReq_mshr_miss_rate::total;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;mshr miss rate for ReadReq accesses 
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;mshr miss rate for demand accesses 
system.cpu18.icache.demand_mshr_miss_rate::total;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;mshr miss rate for demand accesses 
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;mshr miss rate for overall accesses 
system.cpu18.icache.overall_mshr_miss_rate::total;0.001469;0.005073;0.002173;0.001709;0.002428;0.004722;mshr miss rate for overall accesses 
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst;87003.951418;73834.796987;80656.952247;85607.963656;83989.803877;74143.968872;average ReadReq mshr miss latency 
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total;87003.951418;73834.796987;80656.952247;85607.963656;83989.803877;74143.968872;average ReadReq mshr miss latency 
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst;87003.951418;73834.796987;80656.952247;85607.963656;83989.803877;74143.968872;average overall mshr miss latency 
system.cpu18.icache.demand_avg_mshr_miss_latency::total;87003.951418;73834.796987;80656.952247;85607.963656;83989.803877;74143.968872;average overall mshr miss latency 
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst;87003.951418;73834.796987;80656.952247;85607.963656;83989.803877;74143.968872;average overall mshr miss latency 
system.cpu18.icache.overall_avg_mshr_miss_latency::total;87003.951418;73834.796987;80656.952247;85607.963656;83989.803877;74143.968872;average overall mshr miss latency 
system.cpu18.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu18.dcache.tags.replacements;121358;745793;3543;22190;42192;276;number of replacements 
system.cpu18.dcache.tags.tagsinuse;437.265595;763.407528;666.668323;618.080661;764.617381;839.627067;Cycle average of tags in use 
system.cpu18.dcache.tags.total_refs;1992355;16141589;208586;967062;5932819;106959;Total number of references to valid blocks. 
system.cpu18.dcache.tags.sampled_refs;121358;745793;3543;22190;42192;1082;Sample count of references to valid blocks. 
system.cpu18.dcache.tags.avg_refs;16.417171;21.643524;58.872707;43.580982;140.614785;98.853050;Average number of references to valid blocks. 
system.cpu18.dcache.tags.warmup_cycle;0;0;0;0;17405719560000;0;Cycle when the warmup percentage was hit. 
system.cpu18.dcache.tags.occ_blocks::cpu18.data;437.265595;763.407528;666.668323;618.080661;764.617381;839.627067;Average occupied blocks per requestor 
system.cpu18.dcache.tags.occ_percent::cpu18.data;0.427017;0.745515;0.651043;0.603594;0.746697;0.819948;Average percentage of cache occupancy 
system.cpu18.dcache.tags.occ_percent::total;0.427017;0.745515;0.651043;0.603594;0.746697;0.819948;Average percentage of cache occupancy 
system.cpu18.dcache.tags.occ_task_id_blocks::1024;597;665;651;602;848;806;Occupied blocks per task id 
system.cpu18.dcache.tags.age_task_id_blocks_1024::3;12;13;11;10;4;55;Occupied blocks per task id 
system.cpu18.dcache.tags.age_task_id_blocks_1024::4;585;652;640;592;844;751;Occupied blocks per task id 
system.cpu18.dcache.tags.occ_task_id_percent::1024;0.583008;0.649414;0.635742;0.587891;0.828125;0.787109;Percentage of cache occupancy per task id 
system.cpu18.dcache.tags.tag_accesses;10210890;40484933;189524;1284144;2228556;36101;Number of tag accesses 
system.cpu18.dcache.tags.data_accesses;10210890;40484933;189524;1284144;2228556;36101;Number of data accesses 
system.cpu18.dcache.ReadReq_hits::cpu18.data;3336630;13512623;63245;435314;761069;11519;number of ReadReq hits 
system.cpu18.dcache.ReadReq_hits::total;3336630;13512623;63245;435314;761069;11519;number of ReadReq hits 
system.cpu18.dcache.WriteReq_hits::cpu18.data;1384823;5113270;23958;161405;262236;5338;number of WriteReq hits 
system.cpu18.dcache.WriteReq_hits::total;1384823;5113270;23958;161405;262236;5338;number of WriteReq hits 
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data;40187;57913;379;2028;3907;165;number of LoadLockedReq hits 
system.cpu18.dcache.LoadLockedReq_hits::total;40187;57913;379;2028;3907;165;number of LoadLockedReq hits 
system.cpu18.dcache.StoreCondReq_hits::cpu18.data;14309;38734;174;1222;1549;77;number of StoreCondReq hits 
system.cpu18.dcache.StoreCondReq_hits::total;14309;38734;174;1222;1549;77;number of StoreCondReq hits 
system.cpu18.dcache.demand_hits::cpu18.data;4721453;18625893;87203;596719;1023305;16857;number of demand (read+write) hits 
system.cpu18.dcache.demand_hits::total;4721453;18625893;87203;596719;1023305;16857;number of demand (read+write) hits 
system.cpu18.dcache.overall_hits::cpu18.data;4721453;18625893;87203;596719;1023305;16857;number of overall hits 
system.cpu18.dcache.overall_hits::total;4721453;18625893;87203;596719;1023305;16857;number of overall hits 
system.cpu18.dcache.ReadReq_misses::cpu18.data;205592;896787;4435;26592;39268;547;number of ReadReq misses 
system.cpu18.dcache.ReadReq_misses::total;205592;896787;4435;26592;39268;547;number of ReadReq misses 
system.cpu18.dcache.WriteReq_misses::cpu18.data;10219;98132;178;1181;16768;56;number of WriteReq misses 
system.cpu18.dcache.WriteReq_misses::total;10219;98132;178;1181;16768;56;number of WriteReq misses 
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data;2239;18764;39;186;695;19;number of LoadLockedReq misses 
system.cpu18.dcache.LoadLockedReq_misses::total;2239;18764;39;186;695;19;number of LoadLockedReq misses 
system.cpu18.dcache.StoreCondReq_misses::cpu18.data;6526;34116;90;620;1206;36;number of StoreCondReq misses 
system.cpu18.dcache.StoreCondReq_misses::total;6526;34116;90;620;1206;36;number of StoreCondReq misses 
system.cpu18.dcache.demand_misses::cpu18.data;215811;994919;4613;27773;56036;603;number of demand (read+write) misses 
system.cpu18.dcache.demand_misses::total;215811;994919;4613;27773;56036;603;number of demand (read+write) misses 
system.cpu18.dcache.overall_misses::cpu18.data;215811;994919;4613;27773;56036;603;number of overall misses 
system.cpu18.dcache.overall_misses::total;215811;994919;4613;27773;56036;603;number of overall misses 
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data;16953548706;64578466419;397467742;2328700421;3798040223;39872345;number of ReadReq miss cycles 
system.cpu18.dcache.ReadReq_miss_latency::total;16953548706;64578466419;397467742;2328700421;3798040223;39872345;number of ReadReq miss cycles 
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data;632056482;6370304228;11459621;72760595;1707331745;4877462;number of WriteReq miss cycles 
system.cpu18.dcache.WriteReq_miss_latency::total;632056482;6370304228;11459621;72760595;1707331745;4877462;number of WriteReq miss cycles 
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data;184983158;1223308615;3580990;17825716;51391840;1262490;number of LoadLockedReq miss cycles 
system.cpu18.dcache.LoadLockedReq_miss_latency::total;184983158;1223308615;3580990;17825716;51391840;1262490;number of LoadLockedReq miss cycles 
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data;319356999;2013736633;4543940;34035558;66376564;1910985;number of StoreCondReq miss cycles 
system.cpu18.dcache.StoreCondReq_miss_latency::total;319356999;2013736633;4543940;34035558;66376564;1910985;number of StoreCondReq miss cycles 
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data;62962999;10974999;360000;636000;6340000;216000;number of StoreCondFailReq miss cycles 
system.cpu18.dcache.StoreCondFailReq_miss_latency::total;62962999;10974999;360000;636000;6340000;216000;number of StoreCondFailReq miss cycles 
system.cpu18.dcache.demand_miss_latency::cpu18.data;17585605188;70948770647;408927363;2401461016;5505371968;44749807;number of demand (read+write) miss cycles 
system.cpu18.dcache.demand_miss_latency::total;17585605188;70948770647;408927363;2401461016;5505371968;44749807;number of demand (read+write) miss cycles 
system.cpu18.dcache.overall_miss_latency::cpu18.data;17585605188;70948770647;408927363;2401461016;5505371968;44749807;number of overall miss cycles 
system.cpu18.dcache.overall_miss_latency::total;17585605188;70948770647;408927363;2401461016;5505371968;44749807;number of overall miss cycles 
system.cpu18.dcache.ReadReq_accesses::cpu18.data;3542222;14409410;67680;461906;800337;12066;number of ReadReq accesses(hits+misses) 
system.cpu18.dcache.ReadReq_accesses::total;3542222;14409410;67680;461906;800337;12066;number of ReadReq accesses(hits+misses) 
system.cpu18.dcache.WriteReq_accesses::cpu18.data;1395042;5211402;24136;162586;279004;5394;number of WriteReq accesses(hits+misses) 
system.cpu18.dcache.WriteReq_accesses::total;1395042;5211402;24136;162586;279004;5394;number of WriteReq accesses(hits+misses) 
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data;42426;76677;418;2214;4602;184;number of LoadLockedReq accesses(hits+misses) 
system.cpu18.dcache.LoadLockedReq_accesses::total;42426;76677;418;2214;4602;184;number of LoadLockedReq accesses(hits+misses) 
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data;20835;72850;264;1842;2755;113;number of StoreCondReq accesses(hits+misses) 
system.cpu18.dcache.StoreCondReq_accesses::total;20835;72850;264;1842;2755;113;number of StoreCondReq accesses(hits+misses) 
system.cpu18.dcache.demand_accesses::cpu18.data;4937264;19620812;91816;624492;1079341;17460;number of demand (read+write) accesses 
system.cpu18.dcache.demand_accesses::total;4937264;19620812;91816;624492;1079341;17460;number of demand (read+write) accesses 
system.cpu18.dcache.overall_accesses::cpu18.data;4937264;19620812;91816;624492;1079341;17460;number of overall (read+write) accesses 
system.cpu18.dcache.overall_accesses::total;4937264;19620812;91816;624492;1079341;17460;number of overall (read+write) accesses 
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data;0.058040;0.062236;0.065529;0.057570;0.049064;0.045334;miss rate for ReadReq accesses 
system.cpu18.dcache.ReadReq_miss_rate::total;0.058040;0.062236;0.065529;0.057570;0.049064;0.045334;miss rate for ReadReq accesses 
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data;0.007325;0.018830;0.007375;0.007264;0.060099;0.010382;miss rate for WriteReq accesses 
system.cpu18.dcache.WriteReq_miss_rate::total;0.007325;0.018830;0.007375;0.007264;0.060099;0.010382;miss rate for WriteReq accesses 
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data;0.052774;0.244715;0.093301;0.084011;0.151021;0.103261;miss rate for LoadLockedReq accesses 
system.cpu18.dcache.LoadLockedReq_miss_rate::total;0.052774;0.244715;0.093301;0.084011;0.151021;0.103261;miss rate for LoadLockedReq accesses 
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data;0.313223;0.468305;0.340909;0.336591;0.437750;0.318584;miss rate for StoreCondReq accesses 
system.cpu18.dcache.StoreCondReq_miss_rate::total;0.313223;0.468305;0.340909;0.336591;0.437750;0.318584;miss rate for StoreCondReq accesses 
system.cpu18.dcache.demand_miss_rate::cpu18.data;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;miss rate for demand accesses 
system.cpu18.dcache.demand_miss_rate::total;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;miss rate for demand accesses 
system.cpu18.dcache.overall_miss_rate::cpu18.data;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;miss rate for overall accesses 
system.cpu18.dcache.overall_miss_rate::total;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;miss rate for overall accesses 
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data;82462.103127;72010.930599;89620.685908;87571.465892;96720.999873;72892.769653;average ReadReq miss latency 
system.cpu18.dcache.ReadReq_avg_miss_latency::total;82462.103127;72010.930599;89620.685908;87571.465892;96720.999873;72892.769653;average ReadReq miss latency 
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data;61851.108915;64915.666938;64379.893258;61609.309907;101820.834029;87097.535714;average WriteReq miss latency 
system.cpu18.dcache.WriteReq_avg_miss_latency::total;61851.108915;64915.666938;64379.893258;61609.309907;101820.834029;87097.535714;average WriteReq miss latency 
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data;82618.650290;65194.447612;91820.256410;95837.182796;73945.093525;66446.842105;average LoadLockedReq miss latency 
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total;82618.650290;65194.447612;91820.256410;95837.182796;73945.093525;66446.842105;average LoadLockedReq miss latency 
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data;48936.101594;59026.164644;50488.222222;54896.061290;55038.610282;53082.916667;average StoreCondReq miss latency 
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total;48936.101594;59026.164644;50488.222222;54896.061290;55038.610282;53082.916667;average StoreCondReq miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data;81486.139205;71311.102358;88646.729460;86467.468981;98247.054893;74211.951907;average overall miss latency 
system.cpu18.dcache.demand_avg_miss_latency::total;81486.139205;71311.102358;88646.729460;86467.468981;98247.054893;74211.951907;average overall miss latency 
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data;81486.139205;71311.102358;88646.729460;86467.468981;98247.054893;74211.951907;average overall miss latency 
system.cpu18.dcache.overall_avg_miss_latency::total;81486.139205;71311.102358;88646.729460;86467.468981;98247.054893;74211.951907;average overall miss latency 
system.cpu18.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu18.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu18.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu18.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu18.dcache.writebacks::writebacks;2439;40158;86;416;14199;23;number of writebacks 
system.cpu18.dcache.writebacks::total;2439;40158;86;416;14199;23;number of writebacks 
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data;205592;896787;4435;26592;39268;547;number of ReadReq MSHR misses 
system.cpu18.dcache.ReadReq_mshr_misses::total;205592;896787;4435;26592;39268;547;number of ReadReq MSHR misses 
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data;10219;98132;178;1181;16768;56;number of WriteReq MSHR misses 
system.cpu18.dcache.WriteReq_mshr_misses::total;10219;98132;178;1181;16768;56;number of WriteReq MSHR misses 
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data;2239;18764;39;186;695;19;number of LoadLockedReq MSHR misses 
system.cpu18.dcache.LoadLockedReq_mshr_misses::total;2239;18764;39;186;695;19;number of LoadLockedReq MSHR misses 
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data;6526;34100;87;620;1206;36;number of StoreCondReq MSHR misses 
system.cpu18.dcache.StoreCondReq_mshr_misses::total;6526;34100;87;620;1206;36;number of StoreCondReq MSHR misses 
system.cpu18.dcache.demand_mshr_misses::cpu18.data;215811;994919;4613;27773;56036;603;number of demand (read+write) MSHR misses 
system.cpu18.dcache.demand_mshr_misses::total;215811;994919;4613;27773;56036;603;number of demand (read+write) MSHR misses 
system.cpu18.dcache.overall_mshr_misses::cpu18.data;215811;994919;4613;27773;56036;603;number of overall MSHR misses 
system.cpu18.dcache.overall_mshr_misses::total;215811;994919;4613;27773;56036;603;number of overall MSHR misses 
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data;11572132294;43799025581;285655258;1676662579;2781269777;25791655;number of ReadReq MSHR miss cycles 
system.cpu18.dcache.ReadReq_mshr_miss_latency::total;11572132294;43799025581;285655258;1676662579;2781269777;25791655;number of ReadReq MSHR miss cycles 
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data;313937518;3711735772;6068379;36812405;1267102255;3169538;number of WriteReq MSHR miss cycles 
system.cpu18.dcache.WriteReq_mshr_miss_latency::total;313937518;3711735772;6068379;36812405;1267102255;3169538;number of WriteReq MSHR miss cycles 
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data;127482842;805086385;2607010;13246284;35101160;792510;number of LoadLockedReq MSHR miss cycles 
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total;127482842;805086385;2607010;13246284;35101160;792510;number of LoadLockedReq MSHR miss cycles 
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data;151647001;1145244367;2108060;15928442;37048436;1033015;number of StoreCondReq MSHR miss cycles 
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total;151647001;1145244367;2108060;15928442;37048436;1033015;number of StoreCondReq MSHR miss cycles 
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data;45220001;7840001;250000;460000;4580000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total;45220001;7840001;250000;460000;4580000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data;11886069812;47510761353;291723637;1713474984;4048372032;28961193;number of demand (read+write) MSHR miss cycles 
system.cpu18.dcache.demand_mshr_miss_latency::total;11886069812;47510761353;291723637;1713474984;4048372032;28961193;number of demand (read+write) MSHR miss cycles 
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data;11886069812;47510761353;291723637;1713474984;4048372032;28961193;number of overall MSHR miss cycles 
system.cpu18.dcache.overall_mshr_miss_latency::total;11886069812;47510761353;291723637;1713474984;4048372032;28961193;number of overall MSHR miss cycles 
system.cpu18.dcache.ReadReq_mshr_uncacheable_latency::cpu18.data;19625000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu18.dcache.ReadReq_mshr_uncacheable_latency::total;19625000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu18.dcache.WriteReq_mshr_uncacheable_latency::cpu18.data;3900171000;6436459000;46901000;335074000;297687000;15724000;number of WriteReq MSHR uncacheable cycles 
system.cpu18.dcache.WriteReq_mshr_uncacheable_latency::total;3900171000;6436459000;46901000;335074000;297687000;15724000;number of WriteReq MSHR uncacheable cycles 
system.cpu18.dcache.overall_mshr_uncacheable_latency::cpu18.data;3919796000;6436459000;46901000;335074000;297687000;15724000;number of overall MSHR uncacheable cycles 
system.cpu18.dcache.overall_mshr_uncacheable_latency::total;3919796000;6436459000;46901000;335074000;297687000;15724000;number of overall MSHR uncacheable cycles 
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data;0.058040;0.062236;0.065529;0.057570;0.049064;0.045334;mshr miss rate for ReadReq accesses 
system.cpu18.dcache.ReadReq_mshr_miss_rate::total;0.058040;0.062236;0.065529;0.057570;0.049064;0.045334;mshr miss rate for ReadReq accesses 
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data;0.007325;0.018830;0.007375;0.007264;0.060099;0.010382;mshr miss rate for WriteReq accesses 
system.cpu18.dcache.WriteReq_mshr_miss_rate::total;0.007325;0.018830;0.007375;0.007264;0.060099;0.010382;mshr miss rate for WriteReq accesses 
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data;0.052774;0.244715;0.093301;0.084011;0.151021;0.103261;mshr miss rate for LoadLockedReq accesses 
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total;0.052774;0.244715;0.093301;0.084011;0.151021;0.103261;mshr miss rate for LoadLockedReq accesses 
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data;0.313223;0.468085;0.329545;0.336591;0.437750;0.318584;mshr miss rate for StoreCondReq accesses 
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total;0.313223;0.468085;0.329545;0.336591;0.437750;0.318584;mshr miss rate for StoreCondReq accesses 
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;mshr miss rate for demand accesses 
system.cpu18.dcache.demand_mshr_miss_rate::total;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;mshr miss rate for demand accesses 
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;mshr miss rate for overall accesses 
system.cpu18.dcache.overall_mshr_miss_rate::total;0.043711;0.050707;0.050242;0.044473;0.051917;0.034536;mshr miss rate for overall accesses 
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data;56286.880297;48839.942574;64409.302818;63051.390606;70827.894902;47151.106033;average ReadReq mshr miss latency 
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total;56286.880297;48839.942574;64409.302818;63051.390606;70827.894902;47151.106033;average ReadReq mshr miss latency 
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data;30720.962717;37823.908328;34092.016854;31170.537680;75566.689826;56598.892857;average WriteReq mshr miss latency 
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total;30720.962717;37823.908328;34092.016854;31170.537680;75566.689826;56598.892857;average WriteReq mshr miss latency 
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data;56937.401519;42905.904125;66846.410256;71216.580645;50505.266187;41711.052632;average LoadLockedReq mshr miss latency 
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56937.401519;42905.904125;66846.410256;71216.580645;50505.266187;41711.052632;average LoadLockedReq mshr miss latency 
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data;23237.358413;33584.878798;24230.574713;25691.035484;30720.096186;28694.861111;average StoreCondReq mshr miss latency 
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total;23237.358413;33584.878798;24230.574713;25691.035484;30720.096186;28694.861111;average StoreCondReq mshr miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data;55076.292738;47753.396360;63239.461739;61695.711086;72245.913912;48028.512438;average overall mshr miss latency 
system.cpu18.dcache.demand_avg_mshr_miss_latency::total;55076.292738;47753.396360;63239.461739;61695.711086;72245.913912;48028.512438;average overall mshr miss latency 
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data;55076.292738;47753.396360;63239.461739;61695.711086;72245.913912;48028.512438;average overall mshr miss latency 
system.cpu18.dcache.overall_avg_mshr_miss_latency::total;55076.292738;47753.396360;63239.461739;61695.711086;72245.913912;48028.512438;average overall mshr miss latency 
system.cpu18.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu18.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu18.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu18.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu18.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu18.dcache.overall_avg_mshr_uncacheable_latency::cpu18.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu18.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu18.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu19.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu19.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu19.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu19.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu19.dtb.read_hits;2965742;23266475;65058;905546;562943;25287;DTB read hits 
system.cpu19.dtb.read_misses;0;683;0;35;652;0;DTB read misses 
system.cpu19.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu19.dtb.read_accesses;0;218635;0;161595;123374;0;DTB read accesses 
system.cpu19.dtb.write_hits;1274311;8005352;23829;324137;186787;8749;DTB write hits 
system.cpu19.dtb.write_misses;0;561;0;10;6172;0;DTB write misses 
system.cpu19.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu19.dtb.write_accesses;0;77344;0;74911;39206;0;DTB write accesses 
system.cpu19.dtb.data_hits;4240053;31271827;88887;1229683;749730;34036;DTB hits 
system.cpu19.dtb.data_misses;0;1244;0;45;6824;0;DTB misses 
system.cpu19.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu19.dtb.data_accesses;0;295979;0;236506;162580;0;DTB accesses 
system.cpu19.itb.fetch_hits;1262915;4618791;15574;972520;536932;5658;ITB hits 
system.cpu19.itb.fetch_misses;0;37;0;12;7;0;ITB misses 
system.cpu19.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu19.itb.fetch_accesses;1262915;4618828;15574;972532;536939;5658;ITB accesses 
system.cpu19.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu19.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu19.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu19.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu19.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu19.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu19.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu19.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu19.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu19.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu19.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu19.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu19.numCycles;644632506;1014355490;7031242;49902345;44531397;2441257;number of cpu cycles simulated 
system.cpu19.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu19.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu19.committedInsts;13240465;107517707;312888;4080921;2430355;116993;Number of instructions committed 
system.cpu19.committedOps;13240465;107517707;312888;4080921;2430355;116993;Number of ops (including micro ops) committed 
system.cpu19.num_int_alu_accesses;12757061;105180262;305166;3850399;2365111;114199;Number of integer alu accesses 
system.cpu19.num_fp_alu_accesses;1813;822077;134;386411;1898;134;Number of float alu accesses 
system.cpu19.num_func_calls;516209;3852778;11720;115837;70187;4314;number of times a function call or return occured 
system.cpu19.num_conditional_control_insts;1272282;12312773;30361;500429;270943;12556;number of instructions that are conditional controls 
system.cpu19.num_int_insts;12757061;105180262;305166;3850399;2365111;114199;number of integer instructions 
system.cpu19.num_fp_insts;1813;822077;134;386411;1898;134;number of float instructions 
system.cpu19.num_int_register_reads;17337181;146890321;425103;5675161;3227895;157793;number of times the integer registers were read 
system.cpu19.num_int_register_writes;10090995;82930807;246666;2828130;1876020;91234;number of times the integer registers were written 
system.cpu19.num_fp_register_reads;923;584767;66;376889;943;66;number of times the floating registers were read 
system.cpu19.num_fp_register_writes;930;509779;68;306050;968;68;number of times the floating registers were written 
system.cpu19.num_mem_refs;4246343;31360861;88977;1231871;757972;34078;number of memory refs 
system.cpu19.num_load_insts;2965881;23310550;65068;906424;564381;25297;Number of load instructions 
system.cpu19.num_store_insts;1280462;8050311;23909;325447;193591;8781;Number of store instructions 
system.cpu19.num_idle_cycles;608116273.593193;720859012.070353;6182659.135953;38807003.149663;37786941.841054;2129497.314921;Number of idle cycles 
system.cpu19.num_busy_cycles;36516232.406807;293496477.929647;848582.864047;11095341.850337;6744455.158946;311759.685079;Number of busy cycles 
system.cpu19.not_idle_fraction;0.056647;0.289343;0.120687;0.222341;0.151454;0.127705;Percentage of non-idle cycles 
system.cpu19.idle_fraction;0.943353;0.710657;0.879313;0.777659;0.848546;0.872295;Percentage of idle cycles 
system.cpu19.Branches;2060039;17640388;47175;662925;372342;18682;Number of branches fetched 
system.cpu19.op_class::No_OpClass;55011;212700;717;12099;20505;260;Class of executed instruction 
system.cpu19.op_class::IntAlu;8417316;73987363;216059;2611313;1542615;80031;Class of executed instruction 
system.cpu19.op_class::IntMult;49928;391362;1290;12464;7468;463;Class of executed instruction 
system.cpu19.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::FloatAdd;90;113936;4;79599;65;4;Class of executed instruction 
system.cpu19.op_class::FloatCmp;0;11379;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::FloatCvt;0;4168;0;2425;5;0;Class of executed instruction 
system.cpu19.op_class::FloatMult;0;26862;0;70616;0;0;Class of executed instruction 
system.cpu19.op_class::FloatDiv;8;5391;0;1157;0;0;Class of executed instruction 
system.cpu19.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::MemRead;3007751;23517599;65597;914058;568706;25514;Class of executed instruction 
system.cpu19.op_class::MemWrite;1280475;8063515;23911;325951;193615;8783;Class of executed instruction 
system.cpu19.op_class::IprAccess;429886;1184676;5310;51284;104200;1938;Class of executed instruction 
system.cpu19.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu19.op_class::total;13240465;107518951;312888;4080966;2437179;116993;Class of executed instruction 
system.cpu19.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu19.kern.inst.quiesce;9149;11547;74;551;511;25;number of quiesce instructions executed 
system.cpu19.kern.inst.hwrei;105731;262880;1302;11748;15436;474;number of hwrei instructions executed 
system.cpu19.kern.ipl_count::0;24070;68431;299;2977;2004;109;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::22;5980;10397;72;511;456;25;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::30;88;4194;2;138;82;1;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::31;63588;137219;783;6441;5069;286;number of times we switched to this ipl 
system.cpu19.kern.ipl_count::total;93726;220241;1156;10067;7611;421;number of times we switched to this ipl 
system.cpu19.kern.ipl_good::0;24070;68431;299;2977;2004;109;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::22;5980;10397;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::30;88;4194;2;138;82;1;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::31;23982;64248;297;2841;1922;108;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_good::total;54120;147270;670;6467;4464;243;number of times we switched to this ipl from a different ipl 
system.cpu19.kern.ipl_ticks::0;5641559810000;7748703730000;67489700000;438270520000;420647210000;22985290000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::22;20858170000;36986980000;252400000;1794820000;1589190000;87170000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::30;873940000;29312260000;20230000;1169580000;780820000;10070000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::31;783032860000;2328551930000;2550090000;57788530000;22296750000;1330040000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_ticks::total;6446324780000;10143554900000;70312420000;499023450000;445313970000;24412570000;number of cycles we spent at this ipl 
system.cpu19.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::31;0.377147;0.468215;0.379310;0.441081;0.379167;0.377622;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.ipl_used::total;0.577428;0.668677;0.579585;0.642396;0.586520;0.577197;fraction of swpipl calls that actually changed the ipl 
system.cpu19.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::swpctx;27;8525;2;165;29;2;number of callpals executed 
system.cpu19.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu19.kern.callpal::swpipl;81589;184361;1008;8505;6509;369;number of callpals executed 
system.cpu19.kern.callpal::rdps;11962;21340;144;1033;921;51;number of callpals executed 
system.cpu19.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu19.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu19.kern.callpal::rti;6068;21299;74;914;564;26;number of callpals executed 
system.cpu19.kern.callpal::rdunique;1;543;;4;11;;number of callpals executed 
system.cpu19.kern.callpal::total;99661;247018;1228;11043;8067;448;number of callpals executed 
system.cpu19.kern.mode_switch::kernel;6097;29824;76;1079;593;28;number of protection mode switches 
system.cpu19.kern.mode_switch::user;0;6767;0;290;39;0;number of protection mode switches 
system.cpu19.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu19.kern.mode_switch_good::kernel;0;0.226898;0;0.268767;0.065767;0;fraction of useful protection mode switches 
system.cpu19.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu19.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu19.kern.mode_switch_good::total;0;0.369872;0;0.423667;0.123418;0;fraction of useful protection mode switches 
system.cpu19.kern.mode_ticks::kernel;0;16458372600000;0;541073120000;419334650000;0;number of ticks spent at the given mode 
system.cpu19.kern.mode_ticks::user;0;33637830000;0;21392800000;12621720000;0;number of ticks spent at the given mode 
system.cpu19.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu19.kern.swap_context;28;8525;2;165;29;2;number of times the context was actually changed 
system.cpu19.icache.tags.replacements;19929;595133;670;14053;5236;356;number of replacements 
system.cpu19.icache.tags.tagsinuse;387.319785;500.567868;508;508;508.346204;509;Cycle average of tags in use 
system.cpu19.icache.tags.total_refs;6177850;103900026;323735;6159241;1975853;8534829;Total number of references to valid blocks. 
system.cpu19.icache.tags.sampled_refs;19929;595133;670;14053;5236;865;Sample count of references to valid blocks. 
system.cpu19.icache.tags.avg_refs;309.992975;174.582868;483.186567;438.286558;377.359244;9866.854335;Average number of references to valid blocks. 
system.cpu19.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu19.icache.tags.occ_blocks::cpu19.inst;387.319785;500.567868;508;508;508.346204;509;Average occupied blocks per requestor 
system.cpu19.icache.tags.occ_percent::cpu19.inst;0.756484;0.977672;0.992188;0.992188;0.992864;0.994141;Average percentage of cache occupancy 
system.cpu19.icache.tags.occ_percent::total;0.756484;0.977672;0.992188;0.992188;0.992864;0.994141;Average percentage of cache occupancy 
system.cpu19.icache.tags.occ_task_id_blocks::1024;439;508;508;508;509;509;Occupied blocks per task id 
system.cpu19.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu19.icache.tags.age_task_id_blocks_1024::4;437;491;494;506;495;363;Occupied blocks per task id 
system.cpu19.icache.tags.occ_task_id_percent::1024;0.857422;0.992188;0.992188;0.992188;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu19.icache.tags.tag_accesses;26501305;215633104;626446;8175985;4879595;234342;Number of tag accesses 
system.cpu19.icache.tags.data_accesses;26501305;215633104;626446;8175985;4879595;234342;Number of data accesses 
system.cpu19.icache.ReadReq_hits::cpu19.inst;13220090;106923749;312218;4066913;2431942;116637;number of ReadReq hits 
system.cpu19.icache.ReadReq_hits::total;13220090;106923749;312218;4066913;2431942;116637;number of ReadReq hits 
system.cpu19.icache.demand_hits::cpu19.inst;13220090;106923749;312218;4066913;2431942;116637;number of demand (read+write) hits 
system.cpu19.icache.demand_hits::total;13220090;106923749;312218;4066913;2431942;116637;number of demand (read+write) hits 
system.cpu19.icache.overall_hits::cpu19.inst;13220090;106923749;312218;4066913;2431942;116637;number of overall hits 
system.cpu19.icache.overall_hits::total;13220090;106923749;312218;4066913;2431942;116637;number of overall hits 
system.cpu19.icache.ReadReq_misses::cpu19.inst;20375;595202;670;14053;5237;356;number of ReadReq misses 
system.cpu19.icache.ReadReq_misses::total;20375;595202;670;14053;5237;356;number of ReadReq misses 
system.cpu19.icache.demand_misses::cpu19.inst;20375;595202;670;14053;5237;356;number of demand (read+write) misses 
system.cpu19.icache.demand_misses::total;20375;595202;670;14053;5237;356;number of demand (read+write) misses 
system.cpu19.icache.overall_misses::cpu19.inst;20375;595202;670;14053;5237;356;number of overall misses 
system.cpu19.icache.overall_misses::total;20375;595202;670;14053;5237;356;number of overall misses 
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst;2222721250;58902889495;70324000;1439221000;573205248;35478000;number of ReadReq miss cycles 
system.cpu19.icache.ReadReq_miss_latency::total;2222721250;58902889495;70324000;1439221000;573205248;35478000;number of ReadReq miss cycles 
system.cpu19.icache.demand_miss_latency::cpu19.inst;2222721250;58902889495;70324000;1439221000;573205248;35478000;number of demand (read+write) miss cycles 
system.cpu19.icache.demand_miss_latency::total;2222721250;58902889495;70324000;1439221000;573205248;35478000;number of demand (read+write) miss cycles 
system.cpu19.icache.overall_miss_latency::cpu19.inst;2222721250;58902889495;70324000;1439221000;573205248;35478000;number of overall miss cycles 
system.cpu19.icache.overall_miss_latency::total;2222721250;58902889495;70324000;1439221000;573205248;35478000;number of overall miss cycles 
system.cpu19.icache.ReadReq_accesses::cpu19.inst;13240465;107518951;312888;4080966;2437179;116993;number of ReadReq accesses(hits+misses) 
system.cpu19.icache.ReadReq_accesses::total;13240465;107518951;312888;4080966;2437179;116993;number of ReadReq accesses(hits+misses) 
system.cpu19.icache.demand_accesses::cpu19.inst;13240465;107518951;312888;4080966;2437179;116993;number of demand (read+write) accesses 
system.cpu19.icache.demand_accesses::total;13240465;107518951;312888;4080966;2437179;116993;number of demand (read+write) accesses 
system.cpu19.icache.overall_accesses::cpu19.inst;13240465;107518951;312888;4080966;2437179;116993;number of overall (read+write) accesses 
system.cpu19.icache.overall_accesses::total;13240465;107518951;312888;4080966;2437179;116993;number of overall (read+write) accesses 
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;miss rate for ReadReq accesses 
system.cpu19.icache.ReadReq_miss_rate::total;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;miss rate for ReadReq accesses 
system.cpu19.icache.demand_miss_rate::cpu19.inst;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;miss rate for demand accesses 
system.cpu19.icache.demand_miss_rate::total;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;miss rate for demand accesses 
system.cpu19.icache.overall_miss_rate::cpu19.inst;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;miss rate for overall accesses 
system.cpu19.icache.overall_miss_rate::total;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;miss rate for overall accesses 
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst;109090.613497;98962.855459;104961.194030;102413.790650;109452.978423;99657.303371;average ReadReq miss latency 
system.cpu19.icache.ReadReq_avg_miss_latency::total;109090.613497;98962.855459;104961.194030;102413.790650;109452.978423;99657.303371;average ReadReq miss latency 
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst;109090.613497;98962.855459;104961.194030;102413.790650;109452.978423;99657.303371;average overall miss latency 
system.cpu19.icache.demand_avg_miss_latency::total;109090.613497;98962.855459;104961.194030;102413.790650;109452.978423;99657.303371;average overall miss latency 
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst;109090.613497;98962.855459;104961.194030;102413.790650;109452.978423;99657.303371;average overall miss latency 
system.cpu19.icache.overall_avg_miss_latency::total;109090.613497;98962.855459;104961.194030;102413.790650;109452.978423;99657.303371;average overall miss latency 
system.cpu19.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu19.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst;20375;595202;670;14053;5237;356;number of ReadReq MSHR misses 
system.cpu19.icache.ReadReq_mshr_misses::total;20375;595202;670;14053;5237;356;number of ReadReq MSHR misses 
system.cpu19.icache.demand_mshr_misses::cpu19.inst;20375;595202;670;14053;5237;356;number of demand (read+write) MSHR misses 
system.cpu19.icache.demand_mshr_misses::total;20375;595202;670;14053;5237;356;number of demand (read+write) MSHR misses 
system.cpu19.icache.overall_mshr_misses::cpu19.inst;20375;595202;670;14053;5237;356;number of overall MSHR misses 
system.cpu19.icache.overall_mshr_misses::total;20375;595202;670;14053;5237;356;number of overall MSHR misses 
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst;1685574750;43556786505;53096000;1074886000;437325752;26356000;number of ReadReq MSHR miss cycles 
system.cpu19.icache.ReadReq_mshr_miss_latency::total;1685574750;43556786505;53096000;1074886000;437325752;26356000;number of ReadReq MSHR miss cycles 
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst;1685574750;43556786505;53096000;1074886000;437325752;26356000;number of demand (read+write) MSHR miss cycles 
system.cpu19.icache.demand_mshr_miss_latency::total;1685574750;43556786505;53096000;1074886000;437325752;26356000;number of demand (read+write) MSHR miss cycles 
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst;1685574750;43556786505;53096000;1074886000;437325752;26356000;number of overall MSHR miss cycles 
system.cpu19.icache.overall_mshr_miss_latency::total;1685574750;43556786505;53096000;1074886000;437325752;26356000;number of overall MSHR miss cycles 
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;mshr miss rate for ReadReq accesses 
system.cpu19.icache.ReadReq_mshr_miss_rate::total;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;mshr miss rate for ReadReq accesses 
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;mshr miss rate for demand accesses 
system.cpu19.icache.demand_mshr_miss_rate::total;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;mshr miss rate for demand accesses 
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;mshr miss rate for overall accesses 
system.cpu19.icache.overall_mshr_miss_rate::total;0.001539;0.005536;0.002141;0.003444;0.002149;0.003043;mshr miss rate for overall accesses 
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst;82727.595092;73179.838954;79247.761194;76488.009678;83506.922284;74033.707865;average ReadReq mshr miss latency 
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total;82727.595092;73179.838954;79247.761194;76488.009678;83506.922284;74033.707865;average ReadReq mshr miss latency 
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst;82727.595092;73179.838954;79247.761194;76488.009678;83506.922284;74033.707865;average overall mshr miss latency 
system.cpu19.icache.demand_avg_mshr_miss_latency::total;82727.595092;73179.838954;79247.761194;76488.009678;83506.922284;74033.707865;average overall mshr miss latency 
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst;82727.595092;73179.838954;79247.761194;76488.009678;83506.922284;74033.707865;average overall mshr miss latency 
system.cpu19.icache.overall_avg_mshr_miss_latency::total;82727.595092;73179.838954;79247.761194;76488.009678;83506.922284;74033.707865;average overall mshr miss latency 
system.cpu19.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu19.dcache.tags.replacements;71653;1189828;3314;31611;26016;1225;number of replacements 
system.cpu19.dcache.tags.tagsinuse;437.014267;789.398109;667.543319;750.083457;684.891673;821.079019;Cycle average of tags in use 
system.cpu19.dcache.tags.total_refs;1394572;25967821;21650;5150955;3132524;208465;Total number of references to valid blocks. 
system.cpu19.dcache.tags.sampled_refs;71653;1189828;3314;31611;26016;2038;Sample count of references to valid blocks. 
system.cpu19.dcache.tags.avg_refs;19.462856;21.824853;6.532891;162.948183;120.407595;102.289009;Average number of references to valid blocks. 
system.cpu19.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu19.dcache.tags.occ_blocks::cpu19.data;437.014267;789.398109;667.543319;750.083457;684.891673;821.079019;Average occupied blocks per requestor 
system.cpu19.dcache.tags.occ_percent::cpu19.data;0.426772;0.770897;0.651898;0.732503;0.668840;0.801835;Average percentage of cache occupancy 
system.cpu19.dcache.tags.occ_percent::total;0.426772;0.770897;0.651898;0.732503;0.668840;0.801835;Average percentage of cache occupancy 
system.cpu19.dcache.tags.occ_task_id_blocks::1024;608;668;651;722;815;813;Occupied blocks per task id 
system.cpu19.dcache.tags.age_task_id_blocks_1024::3;1;14;12;3;8;51;Occupied blocks per task id 
system.cpu19.dcache.tags.age_task_id_blocks_1024::4;607;654;639;719;801;762;Occupied blocks per task id 
system.cpu19.dcache.tags.occ_task_id_percent::1024;0.593750;0.652344;0.635742;0.705078;0.795898;0.793945;Percentage of cache occupancy per task id 
system.cpu19.dcache.tags.tag_accesses;8581874;64153739;181635;2501111;1532912;69476;Number of tag accesses 
system.cpu19.dcache.tags.data_accesses;8581874;64153739;181635;2501111;1532912;69476;Number of data accesses 
system.cpu19.dcache.ReadReq_hits::cpu19.data;2771741;21746148;60518;862914;530224;23765;number of ReadReq hits 
system.cpu19.dcache.ReadReq_hits::total;2771741;21746148;60518;862914;530224;23765;number of ReadReq hits 
system.cpu19.dcache.WriteReq_hits::cpu19.data;1218041;7706910;23173;314581;175570;8543;number of WriteReq hits 
system.cpu19.dcache.WriteReq_hits::total;1218041;7706910;23173;314581;175570;8543;number of WriteReq hits 
system.cpu19.dcache.LoadLockedReq_hits::cpu19.data;42649;89459;369;3269;3409;108;number of LoadLockedReq hits 
system.cpu19.dcache.LoadLockedReq_hits::total;42649;89459;369;3269;3409;108;number of LoadLockedReq hits 
system.cpu19.dcache.StoreCondReq_hits::cpu19.data;14312;60713;172;2133;1274;77;number of StoreCondReq hits 
system.cpu19.dcache.StoreCondReq_hits::total;14312;60713;172;2133;1274;77;number of StoreCondReq hits 
system.cpu19.dcache.demand_hits::cpu19.data;3989782;29453058;83691;1177495;705794;32308;number of demand (read+write) hits 
system.cpu19.dcache.demand_hits::total;3989782;29453058;83691;1177495;705794;32308;number of demand (read+write) hits 
system.cpu19.dcache.overall_hits::cpu19.data;3989782;29453058;83691;1177495;705794;32308;number of overall hits 
system.cpu19.dcache.overall_hits::total;3989782;29453058;83691;1177495;705794;32308;number of overall hits 
system.cpu19.dcache.ReadReq_misses::cpu19.data;149377;1433769;4148;39091;29684;1407;number of ReadReq misses 
system.cpu19.dcache.ReadReq_misses::total;149377;1433769;4148;39091;29684;1407;number of ReadReq misses 
system.cpu19.dcache.WriteReq_misses::cpu19.data;9778;178527;192;4894;7010;65;number of WriteReq misses 
system.cpu19.dcache.WriteReq_misses::total;9778;178527;192;4894;7010;65;number of WriteReq misses 
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data;2027;40491;33;1115;412;17;number of LoadLockedReq misses 
system.cpu19.dcache.LoadLockedReq_misses::total;2027;40491;33;1115;412;17;number of LoadLockedReq misses 
system.cpu19.dcache.StoreCondReq_misses::cpu19.data;6511;62237;92;1844;907;32;number of StoreCondReq misses 
system.cpu19.dcache.StoreCondReq_misses::total;6511;62237;92;1844;907;32;number of StoreCondReq misses 
system.cpu19.dcache.demand_misses::cpu19.data;159155;1612296;4340;43985;36694;1472;number of demand (read+write) misses 
system.cpu19.dcache.demand_misses::total;159155;1612296;4340;43985;36694;1472;number of demand (read+write) misses 
system.cpu19.dcache.overall_misses::cpu19.data;159155;1612296;4340;43985;36694;1472;number of overall misses 
system.cpu19.dcache.overall_misses::total;159155;1612296;4340;43985;36694;1472;number of overall misses 
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data;10913440907;102230632185;349026005;3179115526;2628357847;118473915;number of ReadReq miss cycles 
system.cpu19.dcache.ReadReq_miss_latency::total;10913440907;102230632185;349026005;3179115526;2628357847;118473915;number of ReadReq miss cycles 
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data;587491765;11274941774;12435862;315774244;701437451;5606711;number of WriteReq miss cycles 
system.cpu19.dcache.WriteReq_miss_latency::total;587491765;11274941774;12435862;315774244;701437451;5606711;number of WriteReq miss cycles 
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data;153797787;2579614837;3155992;75201477;30573603;1269245;number of LoadLockedReq miss cycles 
system.cpu19.dcache.LoadLockedReq_miss_latency::total;153797787;2579614837;3155992;75201477;30573603;1269245;number of LoadLockedReq miss cycles 
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data;318881998;3760184766;4704935;109346521;47986595;1839984;number of StoreCondReq miss cycles 
system.cpu19.dcache.StoreCondReq_miss_latency::total;318881998;3760184766;4704935;109346521;47986595;1839984;number of StoreCondReq miss cycles 
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data;62908999;9360999;504000;1368000;6302000;;number of StoreCondFailReq miss cycles 
system.cpu19.dcache.StoreCondFailReq_miss_latency::total;62908999;9360999;504000;1368000;6302000;;number of StoreCondFailReq miss cycles 
system.cpu19.dcache.demand_miss_latency::cpu19.data;11500932672;113505573959;361461867;3494889770;3329795298;124080626;number of demand (read+write) miss cycles 
system.cpu19.dcache.demand_miss_latency::total;11500932672;113505573959;361461867;3494889770;3329795298;124080626;number of demand (read+write) miss cycles 
system.cpu19.dcache.overall_miss_latency::cpu19.data;11500932672;113505573959;361461867;3494889770;3329795298;124080626;number of overall miss cycles 
system.cpu19.dcache.overall_miss_latency::total;11500932672;113505573959;361461867;3494889770;3329795298;124080626;number of overall miss cycles 
system.cpu19.dcache.ReadReq_accesses::cpu19.data;2921118;23179917;64666;902005;559908;25172;number of ReadReq accesses(hits+misses) 
system.cpu19.dcache.ReadReq_accesses::total;2921118;23179917;64666;902005;559908;25172;number of ReadReq accesses(hits+misses) 
system.cpu19.dcache.WriteReq_accesses::cpu19.data;1227819;7885437;23365;319475;182580;8608;number of WriteReq accesses(hits+misses) 
system.cpu19.dcache.WriteReq_accesses::total;1227819;7885437;23365;319475;182580;8608;number of WriteReq accesses(hits+misses) 
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data;44676;129950;402;4384;3821;125;number of LoadLockedReq accesses(hits+misses) 
system.cpu19.dcache.LoadLockedReq_accesses::total;44676;129950;402;4384;3821;125;number of LoadLockedReq accesses(hits+misses) 
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data;20823;122950;264;3977;2181;109;number of StoreCondReq accesses(hits+misses) 
system.cpu19.dcache.StoreCondReq_accesses::total;20823;122950;264;3977;2181;109;number of StoreCondReq accesses(hits+misses) 
system.cpu19.dcache.demand_accesses::cpu19.data;4148937;31065354;88031;1221480;742488;33780;number of demand (read+write) accesses 
system.cpu19.dcache.demand_accesses::total;4148937;31065354;88031;1221480;742488;33780;number of demand (read+write) accesses 
system.cpu19.dcache.overall_accesses::cpu19.data;4148937;31065354;88031;1221480;742488;33780;number of overall (read+write) accesses 
system.cpu19.dcache.overall_accesses::total;4148937;31065354;88031;1221480;742488;33780;number of overall (read+write) accesses 
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data;0.051137;0.061854;0.064145;0.043338;0.053016;0.055895;miss rate for ReadReq accesses 
system.cpu19.dcache.ReadReq_miss_rate::total;0.051137;0.061854;0.064145;0.043338;0.053016;0.055895;miss rate for ReadReq accesses 
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data;0.007964;0.022640;0.008217;0.015319;0.038394;0.007551;miss rate for WriteReq accesses 
system.cpu19.dcache.WriteReq_miss_rate::total;0.007964;0.022640;0.008217;0.015319;0.038394;0.007551;miss rate for WriteReq accesses 
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data;0.045371;0.311589;0.082090;0.254334;0.107825;0.136000;miss rate for LoadLockedReq accesses 
system.cpu19.dcache.LoadLockedReq_miss_rate::total;0.045371;0.311589;0.082090;0.254334;0.107825;0.136000;miss rate for LoadLockedReq accesses 
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data;0.312683;0.506198;0.348485;0.463666;0.415864;0.293578;miss rate for StoreCondReq accesses 
system.cpu19.dcache.StoreCondReq_miss_rate::total;0.312683;0.506198;0.348485;0.463666;0.415864;0.293578;miss rate for StoreCondReq accesses 
system.cpu19.dcache.demand_miss_rate::cpu19.data;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;miss rate for demand accesses 
system.cpu19.dcache.demand_miss_rate::total;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;miss rate for demand accesses 
system.cpu19.dcache.overall_miss_rate::cpu19.data;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;miss rate for overall accesses 
system.cpu19.dcache.overall_miss_rate::total;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;miss rate for overall accesses 
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data;73059.714059;71302.024374;84143.202748;81326.022000;88544.597999;84203.208955;average ReadReq miss latency 
system.cpu19.dcache.ReadReq_avg_miss_latency::total;73059.714059;71302.024374;84143.202748;81326.022000;88544.597999;84203.208955;average ReadReq miss latency 
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data;60083.019534;63155.386995;64770.114583;64522.730691;100062.403852;86257.092308;average WriteReq miss latency 
system.cpu19.dcache.WriteReq_avg_miss_latency::total;60083.019534;63155.386995;64770.114583;64522.730691;100062.403852;86257.092308;average WriteReq miss latency 
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data;75874.586581;63708.350917;95636.121212;67445.270852;74207.774272;74661.470588;average LoadLockedReq miss latency 
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total;75874.586581;63708.350917;95636.121212;67445.270852;74207.774272;74661.470588;average LoadLockedReq miss latency 
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data;48975.886653;60417.191799;51140.597826;59298.547180;52906.940463;57499.500000;average StoreCondReq miss latency 
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total;48975.886653;60417.191799;51140.597826;59298.547180;52906.940463;57499.500000;average StoreCondReq miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data;72262.465345;70399.960032;83286.144470;79456.400364;90744.952799;84293.903533;average overall miss latency 
system.cpu19.dcache.demand_avg_miss_latency::total;72262.465345;70399.960032;83286.144470;79456.400364;90744.952799;84293.903533;average overall miss latency 
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data;72262.465345;70399.960032;83286.144470;79456.400364;90744.952799;84293.903533;average overall miss latency 
system.cpu19.dcache.overall_avg_miss_latency::total;72262.465345;70399.960032;83286.144470;79456.400364;90744.952799;84293.903533;average overall miss latency 
system.cpu19.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu19.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu19.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu19.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu19.dcache.writebacks::writebacks;1520;82034;75;2721;5804;42;number of writebacks 
system.cpu19.dcache.writebacks::total;1520;82034;75;2721;5804;42;number of writebacks 
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data;149377;1433769;4148;39091;29684;1407;number of ReadReq MSHR misses 
system.cpu19.dcache.ReadReq_mshr_misses::total;149377;1433769;4148;39091;29684;1407;number of ReadReq MSHR misses 
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data;9778;178527;192;4894;7010;65;number of WriteReq MSHR misses 
system.cpu19.dcache.WriteReq_mshr_misses::total;9778;178527;192;4894;7010;65;number of WriteReq MSHR misses 
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data;2027;40491;33;1115;412;17;number of LoadLockedReq MSHR misses 
system.cpu19.dcache.LoadLockedReq_mshr_misses::total;2027;40491;33;1115;412;17;number of LoadLockedReq MSHR misses 
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data;6511;62201;92;1843;907;32;number of StoreCondReq MSHR misses 
system.cpu19.dcache.StoreCondReq_mshr_misses::total;6511;62201;92;1843;907;32;number of StoreCondReq MSHR misses 
system.cpu19.dcache.demand_mshr_misses::cpu19.data;159155;1612296;4340;43985;36694;1472;number of demand (read+write) MSHR misses 
system.cpu19.dcache.demand_mshr_misses::total;159155;1612296;4340;43985;36694;1472;number of demand (read+write) MSHR misses 
system.cpu19.dcache.overall_mshr_misses::cpu19.data;159155;1612296;4340;43985;36694;1472;number of overall MSHR misses 
system.cpu19.dcache.overall_mshr_misses::total;159155;1612296;4340;43985;36694;1472;number of overall MSHR misses 
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data;7030799093;69096213815;246449995;2242363474;1874230153;84683085;number of ReadReq MSHR miss cycles 
system.cpu19.dcache.ReadReq_mshr_miss_latency::total;7030799093;69096213815;246449995;2242363474;1874230153;84683085;number of ReadReq MSHR miss cycles 
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data;280273235;6590403226;6655138;186292756;512912549;3671289;number of WriteReq MSHR miss cycles 
system.cpu19.dcache.WriteReq_mshr_miss_latency::total;280273235;6590403226;6655138;186292756;512912549;3671289;number of WriteReq MSHR miss cycles 
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data;101579213;1682347163;2324008;50024523;20721397;850755;number of LoadLockedReq MSHR miss cycles 
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total;101579213;1682347163;2324008;50024523;20721397;850755;number of LoadLockedReq MSHR miss cycles 
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data;151389002;2262827234;2146065;64105479;25460405;966016;number of StoreCondReq MSHR miss cycles 
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total;151389002;2262827234;2146065;64105479;25460405;966016;number of StoreCondReq MSHR miss cycles 
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data;45320001;6600001;350000;950000;4630000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total;45320001;6600001;350000;950000;4630000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data;7311072328;75686617041;253105133;2428656230;2387142702;88354374;number of demand (read+write) MSHR miss cycles 
system.cpu19.dcache.demand_mshr_miss_latency::total;7311072328;75686617041;253105133;2428656230;2387142702;88354374;number of demand (read+write) MSHR miss cycles 
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data;7311072328;75686617041;253105133;2428656230;2387142702;88354374;number of overall MSHR miss cycles 
system.cpu19.dcache.overall_mshr_miss_latency::total;7311072328;75686617041;253105133;2428656230;2387142702;88354374;number of overall MSHR miss cycles 
system.cpu19.dcache.ReadReq_mshr_uncacheable_latency::cpu19.data;19623000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu19.dcache.ReadReq_mshr_uncacheable_latency::total;19623000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu19.dcache.WriteReq_mshr_uncacheable_latency::cpu19.data;3885894000;7036972000;46791000;364453000;295642000;15909000;number of WriteReq MSHR uncacheable cycles 
system.cpu19.dcache.WriteReq_mshr_uncacheable_latency::total;3885894000;7036972000;46791000;364453000;295642000;15909000;number of WriteReq MSHR uncacheable cycles 
system.cpu19.dcache.overall_mshr_uncacheable_latency::cpu19.data;3905517000;7036972000;46791000;364453000;295642000;15909000;number of overall MSHR uncacheable cycles 
system.cpu19.dcache.overall_mshr_uncacheable_latency::total;3905517000;7036972000;46791000;364453000;295642000;15909000;number of overall MSHR uncacheable cycles 
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data;0.051137;0.061854;0.064145;0.043338;0.053016;0.055895;mshr miss rate for ReadReq accesses 
system.cpu19.dcache.ReadReq_mshr_miss_rate::total;0.051137;0.061854;0.064145;0.043338;0.053016;0.055895;mshr miss rate for ReadReq accesses 
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data;0.007964;0.022640;0.008217;0.015319;0.038394;0.007551;mshr miss rate for WriteReq accesses 
system.cpu19.dcache.WriteReq_mshr_miss_rate::total;0.007964;0.022640;0.008217;0.015319;0.038394;0.007551;mshr miss rate for WriteReq accesses 
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data;0.045371;0.311589;0.082090;0.254334;0.107825;0.136000;mshr miss rate for LoadLockedReq accesses 
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total;0.045371;0.311589;0.082090;0.254334;0.107825;0.136000;mshr miss rate for LoadLockedReq accesses 
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data;0.312683;0.505905;0.348485;0.463415;0.415864;0.293578;mshr miss rate for StoreCondReq accesses 
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total;0.312683;0.505905;0.348485;0.463415;0.415864;0.293578;mshr miss rate for StoreCondReq accesses 
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;mshr miss rate for demand accesses 
system.cpu19.dcache.demand_mshr_miss_rate::total;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;mshr miss rate for demand accesses 
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;mshr miss rate for overall accesses 
system.cpu19.dcache.overall_mshr_miss_rate::total;0.038360;0.051900;0.049301;0.036010;0.049420;0.043576;mshr miss rate for overall accesses 
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data;47067.480891;48192.012671;59414.174301;57362.653143;63139.406852;60186.982942;average ReadReq mshr miss latency 
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total;47067.480891;48192.012671;59414.174301;57362.653143;63139.406852;60186.982942;average ReadReq mshr miss latency 
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data;28663.656678;36915.442628;34662.177083;38065.540662;73168.694579;56481.369231;average WriteReq mshr miss latency 
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total;28663.656678;36915.442628;34662.177083;38065.540662;73168.694579;56481.369231;average WriteReq mshr miss latency 
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data;50113.079921;41548.669161;70424.484848;44865.043049;50294.652913;50044.411765;average LoadLockedReq mshr miss latency 
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50113.079921;41548.669161;70424.484848;44865.043049;50294.652913;50044.411765;average LoadLockedReq mshr miss latency 
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data;23251.267394;36379.274192;23326.793478;34783.222463;28071.008820;30188;average StoreCondReq mshr miss latency 
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total;23251.267394;36379.274192;23326.793478;34783.222463;28071.008820;30188;average StoreCondReq mshr miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data;45936.805806;46943.375808;58319.155069;55215.555985;65055.396032;60023.351902;average overall mshr miss latency 
system.cpu19.dcache.demand_avg_mshr_miss_latency::total;45936.805806;46943.375808;58319.155069;55215.555985;65055.396032;60023.351902;average overall mshr miss latency 
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data;45936.805806;46943.375808;58319.155069;55215.555985;65055.396032;60023.351902;average overall mshr miss latency 
system.cpu19.dcache.overall_avg_mshr_miss_latency::total;45936.805806;46943.375808;58319.155069;55215.555985;65055.396032;60023.351902;average overall mshr miss latency 
system.cpu19.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu19.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu19.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu19.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu19.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu19.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu19.dcache.overall_avg_mshr_uncacheable_latency::cpu19.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu19.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu19.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu20.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu20.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu20.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu20.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu20.dtb.read_hits;3559716;14619898;67556;583969;473375;30351;DTB read hits 
system.cpu20.dtb.read_misses;0;348;0;10;328;0;DTB read misses 
system.cpu20.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu20.dtb.read_accesses;0;101968;0;2589;82757;0;DTB read accesses 
system.cpu20.dtb.write_hits;1438514;5352654;24566;195985;168900;8852;DTB write hits 
system.cpu20.dtb.write_misses;0;251;0;6;3015;0;DTB write misses 
system.cpu20.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu20.dtb.write_accesses;0;35414;0;1415;25740;0;DTB write accesses 
system.cpu20.dtb.data_hits;4998230;19972552;92122;779954;642275;39203;DTB hits 
system.cpu20.dtb.data_misses;0;599;0;16;3343;0;DTB misses 
system.cpu20.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu20.dtb.data_accesses;0;137382;0;4004;108497;0;DTB accesses 
system.cpu20.itb.fetch_hits;1265793;3291405;15574;143126;385422;5691;ITB hits 
system.cpu20.itb.fetch_misses;0;33;0;9;7;0;ITB misses 
system.cpu20.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu20.itb.fetch_accesses;1265793;3291438;15574;143135;385429;5691;ITB accesses 
system.cpu20.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu20.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu20.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu20.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu20.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu20.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu20.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu20.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu20.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu20.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu20.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu20.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu20.numCycles;644632504;1014355491;7031242;49902345;44531380;2441414;number of cpu cycles simulated 
system.cpu20.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu20.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu20.committedInsts;16296639;70033922;326330;2618485;2105997;127769;Number of instructions committed 
system.cpu20.committedOps;16296639;70033922;326330;2618485;2105997;127769;Number of ops (including micro ops) committed 
system.cpu20.num_int_alu_accesses;15775356;68426282;318451;2555081;2050493;124887;Number of integer alu accesses 
system.cpu20.num_fp_alu_accesses;1746;396118;134;9155;1764;134;Number of float alu accesses 
system.cpu20.num_func_calls;626781;2582042;12240;92641;64920;4324;number of times a function call or return occured 
system.cpu20.num_conditional_control_insts;1576139;7164221;31404;310828;228708;17735;number of instructions that are conditional controls 
system.cpu20.num_int_insts;15775356;68426282;318451;2555081;2050493;124887;number of integer instructions 
system.cpu20.num_fp_insts;1746;396118;134;9155;1764;134;number of float instructions 
system.cpu20.num_int_register_reads;21619564;96039926;444096;3519080;2825216;168769;number of times the integer registers were read 
system.cpu20.num_int_register_writes;12585348;54714479;257877;2010605;1627709;96726;number of times the integer registers were written 
system.cpu20.num_fp_register_reads;890;279674;66;5261;877;66;number of times the floating registers were read 
system.cpu20.num_fp_register_writes;896;244962;68;5330;900;68;number of times the floating registers were written 
system.cpu20.num_mem_refs;5004507;20020562;92212;781228;646695;39245;number of memory refs 
system.cpu20.num_load_insts;3559850;14641388;67566;584374;474157;30361;Number of load instructions 
system.cpu20.num_store_insts;1444657;5379174;24646;196854;172538;8884;Number of store instructions 
system.cpu20.num_idle_cycles;599940122.737867;824523068.287045;6144407.865765;42749775.912060;38722645.306613;2096304.411493;Number of idle cycles 
system.cpu20.num_busy_cycles;44692381.262133;189832422.712955;886834.134235;7152569.087940;5808734.693387;345109.588507;Number of busy cycles 
system.cpu20.not_idle_fraction;0.069330;0.187146;0.126128;0.143331;0.130441;0.141356;Percentage of non-idle cycles 
system.cpu20.idle_fraction;0.930670;0.812854;0.873872;0.856669;0.869559;0.858644;Percentage of idle cycles 
system.cpu20.Branches;2511277;10769026;48897;442277;322957;23956;Number of branches fetched 
system.cpu20.op_class::No_OpClass;55536;152348;716;7162;12742;259;Class of executed instruction 
system.cpu20.op_class::IntAlu;10699425;48444350;226203;1769764;1369503;85624;Class of executed instruction 
system.cpu20.op_class::IntMult;63736;271203;1355;10176;6882;463;Class of executed instruction 
system.cpu20.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::FloatAdd;88;54212;4;1553;61;4;Class of executed instruction 
system.cpu20.op_class::FloatCmp;0;5237;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::FloatCvt;0;1913;0;837;5;0;Class of executed instruction 
system.cpu20.op_class::FloatMult;0;12624;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::FloatDiv;8;2480;0;268;0;0;Class of executed instruction 
system.cpu20.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::MemRead;3601897;14768789;68094;589430;478432;30579;Class of executed instruction 
system.cpu20.op_class::MemWrite;1444670;5383048;24648;196909;172557;8886;Class of executed instruction 
system.cpu20.op_class::IprAccess;431279;938317;5310;42402;69158;1954;Class of executed instruction 
system.cpu20.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu20.op_class::total;16296639;70034521;326330;2618501;2109340;127769;Class of executed instruction 
system.cpu20.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu20.kern.inst.quiesce;9167;11200;74;575;515;25;number of quiesce instructions executed 
system.cpu20.kern.inst.hwrei;106083;216616;1302;9943;11912;477;number of hwrei instructions executed 
system.cpu20.kern.ipl_count::0;24054;53759;298;2424;1998;111;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::22;5976;10393;72;511;456;25;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::30;87;2146;2;103;81;1;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::31;63971;119433;784;5642;5038;288;number of times we switched to this ipl 
system.cpu20.kern.ipl_count::total;94088;185731;1156;8680;7573;425;number of times we switched to this ipl 
system.cpu20.kern.ipl_good::0;24054;53759;298;2424;1998;111;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::22;5976;10393;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::30;87;2146;2;103;81;1;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::31;23967;51619;296;2321;1917;110;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_good::total;54084;117917;668;5359;4452;247;number of times we switched to this ipl from a different ipl 
system.cpu20.kern.ipl_ticks::0;5637367600000;8817790540000;67492570000;462887950000;421665040000;22718500000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::22;20806710000;36533720000;252190000;1786560000;1581690000;88500000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::30;867930000;15113330000;20460000;926450000;771390000;10090000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::31;787282520000;1274117320000;2547200000;33422490000;21295680000;1597050000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_ticks::total;6446324760000;10143554910000;70312420000;499023450000;445313800000;24414140000;number of cycles we spent at this ipl 
system.cpu20.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::31;0.374654;0.432200;0.377551;0.411379;0.380508;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.ipl_used::total;0.574824;0.634881;0.577855;0.617396;0.587878;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu20.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::swpctx;26;4157;2;77;27;2;number of callpals executed 
system.cpu20.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu20.kern.callpal::swpipl;81961;157522;1008;7345;6476;373;number of callpals executed 
system.cpu20.kern.callpal::rdps;11953;21445;144;1035;925;50;number of callpals executed 
system.cpu20.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu20.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu20.kern.callpal::rti;6063;15676;74;721;560;26;number of callpals executed 
system.cpu20.kern.callpal::rdunique;1;251;;2;9;;number of callpals executed 
system.cpu20.kern.callpal::total;100018;203451;1228;9304;8025;451;number of callpals executed 
system.cpu20.kern.mode_switch::kernel;6091;19833;76;798;587;28;number of protection mode switches 
system.cpu20.kern.mode_switch::user;0;3161;0;108;32;0;number of protection mode switches 
system.cpu20.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu20.kern.mode_switch_good::kernel;0;0.159381;0;0.135338;0.054514;0;fraction of useful protection mode switches 
system.cpu20.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu20.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu20.kern.mode_switch_good::total;0;0.274941;0;0.238411;0.103393;0;fraction of useful protection mode switches 
system.cpu20.kern.mode_ticks::kernel;0;16475788550000;0;559246800000;426185730000;0;number of ticks spent at the given mode 
system.cpu20.kern.mode_ticks::user;0;15945260000;0;474930000;8109540000;0;number of ticks spent at the given mode 
system.cpu20.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu20.kern.swap_context;27;4157;2;77;27;2;number of times the context was actually changed 
system.cpu20.icache.tags.replacements;23564;355018;711;9006;4830;363;number of replacements 
system.cpu20.icache.tags.tagsinuse;387.696278;496.874076;505;505;505.346598;506;Cycle average of tags in use 
system.cpu20.icache.tags.total_refs;9109472;70966433;452633;2964419;2096264;5529859;Total number of references to valid blocks. 
system.cpu20.icache.tags.sampled_refs;23564;355018;711;9006;4830;869;Sample count of references to valid blocks. 
system.cpu20.icache.tags.avg_refs;386.584281;199.895310;636.614627;329.160449;434.009110;6363.474108;Average number of references to valid blocks. 
system.cpu20.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu20.icache.tags.occ_blocks::cpu20.inst;387.696278;496.874076;505;505;505.346598;506;Average occupied blocks per requestor 
system.cpu20.icache.tags.occ_percent::cpu20.inst;0.757219;0.970457;0.986328;0.986328;0.987005;0.988281;Average percentage of cache occupancy 
system.cpu20.icache.tags.occ_percent::total;0.757219;0.970457;0.986328;0.986328;0.987005;0.988281;Average percentage of cache occupancy 
system.cpu20.icache.tags.occ_task_id_blocks::1024;440;505;505;505;506;506;Occupied blocks per task id 
system.cpu20.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu20.icache.tags.age_task_id_blocks_1024::3;15;13;12;;5;135;Occupied blocks per task id 
system.cpu20.icache.tags.age_task_id_blocks_1024::4;423;490;491;503;492;362;Occupied blocks per task id 
system.cpu20.icache.tags.occ_task_id_percent::1024;0.859375;0.986328;0.986328;0.986328;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu20.icache.tags.tag_accesses;32617289;140424125;653371;5246008;4223511;255901;Number of tag accesses 
system.cpu20.icache.tags.data_accesses;32617289;140424125;653371;5246008;4223511;255901;Number of data accesses 
system.cpu20.icache.ReadReq_hits::cpu20.inst;16272628;69679438;325619;2609495;2104509;127406;number of ReadReq hits 
system.cpu20.icache.ReadReq_hits::total;16272628;69679438;325619;2609495;2104509;127406;number of ReadReq hits 
system.cpu20.icache.demand_hits::cpu20.inst;16272628;69679438;325619;2609495;2104509;127406;number of demand (read+write) hits 
system.cpu20.icache.demand_hits::total;16272628;69679438;325619;2609495;2104509;127406;number of demand (read+write) hits 
system.cpu20.icache.overall_hits::cpu20.inst;16272628;69679438;325619;2609495;2104509;127406;number of overall hits 
system.cpu20.icache.overall_hits::total;16272628;69679438;325619;2609495;2104509;127406;number of overall hits 
system.cpu20.icache.ReadReq_misses::cpu20.inst;24011;355083;711;9006;4831;363;number of ReadReq misses 
system.cpu20.icache.ReadReq_misses::total;24011;355083;711;9006;4831;363;number of ReadReq misses 
system.cpu20.icache.demand_misses::cpu20.inst;24011;355083;711;9006;4831;363;number of demand (read+write) misses 
system.cpu20.icache.demand_misses::total;24011;355083;711;9006;4831;363;number of demand (read+write) misses 
system.cpu20.icache.overall_misses::cpu20.inst;24011;355083;711;9006;4831;363;number of overall misses 
system.cpu20.icache.overall_misses::total;24011;355083;711;9006;4831;363;number of overall misses 
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst;2670978500;35329319244;76006250;928079750;535267748;37379500;number of ReadReq miss cycles 
system.cpu20.icache.ReadReq_miss_latency::total;2670978500;35329319244;76006250;928079750;535267748;37379500;number of ReadReq miss cycles 
system.cpu20.icache.demand_miss_latency::cpu20.inst;2670978500;35329319244;76006250;928079750;535267748;37379500;number of demand (read+write) miss cycles 
system.cpu20.icache.demand_miss_latency::total;2670978500;35329319244;76006250;928079750;535267748;37379500;number of demand (read+write) miss cycles 
system.cpu20.icache.overall_miss_latency::cpu20.inst;2670978500;35329319244;76006250;928079750;535267748;37379500;number of overall miss cycles 
system.cpu20.icache.overall_miss_latency::total;2670978500;35329319244;76006250;928079750;535267748;37379500;number of overall miss cycles 
system.cpu20.icache.ReadReq_accesses::cpu20.inst;16296639;70034521;326330;2618501;2109340;127769;number of ReadReq accesses(hits+misses) 
system.cpu20.icache.ReadReq_accesses::total;16296639;70034521;326330;2618501;2109340;127769;number of ReadReq accesses(hits+misses) 
system.cpu20.icache.demand_accesses::cpu20.inst;16296639;70034521;326330;2618501;2109340;127769;number of demand (read+write) accesses 
system.cpu20.icache.demand_accesses::total;16296639;70034521;326330;2618501;2109340;127769;number of demand (read+write) accesses 
system.cpu20.icache.overall_accesses::cpu20.inst;16296639;70034521;326330;2618501;2109340;127769;number of overall (read+write) accesses 
system.cpu20.icache.overall_accesses::total;16296639;70034521;326330;2618501;2109340;127769;number of overall (read+write) accesses 
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;miss rate for ReadReq accesses 
system.cpu20.icache.ReadReq_miss_rate::total;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;miss rate for ReadReq accesses 
system.cpu20.icache.demand_miss_rate::cpu20.inst;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;miss rate for demand accesses 
system.cpu20.icache.demand_miss_rate::total;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;miss rate for demand accesses 
system.cpu20.icache.overall_miss_rate::cpu20.inst;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;miss rate for overall accesses 
system.cpu20.icache.overall_miss_rate::total;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;miss rate for overall accesses 
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst;111239.785931;99495.946705;106900.492264;103051.271375;110798.540261;102973.829201;average ReadReq miss latency 
system.cpu20.icache.ReadReq_avg_miss_latency::total;111239.785931;99495.946705;106900.492264;103051.271375;110798.540261;102973.829201;average ReadReq miss latency 
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst;111239.785931;99495.946705;106900.492264;103051.271375;110798.540261;102973.829201;average overall miss latency 
system.cpu20.icache.demand_avg_miss_latency::total;111239.785931;99495.946705;106900.492264;103051.271375;110798.540261;102973.829201;average overall miss latency 
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst;111239.785931;99495.946705;106900.492264;103051.271375;110798.540261;102973.829201;average overall miss latency 
system.cpu20.icache.overall_avg_miss_latency::total;111239.785931;99495.946705;106900.492264;103051.271375;110798.540261;102973.829201;average overall miss latency 
system.cpu20.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu20.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst;24011;355083;711;9006;4831;363;number of ReadReq MSHR misses 
system.cpu20.icache.ReadReq_mshr_misses::total;24011;355083;711;9006;4831;363;number of ReadReq MSHR misses 
system.cpu20.icache.demand_mshr_misses::cpu20.inst;24011;355083;711;9006;4831;363;number of demand (read+write) MSHR misses 
system.cpu20.icache.demand_mshr_misses::total;24011;355083;711;9006;4831;363;number of demand (read+write) MSHR misses 
system.cpu20.icache.overall_mshr_misses::cpu20.inst;24011;355083;711;9006;4831;363;number of overall MSHR misses 
system.cpu20.icache.overall_mshr_misses::total;24011;355083;711;9006;4831;363;number of overall MSHR misses 
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst;2048241500;26196995756;57736750;696618250;410235252;28200500;number of ReadReq MSHR miss cycles 
system.cpu20.icache.ReadReq_mshr_miss_latency::total;2048241500;26196995756;57736750;696618250;410235252;28200500;number of ReadReq MSHR miss cycles 
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst;2048241500;26196995756;57736750;696618250;410235252;28200500;number of demand (read+write) MSHR miss cycles 
system.cpu20.icache.demand_mshr_miss_latency::total;2048241500;26196995756;57736750;696618250;410235252;28200500;number of demand (read+write) MSHR miss cycles 
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst;2048241500;26196995756;57736750;696618250;410235252;28200500;number of overall MSHR miss cycles 
system.cpu20.icache.overall_mshr_miss_latency::total;2048241500;26196995756;57736750;696618250;410235252;28200500;number of overall MSHR miss cycles 
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;mshr miss rate for ReadReq accesses 
system.cpu20.icache.ReadReq_mshr_miss_rate::total;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;mshr miss rate for ReadReq accesses 
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;mshr miss rate for demand accesses 
system.cpu20.icache.demand_mshr_miss_rate::total;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;mshr miss rate for demand accesses 
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;mshr miss rate for overall accesses 
system.cpu20.icache.overall_mshr_miss_rate::total;0.001473;0.005070;0.002179;0.003439;0.002290;0.002841;mshr miss rate for overall accesses 
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst;85304.298030;73777.104947;81204.992968;77350.460804;84917.253571;77687.327824;average ReadReq mshr miss latency 
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total;85304.298030;73777.104947;81204.992968;77350.460804;84917.253571;77687.327824;average ReadReq mshr miss latency 
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst;85304.298030;73777.104947;81204.992968;77350.460804;84917.253571;77687.327824;average overall mshr miss latency 
system.cpu20.icache.demand_avg_mshr_miss_latency::total;85304.298030;73777.104947;81204.992968;77350.460804;84917.253571;77687.327824;average overall mshr miss latency 
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst;85304.298030;73777.104947;81204.992968;77350.460804;84917.253571;77687.327824;average overall mshr miss latency 
system.cpu20.icache.overall_avg_mshr_miss_latency::total;85304.298030;73777.104947;81204.992968;77350.460804;84917.253571;77687.327824;average overall mshr miss latency 
system.cpu20.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu20.dcache.tags.replacements;121318;731959;3509;25075;18751;1201;number of replacements 
system.cpu20.dcache.tags.tagsinuse;445.777747;793.926129;719.098884;678.203287;748.665717;836.535562;Cycle average of tags in use 
system.cpu20.dcache.tags.total_refs;887997;12525032;156977;2442670;8985040;305161;Total number of references to valid blocks. 
system.cpu20.dcache.tags.sampled_refs;121318;731959;3509;25075;18751;2032;Sample count of references to valid blocks. 
system.cpu20.dcache.tags.avg_refs;7.319582;17.111658;44.735537;97.414556;479.176577;150.177657;Average number of references to valid blocks. 
system.cpu20.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu20.dcache.tags.occ_blocks::cpu20.data;445.777747;793.926129;719.098884;678.203287;748.665717;836.535562;Average occupied blocks per requestor 
system.cpu20.dcache.tags.occ_percent::cpu20.data;0.435330;0.775318;0.702245;0.662308;0.731119;0.816929;Average percentage of cache occupancy 
system.cpu20.dcache.tags.occ_percent::total;0.435330;0.775318;0.702245;0.662308;0.731119;0.816929;Average percentage of cache occupancy 
system.cpu20.dcache.tags.occ_task_id_blocks::1024;608;713;702;657;827;831;Occupied blocks per task id 
system.cpu20.dcache.tags.age_task_id_blocks_1024::3;11;14;9;;7;48;Occupied blocks per task id 
system.cpu20.dcache.tags.age_task_id_blocks_1024::4;597;699;693;657;814;777;Occupied blocks per task id 
system.cpu20.dcache.tags.occ_task_id_percent::1024;0.593750;0.696289;0.685547;0.641602;0.807617;0.811523;Percentage of cache occupancy per task id 
system.cpu20.dcache.tags.tag_accesses;10152291;40911590;188303;1590819;1309559;79880;Number of tag accesses 
system.cpu20.dcache.tags.data_accesses;10152291;40911590;188303;1590819;1309559;79880;Number of data accesses 
system.cpu20.dcache.ReadReq_hits::cpu20.data;3318144;13666092;62902;550213;445070;28520;number of ReadReq hits 
system.cpu20.dcache.ReadReq_hits::total;3318144;13666092;62902;550213;445070;28520;number of ReadReq hits 
system.cpu20.dcache.WriteReq_hits::cpu20.data;1382823;5187698;23964;190107;160474;8554;number of WriteReq hits 
system.cpu20.dcache.WriteReq_hits::total;1382823;5187698;23964;190107;160474;8554;number of WriteReq hits 
system.cpu20.dcache.LoadLockedReq_hits::cpu20.data;38106;58359;332;2663;3468;193;number of LoadLockedReq hits 
system.cpu20.dcache.LoadLockedReq_hits::total;38106;58359;332;2663;3468;193;number of LoadLockedReq hits 
system.cpu20.dcache.StoreCondReq_hits::cpu20.data;14282;38582;172;1535;1242;78;number of StoreCondReq hits 
system.cpu20.dcache.StoreCondReq_hits::total;14282;38582;172;1535;1242;78;number of StoreCondReq hits 
system.cpu20.dcache.demand_hits::cpu20.data;4700967;18853790;86866;740320;605544;37074;number of demand (read+write) hits 
system.cpu20.dcache.demand_hits::total;4700967;18853790;86866;740320;605544;37074;number of demand (read+write) hits 
system.cpu20.dcache.overall_hits::cpu20.data;4700967;18853790;86866;740320;605544;37074;number of overall hits 
system.cpu20.dcache.overall_hits::total;4700967;18853790;86866;740320;605544;37074;number of overall hits 
system.cpu20.dcache.ReadReq_misses::cpu20.data;201281;897816;4296;30993;24898;1627;number of ReadReq misses 
system.cpu20.dcache.ReadReq_misses::total;201281;897816;4296;30993;24898;1627;number of ReadReq misses 
system.cpu20.dcache.WriteReq_misses::cpu20.data;10189;87238;172;2302;4174;69;number of WriteReq misses 
system.cpu20.dcache.WriteReq_misses::total;10189;87238;172;2302;4174;69;number of WriteReq misses 
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data;2231;18773;36;495;393;21;number of LoadLockedReq misses 
system.cpu20.dcache.LoadLockedReq_misses::total;2231;18773;36;495;393;21;number of LoadLockedReq misses 
system.cpu20.dcache.StoreCondReq_misses::cpu20.data;6409;34237;88;1054;923;37;number of StoreCondReq misses 
system.cpu20.dcache.StoreCondReq_misses::total;6409;34237;88;1054;923;37;number of StoreCondReq misses 
system.cpu20.dcache.demand_misses::cpu20.data;211470;985054;4468;33295;29072;1696;number of demand (read+write) misses 
system.cpu20.dcache.demand_misses::total;211470;985054;4468;33295;29072;1696;number of demand (read+write) misses 
system.cpu20.dcache.overall_misses::cpu20.data;211470;985054;4468;33295;29072;1696;number of overall misses 
system.cpu20.dcache.overall_misses::total;211470;985054;4468;33295;29072;1696;number of overall misses 
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data;16569204120;64189159941;394327961;2596419258;2243661909;140249601;number of ReadReq miss cycles 
system.cpu20.dcache.ReadReq_miss_latency::total;16569204120;64189159941;394327961;2596419258;2243661909;140249601;number of ReadReq miss cycles 
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data;623296473;5249615329;10984620;143996994;379750666;6494715;number of WriteReq miss cycles 
system.cpu20.dcache.WriteReq_miss_latency::total;623296473;5249615329;10984620;143996994;379750666;6494715;number of WriteReq miss cycles 
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data;183861536;1226050414;3474491;35300472;28987845;1566997;number of LoadLockedReq miss cycles 
system.cpu20.dcache.LoadLockedReq_miss_latency::total;183861536;1226050414;3474491;35300472;28987845;1566997;number of LoadLockedReq miss cycles 
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data;319639003;2017414469;4659938;60039534;48362573;2016983;number of StoreCondReq miss cycles 
system.cpu20.dcache.StoreCondReq_miss_latency::total;319639003;2017414469;4659938;60039534;48362573;2016983;number of StoreCondReq miss cycles 
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data;54542999;13154000;288000;1694000;6678999;154000;number of StoreCondFailReq miss cycles 
system.cpu20.dcache.StoreCondFailReq_miss_latency::total;54542999;13154000;288000;1694000;6678999;154000;number of StoreCondFailReq miss cycles 
system.cpu20.dcache.demand_miss_latency::cpu20.data;17192500593;69438775270;405312581;2740416252;2623412575;146744316;number of demand (read+write) miss cycles 
system.cpu20.dcache.demand_miss_latency::total;17192500593;69438775270;405312581;2740416252;2623412575;146744316;number of demand (read+write) miss cycles 
system.cpu20.dcache.overall_miss_latency::cpu20.data;17192500593;69438775270;405312581;2740416252;2623412575;146744316;number of overall miss cycles 
system.cpu20.dcache.overall_miss_latency::total;17192500593;69438775270;405312581;2740416252;2623412575;146744316;number of overall miss cycles 
system.cpu20.dcache.ReadReq_accesses::cpu20.data;3519425;14563908;67198;581206;469968;30147;number of ReadReq accesses(hits+misses) 
system.cpu20.dcache.ReadReq_accesses::total;3519425;14563908;67198;581206;469968;30147;number of ReadReq accesses(hits+misses) 
system.cpu20.dcache.WriteReq_accesses::cpu20.data;1393012;5274936;24136;192409;164648;8623;number of WriteReq accesses(hits+misses) 
system.cpu20.dcache.WriteReq_accesses::total;1393012;5274936;24136;192409;164648;8623;number of WriteReq accesses(hits+misses) 
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data;40337;77132;368;3158;3861;214;number of LoadLockedReq accesses(hits+misses) 
system.cpu20.dcache.LoadLockedReq_accesses::total;40337;77132;368;3158;3861;214;number of LoadLockedReq accesses(hits+misses) 
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data;20691;72819;260;2589;2165;115;number of StoreCondReq accesses(hits+misses) 
system.cpu20.dcache.StoreCondReq_accesses::total;20691;72819;260;2589;2165;115;number of StoreCondReq accesses(hits+misses) 
system.cpu20.dcache.demand_accesses::cpu20.data;4912437;19838844;91334;773615;634616;38770;number of demand (read+write) accesses 
system.cpu20.dcache.demand_accesses::total;4912437;19838844;91334;773615;634616;38770;number of demand (read+write) accesses 
system.cpu20.dcache.overall_accesses::cpu20.data;4912437;19838844;91334;773615;634616;38770;number of overall (read+write) accesses 
system.cpu20.dcache.overall_accesses::total;4912437;19838844;91334;773615;634616;38770;number of overall (read+write) accesses 
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data;0.057191;0.061647;0.063930;0.053325;0.052978;0.053969;miss rate for ReadReq accesses 
system.cpu20.dcache.ReadReq_miss_rate::total;0.057191;0.061647;0.063930;0.053325;0.052978;0.053969;miss rate for ReadReq accesses 
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data;0.007314;0.016538;0.007126;0.011964;0.025351;0.008002;miss rate for WriteReq accesses 
system.cpu20.dcache.WriteReq_miss_rate::total;0.007314;0.016538;0.007126;0.011964;0.025351;0.008002;miss rate for WriteReq accesses 
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data;0.055309;0.243388;0.097826;0.156745;0.101787;0.098131;miss rate for LoadLockedReq accesses 
system.cpu20.dcache.LoadLockedReq_miss_rate::total;0.055309;0.243388;0.097826;0.156745;0.101787;0.098131;miss rate for LoadLockedReq accesses 
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data;0.309748;0.470166;0.338462;0.407107;0.426328;0.321739;miss rate for StoreCondReq accesses 
system.cpu20.dcache.StoreCondReq_miss_rate::total;0.309748;0.470166;0.338462;0.407107;0.426328;0.321739;miss rate for StoreCondReq accesses 
system.cpu20.dcache.demand_miss_rate::cpu20.data;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;miss rate for demand accesses 
system.cpu20.dcache.demand_miss_rate::total;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;miss rate for demand accesses 
system.cpu20.dcache.overall_miss_rate::cpu20.data;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;miss rate for overall accesses 
system.cpu20.dcache.overall_miss_rate::total;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;miss rate for overall accesses 
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data;82318.768885;71494.782830;91789.562616;83774.376730;90114.142060;86201.352797;average ReadReq miss latency 
system.cpu20.dcache.ReadReq_avg_miss_latency::total;82318.768885;71494.782830;91789.562616;83774.376730;90114.142060;86201.352797;average ReadReq miss latency 
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data;61173.468741;60175.787260;63864.069767;62552.994787;90980.034978;94126.304348;average WriteReq miss latency 
system.cpu20.dcache.WriteReq_avg_miss_latency::total;61173.468741;60175.787260;63864.069767;62552.994787;90980.034978;94126.304348;average WriteReq miss latency 
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data;82412.163156;65309.242742;96513.638889;71314.084848;73760.419847;74618.904762;average LoadLockedReq miss latency 
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total;82412.163156;65309.242742;96513.638889;71314.084848;73760.419847;74618.904762;average LoadLockedReq miss latency 
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data;49873.459666;58924.977919;52953.840909;56963.504744;52397.153846;54513.054054;average StoreCondReq miss latency 
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total;49873.459666;58924.977919;52953.840909;56963.504744;52397.153846;54513.054054;average StoreCondReq miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data;81299.950787;70492.353993;90714.543644;82307.140772;90238.462266;86523.771226;average overall miss latency 
system.cpu20.dcache.demand_avg_miss_latency::total;81299.950787;70492.353993;90714.543644;82307.140772;90238.462266;86523.771226;average overall miss latency 
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data;81299.950787;70492.353993;90714.543644;82307.140772;90238.462266;86523.771226;average overall miss latency 
system.cpu20.dcache.overall_avg_miss_latency::total;81299.950787;70492.353993;90714.543644;82307.140772;90238.462266;86523.771226;average overall miss latency 
system.cpu20.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu20.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu20.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu20.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu20.dcache.writebacks::writebacks;2443;23063;76;883;2286;49;number of writebacks 
system.cpu20.dcache.writebacks::total;2443;23063;76;883;2286;49;number of writebacks 
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data;201281;897816;4296;30993;24898;1627;number of ReadReq MSHR misses 
system.cpu20.dcache.ReadReq_mshr_misses::total;201281;897816;4296;30993;24898;1627;number of ReadReq MSHR misses 
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data;10189;87238;172;2302;4174;69;number of WriteReq MSHR misses 
system.cpu20.dcache.WriteReq_mshr_misses::total;10189;87238;172;2302;4174;69;number of WriteReq MSHR misses 
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data;2231;18773;36;495;393;21;number of LoadLockedReq MSHR misses 
system.cpu20.dcache.LoadLockedReq_mshr_misses::total;2231;18773;36;495;393;21;number of LoadLockedReq MSHR misses 
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data;6409;34223;88;1054;922;37;number of StoreCondReq MSHR misses 
system.cpu20.dcache.StoreCondReq_mshr_misses::total;6409;34223;88;1054;922;37;number of StoreCondReq MSHR misses 
system.cpu20.dcache.demand_mshr_misses::cpu20.data;211470;985054;4468;33295;29072;1696;number of demand (read+write) MSHR misses 
system.cpu20.dcache.demand_mshr_misses::total;211470;985054;4468;33295;29072;1696;number of demand (read+write) MSHR misses 
system.cpu20.dcache.overall_mshr_misses::cpu20.data;211470;985054;4468;33295;29072;1696;number of overall MSHR misses 
system.cpu20.dcache.overall_mshr_misses::total;211470;985054;4468;33295;29072;1696;number of overall MSHR misses 
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data;11322079880;43442025059;286397039;1842462742;1602889091;98984399;number of ReadReq MSHR miss cycles 
system.cpu20.dcache.ReadReq_mshr_miss_latency::total;11322079880;43442025059;286397039;1842462742;1602889091;98984399;number of ReadReq MSHR miss cycles 
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data;306321527;2873690671;5794380;79136006;266257334;4470285;number of WriteReq MSHR miss cycles 
system.cpu20.dcache.WriteReq_mshr_miss_latency::total;306321527;2873690671;5794380;79136006;266257334;4470285;number of WriteReq MSHR miss cycles 
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data;128318464;807221586;2564509;23947528;19466155;1055003;number of LoadLockedReq MSHR miss cycles 
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total;128318464;807221586;2564509;23947528;19466155;1055003;number of LoadLockedReq MSHR miss cycles 
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data;152083997;1144837531;2158062;32401466;25439427;1069017;number of StoreCondReq MSHR miss cycles 
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total;152083997;1144837531;2158062;32401466;25439427;1069017;number of StoreCondReq MSHR miss cycles 
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data;39440001;9480000;200000;1210000;4820001;110000;number of StoreCondFailReq MSHR miss cycles 
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total;39440001;9480000;200000;1210000;4820001;110000;number of StoreCondFailReq MSHR miss cycles 
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data;11628401407;46315715730;292191419;1921598748;1869146425;103454684;number of demand (read+write) MSHR miss cycles 
system.cpu20.dcache.demand_mshr_miss_latency::total;11628401407;46315715730;292191419;1921598748;1869146425;103454684;number of demand (read+write) MSHR miss cycles 
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data;11628401407;46315715730;292191419;1921598748;1869146425;103454684;number of overall MSHR miss cycles 
system.cpu20.dcache.overall_mshr_miss_latency::total;11628401407;46315715730;292191419;1921598748;1869146425;103454684;number of overall MSHR miss cycles 
system.cpu20.dcache.ReadReq_mshr_uncacheable_latency::cpu20.data;19852000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu20.dcache.ReadReq_mshr_uncacheable_latency::total;19852000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu20.dcache.WriteReq_mshr_uncacheable_latency::cpu20.data;3872267000;6361734000;46611000;335972000;293062000;16174000;number of WriteReq MSHR uncacheable cycles 
system.cpu20.dcache.WriteReq_mshr_uncacheable_latency::total;3872267000;6361734000;46611000;335972000;293062000;16174000;number of WriteReq MSHR uncacheable cycles 
system.cpu20.dcache.overall_mshr_uncacheable_latency::cpu20.data;3892119000;6361734000;46611000;335972000;293062000;16174000;number of overall MSHR uncacheable cycles 
system.cpu20.dcache.overall_mshr_uncacheable_latency::total;3892119000;6361734000;46611000;335972000;293062000;16174000;number of overall MSHR uncacheable cycles 
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data;0.057191;0.061647;0.063930;0.053325;0.052978;0.053969;mshr miss rate for ReadReq accesses 
system.cpu20.dcache.ReadReq_mshr_miss_rate::total;0.057191;0.061647;0.063930;0.053325;0.052978;0.053969;mshr miss rate for ReadReq accesses 
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data;0.007314;0.016538;0.007126;0.011964;0.025351;0.008002;mshr miss rate for WriteReq accesses 
system.cpu20.dcache.WriteReq_mshr_miss_rate::total;0.007314;0.016538;0.007126;0.011964;0.025351;0.008002;mshr miss rate for WriteReq accesses 
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data;0.055309;0.243388;0.097826;0.156745;0.101787;0.098131;mshr miss rate for LoadLockedReq accesses 
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total;0.055309;0.243388;0.097826;0.156745;0.101787;0.098131;mshr miss rate for LoadLockedReq accesses 
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data;0.309748;0.469973;0.338462;0.407107;0.425866;0.321739;mshr miss rate for StoreCondReq accesses 
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total;0.309748;0.469973;0.338462;0.407107;0.425866;0.321739;mshr miss rate for StoreCondReq accesses 
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;mshr miss rate for demand accesses 
system.cpu20.dcache.demand_mshr_miss_rate::total;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;mshr miss rate for demand accesses 
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;mshr miss rate for overall accesses 
system.cpu20.dcache.overall_mshr_miss_rate::total;0.043048;0.049653;0.048919;0.043038;0.045810;0.043745;mshr miss rate for overall accesses 
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data;56250.117398;48386.334237;66665.977421;59447.705675;64378.226805;60838.598033;average ReadReq mshr miss latency 
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total;56250.117398;48386.334237;66665.977421;59447.705675;64378.226805;60838.598033;average ReadReq mshr miss latency 
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data;30063.944155;32940.813304;33688.255814;34377.066030;63789.490656;64786.739130;average WriteReq mshr miss latency 
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total;30063.944155;32940.813304;33688.255814;34377.066030;63789.490656;64786.739130;average WriteReq mshr miss latency 
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data;57516.120126;42999.072391;71236.361111;48378.844444;49532.201018;50238.238095;average LoadLockedReq mshr miss latency 
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57516.120126;42999.072391;71236.361111;48378.844444;49532.201018;50238.238095;average LoadLockedReq mshr miss latency 
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data;23729.754564;33452.284458;24523.431818;30741.428843;27591.569414;28892.351351;average StoreCondReq mshr miss latency 
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total;23729.754564;33452.284458;24523.431818;30741.428843;27591.569414;28892.351351;average StoreCondReq mshr miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data;54988.421086;47018.453537;65396.467995;57714.333924;64293.699264;60999.224057;average overall mshr miss latency 
system.cpu20.dcache.demand_avg_mshr_miss_latency::total;54988.421086;47018.453537;65396.467995;57714.333924;64293.699264;60999.224057;average overall mshr miss latency 
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data;54988.421086;47018.453537;65396.467995;57714.333924;64293.699264;60999.224057;average overall mshr miss latency 
system.cpu20.dcache.overall_avg_mshr_miss_latency::total;54988.421086;47018.453537;65396.467995;57714.333924;64293.699264;60999.224057;average overall mshr miss latency 
system.cpu20.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu20.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu20.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu20.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu20.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu20.dcache.overall_avg_mshr_uncacheable_latency::cpu20.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu20.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu20.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu21.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu21.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu21.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu21.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu21.dtb.read_hits;3560690;9266047;65818;739790;588554;27186;DTB read hits 
system.cpu21.dtb.read_misses;0;0;0;18;663;0;DTB read misses 
system.cpu21.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu21.dtb.read_accesses;0;0;0;4364;153332;0;DTB read accesses 
system.cpu21.dtb.write_hits;1437443;3298475;23886;259350;209184;8850;DTB write hits 
system.cpu21.dtb.write_misses;0;0;0;5;6244;0;DTB write misses 
system.cpu21.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu21.dtb.write_accesses;0;0;0;2303;47578;0;DTB write accesses 
system.cpu21.dtb.data_hits;4998133;12564522;89704;999140;797738;36036;DTB hits 
system.cpu21.dtb.data_misses;0;0;0;23;6907;0;DTB misses 
system.cpu21.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu21.dtb.data_accesses;0;0;0;6667;200910;0;DTB accesses 
system.cpu21.itb.fetch_hits;1264923;2181513;15556;165678;629789;5673;ITB hits 
system.cpu21.itb.fetch_misses;0;0;0;11;7;0;ITB misses 
system.cpu21.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu21.itb.fetch_accesses;1264923;2181513;15556;165689;629796;5673;ITB accesses 
system.cpu21.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu21.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu21.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu21.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu21.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu21.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu21.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu21.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu21.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu21.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu21.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu21.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu21.numCycles;644632505;1014355490;7031242;49920225;44513517;2441399;number of cpu cycles simulated 
system.cpu21.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu21.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu21.committedInsts;16288818;44086592;314612;3527460;2526658;121254;Number of instructions committed 
system.cpu21.committedOps;16288818;44086592;314612;3527460;2526658;121254;Number of ops (including micro ops) committed 
system.cpu21.num_int_alu_accesses;15767143;43030201;306835;3446802;2458984;118369;Number of integer alu accesses 
system.cpu21.num_fp_alu_accesses;1746;2010;134;15279;2706;134;Number of float alu accesses 
system.cpu21.num_func_calls;626025;1630028;11718;128362;70752;4322;number of times a function call or return occured 
system.cpu21.num_conditional_control_insts;1579657;4465379;31185;373131;270946;14544;number of instructions that are conditional controls 
system.cpu21.num_int_insts;15767143;43030201;306835;3446802;2458984;118369;number of integer instructions 
system.cpu21.num_fp_insts;1746;2010;134;15279;2706;134;number of float instructions 
system.cpu21.num_int_register_reads;21603503;59867288;426810;4819883;3361613;162091;number of times the integer registers were read 
system.cpu21.num_int_register_writes;12575360;34657841;247512;2757450;1947189;93406;number of times the integer registers were written 
system.cpu21.num_fp_register_reads;890;990;66;8683;1347;66;number of times the floating registers were read 
system.cpu21.num_fp_register_writes;896;1020;68;8810;1380;68;number of times the floating registers were written 
system.cpu21.num_mem_refs;5004406;12575236;89794;1000934;806174;36078;number of memory refs 
system.cpu21.num_load_insts;3560824;9266197;65828;740499;590072;27196;Number of load instructions 
system.cpu21.num_store_insts;1443582;3309039;23966;260435;216102;8882;Number of store instructions 
system.cpu21.num_idle_cycles;599948833.597653;896196563.465089;6177631.301595;40366748.378396;37431480.868460;2114692.081327;Number of idle cycles 
system.cpu21.num_busy_cycles;44683671.402347;118158926.534911;853610.698405;9553476.621604;7082036.131540;326706.918673;Number of busy cycles 
system.cpu21.not_idle_fraction;0.069317;0.116487;0.121403;0.191375;0.159099;0.133820;Percentage of non-idle cycles 
system.cpu21.idle_fraction;0.930683;0.883513;0.878597;0.808625;0.840901;0.866180;Percentage of idle cycles 
system.cpu21.Branches;2514559;6786868;48055;553119;373396;20769;Number of branches fetched 
system.cpu21.op_class::No_OpClass;55496;103817;717;8730;22082;258;Class of executed instruction 
system.cpu21.op_class::IntAlu;10692160;30415992;216974;2446480;1587267;82285;Class of executed instruction 
system.cpu21.op_class::IntMult;63650;181709;1290;14333;7497;463;Class of executed instruction 
system.cpu21.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::FloatAdd;88;60;4;2421;93;4;Class of executed instruction 
system.cpu21.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::FloatCvt;0;0;0;1283;5;0;Class of executed instruction 
system.cpu21.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::FloatDiv;8;0;0;407;0;0;Class of executed instruction 
system.cpu21.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::MemRead;3602842;9333695;66357;746574;594601;27414;Class of executed instruction 
system.cpu21.op_class::MemWrite;1443595;3309069;23968;260537;216140;8884;Class of executed instruction 
system.cpu21.op_class::IprAccess;430979;742250;5302;46718;105880;1946;Class of executed instruction 
system.cpu21.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu21.op_class::total;16288818;44086592;314612;3527483;2533565;121254;Class of executed instruction 
system.cpu21.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu21.kern.inst.quiesce;9182;10462;73;579;508;25;number of quiesce instructions executed 
system.cpu21.kern.inst.hwrei;106009;183063;1300;10741;15653;475;number of hwrei instructions executed 
system.cpu21.kern.ipl_count::0;24036;42024;298;2681;2060;110;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::22;5972;10387;72;512;456;25;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::30;87;87;2;131;88;1;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::31;63927;109423;782;5973;5112;287;number of times we switched to this ipl 
system.cpu21.kern.ipl_count::total;94022;161921;1154;9297;7716;423;number of times we switched to this ipl 
system.cpu21.kern.ipl_good::0;24036;42024;298;2681;2060;110;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::22;5972;10387;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::30;87;87;2;131;88;1;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::31;23949;41937;296;2551;1974;109;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_good::total;54044;94435;668;5875;4578;245;number of times we switched to this ipl from a different ipl 
system.cpu21.kern.ipl_ticks::0;5633570110000;9769922360000;67498190000;448737290000;418827980000;22933410000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::22;20786060000;35590590000;251370000;1790040000;1593640000;88190000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::30;868070000;864460000;20250000;1125390000;826520000;10090000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::31;791100530000;337177490000;2542610000;47366780000;24069780000;1382300000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_ticks::total;6446324770000;10143554900000;70312420000;499019500000;445317920000;24413990000;number of cycles we spent at this ipl 
system.cpu21.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::31;0.374630;0.383256;0.378517;0.427089;0.386150;0.379791;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.ipl_used::total;0.574802;0.583217;0.578856;0.631924;0.593313;0.579196;fraction of swpipl calls that actually changed the ipl 
system.cpu21.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::swpctx;26;30;2;135;41;2;number of callpals executed 
system.cpu21.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu21.kern.callpal::swpipl;81903;140973;1006;7822;6579;371;number of callpals executed 
system.cpu21.kern.callpal::rdps;11945;21112;144;1047;917;50;number of callpals executed 
system.cpu21.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu21.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu21.kern.callpal::rti;6059;10474;74;833;593;26;number of callpals executed 
system.cpu21.kern.callpal::rdunique;1;;;4;16;;number of callpals executed 
system.cpu21.kern.callpal::total;99948;172589;1226;10065;8195;449;number of callpals executed 
system.cpu21.kern.mode_switch::kernel;6087;10504;76;969;633;28;number of protection mode switches 
system.cpu21.kern.mode_switch::user;0;0;0;193;67;0;number of protection mode switches 
system.cpu21.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu21.kern.mode_switch_good::kernel;0;0;0;0.199174;0.105845;0;fraction of useful protection mode switches 
system.cpu21.kern.mode_switch_good::user;nan;nan;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu21.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu21.kern.mode_switch_good::total;0;0;0;0.332186;0.191429;0;fraction of useful protection mode switches 
system.cpu21.kern.mode_ticks::kernel;0;0;0;17052273720000;418681160000;0;number of ticks spent at the given mode 
system.cpu21.kern.mode_ticks::user;0;0;0;776030000;15307580000;0;number of ticks spent at the given mode 
system.cpu21.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu21.kern.swap_context;27;30;2;135;41;2;number of times the context was actually changed 
system.cpu21.icache.tags.replacements;23549;80429;619;13455;6173;372;number of replacements 
system.cpu21.icache.tags.tagsinuse;387.378180;443.535078;449;468.745570;495.603828;504;Cycle average of tags in use 
system.cpu21.icache.tags.total_refs;9112872;28296776;2732704;13648363;2624578;10331908;Total number of references to valid blocks. 
system.cpu21.icache.tags.sampled_refs;23549;80429;619;13455;6173;876;Sample count of references to valid blocks. 
system.cpu21.icache.tags.avg_refs;386.974903;351.823049;4414.707593;1014.371089;425.170582;11794.415525;Average number of references to valid blocks. 
system.cpu21.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu21.icache.tags.occ_blocks::cpu21.inst;387.378180;443.535078;449;468.745570;495.603828;504;Average occupied blocks per requestor 
system.cpu21.icache.tags.occ_percent::cpu21.inst;0.756598;0.866279;0.876953;0.915519;0.967976;0.984375;Average percentage of cache occupancy 
system.cpu21.icache.tags.occ_percent::total;0.756598;0.866279;0.876953;0.915519;0.967976;0.984375;Average percentage of cache occupancy 
system.cpu21.icache.tags.occ_task_id_blocks::1024;439;449;449;490;504;504;Occupied blocks per task id 
system.cpu21.icache.tags.age_task_id_blocks_1024::2;2;2;;8;9;9;Occupied blocks per task id 
system.cpu21.icache.tags.age_task_id_blocks_1024::3;15;13;12;6;5;142;Occupied blocks per task id 
system.cpu21.icache.tags.age_task_id_blocks_1024::4;422;434;435;476;490;353;Occupied blocks per task id 
system.cpu21.icache.tags.occ_task_id_percent::1024;0.857422;0.876953;0.876953;0.957031;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu21.icache.tags.tag_accesses;32601631;88253623;629843;7068464;5073315;242880;Number of tag accesses 
system.cpu21.icache.tags.data_accesses;32601631;88253623;629843;7068464;5073315;242880;Number of data accesses 
system.cpu21.icache.ReadReq_hits::cpu21.inst;16264823;44006153;313993;3513988;2527377;120882;number of ReadReq hits 
system.cpu21.icache.ReadReq_hits::total;16264823;44006153;313993;3513988;2527377;120882;number of ReadReq hits 
system.cpu21.icache.demand_hits::cpu21.inst;16264823;44006153;313993;3513988;2527377;120882;number of demand (read+write) hits 
system.cpu21.icache.demand_hits::total;16264823;44006153;313993;3513988;2527377;120882;number of demand (read+write) hits 
system.cpu21.icache.overall_hits::cpu21.inst;16264823;44006153;313993;3513988;2527377;120882;number of overall hits 
system.cpu21.icache.overall_hits::total;16264823;44006153;313993;3513988;2527377;120882;number of overall hits 
system.cpu21.icache.ReadReq_misses::cpu21.inst;23995;80439;619;13496;6187;372;number of ReadReq misses 
system.cpu21.icache.ReadReq_misses::total;23995;80439;619;13496;6187;372;number of ReadReq misses 
system.cpu21.icache.demand_misses::cpu21.inst;23995;80439;619;13496;6187;372;number of demand (read+write) misses 
system.cpu21.icache.demand_misses::total;23995;80439;619;13496;6187;372;number of demand (read+write) misses 
system.cpu21.icache.overall_misses::cpu21.inst;23995;80439;619;13496;6187;372;number of overall misses 
system.cpu21.icache.overall_misses::total;23995;80439;619;13496;6187;372;number of overall misses 
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst;2632533750;8446618497;66551750;1374585250;674737498;36965500;number of ReadReq miss cycles 
system.cpu21.icache.ReadReq_miss_latency::total;2632533750;8446618497;66551750;1374585250;674737498;36965500;number of ReadReq miss cycles 
system.cpu21.icache.demand_miss_latency::cpu21.inst;2632533750;8446618497;66551750;1374585250;674737498;36965500;number of demand (read+write) miss cycles 
system.cpu21.icache.demand_miss_latency::total;2632533750;8446618497;66551750;1374585250;674737498;36965500;number of demand (read+write) miss cycles 
system.cpu21.icache.overall_miss_latency::cpu21.inst;2632533750;8446618497;66551750;1374585250;674737498;36965500;number of overall miss cycles 
system.cpu21.icache.overall_miss_latency::total;2632533750;8446618497;66551750;1374585250;674737498;36965500;number of overall miss cycles 
system.cpu21.icache.ReadReq_accesses::cpu21.inst;16288818;44086592;314612;3527484;2533564;121254;number of ReadReq accesses(hits+misses) 
system.cpu21.icache.ReadReq_accesses::total;16288818;44086592;314612;3527484;2533564;121254;number of ReadReq accesses(hits+misses) 
system.cpu21.icache.demand_accesses::cpu21.inst;16288818;44086592;314612;3527484;2533564;121254;number of demand (read+write) accesses 
system.cpu21.icache.demand_accesses::total;16288818;44086592;314612;3527484;2533564;121254;number of demand (read+write) accesses 
system.cpu21.icache.overall_accesses::cpu21.inst;16288818;44086592;314612;3527484;2533564;121254;number of overall (read+write) accesses 
system.cpu21.icache.overall_accesses::total;16288818;44086592;314612;3527484;2533564;121254;number of overall (read+write) accesses 
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;miss rate for ReadReq accesses 
system.cpu21.icache.ReadReq_miss_rate::total;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;miss rate for ReadReq accesses 
system.cpu21.icache.demand_miss_rate::cpu21.inst;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;miss rate for demand accesses 
system.cpu21.icache.demand_miss_rate::total;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;miss rate for demand accesses 
system.cpu21.icache.overall_miss_rate::cpu21.inst;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;miss rate for overall accesses 
system.cpu21.icache.overall_miss_rate::total;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;miss rate for overall accesses 
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst;109711.762867;105006.508000;107514.943457;101851.307795;109057.297236;99369.623656;average ReadReq miss latency 
system.cpu21.icache.ReadReq_avg_miss_latency::total;109711.762867;105006.508000;107514.943457;101851.307795;109057.297236;99369.623656;average ReadReq miss latency 
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst;109711.762867;105006.508000;107514.943457;101851.307795;109057.297236;99369.623656;average overall miss latency 
system.cpu21.icache.demand_avg_miss_latency::total;109711.762867;105006.508000;107514.943457;101851.307795;109057.297236;99369.623656;average overall miss latency 
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst;109711.762867;105006.508000;107514.943457;101851.307795;109057.297236;99369.623656;average overall miss latency 
system.cpu21.icache.overall_avg_miss_latency::total;109711.762867;105006.508000;107514.943457;101851.307795;109057.297236;99369.623656;average overall miss latency 
system.cpu21.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu21.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst;23995;80439;619;13496;6187;372;number of ReadReq MSHR misses 
system.cpu21.icache.ReadReq_mshr_misses::total;23995;80439;619;13496;6187;372;number of ReadReq MSHR misses 
system.cpu21.icache.demand_mshr_misses::cpu21.inst;23995;80439;619;13496;6187;372;number of demand (read+write) MSHR misses 
system.cpu21.icache.demand_mshr_misses::total;23995;80439;619;13496;6187;372;number of demand (read+write) MSHR misses 
system.cpu21.icache.overall_mshr_misses::cpu21.inst;23995;80439;619;13496;6187;372;number of overall MSHR misses 
system.cpu21.icache.overall_mshr_misses::total;23995;80439;619;13496;6187;372;number of overall MSHR misses 
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst;1998820250;6376861503;50533250;1026786750;513536502;27574500;number of ReadReq MSHR miss cycles 
system.cpu21.icache.ReadReq_mshr_miss_latency::total;1998820250;6376861503;50533250;1026786750;513536502;27574500;number of ReadReq MSHR miss cycles 
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst;1998820250;6376861503;50533250;1026786750;513536502;27574500;number of demand (read+write) MSHR miss cycles 
system.cpu21.icache.demand_mshr_miss_latency::total;1998820250;6376861503;50533250;1026786750;513536502;27574500;number of demand (read+write) MSHR miss cycles 
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst;1998820250;6376861503;50533250;1026786750;513536502;27574500;number of overall MSHR miss cycles 
system.cpu21.icache.overall_mshr_miss_latency::total;1998820250;6376861503;50533250;1026786750;513536502;27574500;number of overall MSHR miss cycles 
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;mshr miss rate for ReadReq accesses 
system.cpu21.icache.ReadReq_mshr_miss_rate::total;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;mshr miss rate for ReadReq accesses 
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;mshr miss rate for demand accesses 
system.cpu21.icache.demand_mshr_miss_rate::total;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;mshr miss rate for demand accesses 
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;mshr miss rate for overall accesses 
system.cpu21.icache.overall_mshr_miss_rate::total;0.001473;0.001825;0.001968;0.003826;0.002442;0.003068;mshr miss rate for overall accesses 
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst;83301.531569;79275.743147;81636.914378;76080.820243;83002.505576;74125;average ReadReq mshr miss latency 
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total;83301.531569;79275.743147;81636.914378;76080.820243;83002.505576;74125;average ReadReq mshr miss latency 
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst;83301.531569;79275.743147;81636.914378;76080.820243;83002.505576;74125;average overall mshr miss latency 
system.cpu21.icache.demand_avg_mshr_miss_latency::total;83301.531569;79275.743147;81636.914378;76080.820243;83002.505576;74125;average overall mshr miss latency 
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst;83301.531569;79275.743147;81636.914378;76080.820243;83002.505576;74125;average overall mshr miss latency 
system.cpu21.icache.overall_avg_mshr_miss_latency::total;83301.531569;79275.743147;81636.914378;76080.820243;83002.505576;74125;average overall mshr miss latency 
system.cpu21.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu21.dcache.tags.replacements;120380;440305;3284;39942;27029;1209;number of replacements 
system.cpu21.dcache.tags.tagsinuse;429.494578;620.242898;575.296488;597.483196;700.108994;692.950911;Cycle average of tags in use 
system.cpu21.dcache.tags.total_refs;1838462;6272294;17893;5527911;4791746;158862;Total number of references to valid blocks. 
system.cpu21.dcache.tags.sampled_refs;120380;440305;3284;39942;27029;1907;Sample count of references to valid blocks. 
system.cpu21.dcache.tags.avg_refs;15.272155;14.245339;5.448538;138.398453;177.281660;83.304667;Average number of references to valid blocks. 
system.cpu21.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu21.dcache.tags.occ_blocks::cpu21.data;429.494578;620.242898;575.296488;597.483196;700.108994;692.950911;Average occupied blocks per requestor 
system.cpu21.dcache.tags.occ_percent::cpu21.data;0.419428;0.605706;0.561813;0.583480;0.683700;0.676710;Average percentage of cache occupancy 
system.cpu21.dcache.tags.occ_percent::total;0.419428;0.605706;0.561813;0.583480;0.683700;0.676710;Average percentage of cache occupancy 
system.cpu21.dcache.tags.occ_task_id_blocks::1024;578;574;571;626;681;698;Occupied blocks per task id 
system.cpu21.dcache.tags.age_task_id_blocks_1024::3;12;14;9;1;8;49;Occupied blocks per task id 
system.cpu21.dcache.tags.age_task_id_blocks_1024::4;566;560;562;593;667;643;Occupied blocks per task id 
system.cpu21.dcache.tags.occ_task_id_percent::1024;0.564453;0.560547;0.557617;0.611328;0.665039;0.681641;Percentage of cache occupancy per task id 
system.cpu21.dcache.tags.tag_accesses;10152142;25635134;183285;2047026;1631492;73579;Number of tag accesses 
system.cpu21.dcache.tags.data_accesses;10152142;25635134;183285;2047026;1631492;73579;Number of data accesses 
system.cpu21.dcache.ReadReq_hits::cpu21.data;3317570;8706213;61080;689917;554274;25310;number of ReadReq hits 
system.cpu21.dcache.ReadReq_hits::total;3317570;8706213;61080;689917;554274;25310;number of ReadReq hits 
system.cpu21.dcache.WriteReq_hits::cpu21.data;1381411;3221975;23187;251975;195951;8543;number of WriteReq hits 
system.cpu21.dcache.WriteReq_hits::total;1381411;3221975;23187;251975;195951;8543;number of WriteReq hits 
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data;38906;34290;432;2836;3662;198;number of LoadLockedReq hits 
system.cpu21.dcache.LoadLockedReq_hits::total;38906;34290;432;2836;3662;198;number of LoadLockedReq hits 
system.cpu21.dcache.StoreCondReq_hits::cpu21.data;14270;21193;176;1791;1315;77;number of StoreCondReq hits 
system.cpu21.dcache.StoreCondReq_hits::total;14270;21193;176;1791;1315;77;number of StoreCondReq hits 
system.cpu21.dcache.demand_hits::cpu21.data;4698981;11928188;84267;941892;750225;33853;number of demand (read+write) hits 
system.cpu21.dcache.demand_hits::total;4698981;11928188;84267;941892;750225;33853;number of demand (read+write) hits 
system.cpu21.dcache.overall_hits::cpu21.data;4698981;11928188;84267;941892;750225;33853;number of overall hits 
system.cpu21.dcache.overall_hits::total;4698981;11928188;84267;941892;750225;33853;number of overall hits 
system.cpu21.dcache.ReadReq_misses::cpu21.data;201999;523845;4288;46955;30976;1666;number of ReadReq misses 
system.cpu21.dcache.ReadReq_misses::total;201999;523845;4288;46955;30976;1666;number of ReadReq misses 
system.cpu21.dcache.WriteReq_misses::cpu21.data;10170;30316;176;3439;8700;72;number of WriteReq misses 
system.cpu21.dcache.WriteReq_misses::total;10170;30316;176;3439;8700;72;number of WriteReq misses 
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data;2258;1849;28;773;497;22;number of LoadLockedReq misses 
system.cpu21.dcache.LoadLockedReq_misses::total;2258;1849;28;773;497;22;number of LoadLockedReq misses 
system.cpu21.dcache.StoreCondReq_misses::cpu21.data;6426;11631;91;1386;1019;39;number of StoreCondReq misses 
system.cpu21.dcache.StoreCondReq_misses::total;6426;11631;91;1386;1019;39;number of StoreCondReq misses 
system.cpu21.dcache.demand_misses::cpu21.data;212169;554161;4464;50394;39676;1738;number of demand (read+write) misses 
system.cpu21.dcache.demand_misses::total;212169;554161;4464;50394;39676;1738;number of demand (read+write) misses 
system.cpu21.dcache.overall_misses::cpu21.data;212169;554161;4464;50394;39676;1738;number of overall misses 
system.cpu21.dcache.overall_misses::total;212169;554161;4464;50394;39676;1738;number of overall misses 
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data;16692511749;39427299698;356692989;3706424828;2926213942;147363821;number of ReadReq miss cycles 
system.cpu21.dcache.ReadReq_miss_latency::total;16692511749;39427299698;356692989;3706424828;2926213942;147363821;number of ReadReq miss cycles 
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data;623000230;1794678050;10765616;225958064;862596210;6673462;number of WriteReq miss cycles 
system.cpu21.dcache.WriteReq_miss_latency::total;623000230;1794678050;10765616;225958064;862596210;6673462;number of WriteReq miss cycles 
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data;191477917;213473355;3115246;52604487;36951769;1607496;number of LoadLockedReq miss cycles 
system.cpu21.dcache.LoadLockedReq_miss_latency::total;191477917;213473355;3115246;52604487;36951769;1607496;number of LoadLockedReq miss cycles 
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data;319720008;604350295;4340937;80402535;54461570;1963984;number of StoreCondReq miss cycles 
system.cpu21.dcache.StoreCondReq_miss_latency::total;319720008;604350295;4340937;80402535;54461570;1963984;number of StoreCondReq miss cycles 
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data;55790000;25242999;864000;1954000;6686000;360000;number of StoreCondFailReq miss cycles 
system.cpu21.dcache.StoreCondFailReq_miss_latency::total;55790000;25242999;864000;1954000;6686000;360000;number of StoreCondFailReq miss cycles 
system.cpu21.dcache.demand_miss_latency::cpu21.data;17315511979;41221977748;367458605;3932382892;3788810152;154037283;number of demand (read+write) miss cycles 
system.cpu21.dcache.demand_miss_latency::total;17315511979;41221977748;367458605;3932382892;3788810152;154037283;number of demand (read+write) miss cycles 
system.cpu21.dcache.overall_miss_latency::cpu21.data;17315511979;41221977748;367458605;3932382892;3788810152;154037283;number of overall miss cycles 
system.cpu21.dcache.overall_miss_latency::total;17315511979;41221977748;367458605;3932382892;3788810152;154037283;number of overall miss cycles 
system.cpu21.dcache.ReadReq_accesses::cpu21.data;3519569;9230058;65368;736872;585250;26976;number of ReadReq accesses(hits+misses) 
system.cpu21.dcache.ReadReq_accesses::total;3519569;9230058;65368;736872;585250;26976;number of ReadReq accesses(hits+misses) 
system.cpu21.dcache.WriteReq_accesses::cpu21.data;1391581;3252291;23363;255414;204651;8615;number of WriteReq accesses(hits+misses) 
system.cpu21.dcache.WriteReq_accesses::total;1391581;3252291;23363;255414;204651;8615;number of WriteReq accesses(hits+misses) 
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data;41164;36139;460;3609;4159;220;number of LoadLockedReq accesses(hits+misses) 
system.cpu21.dcache.LoadLockedReq_accesses::total;41164;36139;460;3609;4159;220;number of LoadLockedReq accesses(hits+misses) 
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data;20696;32824;267;3177;2334;116;number of StoreCondReq accesses(hits+misses) 
system.cpu21.dcache.StoreCondReq_accesses::total;20696;32824;267;3177;2334;116;number of StoreCondReq accesses(hits+misses) 
system.cpu21.dcache.demand_accesses::cpu21.data;4911150;12482349;88731;992286;789901;35591;number of demand (read+write) accesses 
system.cpu21.dcache.demand_accesses::total;4911150;12482349;88731;992286;789901;35591;number of demand (read+write) accesses 
system.cpu21.dcache.overall_accesses::cpu21.data;4911150;12482349;88731;992286;789901;35591;number of overall (read+write) accesses 
system.cpu21.dcache.overall_accesses::total;4911150;12482349;88731;992286;789901;35591;number of overall (read+write) accesses 
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data;0.057393;0.056754;0.065598;0.063722;0.052928;0.061759;miss rate for ReadReq accesses 
system.cpu21.dcache.ReadReq_miss_rate::total;0.057393;0.056754;0.065598;0.063722;0.052928;0.061759;miss rate for ReadReq accesses 
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data;0.007308;0.009321;0.007533;0.013464;0.042511;0.008358;miss rate for WriteReq accesses 
system.cpu21.dcache.WriteReq_miss_rate::total;0.007308;0.009321;0.007533;0.013464;0.042511;0.008358;miss rate for WriteReq accesses 
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data;0.054854;0.051164;0.060870;0.214187;0.119500;0.100000;miss rate for LoadLockedReq accesses 
system.cpu21.dcache.LoadLockedReq_miss_rate::total;0.054854;0.051164;0.060870;0.214187;0.119500;0.100000;miss rate for LoadLockedReq accesses 
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data;0.310495;0.354344;0.340824;0.436261;0.436590;0.336207;miss rate for StoreCondReq accesses 
system.cpu21.dcache.StoreCondReq_miss_rate::total;0.310495;0.354344;0.340824;0.436261;0.436590;0.336207;miss rate for StoreCondReq accesses 
system.cpu21.dcache.demand_miss_rate::cpu21.data;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;miss rate for demand accesses 
system.cpu21.dcache.demand_miss_rate::total;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;miss rate for demand accesses 
system.cpu21.dcache.overall_miss_rate::cpu21.data;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;miss rate for overall accesses 
system.cpu21.dcache.overall_miss_rate::total;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;miss rate for overall accesses 
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data;82636.605869;75265.201917;83183.999300;78935.679438;94467.133975;88453.674070;average ReadReq miss latency 
system.cpu21.dcache.ReadReq_avg_miss_latency::total;82636.605869;75265.201917;83183.999300;78935.679438;94467.133975;88453.674070;average ReadReq miss latency 
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data;61258.626352;59199.038462;61168.272727;65704.583891;99148.989655;92686.972222;average WriteReq miss latency 
system.cpu21.dcache.WriteReq_avg_miss_latency::total;61258.626352;59199.038462;61168.272727;65704.583891;99148.989655;92686.972222;average WriteReq miss latency 
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data;84799.786094;115453.409951;111258.785714;68052.376455;74349.635815;73068;average LoadLockedReq miss latency 
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total;84799.786094;115453.409951;111258.785714;68052.376455;74349.635815;73068;average LoadLockedReq miss latency 
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data;49754.125117;51960.303929;47702.604396;58010.487013;53446.094210;50358.564103;average StoreCondReq miss latency 
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total;49754.125117;51960.303929;47702.604396;58010.487013;53446.094210;50358.564103;average StoreCondReq miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data;81611.884766;74386.284397;82315.995744;78032.759694;95493.753201;88629.046605;average overall miss latency 
system.cpu21.dcache.demand_avg_miss_latency::total;81611.884766;74386.284397;82315.995744;78032.759694;95493.753201;88629.046605;average overall miss latency 
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data;81611.884766;74386.284397;82315.995744;78032.759694;95493.753201;88629.046605;average overall miss latency 
system.cpu21.dcache.overall_avg_miss_latency::total;81611.884766;74386.284397;82315.995744;78032.759694;95493.753201;88629.046605;average overall miss latency 
system.cpu21.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu21.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu21.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu21.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu21.dcache.writebacks::writebacks;2375;8643;63;2194;6160;41;number of writebacks 
system.cpu21.dcache.writebacks::total;2375;8643;63;2194;6160;41;number of writebacks 
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data;201999;523845;4288;46955;30976;1666;number of ReadReq MSHR misses 
system.cpu21.dcache.ReadReq_mshr_misses::total;201999;523845;4288;46955;30976;1666;number of ReadReq MSHR misses 
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data;10170;30316;176;3439;8700;72;number of WriteReq MSHR misses 
system.cpu21.dcache.WriteReq_mshr_misses::total;10170;30316;176;3439;8700;72;number of WriteReq MSHR misses 
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data;2258;1849;28;773;497;22;number of LoadLockedReq MSHR misses 
system.cpu21.dcache.LoadLockedReq_mshr_misses::total;2258;1849;28;773;497;22;number of LoadLockedReq MSHR misses 
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data;6426;11630;91;1386;1019;39;number of StoreCondReq MSHR misses 
system.cpu21.dcache.StoreCondReq_mshr_misses::total;6426;11630;91;1386;1019;39;number of StoreCondReq MSHR misses 
system.cpu21.dcache.demand_mshr_misses::cpu21.data;212169;554161;4464;50394;39676;1738;number of demand (read+write) MSHR misses 
system.cpu21.dcache.demand_mshr_misses::total;212169;554161;4464;50394;39676;1738;number of demand (read+write) MSHR misses 
system.cpu21.dcache.overall_mshr_misses::cpu21.data;212169;554161;4464;50394;39676;1738;number of overall MSHR misses 
system.cpu21.dcache.overall_mshr_misses::total;212169;554161;4464;50394;39676;1738;number of overall MSHR misses 
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data;11444489251;27152237302;249941011;2592145172;2122883058;104761179;number of ReadReq MSHR miss cycles 
system.cpu21.dcache.ReadReq_mshr_miss_latency::total;11444489251;27152237302;249941011;2592145172;2122883058;104761179;number of ReadReq MSHR miss cycles 
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data;307085770;873644950;5429384;132229936;632313790;4566538;number of WriteReq MSHR miss cycles 
system.cpu21.dcache.WriteReq_mshr_miss_latency::total;307085770;873644950;5429384;132229936;632313790;4566538;number of WriteReq MSHR miss cycles 
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data;133406083;165239645;2413754;35148513;25363231;1084504;number of LoadLockedReq MSHR miss cycles 
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total;133406083;165239645;2413754;35148513;25363231;1084504;number of LoadLockedReq MSHR miss cycles 
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data;152011992;242204705;1941063;45543465;29375430;1050016;number of StoreCondReq MSHR miss cycles 
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total;152011992;242204705;1941063;45543465;29375430;1050016;number of StoreCondReq MSHR miss cycles 
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data;40280000;17950001;600000;1360000;4860000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total;40280000;17950001;600000;1360000;4860000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data;11751575021;28025882252;255370395;2724375108;2755196848;109327717;number of demand (read+write) MSHR miss cycles 
system.cpu21.dcache.demand_mshr_miss_latency::total;11751575021;28025882252;255370395;2724375108;2755196848;109327717;number of demand (read+write) MSHR miss cycles 
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data;11751575021;28025882252;255370395;2724375108;2755196848;109327717;number of overall MSHR miss cycles 
system.cpu21.dcache.overall_mshr_miss_latency::total;11751575021;28025882252;255370395;2724375108;2755196848;109327717;number of overall MSHR miss cycles 
system.cpu21.dcache.ReadReq_mshr_uncacheable_latency::cpu21.data;20502000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu21.dcache.ReadReq_mshr_uncacheable_latency::total;20502000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu21.dcache.WriteReq_mshr_uncacheable_latency::cpu21.data;3857774000;5851208000;46089000;334077000;293903000;16018000;number of WriteReq MSHR uncacheable cycles 
system.cpu21.dcache.WriteReq_mshr_uncacheable_latency::total;3857774000;5851208000;46089000;334077000;293903000;16018000;number of WriteReq MSHR uncacheable cycles 
system.cpu21.dcache.overall_mshr_uncacheable_latency::cpu21.data;3878276000;5851208000;46089000;334077000;293903000;16018000;number of overall MSHR uncacheable cycles 
system.cpu21.dcache.overall_mshr_uncacheable_latency::total;3878276000;5851208000;46089000;334077000;293903000;16018000;number of overall MSHR uncacheable cycles 
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data;0.057393;0.056754;0.065598;0.063722;0.052928;0.061759;mshr miss rate for ReadReq accesses 
system.cpu21.dcache.ReadReq_mshr_miss_rate::total;0.057393;0.056754;0.065598;0.063722;0.052928;0.061759;mshr miss rate for ReadReq accesses 
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data;0.007308;0.009321;0.007533;0.013464;0.042511;0.008358;mshr miss rate for WriteReq accesses 
system.cpu21.dcache.WriteReq_mshr_miss_rate::total;0.007308;0.009321;0.007533;0.013464;0.042511;0.008358;mshr miss rate for WriteReq accesses 
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data;0.054854;0.051164;0.060870;0.214187;0.119500;0.100000;mshr miss rate for LoadLockedReq accesses 
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total;0.054854;0.051164;0.060870;0.214187;0.119500;0.100000;mshr miss rate for LoadLockedReq accesses 
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data;0.310495;0.354314;0.340824;0.436261;0.436590;0.336207;mshr miss rate for StoreCondReq accesses 
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total;0.310495;0.354314;0.340824;0.436261;0.436590;0.336207;mshr miss rate for StoreCondReq accesses 
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;mshr miss rate for demand accesses 
system.cpu21.dcache.demand_mshr_miss_rate::total;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;mshr miss rate for demand accesses 
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;mshr miss rate for overall accesses 
system.cpu21.dcache.overall_mshr_miss_rate::total;0.043201;0.044396;0.050309;0.050786;0.050229;0.048833;mshr miss rate for overall accesses 
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data;56656.167857;51832.578916;58288.482043;55204.880673;68533.156573;62881.860144;average ReadReq mshr miss latency 
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total;56656.167857;51832.578916;58288.482043;55204.880673;68533.156573;62881.860144;average ReadReq mshr miss latency 
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data;30195.257620;28817.949268;30848.772727;38450.112242;72679.745977;63424.138889;average WriteReq mshr miss latency 
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total;30195.257620;28817.949268;30848.772727;38450.112242;72679.745977;63424.138889;average WriteReq mshr miss latency 
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data;59081.524801;89367.033532;86205.500000;45470.262613;51032.657948;49295.636364;average LoadLockedReq mshr miss latency 
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59081.524801;89367.033532;86205.500000;45470.262613;51032.657948;49295.636364;average LoadLockedReq mshr miss latency 
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data;23655.772176;20825.855976;21330.362637;32859.642857;28827.703631;26923.487179;average StoreCondReq mshr miss latency 
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total;23655.772176;20825.855976;21330.362637;32859.642857;28827.703631;26923.487179;average StoreCondReq mshr miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data;55387.804161;50573.537748;57206.629704;54061.497559;69442.404678;62904.325086;average overall mshr miss latency 
system.cpu21.dcache.demand_avg_mshr_miss_latency::total;55387.804161;50573.537748;57206.629704;54061.497559;69442.404678;62904.325086;average overall mshr miss latency 
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data;55387.804161;50573.537748;57206.629704;54061.497559;69442.404678;62904.325086;average overall mshr miss latency 
system.cpu21.dcache.overall_avg_mshr_miss_latency::total;55387.804161;50573.537748;57206.629704;54061.497559;69442.404678;62904.325086;average overall mshr miss latency 
system.cpu21.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu21.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu21.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu21.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu21.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu21.dcache.overall_avg_mshr_uncacheable_latency::cpu21.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu21.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu21.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu22.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu22.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu22.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu22.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu22.dtb.read_hits;2977756;9366544;68709;717067;611881;12856;DTB read hits 
system.cpu22.dtb.read_misses;0;40;0;34;666;0;DTB read misses 
system.cpu22.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu22.dtb.read_accesses;0;3778;0;190425;159453;0;DTB read accesses 
system.cpu22.dtb.write_hits;1272586;3350413;24661;284980;220495;5652;DTB write hits 
system.cpu22.dtb.write_misses;0;14;0;5;6220;0;DTB write misses 
system.cpu22.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu22.dtb.write_accesses;0;1337;0;88267;49594;0;DTB write accesses 
system.cpu22.dtb.data_hits;4250342;12716957;93370;1002047;832376;18508;DTB hits 
system.cpu22.dtb.data_misses;0;54;0;39;6886;0;DTB misses 
system.cpu22.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu22.dtb.data_accesses;0;5115;0;278692;209047;0;DTB accesses 
system.cpu22.itb.fetch_hits;1260294;2222166;15574;1094597;650192;5619;ITB hits 
system.cpu22.itb.fetch_misses;0;11;0;10;7;0;ITB misses 
system.cpu22.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu22.itb.fetch_accesses;1260294;2222177;15574;1094607;650199;5619;ITB accesses 
system.cpu22.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu22.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu22.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu22.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu22.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu22.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu22.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu22.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu22.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu22.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu22.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu22.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu22.numCycles;644632503;1014355491;7031242;49902346;44531243;2441734;number of cpu cycles simulated 
system.cpu22.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu22.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu22.committedInsts;13243015;44579524;329037;3389744;2619123;56078;Number of instructions committed 
system.cpu22.committedOps;13243015;44579524;329037;3389744;2619123;56078;Number of ops (including micro ops) committed 
system.cpu22.num_int_alu_accesses;12760398;43509551;321063;3143432;2550171;53985;Number of integer alu accesses 
system.cpu22.num_fp_alu_accesses;1746;16199;134;453577;2572;134;Number of float alu accesses 
system.cpu22.num_func_calls;514457;1649157;12238;90640;71401;2174;number of times a function call or return occured 
system.cpu22.num_conditional_control_insts;1291623;4510297;32664;358937;292957;5685;number of instructions that are conditional controls 
system.cpu22.num_int_insts;12760398;43509551;321063;3143432;2550171;53985;number of integer instructions 
system.cpu22.num_fp_insts;1746;16199;134;453577;2572;134;number of float instructions 
system.cpu22.num_int_register_reads;17325571;60563849;446801;4810819;3486197;73072;number of times the integer registers were read 
system.cpu22.num_int_register_writes;10079249;35026557;259230;2285005;2004917;42161;number of times the integer registers were written 
system.cpu22.num_fp_register_reads;890;10401;66;447986;1281;66;number of times the floating registers were read 
system.cpu22.num_fp_register_writes;896;9426;68;362058;1312;68;number of times the floating registers were written 
system.cpu22.num_mem_refs;4256611;12729127;93460;1003567;840771;18550;number of memory refs 
system.cpu22.num_load_insts;2977890;9367545;68719;717595;613390;12866;Number of load instructions 
system.cpu22.num_store_insts;1278721;3361582;24741;285972;227381;5684;Number of store instructions 
system.cpu22.num_idle_cycles;608075596.761736;894803828.844384;6137170.854264;40753603.678173;37182170.230941;2286187.383462;Number of idle cycles 
system.cpu22.num_busy_cycles;36556906.238264;119551662.155616;894071.145736;9148742.321827;7349072.769059;155546.616538;Number of busy cycles 
system.cpu22.not_idle_fraction;0.056710;0.117860;0.127157;0.183333;0.165032;0.063703;Percentage of non-idle cycles 
system.cpu22.idle_fraction;0.943290;0.882140;0.872843;0.816667;0.834968;0.936297;Percentage of idle cycles 
system.cpu22.Branches;2077204;6856901;50251;487324;396243;8995;Number of branches fetched 
system.cpu22.op_class::No_OpClass;54900;105618;716;11410;23110;245;Class of executed instruction 
system.cpu22.op_class::IntAlu;8410853;30739769;227662;2132488;1644066;34948;Class of executed instruction 
system.cpu22.op_class::IntMult;49747;183015;1355;9801;7588;196;Class of executed instruction 
system.cpu22.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::FloatAdd;88;1657;4;93616;89;4;Class of executed instruction 
system.cpu22.op_class::FloatCmp;0;185;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::FloatCvt;0;83;0;1460;5;0;Class of executed instruction 
system.cpu22.op_class::FloatMult;0;366;0;85248;0;0;Class of executed instruction 
system.cpu22.op_class::FloatDiv;8;78;0;1241;0;0;Class of executed instruction 
system.cpu22.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::MemRead;3019676;9437289;69247;723422;617973;13077;Class of executed instruction 
system.cpu22.op_class::MemWrite;1278736;3361732;24743;286224;227421;5686;Class of executed instruction 
system.cpu22.op_class::IprAccess;429007;749786;5310;44873;105757;1922;Class of executed instruction 
system.cpu22.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu22.op_class::total;13243015;44579578;329037;3389783;2626009;56078;Class of executed instruction 
system.cpu22.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu22.kern.inst.quiesce;9194;10489;73;552;505;26;number of quiesce instructions executed 
system.cpu22.kern.inst.hwrei;105518;184311;1302;10458;15646;469;number of hwrei instructions executed 
system.cpu22.kern.ipl_count::0;24020;42474;298;2566;2070;111;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::22;5968;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::30;87;165;2;110;87;1;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::31;63463;109727;784;5878;5121;280;number of times we switched to this ipl 
system.cpu22.kern.ipl_count::total;93538;162753;1156;9065;7734;417;number of times we switched to this ipl 
system.cpu22.kern.ipl_good::0;24020;42474;298;2566;2070;111;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::22;5968;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::30;87;165;2;110;87;1;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::31;23933;42309;296;2456;1985;110;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_good::total;54008;95335;668;5643;4598;247;number of times we switched to this ipl from a different ipl 
system.cpu22.kern.ipl_ticks::0;5630482380000;9733676590000;67497340000;455762190000;418691610000;23132470000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::22;20717420000;35460390000;251270000;1786450000;1587590000;86830000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::30;867440000;1397030000;20230000;975760000;820140000;9880000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::31;794257510000;373020900000;2543580000;40499060000;24213090000;1188160000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_ticks::total;6446324750000;10143554910000;70312420000;499023460000;445312430000;24417340000;number of cycles we spent at this ipl 
system.cpu22.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::31;0.377117;0.385584;0.377551;0.417829;0.387620;0.392857;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.ipl_used::total;0.577391;0.585765;0.577855;0.622504;0.594518;0.592326;fraction of swpipl calls that actually changed the ipl 
system.cpu22.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::swpctx;26;188;2;96;39;2;number of callpals executed 
system.cpu22.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu22.kern.callpal::swpipl;81427;141529;1008;7685;6595;365;number of callpals executed 
system.cpu22.kern.callpal::rdps;11938;21135;144;1030;918;50;number of callpals executed 
system.cpu22.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu22.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu22.kern.callpal::rti;6055;10672;74;759;596;26;number of callpals executed 
system.cpu22.kern.callpal::rdunique;1;11;;2;16;;number of callpals executed 
system.cpu22.kern.callpal::total;99461;173694;1228;9788;8210;443;number of callpals executed 
system.cpu22.kern.mode_switch::kernel;6083;10860;76;855;635;28;number of protection mode switches 
system.cpu22.kern.mode_switch::user;0;120;0;164;73;0;number of protection mode switches 
system.cpu22.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu22.kern.mode_switch_good::kernel;0;0.011050;0;0.191813;0.114961;0;fraction of useful protection mode switches 
system.cpu22.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu22.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu22.kern.mode_switch_good::total;0;0.021858;0;0.321884;0.206215;0;fraction of useful protection mode switches 
system.cpu22.kern.mode_ticks::kernel;0;16490108490000;0;538669970000;415342170000;0;number of ticks spent at the given mode 
system.cpu22.kern.mode_ticks::user;0;597520000;0;24993120000;15856420000;0;number of ticks spent at the given mode 
system.cpu22.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu22.kern.swap_context;27;188;2;96;39;2;number of times the context was actually changed 
system.cpu22.icache.tags.replacements;19859;90378;689;9537;6219;253;number of replacements 
system.cpu22.icache.tags.tagsinuse;387.413532;450.550815;499;499;501.340170;504;Cycle average of tags in use 
system.cpu22.icache.tags.total_refs;6262283;45354811;355184;4436280;2408418;5279063;Total number of references to valid blocks. 
system.cpu22.icache.tags.sampled_refs;19859;90378;689;9537;6219;757;Sample count of references to valid blocks. 
system.cpu22.icache.tags.avg_refs;315.337278;501.834639;515.506531;465.165146;387.267728;6973.663144;Average number of references to valid blocks. 
system.cpu22.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu22.icache.tags.occ_blocks::cpu22.inst;387.413532;450.550815;499;499;501.340170;504;Average occupied blocks per requestor 
system.cpu22.icache.tags.occ_percent::cpu22.inst;0.756667;0.879982;0.974609;0.974609;0.979180;0.984375;Average percentage of cache occupancy 
system.cpu22.icache.tags.occ_percent::total;0.756667;0.879982;0.974609;0.974609;0.979180;0.984375;Average percentage of cache occupancy 
system.cpu22.icache.tags.occ_task_id_blocks::1024;439;499;499;499;504;504;Occupied blocks per task id 
system.cpu22.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;37;Occupied blocks per task id 
system.cpu22.icache.tags.age_task_id_blocks_1024::3;14;12;12;12;;113;Occupied blocks per task id 
system.cpu22.icache.tags.age_task_id_blocks_1024::4;423;485;485;485;502;354;Occupied blocks per task id 
system.cpu22.icache.tags.occ_task_id_percent::1024;0.857422;0.974609;0.974609;0.974609;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu22.icache.tags.tag_accesses;26506335;89249594;658763;6789103;5258242;112409;Number of tag accesses 
system.cpu22.icache.tags.data_accesses;26506335;89249594;658763;6789103;5258242;112409;Number of data accesses 
system.cpu22.icache.ReadReq_hits::cpu22.inst;13222710;44489140;328348;3380246;2619785;55825;number of ReadReq hits 
system.cpu22.icache.ReadReq_hits::total;13222710;44489140;328348;3380246;2619785;55825;number of ReadReq hits 
system.cpu22.icache.demand_hits::cpu22.inst;13222710;44489140;328348;3380246;2619785;55825;number of demand (read+write) hits 
system.cpu22.icache.demand_hits::total;13222710;44489140;328348;3380246;2619785;55825;number of demand (read+write) hits 
system.cpu22.icache.overall_hits::cpu22.inst;13222710;44489140;328348;3380246;2619785;55825;number of overall hits 
system.cpu22.icache.overall_hits::total;13222710;44489140;328348;3380246;2619785;55825;number of overall hits 
system.cpu22.icache.ReadReq_misses::cpu22.inst;20305;90438;689;9537;6224;253;number of ReadReq misses 
system.cpu22.icache.ReadReq_misses::total;20305;90438;689;9537;6224;253;number of ReadReq misses 
system.cpu22.icache.demand_misses::cpu22.inst;20305;90438;689;9537;6224;253;number of demand (read+write) misses 
system.cpu22.icache.demand_misses::total;20305;90438;689;9537;6224;253;number of demand (read+write) misses 
system.cpu22.icache.overall_misses::cpu22.inst;20305;90438;689;9537;6224;253;number of overall misses 
system.cpu22.icache.overall_misses::total;20305;90438;689;9537;6224;253;number of overall misses 
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst;2176076500;9404853999;71440750;983840499;691568747;26225750;number of ReadReq miss cycles 
system.cpu22.icache.ReadReq_miss_latency::total;2176076500;9404853999;71440750;983840499;691568747;26225750;number of ReadReq miss cycles 
system.cpu22.icache.demand_miss_latency::cpu22.inst;2176076500;9404853999;71440750;983840499;691568747;26225750;number of demand (read+write) miss cycles 
system.cpu22.icache.demand_miss_latency::total;2176076500;9404853999;71440750;983840499;691568747;26225750;number of demand (read+write) miss cycles 
system.cpu22.icache.overall_miss_latency::cpu22.inst;2176076500;9404853999;71440750;983840499;691568747;26225750;number of overall miss cycles 
system.cpu22.icache.overall_miss_latency::total;2176076500;9404853999;71440750;983840499;691568747;26225750;number of overall miss cycles 
system.cpu22.icache.ReadReq_accesses::cpu22.inst;13243015;44579578;329037;3389783;2626009;56078;number of ReadReq accesses(hits+misses) 
system.cpu22.icache.ReadReq_accesses::total;13243015;44579578;329037;3389783;2626009;56078;number of ReadReq accesses(hits+misses) 
system.cpu22.icache.demand_accesses::cpu22.inst;13243015;44579578;329037;3389783;2626009;56078;number of demand (read+write) accesses 
system.cpu22.icache.demand_accesses::total;13243015;44579578;329037;3389783;2626009;56078;number of demand (read+write) accesses 
system.cpu22.icache.overall_accesses::cpu22.inst;13243015;44579578;329037;3389783;2626009;56078;number of overall (read+write) accesses 
system.cpu22.icache.overall_accesses::total;13243015;44579578;329037;3389783;2626009;56078;number of overall (read+write) accesses 
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;miss rate for ReadReq accesses 
system.cpu22.icache.ReadReq_miss_rate::total;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;miss rate for ReadReq accesses 
system.cpu22.icache.demand_miss_rate::cpu22.inst;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;miss rate for demand accesses 
system.cpu22.icache.demand_miss_rate::total;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;miss rate for demand accesses 
system.cpu22.icache.overall_miss_rate::cpu22.inst;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;miss rate for overall accesses 
system.cpu22.icache.overall_miss_rate::total;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;miss rate for overall accesses 
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst;107169.490273;103992.281994;103687.590711;103160.375275;111113.230559;103659.090909;average ReadReq miss latency 
system.cpu22.icache.ReadReq_avg_miss_latency::total;107169.490273;103992.281994;103687.590711;103160.375275;111113.230559;103659.090909;average ReadReq miss latency 
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst;107169.490273;103992.281994;103687.590711;103160.375275;111113.230559;103659.090909;average overall miss latency 
system.cpu22.icache.demand_avg_miss_latency::total;107169.490273;103992.281994;103687.590711;103160.375275;111113.230559;103659.090909;average overall miss latency 
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst;107169.490273;103992.281994;103687.590711;103160.375275;111113.230559;103659.090909;average overall miss latency 
system.cpu22.icache.overall_avg_miss_latency::total;107169.490273;103992.281994;103687.590711;103160.375275;111113.230559;103659.090909;average overall miss latency 
system.cpu22.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu22.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst;20305;90438;689;9537;6224;253;number of ReadReq MSHR misses 
system.cpu22.icache.ReadReq_mshr_misses::total;20305;90438;689;9537;6224;253;number of ReadReq MSHR misses 
system.cpu22.icache.demand_mshr_misses::cpu22.inst;20305;90438;689;9537;6224;253;number of demand (read+write) MSHR misses 
system.cpu22.icache.demand_mshr_misses::total;20305;90438;689;9537;6224;253;number of demand (read+write) MSHR misses 
system.cpu22.icache.overall_mshr_misses::cpu22.inst;20305;90438;689;9537;6224;253;number of overall MSHR misses 
system.cpu22.icache.overall_mshr_misses::total;20305;90438;689;9537;6224;253;number of overall MSHR misses 
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst;1654957500;7079302001;53804250;737568501;529959253;19678250;number of ReadReq MSHR miss cycles 
system.cpu22.icache.ReadReq_mshr_miss_latency::total;1654957500;7079302001;53804250;737568501;529959253;19678250;number of ReadReq MSHR miss cycles 
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst;1654957500;7079302001;53804250;737568501;529959253;19678250;number of demand (read+write) MSHR miss cycles 
system.cpu22.icache.demand_mshr_miss_latency::total;1654957500;7079302001;53804250;737568501;529959253;19678250;number of demand (read+write) MSHR miss cycles 
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst;1654957500;7079302001;53804250;737568501;529959253;19678250;number of overall MSHR miss cycles 
system.cpu22.icache.overall_mshr_miss_latency::total;1654957500;7079302001;53804250;737568501;529959253;19678250;number of overall MSHR miss cycles 
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;mshr miss rate for ReadReq accesses 
system.cpu22.icache.ReadReq_mshr_miss_rate::total;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;mshr miss rate for ReadReq accesses 
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;mshr miss rate for demand accesses 
system.cpu22.icache.demand_mshr_miss_rate::total;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;mshr miss rate for demand accesses 
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;mshr miss rate for overall accesses 
system.cpu22.icache.overall_mshr_miss_rate::total;0.001533;0.002029;0.002094;0.002813;0.002370;0.004512;mshr miss rate for overall accesses 
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst;81504.924895;78277.958391;78090.348331;77337.580057;85147.694891;77779.644269;average ReadReq mshr miss latency 
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total;81504.924895;78277.958391;78090.348331;77337.580057;85147.694891;77779.644269;average ReadReq mshr miss latency 
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst;81504.924895;78277.958391;78090.348331;77337.580057;85147.694891;77779.644269;average overall mshr miss latency 
system.cpu22.icache.demand_avg_mshr_miss_latency::total;81504.924895;78277.958391;78090.348331;77337.580057;85147.694891;77779.644269;average overall mshr miss latency 
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst;81504.924895;78277.958391;78090.348331;77337.580057;85147.694891;77779.644269;average overall mshr miss latency 
system.cpu22.icache.overall_avg_mshr_miss_latency::total;81504.924895;78277.958391;78090.348331;77337.580057;85147.694891;77779.644269;average overall mshr miss latency 
system.cpu22.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu22.dcache.tags.replacements;71223;444959;3529;24413;27700;278;number of replacements 
system.cpu22.dcache.tags.tagsinuse;436.868747;637.787564;639.503699;774.548604;667.825804;811.991660;Cycle average of tags in use 
system.cpu22.dcache.tags.total_refs;687499;4442763;20773;10613350;2115227;214117;Total number of references to valid blocks. 
system.cpu22.dcache.tags.sampled_refs;71223;444959;3529;24413;27700;1090;Sample count of references to valid blocks. 
system.cpu22.dcache.tags.avg_refs;9.652767;9.984657;5.886370;434.741736;76.361986;196.437615;Average number of references to valid blocks. 
system.cpu22.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu22.dcache.tags.occ_blocks::cpu22.data;436.868747;637.787564;639.503699;774.548604;667.825804;811.991660;Average occupied blocks per requestor 
system.cpu22.dcache.tags.occ_percent::cpu22.data;0.426630;0.622839;0.624515;0.756395;0.652174;0.792961;Average percentage of cache occupancy 
system.cpu22.dcache.tags.occ_percent::total;0.426630;0.622839;0.624515;0.756395;0.652174;0.792961;Average percentage of cache occupancy 
system.cpu22.dcache.tags.occ_task_id_blocks::1024;602;634;627;825;812;812;Occupied blocks per task id 
system.cpu22.dcache.tags.age_task_id_blocks_1024::3;11;10;9;15;4;54;Occupied blocks per task id 
system.cpu22.dcache.tags.age_task_id_blocks_1024::4;591;624;618;810;808;751;Occupied blocks per task id 
system.cpu22.dcache.tags.occ_task_id_percent::1024;0.587891;0.619141;0.612305;0.805664;0.792969;0.792969;Percentage of cache occupancy per task id 
system.cpu22.dcache.tags.tag_accesses;8603931;25949252;190894;2035279;1701923;37506;Number of tag accesses 
system.cpu22.dcache.tags.data_accesses;8603931;25949252;190894;2035279;1701923;37506;Number of data accesses 
system.cpu22.dcache.ReadReq_hits::cpu22.data;2778433;8800320;63670;683897;577297;11943;number of ReadReq hits 
system.cpu22.dcache.ReadReq_hits::total;2778433;8800320;63670;683897;577297;11943;number of ReadReq hits 
system.cpu22.dcache.WriteReq_hits::cpu22.data;1215019;3271276;23964;278095;206255;5338;number of WriteReq hits 
system.cpu22.dcache.WriteReq_hits::total;1215019;3271276;23964;278095;206255;5338;number of WriteReq hits 
system.cpu22.dcache.LoadLockedReq_hits::cpu22.data;42937;35044;431;2691;3695;220;number of LoadLockedReq hits 
system.cpu22.dcache.LoadLockedReq_hits::total;42937;35044;431;2691;3695;220;number of LoadLockedReq hits 
system.cpu22.dcache.StoreCondReq_hits::cpu22.data;14520;21944;179;1688;1356;80;number of StoreCondReq hits 
system.cpu22.dcache.StoreCondReq_hits::total;14520;21944;179;1688;1356;80;number of StoreCondReq hits 
system.cpu22.dcache.demand_hits::cpu22.data;3993452;12071596;87634;961992;783552;17281;number of demand (read+write) hits 
system.cpu22.dcache.demand_hits::total;3993452;12071596;87634;961992;783552;17281;number of demand (read+write) hits 
system.cpu22.dcache.overall_hits::cpu22.data;3993452;12071596;87634;961992;783552;17281;number of overall hits 
system.cpu22.dcache.overall_hits::total;3993452;12071596;87634;961992;783552;17281;number of overall hits 
system.cpu22.dcache.ReadReq_misses::cpu22.data;154405;529667;4585;30290;31184;690;number of ReadReq misses 
system.cpu22.dcache.ReadReq_misses::total;154405;529667;4585;30290;31184;690;number of ReadReq misses 
system.cpu22.dcache.WriteReq_misses::cpu22.data;9263;31940;172;3127;9622;65;number of WriteReq misses 
system.cpu22.dcache.WriteReq_misses::total;9263;31940;172;3127;9622;65;number of WriteReq misses 
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data;2024;2474;33;683;548;13;number of LoadLockedReq misses 
system.cpu22.dcache.LoadLockedReq_misses::total;2024;2474;33;683;548;13;number of LoadLockedReq misses 
system.cpu22.dcache.StoreCondReq_misses::cpu22.data;6327;12362;80;1289;1040;39;number of StoreCondReq misses 
system.cpu22.dcache.StoreCondReq_misses::total;6327;12362;80;1289;1040;39;number of StoreCondReq misses 
system.cpu22.dcache.demand_misses::cpu22.data;163668;561607;4757;33417;40806;755;number of demand (read+write) misses 
system.cpu22.dcache.demand_misses::total;163668;561607;4757;33417;40806;755;number of demand (read+write) misses 
system.cpu22.dcache.overall_misses::cpu22.data;163668;561607;4757;33417;40806;755;number of overall misses 
system.cpu22.dcache.overall_misses::total;163668;561607;4757;33417;40806;755;number of overall misses 
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data;11316221780;39683784052;398739917;2554958945;2942806328;57281235;number of ReadReq miss cycles 
system.cpu22.dcache.ReadReq_miss_latency::total;11316221780;39683784052;398739917;2554958945;2942806328;57281235;number of ReadReq miss cycles 
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data;545965511;1885489995;10990123;203217424;945464496;5181956;number of WriteReq miss cycles 
system.cpu22.dcache.WriteReq_miss_latency::total;545965511;1885489995;10990123;203217424;945464496;5181956;number of WriteReq miss cycles 
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data;152965788;241992615;3086239;46422217;40509013;856000;number of LoadLockedReq miss cycles 
system.cpu22.dcache.LoadLockedReq_miss_latency::total;152965788;241992615;3086239;46422217;40509013;856000;number of LoadLockedReq miss cycles 
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data;305704254;653833371;4242941;75345552;55708581;1768983;number of StoreCondReq miss cycles 
system.cpu22.dcache.StoreCondReq_miss_latency::total;305704254;653833371;4242941;75345552;55708581;1768983;number of StoreCondReq miss cycles 
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data;70583998;22558000;236000;1028000;7006000;576000;number of StoreCondFailReq miss cycles 
system.cpu22.dcache.StoreCondFailReq_miss_latency::total;70583998;22558000;236000;1028000;7006000;576000;number of StoreCondFailReq miss cycles 
system.cpu22.dcache.demand_miss_latency::cpu22.data;11862187291;41569274047;409730040;2758176369;3888270824;62463191;number of demand (read+write) miss cycles 
system.cpu22.dcache.demand_miss_latency::total;11862187291;41569274047;409730040;2758176369;3888270824;62463191;number of demand (read+write) miss cycles 
system.cpu22.dcache.overall_miss_latency::cpu22.data;11862187291;41569274047;409730040;2758176369;3888270824;62463191;number of overall miss cycles 
system.cpu22.dcache.overall_miss_latency::total;11862187291;41569274047;409730040;2758176369;3888270824;62463191;number of overall miss cycles 
system.cpu22.dcache.ReadReq_accesses::cpu22.data;2932838;9329987;68255;714187;608481;12633;number of ReadReq accesses(hits+misses) 
system.cpu22.dcache.ReadReq_accesses::total;2932838;9329987;68255;714187;608481;12633;number of ReadReq accesses(hits+misses) 
system.cpu22.dcache.WriteReq_accesses::cpu22.data;1224282;3303216;24136;281222;215877;5403;number of WriteReq accesses(hits+misses) 
system.cpu22.dcache.WriteReq_accesses::total;1224282;3303216;24136;281222;215877;5403;number of WriteReq accesses(hits+misses) 
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data;44961;37518;464;3374;4243;233;number of LoadLockedReq accesses(hits+misses) 
system.cpu22.dcache.LoadLockedReq_accesses::total;44961;37518;464;3374;4243;233;number of LoadLockedReq accesses(hits+misses) 
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data;20847;34306;259;2977;2396;119;number of StoreCondReq accesses(hits+misses) 
system.cpu22.dcache.StoreCondReq_accesses::total;20847;34306;259;2977;2396;119;number of StoreCondReq accesses(hits+misses) 
system.cpu22.dcache.demand_accesses::cpu22.data;4157120;12633203;92391;995409;824358;18036;number of demand (read+write) accesses 
system.cpu22.dcache.demand_accesses::total;4157120;12633203;92391;995409;824358;18036;number of demand (read+write) accesses 
system.cpu22.dcache.overall_accesses::cpu22.data;4157120;12633203;92391;995409;824358;18036;number of overall (read+write) accesses 
system.cpu22.dcache.overall_accesses::total;4157120;12633203;92391;995409;824358;18036;number of overall (read+write) accesses 
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data;0.052647;0.056770;0.067175;0.042412;0.051249;0.054619;miss rate for ReadReq accesses 
system.cpu22.dcache.ReadReq_miss_rate::total;0.052647;0.056770;0.067175;0.042412;0.051249;0.054619;miss rate for ReadReq accesses 
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data;0.007566;0.009669;0.007126;0.011119;0.044572;0.012030;miss rate for WriteReq accesses 
system.cpu22.dcache.WriteReq_miss_rate::total;0.007566;0.009669;0.007126;0.011119;0.044572;0.012030;miss rate for WriteReq accesses 
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data;0.045017;0.065942;0.071121;0.202430;0.129154;0.055794;miss rate for LoadLockedReq accesses 
system.cpu22.dcache.LoadLockedReq_miss_rate::total;0.045017;0.065942;0.071121;0.202430;0.129154;0.055794;miss rate for LoadLockedReq accesses 
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data;0.303497;0.360345;0.308880;0.432986;0.434057;0.327731;miss rate for StoreCondReq accesses 
system.cpu22.dcache.StoreCondReq_miss_rate::total;0.303497;0.360345;0.308880;0.432986;0.434057;0.327731;miss rate for StoreCondReq accesses 
system.cpu22.dcache.demand_miss_rate::cpu22.data;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;miss rate for demand accesses 
system.cpu22.dcache.demand_miss_rate::total;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;miss rate for demand accesses 
system.cpu22.dcache.overall_miss_rate::cpu22.data;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;miss rate for overall accesses 
system.cpu22.dcache.overall_miss_rate::total;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;miss rate for overall accesses 
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data;73289.218484;74922.137970;86966.176009;84349.915649;94369.110056;83016.282609;average ReadReq miss latency 
system.cpu22.dcache.ReadReq_avg_miss_latency::total;73289.218484;74922.137970;86966.176009;84349.915649;94369.110056;83016.282609;average ReadReq miss latency 
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data;58940.463241;59032.247808;63896.063953;64987.983371;98260.704219;79722.400000;average WriteReq miss latency 
system.cpu22.dcache.WriteReq_avg_miss_latency::total;58940.463241;59032.247808;63896.063953;64987.983371;98260.704219;79722.400000;average WriteReq miss latency 
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data;75575.982213;97814.314875;93522.393939;67968.106881;73921.556569;65846.153846;average LoadLockedReq miss latency 
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total;75575.982213;97814.314875;93522.393939;67968.106881;73921.556569;65846.153846;average LoadLockedReq miss latency 
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data;48317.410147;52890.581702;53036.762500;58452.716835;53565.943269;45358.538462;average StoreCondReq miss latency 
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total;48317.410147;52890.581702;53036.762500;58452.716835;53565.943269;45358.538462;average StoreCondReq miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data;72477.132311;74018.440025;86132.024385;82538.120388;95286.742734;82732.703311;average overall miss latency 
system.cpu22.dcache.demand_avg_miss_latency::total;72477.132311;74018.440025;86132.024385;82538.120388;95286.742734;82732.703311;average overall miss latency 
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data;72477.132311;74018.440025;86132.024385;82538.120388;95286.742734;82732.703311;average overall miss latency 
system.cpu22.dcache.overall_avg_miss_latency::total;72477.132311;74018.440025;86132.024385;82538.120388;95286.742734;82732.703311;average overall miss latency 
system.cpu22.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu22.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu22.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu22.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu22.dcache.writebacks::writebacks;1504;9020;81;1601;6582;28;number of writebacks 
system.cpu22.dcache.writebacks::total;1504;9020;81;1601;6582;28;number of writebacks 
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data;154405;529667;4585;30290;31184;690;number of ReadReq MSHR misses 
system.cpu22.dcache.ReadReq_mshr_misses::total;154405;529667;4585;30290;31184;690;number of ReadReq MSHR misses 
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data;9263;31940;172;3127;9622;65;number of WriteReq MSHR misses 
system.cpu22.dcache.WriteReq_mshr_misses::total;9263;31940;172;3127;9622;65;number of WriteReq MSHR misses 
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data;2024;2474;33;683;548;13;number of LoadLockedReq MSHR misses 
system.cpu22.dcache.LoadLockedReq_mshr_misses::total;2024;2474;33;683;548;13;number of LoadLockedReq MSHR misses 
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data;6327;12358;80;1288;1038;39;number of StoreCondReq MSHR misses 
system.cpu22.dcache.StoreCondReq_mshr_misses::total;6327;12358;80;1288;1038;39;number of StoreCondReq MSHR misses 
system.cpu22.dcache.demand_mshr_misses::cpu22.data;163668;561607;4757;33417;40806;755;number of demand (read+write) MSHR misses 
system.cpu22.dcache.demand_mshr_misses::total;163668;561607;4757;33417;40806;755;number of demand (read+write) MSHR misses 
system.cpu22.dcache.overall_mshr_misses::cpu22.data;163668;561607;4757;33417;40806;755;number of overall MSHR misses 
system.cpu22.dcache.overall_mshr_misses::total;163668;561607;4757;33417;40806;755;number of overall MSHR misses 
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data;7252824220;27286059948;283362083;1819613055;2136794672;38107765;number of ReadReq MSHR miss cycles 
system.cpu22.dcache.ReadReq_mshr_miss_latency::total;7252824220;27286059948;283362083;1819613055;2136794672;38107765;number of ReadReq MSHR miss cycles 
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data;258108489;925726005;5839877;118616576;692712504;3235044;number of WriteReq MSHR miss cycles 
system.cpu22.dcache.WriteReq_mshr_miss_latency::total;258108489;925726005;5839877;118616576;692712504;3235044;number of WriteReq MSHR miss cycles 
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data;101987212;178686385;2232761;30997783;27617987;570000;number of LoadLockedReq MSHR miss cycles 
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total;101987212;178686385;2232761;30997783;27617987;570000;number of LoadLockedReq MSHR miss cycles 
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data;146074746;275377629;1922059;42543448;30344419;914017;number of StoreCondReq MSHR miss cycles 
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total;146074746;275377629;1922059;42543448;30344419;914017;number of StoreCondReq MSHR miss cycles 
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data;51510002;16420000;170000;720000;5180000;400000;number of StoreCondFailReq MSHR miss cycles 
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total;51510002;16420000;170000;720000;5180000;400000;number of StoreCondFailReq MSHR miss cycles 
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data;7510932709;28211785953;289201960;1938229631;2829507176;41342809;number of demand (read+write) MSHR miss cycles 
system.cpu22.dcache.demand_mshr_miss_latency::total;7510932709;28211785953;289201960;1938229631;2829507176;41342809;number of demand (read+write) MSHR miss cycles 
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data;7510932709;28211785953;289201960;1938229631;2829507176;41342809;number of overall MSHR miss cycles 
system.cpu22.dcache.overall_mshr_miss_latency::total;7510932709;28211785953;289201960;1938229631;2829507176;41342809;number of overall MSHR miss cycles 
system.cpu22.dcache.ReadReq_mshr_uncacheable_latency::cpu22.data;20488000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu22.dcache.ReadReq_mshr_uncacheable_latency::total;20488000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu22.dcache.WriteReq_mshr_uncacheable_latency::cpu22.data;3842869000;5689354000;45961000;342342000;292563000;15804000;number of WriteReq MSHR uncacheable cycles 
system.cpu22.dcache.WriteReq_mshr_uncacheable_latency::total;3842869000;5689354000;45961000;342342000;292563000;15804000;number of WriteReq MSHR uncacheable cycles 
system.cpu22.dcache.overall_mshr_uncacheable_latency::cpu22.data;3863357000;5689354000;45961000;342342000;292563000;15804000;number of overall MSHR uncacheable cycles 
system.cpu22.dcache.overall_mshr_uncacheable_latency::total;3863357000;5689354000;45961000;342342000;292563000;15804000;number of overall MSHR uncacheable cycles 
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data;0.052647;0.056770;0.067175;0.042412;0.051249;0.054619;mshr miss rate for ReadReq accesses 
system.cpu22.dcache.ReadReq_mshr_miss_rate::total;0.052647;0.056770;0.067175;0.042412;0.051249;0.054619;mshr miss rate for ReadReq accesses 
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data;0.007566;0.009669;0.007126;0.011119;0.044572;0.012030;mshr miss rate for WriteReq accesses 
system.cpu22.dcache.WriteReq_mshr_miss_rate::total;0.007566;0.009669;0.007126;0.011119;0.044572;0.012030;mshr miss rate for WriteReq accesses 
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data;0.045017;0.065942;0.071121;0.202430;0.129154;0.055794;mshr miss rate for LoadLockedReq accesses 
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total;0.045017;0.065942;0.071121;0.202430;0.129154;0.055794;mshr miss rate for LoadLockedReq accesses 
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data;0.303497;0.360229;0.308880;0.432650;0.433222;0.327731;mshr miss rate for StoreCondReq accesses 
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total;0.303497;0.360229;0.308880;0.432650;0.433222;0.327731;mshr miss rate for StoreCondReq accesses 
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;mshr miss rate for demand accesses 
system.cpu22.dcache.demand_mshr_miss_rate::total;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;mshr miss rate for demand accesses 
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;mshr miss rate for overall accesses 
system.cpu22.dcache.overall_mshr_miss_rate::total;0.039371;0.044455;0.051488;0.033571;0.049500;0.041861;mshr miss rate for overall accesses 
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data;46972.728992;51515.499263;61801.981025;60073.062232;68522.148281;55228.644928;average ReadReq mshr miss latency 
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total;46972.728992;51515.499263;61801.981025;60073.062232;68522.148281;55228.644928;average ReadReq mshr miss latency 
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data;27864.459570;28983.281309;33952.773256;37933.027183;71992.569528;49769.907692;average WriteReq mshr miss latency 
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total;27864.459570;28983.281309;33952.773256;37933.027183;71992.569528;49769.907692;average WriteReq mshr miss latency 
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data;50388.938735;72225.701293;67659.424242;45384.748170;50397.786496;43846.153846;average LoadLockedReq mshr miss latency 
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50388.938735;72225.701293;67659.424242;45384.748170;50397.786496;43846.153846;average LoadLockedReq mshr miss latency 
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data;23087.521100;22283.349167;24025.737500;33030.627329;29233.544316;23436.333333;average StoreCondReq mshr miss latency 
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total;23087.521100;22283.349167;24025.737500;33030.627329;29233.544316;23436.333333;average StoreCondReq mshr miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data;45891.272020;50234.035461;60795.030481;58001.305653;69340.468951;54758.687417;average overall mshr miss latency 
system.cpu22.dcache.demand_avg_mshr_miss_latency::total;45891.272020;50234.035461;60795.030481;58001.305653;69340.468951;54758.687417;average overall mshr miss latency 
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data;45891.272020;50234.035461;60795.030481;58001.305653;69340.468951;54758.687417;average overall mshr miss latency 
system.cpu22.dcache.overall_avg_mshr_miss_latency::total;45891.272020;50234.035461;60795.030481;58001.305653;69340.468951;54758.687417;average overall mshr miss latency 
system.cpu22.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu22.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu22.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu22.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu22.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu22.dcache.overall_avg_mshr_uncacheable_latency::cpu22.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu22.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu22.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu23.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu23.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu23.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu23.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu23.dtb.read_hits;3569564;22054239;65808;684312;616253;26042;DTB read hits 
system.cpu23.dtb.read_misses;0;511;0;31;670;0;DTB read misses 
system.cpu23.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu23.dtb.read_accesses;0;205290;0;83998;167933;0;DTB read accesses 
system.cpu23.dtb.write_hits;1436523;7779425;23884;267082;217692;8827;DTB write hits 
system.cpu23.dtb.write_misses;0;408;0;5;6235;0;DTB write misses 
system.cpu23.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu23.dtb.write_accesses;0;71630;0;39684;53897;0;DTB write accesses 
system.cpu23.dtb.data_hits;5006087;29833664;89692;951394;833945;34869;DTB hits 
system.cpu23.dtb.data_misses;0;919;0;36;6905;0;DTB misses 
system.cpu23.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu23.dtb.data_accesses;0;276920;0;123682;221830;0;DTB accesses 
system.cpu23.itb.fetch_hits;1263428;4496023;15574;582990;680539;5694;ITB hits 
system.cpu23.itb.fetch_misses;0;44;0;11;7;0;ITB misses 
system.cpu23.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu23.itb.fetch_accesses;1263428;4496067;15574;583001;680546;5694;ITB accesses 
system.cpu23.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu23.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu23.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu23.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu23.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu23.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu23.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu23.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu23.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu23.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu23.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu23.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu23.numCycles;644632504;1014355490;7031242;49902345;44531383;2441265;number of cpu cycles simulated 
system.cpu23.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu23.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu23.committedInsts;16301345;103211705;314602;3304945;2602931;118690;Number of instructions committed 
system.cpu23.committedOps;16301345;103211705;314602;3304945;2602931;118690;Number of ops (including micro ops) committed 
system.cpu23.num_int_alu_accesses;15777415;100928537;306826;3151870;2534673;115812;Number of integer alu accesses 
system.cpu23.num_fp_alu_accesses;1813;777837;134;206297;2706;134;Number of float alu accesses 
system.cpu23.num_func_calls;625107;3737138;11718;107670;70623;4314;number of times a function call or return occured 
system.cpu23.num_conditional_control_insts;1592511;11451502;31166;334662;288786;13347;number of instructions that are conditional controls 
system.cpu23.num_int_insts;15777415;100928537;306826;3151870;2534673;115812;number of integer instructions 
system.cpu23.num_fp_insts;1813;777837;134;206297;2706;134;number of float instructions 
system.cpu23.num_int_register_reads;21606778;141325428;426817;4601763;3452893;159379;number of times the integer registers were read 
system.cpu23.num_int_register_writes;12574932;79838721;247522;2427128;1996888;92062;number of times the integer registers were written 
system.cpu23.num_fp_register_reads;923;553758;66;198563;1347;66;number of times the floating registers were read 
system.cpu23.num_fp_register_writes;930;483538;68;161840;1380;68;number of times the floating registers were written 
system.cpu23.num_mem_refs;5012361;29918821;89782;953323;842394;34911;number of memory refs 
system.cpu23.num_load_insts;3569703;22095771;65818;685104;617792;26052;Number of load instructions 
system.cpu23.num_store_insts;1442658;7823050;23964;268219;224602;8859;Number of store instructions 
system.cpu23.num_idle_cycles;599892829.680270;732793106.447329;6176777.527867;40957580.571871;37216063.127246;2123171.232228;Number of idle cycles 
system.cpu23.num_busy_cycles;44739674.319730;281562383.552671;854464.472133;8944764.428129;7315319.872754;318093.767772;Number of busy cycles 
system.cpu23.not_idle_fraction;0.069403;0.277578;0.121524;0.179245;0.164273;0.130299;Percentage of non-idle cycles 
system.cpu23.idle_fraction;0.930597;0.722422;0.878476;0.820755;0.835727;0.869701;Percentage of idle cycles 
system.cpu23.Branches;2528944;16620545;48033;486341;391257;19553;Number of branches fetched 
system.cpu23.op_class::No_OpClass;55428;209645;717;12106;22421;259;Class of executed instruction 
system.cpu23.op_class::IntAlu;10697453;71165945;216968;2193113;1626822;80880;Class of executed instruction 
system.cpu23.op_class::IntMult;63543;378479;1290;11796;7471;463;Class of executed instruction 
system.cpu23.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatAdd;90;108710;4;41862;93;4;Class of executed instruction 
system.cpu23.op_class::FloatCmp;0;10583;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::FloatCvt;0;3855;0;1674;5;0;Class of executed instruction 
system.cpu23.op_class::FloatMult;0;25434;0;36096;0;0;Class of executed instruction 
system.cpu23.op_class::FloatDiv;8;5035;0;1304;0;0;Class of executed instruction 
system.cpu23.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::MemRead;3611687;22303212;66347;691370;622401;26269;Class of executed instruction 
system.cpu23.op_class::MemWrite;1442674;7837199;23966;268331;224642;8861;Class of executed instruction 
system.cpu23.op_class::IprAccess;430462;1164527;5310;47329;105981;1954;Class of executed instruction 
system.cpu23.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu23.op_class::total;16301345;103212624;314602;3304981;2609836;118690;Class of executed instruction 
system.cpu23.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu23.kern.inst.quiesce;9216;11654;73;575;503;26;number of quiesce instructions executed 
system.cpu23.kern.inst.hwrei;105878;260554;1302;10781;15681;478;number of hwrei instructions executed 
system.cpu23.kern.ipl_count::0;24006;67426;299;2730;2068;111;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::22;5965;10403;72;513;456;25;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::30;88;4022;2;138;88;1;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::31;63847;136889;783;5921;5119;288;number of times we switched to this ipl 
system.cpu23.kern.ipl_count::total;93906;218740;1156;9302;7731;425;number of times we switched to this ipl 
system.cpu23.kern.ipl_good::0;24006;67426;299;2730;2068;111;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::22;5965;10403;72;513;456;25;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::30;88;4022;2;138;88;1;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::31;23919;63420;297;2594;1982;110;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_good::total;53978;145271;670;5975;4594;247;number of times we switched to this ipl from a different ipl 
system.cpu23.kern.ipl_ticks::0;5625959890000;7824719510000;67490900000;446787620000;417996030000;22996710000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::22;20700430000;36803290000;250750000;1785570000;1588870000;86820000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::30;874830000;28039130000;20520000;1174090000;828380000;10070000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::31;798789610000;2253992970000;2550250000;49276170000;24900550000;1319050000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_ticks::total;6446324760000;10143554900000;70312420000;499023450000;445313830000;24412650000;number of cycles we spent at this ipl 
system.cpu23.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::31;0.374630;0.463295;0.379310;0.438102;0.387185;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.ipl_used::total;0.574809;0.664126;0.579585;0.642335;0.594231;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu23.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::swpctx;27;8067;2;149;41;2;number of callpals executed 
system.cpu23.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu23.kern.callpal::swpipl;81801;183639;1008;7793;6591;373;number of callpals executed 
system.cpu23.kern.callpal::rdps;11929;21402;144;1033;915;51;number of callpals executed 
system.cpu23.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu23.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu23.kern.callpal::rti;6052;20692;74;860;596;26;number of callpals executed 
system.cpu23.kern.callpal::rdunique;1;506;;4;30;;number of callpals executed 
system.cpu23.kern.callpal::total;99824;245182;1228;10085;8225;452;number of callpals executed 
system.cpu23.kern.mode_switch::kernel;6081;28759;76;1009;637;28;number of protection mode switches 
system.cpu23.kern.mode_switch::user;0;6339;0;224;73;0;number of protection mode switches 
system.cpu23.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu23.kern.mode_switch_good::kernel;0;0.220418;0;0.222002;0.114600;0;fraction of useful protection mode switches 
system.cpu23.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu23.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu23.kern.mode_switch_good::total;0;0.361217;0;0.363341;0.205634;0;fraction of useful protection mode switches 
system.cpu23.kern.mode_ticks::kernel;0;16459280980000;0;549525820000;418634760000;0;number of ticks spent at the given mode 
system.cpu23.kern.mode_ticks::user;0;31528050000;0;11487290000;16691860000;0;number of ticks spent at the given mode 
system.cpu23.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu23.kern.swap_context;28;8067;2;149;41;2;number of times the context was actually changed 
system.cpu23.icache.tags.replacements;23490;578919;673;12512;6421;374;number of replacements 
system.cpu23.icache.tags.tagsinuse;384.933200;498.338826;505;505;505.452674;506;Cycle average of tags in use 
system.cpu23.icache.tags.total_refs;9187050;103326585;439625;4059739;2469029;5757133;Total number of references to valid blocks. 
system.cpu23.icache.tags.sampled_refs;23490;578919;673;12512;6421;880;Sample count of references to valid blocks. 
system.cpu23.icache.tags.avg_refs;391.104725;178.481938;653.231798;324.467631;384.524062;6542.196591;Average number of references to valid blocks. 
system.cpu23.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu23.icache.tags.occ_blocks::cpu23.inst;384.933200;498.338826;505;505;505.452674;506;Average occupied blocks per requestor 
system.cpu23.icache.tags.occ_percent::cpu23.inst;0.751823;0.973318;0.986328;0.986328;0.987212;0.988281;Average percentage of cache occupancy 
system.cpu23.icache.tags.occ_percent::total;0.751823;0.973318;0.986328;0.986328;0.987212;0.988281;Average percentage of cache occupancy 
system.cpu23.icache.tags.occ_task_id_blocks::1024;437;505;505;505;506;506;Occupied blocks per task id 
system.cpu23.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu23.icache.tags.age_task_id_blocks_1024::3;15;15;12;12;5;154;Occupied blocks per task id 
system.cpu23.icache.tags.age_task_id_blocks_1024::4;420;488;491;491;492;350;Occupied blocks per task id 
system.cpu23.icache.tags.occ_task_id_percent::1024;0.853516;0.986328;0.986328;0.986328;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu23.icache.tags.tag_accesses;32626624;207004235;629877;6622474;5226094;237754;Number of tag accesses 
system.cpu23.icache.tags.data_accesses;32626624;207004235;629877;6622474;5226094;237754;Number of data accesses 
system.cpu23.icache.ReadReq_hits::cpu23.inst;16277411;102633637;313929;3292469;2603414;118316;number of ReadReq hits 
system.cpu23.icache.ReadReq_hits::total;16277411;102633637;313929;3292469;2603414;118316;number of ReadReq hits 
system.cpu23.icache.demand_hits::cpu23.inst;16277411;102633637;313929;3292469;2603414;118316;number of demand (read+write) hits 
system.cpu23.icache.demand_hits::total;16277411;102633637;313929;3292469;2603414;118316;number of demand (read+write) hits 
system.cpu23.icache.overall_hits::cpu23.inst;16277411;102633637;313929;3292469;2603414;118316;number of overall hits 
system.cpu23.icache.overall_hits::total;16277411;102633637;313929;3292469;2603414;118316;number of overall hits 
system.cpu23.icache.ReadReq_misses::cpu23.inst;23934;578987;673;12512;6422;374;number of ReadReq misses 
system.cpu23.icache.ReadReq_misses::total;23934;578987;673;12512;6422;374;number of ReadReq misses 
system.cpu23.icache.demand_misses::cpu23.inst;23934;578987;673;12512;6422;374;number of demand (read+write) misses 
system.cpu23.icache.demand_misses::total;23934;578987;673;12512;6422;374;number of demand (read+write) misses 
system.cpu23.icache.overall_misses::cpu23.inst;23934;578987;673;12512;6422;374;number of overall misses 
system.cpu23.icache.overall_misses::total;23934;578987;673;12512;6422;374;number of overall misses 
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst;2586969000;57443257243;69941500;1281725500;698296247;36275500;number of ReadReq miss cycles 
system.cpu23.icache.ReadReq_miss_latency::total;2586969000;57443257243;69941500;1281725500;698296247;36275500;number of ReadReq miss cycles 
system.cpu23.icache.demand_miss_latency::cpu23.inst;2586969000;57443257243;69941500;1281725500;698296247;36275500;number of demand (read+write) miss cycles 
system.cpu23.icache.demand_miss_latency::total;2586969000;57443257243;69941500;1281725500;698296247;36275500;number of demand (read+write) miss cycles 
system.cpu23.icache.overall_miss_latency::cpu23.inst;2586969000;57443257243;69941500;1281725500;698296247;36275500;number of overall miss cycles 
system.cpu23.icache.overall_miss_latency::total;2586969000;57443257243;69941500;1281725500;698296247;36275500;number of overall miss cycles 
system.cpu23.icache.ReadReq_accesses::cpu23.inst;16301345;103212624;314602;3304981;2609836;118690;number of ReadReq accesses(hits+misses) 
system.cpu23.icache.ReadReq_accesses::total;16301345;103212624;314602;3304981;2609836;118690;number of ReadReq accesses(hits+misses) 
system.cpu23.icache.demand_accesses::cpu23.inst;16301345;103212624;314602;3304981;2609836;118690;number of demand (read+write) accesses 
system.cpu23.icache.demand_accesses::total;16301345;103212624;314602;3304981;2609836;118690;number of demand (read+write) accesses 
system.cpu23.icache.overall_accesses::cpu23.inst;16301345;103212624;314602;3304981;2609836;118690;number of overall (read+write) accesses 
system.cpu23.icache.overall_accesses::total;16301345;103212624;314602;3304981;2609836;118690;number of overall (read+write) accesses 
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;miss rate for ReadReq accesses 
system.cpu23.icache.ReadReq_miss_rate::total;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;miss rate for ReadReq accesses 
system.cpu23.icache.demand_miss_rate::cpu23.inst;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;miss rate for demand accesses 
system.cpu23.icache.demand_miss_rate::total;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;miss rate for demand accesses 
system.cpu23.icache.overall_miss_rate::cpu23.inst;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;miss rate for overall accesses 
system.cpu23.icache.overall_miss_rate::total;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;miss rate for overall accesses 
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst;108087.615944;99213.379995;103924.962853;102439.697890;108735.011990;96993.315508;average ReadReq miss latency 
system.cpu23.icache.ReadReq_avg_miss_latency::total;108087.615944;99213.379995;103924.962853;102439.697890;108735.011990;96993.315508;average ReadReq miss latency 
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst;108087.615944;99213.379995;103924.962853;102439.697890;108735.011990;96993.315508;average overall miss latency 
system.cpu23.icache.demand_avg_miss_latency::total;108087.615944;99213.379995;103924.962853;102439.697890;108735.011990;96993.315508;average overall miss latency 
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst;108087.615944;99213.379995;103924.962853;102439.697890;108735.011990;96993.315508;average overall miss latency 
system.cpu23.icache.overall_avg_miss_latency::total;108087.615944;99213.379995;103924.962853;102439.697890;108735.011990;96993.315508;average overall miss latency 
system.cpu23.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu23.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst;23934;578987;673;12512;6422;374;number of ReadReq MSHR misses 
system.cpu23.icache.ReadReq_mshr_misses::total;23934;578987;673;12512;6422;374;number of ReadReq MSHR misses 
system.cpu23.icache.demand_mshr_misses::cpu23.inst;23934;578987;673;12512;6422;374;number of demand (read+write) MSHR misses 
system.cpu23.icache.demand_mshr_misses::total;23934;578987;673;12512;6422;374;number of demand (read+write) MSHR misses 
system.cpu23.icache.overall_mshr_misses::cpu23.inst;23934;578987;673;12512;6422;374;number of overall MSHR misses 
system.cpu23.icache.overall_mshr_misses::total;23934;578987;673;12512;6422;374;number of overall MSHR misses 
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst;1956295000;42528406757;52712500;958404500;530877753;26797500;number of ReadReq MSHR miss cycles 
system.cpu23.icache.ReadReq_mshr_miss_latency::total;1956295000;42528406757;52712500;958404500;530877753;26797500;number of ReadReq MSHR miss cycles 
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst;1956295000;42528406757;52712500;958404500;530877753;26797500;number of demand (read+write) MSHR miss cycles 
system.cpu23.icache.demand_mshr_miss_latency::total;1956295000;42528406757;52712500;958404500;530877753;26797500;number of demand (read+write) MSHR miss cycles 
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst;1956295000;42528406757;52712500;958404500;530877753;26797500;number of overall MSHR miss cycles 
system.cpu23.icache.overall_mshr_miss_latency::total;1956295000;42528406757;52712500;958404500;530877753;26797500;number of overall MSHR miss cycles 
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;mshr miss rate for ReadReq accesses 
system.cpu23.icache.ReadReq_mshr_miss_rate::total;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;mshr miss rate for ReadReq accesses 
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;mshr miss rate for demand accesses 
system.cpu23.icache.demand_mshr_miss_rate::total;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;mshr miss rate for demand accesses 
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;mshr miss rate for overall accesses 
system.cpu23.icache.overall_mshr_miss_rate::total;0.001468;0.005610;0.002139;0.003786;0.002461;0.003151;mshr miss rate for overall accesses 
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst;81737.068605;73453.128925;78324.665676;76598.825128;82665.486297;71651.069519;average ReadReq mshr miss latency 
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total;81737.068605;73453.128925;78324.665676;76598.825128;82665.486297;71651.069519;average ReadReq mshr miss latency 
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst;81737.068605;73453.128925;78324.665676;76598.825128;82665.486297;71651.069519;average overall mshr miss latency 
system.cpu23.icache.demand_avg_mshr_miss_latency::total;81737.068605;73453.128925;78324.665676;76598.825128;82665.486297;71651.069519;average overall mshr miss latency 
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst;81737.068605;73453.128925;78324.665676;76598.825128;82665.486297;71651.069519;average overall mshr miss latency 
system.cpu23.icache.overall_avg_mshr_miss_latency::total;81737.068605;73453.128925;78324.665676;76598.825128;82665.486297;71651.069519;average overall mshr miss latency 
system.cpu23.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu23.dcache.tags.replacements;121427;1132364;3326;30981;27404;1242;number of replacements 
system.cpu23.dcache.tags.tagsinuse;453.674050;808.338249;699.498237;758.741707;730.836169;836.347703;Cycle average of tags in use 
system.cpu23.dcache.tags.total_refs;1769800;25935218;21327;1897931;5211575;164399;Total number of references to valid blocks. 
system.cpu23.dcache.tags.sampled_refs;121427;1132364;3326;30981;27404;2070;Sample count of references to valid blocks. 
system.cpu23.dcache.tags.avg_refs;14.575012;22.903605;6.412207;61.261128;190.175704;79.419807;Average number of references to valid blocks. 
system.cpu23.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu23.dcache.tags.occ_blocks::cpu23.data;453.674050;808.338249;699.498237;758.741707;730.836169;836.347703;Average occupied blocks per requestor 
system.cpu23.dcache.tags.occ_percent::cpu23.data;0.443041;0.789393;0.683104;0.740959;0.713707;0.816746;Average percentage of cache occupancy 
system.cpu23.dcache.tags.occ_percent::total;0.443041;0.789393;0.683104;0.740959;0.713707;0.816746;Average percentage of cache occupancy 
system.cpu23.dcache.tags.occ_task_id_blocks::1024;597;695;678;803;832;828;Occupied blocks per task id 
system.cpu23.dcache.tags.age_task_id_blocks_1024::3;14;12;12;16;8;54;Occupied blocks per task id 
system.cpu23.dcache.tags.age_task_id_blocks_1024::4;583;683;666;787;816;774;Occupied blocks per task id 
system.cpu23.dcache.tags.occ_task_id_percent::1024;0.583008;0.678711;0.662109;0.784180;0.812500;0.808594;Percentage of cache occupancy per task id 
system.cpu23.dcache.tags.tag_accesses;10169817;61214102;183317;1941736;1704719;71234;Number of tag accesses 
system.cpu23.dcache.tags.data_accesses;10169817;61214102;183317;1941736;1704719;71234;Number of data accesses 
system.cpu23.dcache.ReadReq_hits::cpu23.data;3320146;20588224;61026;643982;581246;24205;number of ReadReq hits 
system.cpu23.dcache.ReadReq_hits::total;3320146;20588224;61026;643982;581246;24205;number of ReadReq hits 
system.cpu23.dcache.WriteReq_hits::cpu23.data;1379561;7486354;23188;259729;203641;8546;number of WriteReq hits 
system.cpu23.dcache.WriteReq_hits::total;1379561;7486354;23188;259729;203641;8546;number of WriteReq hits 
system.cpu23.dcache.LoadLockedReq_hits::cpu23.data;41793;87012;423;2928;3876;185;number of LoadLockedReq hits 
system.cpu23.dcache.LoadLockedReq_hits::total;41793;87012;423;2928;3876;185;number of LoadLockedReq hits 
system.cpu23.dcache.StoreCondReq_hits::cpu23.data;14259;58431;176;1838;1388;79;number of StoreCondReq hits 
system.cpu23.dcache.StoreCondReq_hits::total;14259;58431;176;1838;1388;79;number of StoreCondReq hits 
system.cpu23.dcache.demand_hits::cpu23.data;4699707;28074578;84214;903711;784887;32751;number of demand (read+write) hits 
system.cpu23.dcache.demand_hits::total;4699707;28074578;84214;903711;784887;32751;number of demand (read+write) hits 
system.cpu23.dcache.overall_hits::cpu23.data;4699707;28074578;84214;903711;784887;32751;number of overall hits 
system.cpu23.dcache.overall_hits::total;4699707;28074578;84214;903711;784887;32751;number of overall hits 
system.cpu23.dcache.ReadReq_misses::cpu23.data;205449;1380443;4335;37350;31452;1642;number of ReadReq misses 
system.cpu23.dcache.ReadReq_misses::total;205449;1380443;4335;37350;31452;1642;number of ReadReq misses 
system.cpu23.dcache.WriteReq_misses::cpu23.data;10176;175197;177;3301;9248;60;number of WriteReq misses 
system.cpu23.dcache.WriteReq_misses::total;10176;175197;177;3301;9248;60;number of WriteReq misses 
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data;2223;39581;34;813;548;20;number of LoadLockedReq misses 
system.cpu23.dcache.LoadLockedReq_misses::total;2223;39581;34;813;548;20;number of LoadLockedReq misses 
system.cpu23.dcache.StoreCondReq_misses::cpu23.data;6491;61661;87;1430;1048;36;number of StoreCondReq misses 
system.cpu23.dcache.StoreCondReq_misses::total;6491;61661;87;1430;1048;36;number of StoreCondReq misses 
system.cpu23.dcache.demand_misses::cpu23.data;215625;1555640;4512;40651;40700;1702;number of demand (read+write) misses 
system.cpu23.dcache.demand_misses::total;215625;1555640;4512;40651;40700;1702;number of demand (read+write) misses 
system.cpu23.dcache.overall_misses::cpu23.data;215625;1555640;4512;40651;40700;1702;number of overall misses 
system.cpu23.dcache.overall_misses::total;215625;1555640;4512;40651;40700;1702;number of overall misses 
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data;17011144503;98832414349;363504992;3033979384;2919774797;136712370;number of ReadReq miss cycles 
system.cpu23.dcache.ReadReq_miss_latency::total;17011144503;98832414349;363504992;3033979384;2919774797;136712370;number of ReadReq miss cycles 
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data;620066479;11116659160;11303374;211094232;919282994;4951716;number of WriteReq miss cycles 
system.cpu23.dcache.WriteReq_miss_latency::total;620066479;11116659160;11303374;211094232;919282994;4951716;number of WriteReq miss cycles 
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data;185129485;2527677424;3127237;54113239;41120050;1452250;number of LoadLockedReq miss cycles 
system.cpu23.dcache.LoadLockedReq_miss_latency::total;185129485;2527677424;3127237;54113239;41120050;1452250;number of LoadLockedReq miss cycles 
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data;318930994;3723144712;4491940;83760509;55741578;1982985;number of StoreCondReq miss cycles 
system.cpu23.dcache.StoreCondReq_miss_latency::total;318930994;3723144712;4491940;83760509;55741578;1982985;number of StoreCondReq miss cycles 
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data;60080000;11220000;432000;1008000;7176000;144000;number of StoreCondFailReq miss cycles 
system.cpu23.dcache.StoreCondFailReq_miss_latency::total;60080000;11220000;432000;1008000;7176000;144000;number of StoreCondFailReq miss cycles 
system.cpu23.dcache.demand_miss_latency::cpu23.data;17631210982;109949073509;374808366;3245073616;3839057791;141664086;number of demand (read+write) miss cycles 
system.cpu23.dcache.demand_miss_latency::total;17631210982;109949073509;374808366;3245073616;3839057791;141664086;number of demand (read+write) miss cycles 
system.cpu23.dcache.overall_miss_latency::cpu23.data;17631210982;109949073509;374808366;3245073616;3839057791;141664086;number of overall miss cycles 
system.cpu23.dcache.overall_miss_latency::total;17631210982;109949073509;374808366;3245073616;3839057791;141664086;number of overall miss cycles 
system.cpu23.dcache.ReadReq_accesses::cpu23.data;3525595;21968667;65361;681332;612698;25847;number of ReadReq accesses(hits+misses) 
system.cpu23.dcache.ReadReq_accesses::total;3525595;21968667;65361;681332;612698;25847;number of ReadReq accesses(hits+misses) 
system.cpu23.dcache.WriteReq_accesses::cpu23.data;1389737;7661551;23365;263030;212889;8606;number of WriteReq accesses(hits+misses) 
system.cpu23.dcache.WriteReq_accesses::total;1389737;7661551;23365;263030;212889;8606;number of WriteReq accesses(hits+misses) 
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data;44016;126593;457;3741;4424;205;number of LoadLockedReq accesses(hits+misses) 
system.cpu23.dcache.LoadLockedReq_accesses::total;44016;126593;457;3741;4424;205;number of LoadLockedReq accesses(hits+misses) 
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data;20750;120092;263;3268;2436;115;number of StoreCondReq accesses(hits+misses) 
system.cpu23.dcache.StoreCondReq_accesses::total;20750;120092;263;3268;2436;115;number of StoreCondReq accesses(hits+misses) 
system.cpu23.dcache.demand_accesses::cpu23.data;4915332;29630218;88726;944362;825587;34453;number of demand (read+write) accesses 
system.cpu23.dcache.demand_accesses::total;4915332;29630218;88726;944362;825587;34453;number of demand (read+write) accesses 
system.cpu23.dcache.overall_accesses::cpu23.data;4915332;29630218;88726;944362;825587;34453;number of overall (read+write) accesses 
system.cpu23.dcache.overall_accesses::total;4915332;29630218;88726;944362;825587;34453;number of overall (read+write) accesses 
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data;0.058274;0.062837;0.066324;0.054819;0.051334;0.063528;miss rate for ReadReq accesses 
system.cpu23.dcache.ReadReq_miss_rate::total;0.058274;0.062837;0.066324;0.054819;0.051334;0.063528;miss rate for ReadReq accesses 
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data;0.007322;0.022867;0.007575;0.012550;0.043440;0.006972;miss rate for WriteReq accesses 
system.cpu23.dcache.WriteReq_miss_rate::total;0.007322;0.022867;0.007575;0.012550;0.043440;0.006972;miss rate for WriteReq accesses 
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data;0.050504;0.312663;0.074398;0.217322;0.123870;0.097561;miss rate for LoadLockedReq accesses 
system.cpu23.dcache.LoadLockedReq_miss_rate::total;0.050504;0.312663;0.074398;0.217322;0.123870;0.097561;miss rate for LoadLockedReq accesses 
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data;0.312819;0.513448;0.330798;0.437576;0.430213;0.313043;miss rate for StoreCondReq accesses 
system.cpu23.dcache.StoreCondReq_miss_rate::total;0.312819;0.513448;0.330798;0.437576;0.430213;0.313043;miss rate for StoreCondReq accesses 
system.cpu23.dcache.demand_miss_rate::cpu23.data;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;miss rate for demand accesses 
system.cpu23.dcache.demand_miss_rate::total;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;miss rate for demand accesses 
system.cpu23.dcache.overall_miss_rate::cpu23.data;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;miss rate for overall accesses 
system.cpu23.dcache.overall_miss_rate::total;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;miss rate for overall accesses 
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data;82799.840851;71594.708618;83853.516032;81231.041071;92832.722784;83259.665043;average ReadReq miss latency 
system.cpu23.dcache.ReadReq_avg_miss_latency::total;82799.840851;71594.708618;83853.516032;81231.041071;92832.722784;83259.665043;average ReadReq miss latency 
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data;60934.205877;63452.337426;63860.870056;63948.570736;99403.437933;82528.600000;average WriteReq miss latency 
system.cpu23.dcache.WriteReq_avg_miss_latency::total;60934.205877;63452.337426;63860.870056;63948.570736;99403.437933;82528.600000;average WriteReq miss latency 
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data;83279.120558;63860.878300;91977.558824;66559.949569;75036.587591;72612.500000;average LoadLockedReq miss latency 
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total;83279.120558;63860.878300;91977.558824;66559.949569;75036.587591;72612.500000;average LoadLockedReq miss latency 
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data;49134.338931;60380.868166;51631.494253;58573.782517;53188.528626;55082.916667;average StoreCondReq miss latency 
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total;49134.338931;60380.868166;51631.494253;58573.782517;53188.528626;55082.916667;average StoreCondReq miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data;81767.934989;70677.710466;83069.230053;79827.645470;94325.744251;83233.893067;average overall miss latency 
system.cpu23.dcache.demand_avg_miss_latency::total;81767.934989;70677.710466;83069.230053;79827.645470;94325.744251;83233.893067;average overall miss latency 
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data;81767.934989;70677.710466;83069.230053;79827.645470;94325.744251;83233.893067;average overall miss latency 
system.cpu23.dcache.overall_avg_miss_latency::total;81767.934989;70677.710466;83069.230053;79827.645470;94325.744251;83233.893067;average overall miss latency 
system.cpu23.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu23.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu23.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu23.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu23.dcache.writebacks::writebacks;2410;75879;77;1769;6126;43;number of writebacks 
system.cpu23.dcache.writebacks::total;2410;75879;77;1769;6126;43;number of writebacks 
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data;205449;1380443;4335;37350;31452;1642;number of ReadReq MSHR misses 
system.cpu23.dcache.ReadReq_mshr_misses::total;205449;1380443;4335;37350;31452;1642;number of ReadReq MSHR misses 
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data;10176;175197;177;3301;9248;60;number of WriteReq MSHR misses 
system.cpu23.dcache.WriteReq_mshr_misses::total;10176;175197;177;3301;9248;60;number of WriteReq MSHR misses 
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data;2223;39581;34;813;548;20;number of LoadLockedReq MSHR misses 
system.cpu23.dcache.LoadLockedReq_mshr_misses::total;2223;39581;34;813;548;20;number of LoadLockedReq MSHR misses 
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data;6490;61615;87;1429;1048;36;number of StoreCondReq MSHR misses 
system.cpu23.dcache.StoreCondReq_mshr_misses::total;6490;61615;87;1429;1048;36;number of StoreCondReq MSHR misses 
system.cpu23.dcache.demand_mshr_misses::cpu23.data;215625;1555640;4512;40651;40700;1702;number of demand (read+write) MSHR misses 
system.cpu23.dcache.demand_mshr_misses::total;215625;1555640;4512;40651;40700;1702;number of demand (read+write) MSHR misses 
system.cpu23.dcache.overall_mshr_misses::cpu23.data;215625;1555640;4512;40651;40700;1702;number of overall MSHR misses 
system.cpu23.dcache.overall_mshr_misses::total;215625;1555640;4512;40651;40700;1702;number of overall MSHR misses 
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data;11683599497;66915957651;255571008;2141033616;2108934203;95722630;number of ReadReq MSHR miss cycles 
system.cpu23.dcache.ReadReq_mshr_miss_latency::total;11683599497;66915957651;255571008;2141033616;2108934203;95722630;number of ReadReq MSHR miss cycles 
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data;305867521;6501413840;6007626;120379768;675099006;3187284;number of WriteReq MSHR miss cycles 
system.cpu23.dcache.WriteReq_mshr_miss_latency::total;305867521;6501413840;6007626;120379768;675099006;3187284;number of WriteReq MSHR miss cycles 
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data;127934515;1650153576;2277763;35835761;28305950;995750;number of LoadLockedReq MSHR miss cycles 
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total;127934515;1650153576;2277763;35835761;28305950;995750;number of LoadLockedReq MSHR miss cycles 
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data;150678006;2238521288;2085060;47421491;30382422;1078015;number of StoreCondReq MSHR miss cycles 
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total;150678006;2238521288;2085060;47421491;30382422;1078015;number of StoreCondReq MSHR miss cycles 
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data;43030000;7920000;300000;700000;5130000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total;43030000;7920000;300000;700000;5130000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data;11989467018;73417371491;261578634;2261413384;2784033209;98909914;number of demand (read+write) MSHR miss cycles 
system.cpu23.dcache.demand_mshr_miss_latency::total;11989467018;73417371491;261578634;2261413384;2784033209;98909914;number of demand (read+write) MSHR miss cycles 
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data;11989467018;73417371491;261578634;2261413384;2784033209;98909914;number of overall MSHR miss cycles 
system.cpu23.dcache.overall_mshr_miss_latency::total;11989467018;73417371491;261578634;2261413384;2784033209;98909914;number of overall MSHR miss cycles 
system.cpu23.dcache.ReadReq_mshr_uncacheable_latency::cpu23.data;20694000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu23.dcache.ReadReq_mshr_uncacheable_latency::total;20694000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu23.dcache.WriteReq_mshr_uncacheable_latency::cpu23.data;3830422000;6846051000;45803000;332512000;291159000;15740000;number of WriteReq MSHR uncacheable cycles 
system.cpu23.dcache.WriteReq_mshr_uncacheable_latency::total;3830422000;6846051000;45803000;332512000;291159000;15740000;number of WriteReq MSHR uncacheable cycles 
system.cpu23.dcache.overall_mshr_uncacheable_latency::cpu23.data;3851116000;6846051000;45803000;332512000;291159000;15740000;number of overall MSHR uncacheable cycles 
system.cpu23.dcache.overall_mshr_uncacheable_latency::total;3851116000;6846051000;45803000;332512000;291159000;15740000;number of overall MSHR uncacheable cycles 
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data;0.058274;0.062837;0.066324;0.054819;0.051334;0.063528;mshr miss rate for ReadReq accesses 
system.cpu23.dcache.ReadReq_mshr_miss_rate::total;0.058274;0.062837;0.066324;0.054819;0.051334;0.063528;mshr miss rate for ReadReq accesses 
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data;0.007322;0.022867;0.007575;0.012550;0.043440;0.006972;mshr miss rate for WriteReq accesses 
system.cpu23.dcache.WriteReq_mshr_miss_rate::total;0.007322;0.022867;0.007575;0.012550;0.043440;0.006972;mshr miss rate for WriteReq accesses 
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data;0.050504;0.312663;0.074398;0.217322;0.123870;0.097561;mshr miss rate for LoadLockedReq accesses 
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total;0.050504;0.312663;0.074398;0.217322;0.123870;0.097561;mshr miss rate for LoadLockedReq accesses 
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data;0.312771;0.513065;0.330798;0.437271;0.430213;0.313043;mshr miss rate for StoreCondReq accesses 
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total;0.312771;0.513065;0.330798;0.437271;0.430213;0.313043;mshr miss rate for StoreCondReq accesses 
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;mshr miss rate for demand accesses 
system.cpu23.dcache.demand_mshr_miss_rate::total;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;mshr miss rate for demand accesses 
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;mshr miss rate for overall accesses 
system.cpu23.dcache.overall_mshr_miss_rate::total;0.043868;0.052502;0.050853;0.043046;0.049298;0.049401;mshr miss rate for overall accesses 
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data;56868.612147;48474.263444;58955.249827;57323.523855;67052.467347;58296.364190;average ReadReq mshr miss latency 
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total;56868.612147;48474.263444;58955.249827;57323.523855;67052.467347;58296.364190;average ReadReq mshr miss latency 
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data;30057.735947;37109.161915;33941.389831;36467.666768;72999.459991;53121.400000;average WriteReq mshr miss latency 
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total;30057.735947;37109.161915;33941.389831;36467.666768;72999.459991;53121.400000;average WriteReq mshr miss latency 
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data;57550.389114;41690.547889;66993.029412;44078.426814;51653.193431;49787.500000;average LoadLockedReq mshr miss latency 
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57550.389114;41690.547889;66993.029412;44078.426814;51653.193431;49787.500000;average LoadLockedReq mshr miss latency 
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data;23216.950077;36330.784517;23966.206897;33185.088174;28990.860687;29944.861111;average StoreCondReq mshr miss latency 
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total;23216.950077;36330.784517;23966.206897;33185.088174;28990.860687;29944.861111;average StoreCondReq mshr miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data;55603.325301;47194.319695;57973.988032;55629.957049;68403.764349;58113.933020;average overall mshr miss latency 
system.cpu23.dcache.demand_avg_mshr_miss_latency::total;55603.325301;47194.319695;57973.988032;55629.957049;68403.764349;58113.933020;average overall mshr miss latency 
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data;55603.325301;47194.319695;57973.988032;55629.957049;68403.764349;58113.933020;average overall mshr miss latency 
system.cpu23.dcache.overall_avg_mshr_miss_latency::total;55603.325301;47194.319695;57973.988032;55629.957049;68403.764349;58113.933020;average overall mshr miss latency 
system.cpu23.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu23.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu23.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu23.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu23.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu23.dcache.overall_avg_mshr_uncacheable_latency::cpu23.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu23.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu23.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu24.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu24.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu24.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu24.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu24.dtb.read_hits;3570222;20204126;30812;446464;655343;33126;DTB read hits 
system.cpu24.dtb.read_misses;0;663;0;13;706;0;DTB read misses 
system.cpu24.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu24.dtb.read_accesses;0;192626;0;909;211732;0;DTB read accesses 
system.cpu24.dtb.write_hits;1435343;7110820;14331;165123;254751;8897;DTB write hits 
system.cpu24.dtb.write_misses;0;561;0;4;6289;0;DTB write misses 
system.cpu24.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu24.dtb.write_accesses;0;65610;0;447;72817;0;DTB write accesses 
system.cpu24.dtb.data_hits;5005565;27314946;45143;611587;910094;42023;DTB hits 
system.cpu24.dtb.data_misses;0;1224;0;17;6995;0;DTB misses 
system.cpu24.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu24.dtb.data_accesses;0;258236;0;1356;284549;0;DTB accesses 
system.cpu24.itb.fetch_hits;1262457;4272878;15340;124185;835592;5691;ITB hits 
system.cpu24.itb.fetch_misses;0;36;0;11;7;0;ITB misses 
system.cpu24.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu24.itb.fetch_accesses;1262457;4272914;15340;124196;835599;5691;ITB accesses 
system.cpu24.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu24.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu24.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu24.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu24.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu24.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu24.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu24.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu24.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu24.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu24.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu24.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu24.numCycles;644632502;1014355491;7031242;49902346;44531403;2441370;number of cpu cycles simulated 
system.cpu24.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu24.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu24.committedInsts;16288969;93751803;135213;2067854;2737093;133170;Number of instructions committed 
system.cpu24.committedOps;16288969;93751803;135213;2067854;2737093;133170;Number of ops (including micro ops) committed 
system.cpu24.num_int_alu_accesses;15766463;91637748;129876;2014206;2666347;130235;Number of integer alu accesses 
system.cpu24.num_fp_alu_accesses;1746;683660;134;3353;2974;134;Number of float alu accesses 
system.cpu24.num_func_calls;624313;3389052;5386;76200;68121;4320;number of times a function call or return occured 
system.cpu24.num_conditional_control_insts;1595876;10542367;12308;215903;306931;20497;number of instructions that are conditional controls 
system.cpu24.num_int_insts;15766463;91637748;129876;2014206;2666347;130235;number of integer instructions 
system.cpu24.num_fp_insts;1746;683660;134;3353;2974;134;number of float instructions 
system.cpu24.num_int_register_reads;21587656;128016376;175925;2787540;3630266;173881;number of times the integer registers were read 
system.cpu24.num_int_register_writes;12562557;72327496;102124;1604924;2074810;99325;number of times the integer registers were written 
system.cpu24.num_fp_register_reads;890;495198;66;1804;1479;66;number of times the floating registers were read 
system.cpu24.num_fp_register_writes;896;428872;68;1838;1516;68;number of times the floating registers were written 
system.cpu24.num_mem_refs;5011826;27390283;45233;612546;918703;42065;number of memory refs 
system.cpu24.num_load_insts;3570356;20239797;30822;446692;656971;33136;Number of load instructions 
system.cpu24.num_store_insts;1441470;7150486;14411;165854;261732;8929;Number of store instructions 
system.cpu24.num_idle_cycles;599924036.419171;758151949.644958;6652230.171715;44267756.659642;36737067.333416;2079137.285352;Number of idle cycles 
system.cpu24.num_busy_cycles;44708465.580829;256203541.355042;379011.828285;5634589.340358;7794335.666584;362232.714648;Number of busy cycles 
system.cpu24.not_idle_fraction;0.069355;0.252578;0.053904;0.112912;0.175030;0.148373;Percentage of non-idle cycles 
system.cpu24.idle_fraction;0.930645;0.747422;0.946096;0.887088;0.824970;0.851627;Percentage of idle cycles 
system.cpu24.Branches;2530238;15239551;20491;324829;405931;26769;Number of branches fetched 
system.cpu24.op_class::No_OpClass;55385;200314;670;5913;25353;257;Class of executed instruction 
system.cpu24.op_class::IntAlu;10686093;64356075;83086;1396083;1679987;88207;Class of executed instruction 
system.cpu24.op_class::IntMult;63465;341350;497;8173;7085;463;Class of executed instruction 
system.cpu24.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::FloatAdd;88;99108;4;347;101;4;Class of executed instruction 
system.cpu24.op_class::FloatCmp;0;9188;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::FloatCvt;0;3368;0;159;5;0;Class of executed instruction 
system.cpu24.op_class::FloatMult;0;24797;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::FloatDiv;8;4330;0;46;0;0;Class of executed instruction 
system.cpu24.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::MemRead;3612303;20430921;31337;451192;661921;33354;Class of executed instruction 
system.cpu24.op_class::MemWrite;1441484;7165010;14413;165883;261803;8931;Class of executed instruction 
system.cpu24.op_class::IprAccess;430143;1118566;5206;40075;107833;1954;Class of executed instruction 
system.cpu24.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu24.op_class::total;16288969;93753027;135213;2067871;2744088;133170;Class of executed instruction 
system.cpu24.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu24.kern.inst.quiesce;9228;11406;73;573;493;25;number of quiesce instructions executed 
system.cpu24.kern.inst.hwrei;105803;253234;1276;9531;15956;477;number of hwrei instructions executed 
system.cpu24.kern.ipl_count::0;23988;64478;298;2280;2141;111;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::22;5961;10393;72;511;456;25;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::30;87;3418;2;85;90;1;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::31;63804;135001;758;5488;5185;288;number of times we switched to this ipl 
system.cpu24.kern.ipl_count::total;93840;213290;1130;8364;7872;425;number of times we switched to this ipl 
system.cpu24.kern.ipl_good::0;23988;64478;298;2280;2141;111;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::22;5961;10393;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::30;87;3418;2;85;90;1;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::31;23902;61068;296;2195;2053;110;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_good::total;53938;139357;668;5071;4740;247;number of times we switched to this ipl from a different ipl 
system.cpu24.kern.ipl_ticks::0;5622336480000;8096973520000;67532700000;471022200000;416594820000;22580990000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::22;20646900000;36462410000;250470000;1764950000;1588920000;86710000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::30;868110000;23882780000;19910000;800690000;842670000;10090000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::31;802473250000;1986236200000;2509340000;25435620000;26287620000;1735910000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_ticks::total;6446324740000;10143554910000;70312420000;499023460000;445314030000;24413700000;number of cycles we spent at this ipl 
system.cpu24.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::31;0.374616;0.452352;0.390501;0.399964;0.395950;0.381944;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.ipl_used::total;0.574787;0.653369;0.591150;0.606289;0.602134;0.581176;fraction of swpipl calls that actually changed the ipl 
system.cpu24.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::swpctx;26;6872;2;41;45;2;number of callpals executed 
system.cpu24.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu24.kern.callpal::swpipl;81745;180275;982;7116;6699;373;number of callpals executed 
system.cpu24.kern.callpal::rdps;11921;21300;144;1033;914;50;number of callpals executed 
system.cpu24.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu24.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu24.kern.callpal::rti;6047;19211;74;652;627;26;number of callpals executed 
system.cpu24.kern.callpal::rdunique;1;436;;2;57;;number of callpals executed 
system.cpu24.kern.callpal::total;99754;238170;1202;8907;8408;451;number of callpals executed 
system.cpu24.kern.mode_switch::kernel;6075;26083;76;693;672;28;number of protection mode switches 
system.cpu24.kern.mode_switch::user;0;5446;0;57;107;0;number of protection mode switches 
system.cpu24.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu24.kern.mode_switch_good::kernel;0;0.208795;0;0.082251;0.159226;0;fraction of useful protection mode switches 
system.cpu24.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu24.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu24.kern.mode_switch_good::total;0;0.345460;0;0.152000;0.274711;0;fraction of useful protection mode switches 
system.cpu24.kern.mode_ticks::kernel;0;16461812850000;0;559985990000;412882460000;0;number of ticks spent at the given mode 
system.cpu24.kern.mode_ticks::user;0;29629220000;0;159280000;21427520000;0;number of ticks spent at the given mode 
system.cpu24.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu24.kern.swap_context;27;6872;2;41;45;2;number of times the context was actually changed 
system.cpu24.icache.tags.replacements;23453;502855;436;6191;7040;370;number of replacements 
system.cpu24.icache.tags.tagsinuse;387.864702;503.164658;512;512;512;512;Cycle average of tags in use 
system.cpu24.icache.tags.total_refs;8292509;95343725;501903;2464734;2648597;5330006;Total number of references to valid blocks. 
system.cpu24.icache.tags.sampled_refs;23453;502855;436;6191;7040;882;Sample count of references to valid blocks. 
system.cpu24.icache.tags.avg_refs;353.579883;189.604807;1151.153670;398.115652;376.221165;6043.090703;Average number of references to valid blocks. 
system.cpu24.icache.tags.warmup_cycle;0;11508379188750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu24.icache.tags.occ_blocks::cpu24.inst;387.864702;503.164658;512;512;512;512;Average occupied blocks per requestor 
system.cpu24.icache.tags.occ_percent::cpu24.inst;0.757548;0.982743;1;1;1;1;Average percentage of cache occupancy 
system.cpu24.icache.tags.occ_percent::total;0.757548;0.982743;1;1;1;1;Average percentage of cache occupancy 
system.cpu24.icache.tags.occ_task_id_blocks::1024;440;512;512;512;512;512;Occupied blocks per task id 
system.cpu24.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu24.icache.tags.age_task_id_blocks_1024::3;15;;26;;5;145;Occupied blocks per task id 
system.cpu24.icache.tags.age_task_id_blocks_1024::4;423;510;484;510;498;358;Occupied blocks per task id 
system.cpu24.icache.tags.occ_task_id_percent::1024;0.859375;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu24.icache.tags.tag_accesses;32601838;188008981;270862;4141933;5495216;266710;Number of tag accesses 
system.cpu24.icache.tags.data_accesses;32601838;188008981;270862;4141933;5495216;266710;Number of data accesses 
system.cpu24.icache.ReadReq_hits::cpu24.inst;16265069;93250100;134777;2061680;2737048;132800;number of ReadReq hits 
system.cpu24.icache.ReadReq_hits::total;16265069;93250100;134777;2061680;2737048;132800;number of ReadReq hits 
system.cpu24.icache.demand_hits::cpu24.inst;16265069;93250100;134777;2061680;2737048;132800;number of demand (read+write) hits 
system.cpu24.icache.demand_hits::total;16265069;93250100;134777;2061680;2737048;132800;number of demand (read+write) hits 
system.cpu24.icache.overall_hits::cpu24.inst;16265069;93250100;134777;2061680;2737048;132800;number of overall hits 
system.cpu24.icache.overall_hits::total;16265069;93250100;134777;2061680;2737048;132800;number of overall hits 
system.cpu24.icache.ReadReq_misses::cpu24.inst;23900;502927;436;6191;7040;370;number of ReadReq misses 
system.cpu24.icache.ReadReq_misses::total;23900;502927;436;6191;7040;370;number of ReadReq misses 
system.cpu24.icache.demand_misses::cpu24.inst;23900;502927;436;6191;7040;370;number of demand (read+write) misses 
system.cpu24.icache.demand_misses::total;23900;502927;436;6191;7040;370;number of demand (read+write) misses 
system.cpu24.icache.overall_misses::cpu24.inst;23900;502927;436;6191;7040;370;number of overall misses 
system.cpu24.icache.overall_misses::total;23900;502927;436;6191;7040;370;number of overall misses 
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst;2575307250;49893697238;44865250;648908000;767685247;37854750;number of ReadReq miss cycles 
system.cpu24.icache.ReadReq_miss_latency::total;2575307250;49893697238;44865250;648908000;767685247;37854750;number of ReadReq miss cycles 
system.cpu24.icache.demand_miss_latency::cpu24.inst;2575307250;49893697238;44865250;648908000;767685247;37854750;number of demand (read+write) miss cycles 
system.cpu24.icache.demand_miss_latency::total;2575307250;49893697238;44865250;648908000;767685247;37854750;number of demand (read+write) miss cycles 
system.cpu24.icache.overall_miss_latency::cpu24.inst;2575307250;49893697238;44865250;648908000;767685247;37854750;number of overall miss cycles 
system.cpu24.icache.overall_miss_latency::total;2575307250;49893697238;44865250;648908000;767685247;37854750;number of overall miss cycles 
system.cpu24.icache.ReadReq_accesses::cpu24.inst;16288969;93753027;135213;2067871;2744088;133170;number of ReadReq accesses(hits+misses) 
system.cpu24.icache.ReadReq_accesses::total;16288969;93753027;135213;2067871;2744088;133170;number of ReadReq accesses(hits+misses) 
system.cpu24.icache.demand_accesses::cpu24.inst;16288969;93753027;135213;2067871;2744088;133170;number of demand (read+write) accesses 
system.cpu24.icache.demand_accesses::total;16288969;93753027;135213;2067871;2744088;133170;number of demand (read+write) accesses 
system.cpu24.icache.overall_accesses::cpu24.inst;16288969;93753027;135213;2067871;2744088;133170;number of overall (read+write) accesses 
system.cpu24.icache.overall_accesses::total;16288969;93753027;135213;2067871;2744088;133170;number of overall (read+write) accesses 
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;miss rate for ReadReq accesses 
system.cpu24.icache.ReadReq_miss_rate::total;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;miss rate for ReadReq accesses 
system.cpu24.icache.demand_miss_rate::cpu24.inst;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;miss rate for demand accesses 
system.cpu24.icache.demand_miss_rate::total;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;miss rate for demand accesses 
system.cpu24.icache.overall_miss_rate::cpu24.inst;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;miss rate for overall accesses 
system.cpu24.icache.overall_miss_rate::total;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;miss rate for overall accesses 
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst;107753.441423;99206.638812;102901.949541;104814.731061;109046.199858;102310.135135;average ReadReq miss latency 
system.cpu24.icache.ReadReq_avg_miss_latency::total;107753.441423;99206.638812;102901.949541;104814.731061;109046.199858;102310.135135;average ReadReq miss latency 
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst;107753.441423;99206.638812;102901.949541;104814.731061;109046.199858;102310.135135;average overall miss latency 
system.cpu24.icache.demand_avg_miss_latency::total;107753.441423;99206.638812;102901.949541;104814.731061;109046.199858;102310.135135;average overall miss latency 
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst;107753.441423;99206.638812;102901.949541;104814.731061;109046.199858;102310.135135;average overall miss latency 
system.cpu24.icache.overall_avg_miss_latency::total;107753.441423;99206.638812;102901.949541;104814.731061;109046.199858;102310.135135;average overall miss latency 
system.cpu24.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu24.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst;23900;502927;436;6191;7040;370;number of ReadReq MSHR misses 
system.cpu24.icache.ReadReq_mshr_misses::total;23900;502927;436;6191;7040;370;number of ReadReq MSHR misses 
system.cpu24.icache.demand_mshr_misses::cpu24.inst;23900;502927;436;6191;7040;370;number of demand (read+write) MSHR misses 
system.cpu24.icache.demand_mshr_misses::total;23900;502927;436;6191;7040;370;number of demand (read+write) MSHR misses 
system.cpu24.icache.overall_mshr_misses::cpu24.inst;23900;502927;436;6191;7040;370;number of overall MSHR misses 
system.cpu24.icache.overall_mshr_misses::total;23900;502927;436;6191;7040;370;number of overall MSHR misses 
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst;1952378750;36938959762;33607750;489084000;584239753;28350250;number of ReadReq MSHR miss cycles 
system.cpu24.icache.ReadReq_mshr_miss_latency::total;1952378750;36938959762;33607750;489084000;584239753;28350250;number of ReadReq MSHR miss cycles 
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst;1952378750;36938959762;33607750;489084000;584239753;28350250;number of demand (read+write) MSHR miss cycles 
system.cpu24.icache.demand_mshr_miss_latency::total;1952378750;36938959762;33607750;489084000;584239753;28350250;number of demand (read+write) MSHR miss cycles 
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst;1952378750;36938959762;33607750;489084000;584239753;28350250;number of overall MSHR miss cycles 
system.cpu24.icache.overall_mshr_miss_latency::total;1952378750;36938959762;33607750;489084000;584239753;28350250;number of overall MSHR miss cycles 
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;mshr miss rate for ReadReq accesses 
system.cpu24.icache.ReadReq_mshr_miss_rate::total;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;mshr miss rate for ReadReq accesses 
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;mshr miss rate for demand accesses 
system.cpu24.icache.demand_mshr_miss_rate::total;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;mshr miss rate for demand accesses 
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;mshr miss rate for overall accesses 
system.cpu24.icache.overall_mshr_miss_rate::total;0.001467;0.005364;0.003225;0.002994;0.002566;0.002778;mshr miss rate for overall accesses 
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst;81689.487448;73447.955194;77081.995413;78999.192376;82988.601278;76622.297297;average ReadReq mshr miss latency 
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total;81689.487448;73447.955194;77081.995413;78999.192376;82988.601278;76622.297297;average ReadReq mshr miss latency 
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst;81689.487448;73447.955194;77081.995413;78999.192376;82988.601278;76622.297297;average overall mshr miss latency 
system.cpu24.icache.demand_avg_mshr_miss_latency::total;81689.487448;73447.955194;77081.995413;78999.192376;82988.601278;76622.297297;average overall mshr miss latency 
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst;81689.487448;73447.955194;77081.995413;78999.192376;82988.601278;76622.297297;average overall mshr miss latency 
system.cpu24.icache.overall_avg_mshr_miss_latency::total;81689.487448;73447.955194;77081.995413;78999.192376;82988.601278;76622.297297;average overall mshr miss latency 
system.cpu24.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu24.dcache.tags.replacements;120384;1043160;518;18972;32826;1225;number of replacements 
system.cpu24.dcache.tags.tagsinuse;433.900144;792.398632;675.775656;625.615405;754.939501;791.488292;Cycle average of tags in use 
system.cpu24.dcache.tags.total_refs;1536809;26270450;40161;288801;4004545;164485;Total number of references to valid blocks. 
system.cpu24.dcache.tags.sampled_refs;120384;1043160;518;18972;32826;2002;Sample count of references to valid blocks. 
system.cpu24.dcache.tags.avg_refs;12.765891;25.183529;77.530888;15.222486;121.993085;82.160340;Average number of references to valid blocks. 
system.cpu24.dcache.tags.warmup_cycle;0;0;0;0;17404691750000;0;Cycle when the warmup percentage was hit. 
system.cpu24.dcache.tags.occ_blocks::cpu24.data;433.900144;792.398632;675.775656;625.615405;754.939501;791.488292;Average occupied blocks per requestor 
system.cpu24.dcache.tags.occ_percent::cpu24.data;0.423731;0.773827;0.659937;0.610953;0.737246;0.772938;Average percentage of cache occupancy 
system.cpu24.dcache.tags.occ_percent::total;0.423731;0.773827;0.659937;0.610953;0.737246;0.772938;Average percentage of cache occupancy 
system.cpu24.dcache.tags.occ_task_id_blocks::1024;583;677;651;610;788;777;Occupied blocks per task id 
system.cpu24.dcache.tags.age_task_id_blocks_1024::3;11;2;16;;7;47;Occupied blocks per task id 
system.cpu24.dcache.tags.age_task_id_blocks_1024::4;572;675;635;610;775;724;Occupied blocks per task id 
system.cpu24.dcache.tags.occ_task_id_percent::1024;0.569336;0.661133;0.635742;0.595703;0.769531;0.758789;Percentage of cache occupancy per task id 
system.cpu24.dcache.tags.tag_accesses;10168362;56038168;91078;1245911;1862092;85565;Number of tag accesses 
system.cpu24.dcache.tags.data_accesses;10168362;56038168;91078;1245911;1862092;85565;Number of data accesses 
system.cpu24.dcache.ReadReq_hits::cpu24.data;3321535;18870773;29135;420704;618018;31078;number of ReadReq hits 
system.cpu24.dcache.ReadReq_hits::total;3321535;18870773;29135;420704;618018;31078;number of ReadReq hits 
system.cpu24.dcache.WriteReq_hits::cpu24.data;1377924;6827603;13654;160344;237614;8543;number of WriteReq hits 
system.cpu24.dcache.WriteReq_hits::total;1377924;6827603;13654;160344;237614;8543;number of WriteReq hits 
system.cpu24.dcache.LoadLockedReq_hits::cpu24.data;40810;80553;439;2283;3978;254;number of LoadLockedReq hits 
system.cpu24.dcache.LoadLockedReq_hits::total;40810;80553;439;2283;3978;254;number of LoadLockedReq hits 
system.cpu24.dcache.StoreCondReq_hits::cpu24.data;14242;53958;176;1387;1505;82;number of StoreCondReq hits 
system.cpu24.dcache.StoreCondReq_hits::total;14242;53958;176;1387;1505;82;number of StoreCondReq hits 
system.cpu24.dcache.demand_hits::cpu24.data;4699459;25698376;42789;581048;855632;39621;number of demand (read+write) hits 
system.cpu24.dcache.demand_hits::total;4699459;25698376;42789;581048;855632;39621;number of demand (read+write) hits 
system.cpu24.dcache.overall_hits::cpu24.data;4699459;25698376;42789;581048;855632;39621;number of overall hits 
system.cpu24.dcache.overall_hits::total;4699459;25698376;42789;581048;855632;39621;number of overall hits 
system.cpu24.dcache.ReadReq_misses::cpu24.data;205682;1252123;1227;23360;33576;1789;number of ReadReq misses 
system.cpu24.dcache.ReadReq_misses::total;205682;1252123;1227;23360;33576;1789;number of ReadReq misses 
system.cpu24.dcache.WriteReq_misses::cpu24.data;10235;172943;157;1677;12071;69;number of WriteReq misses 
system.cpu24.dcache.WriteReq_misses::total;10235;172943;157;1677;12071;69;number of WriteReq misses 
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data;2235;35685;21;332;693;15;number of LoadLockedReq misses 
system.cpu24.dcache.LoadLockedReq_misses::total;2235;35685;21;332;693;15;number of LoadLockedReq misses 
system.cpu24.dcache.StoreCondReq_misses::cpu24.data;6542;56444;88;853;1195;36;number of StoreCondReq misses 
system.cpu24.dcache.StoreCondReq_misses::total;6542;56444;88;853;1195;36;number of StoreCondReq misses 
system.cpu24.dcache.demand_misses::cpu24.data;215917;1425066;1384;25037;45647;1858;number of demand (read+write) misses 
system.cpu24.dcache.demand_misses::total;215917;1425066;1384;25037;45647;1858;number of demand (read+write) misses 
system.cpu24.dcache.overall_misses::cpu24.data;215917;1425066;1384;25037;45647;1858;number of overall misses 
system.cpu24.dcache.overall_misses::total;215917;1425066;1384;25037;45647;1858;number of overall misses 
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data;16978837233;90249549961;89766177;2016145228;3157077780;155430687;number of ReadReq miss cycles 
system.cpu24.dcache.ReadReq_miss_latency::total;16978837233;90249549961;89766177;2016145228;3157077780;155430687;number of ReadReq miss cycles 
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data;621961953;11434104233;9938371;101209916;1247183437;5088208;number of WriteReq miss cycles 
system.cpu24.dcache.WriteReq_miss_latency::total;621961953;11434104233;9938371;101209916;1247183437;5088208;number of WriteReq miss cycles 
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data;184558412;2288810942;1548993;24639977;51199474;1133496;number of LoadLockedReq miss cycles 
system.cpu24.dcache.LoadLockedReq_miss_latency::total;184558412;2288810942;1548993;24639977;51199474;1133496;number of LoadLockedReq miss cycles 
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data;318999994;3404528097;4411938;48015550;64990575;1768983;number of StoreCondReq miss cycles 
system.cpu24.dcache.StoreCondReq_miss_latency::total;318999994;3404528097;4411938;48015550;64990575;1768983;number of StoreCondReq miss cycles 
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data;66252000;8744999;576000;1100999;7108000;380000;number of StoreCondFailReq miss cycles 
system.cpu24.dcache.StoreCondFailReq_miss_latency::total;66252000;8744999;576000;1100999;7108000;380000;number of StoreCondFailReq miss cycles 
system.cpu24.dcache.demand_miss_latency::cpu24.data;17600799186;101683654194;99704548;2117355144;4404261217;160518895;number of demand (read+write) miss cycles 
system.cpu24.dcache.demand_miss_latency::total;17600799186;101683654194;99704548;2117355144;4404261217;160518895;number of demand (read+write) miss cycles 
system.cpu24.dcache.overall_miss_latency::cpu24.data;17600799186;101683654194;99704548;2117355144;4404261217;160518895;number of overall miss cycles 
system.cpu24.dcache.overall_miss_latency::total;17600799186;101683654194;99704548;2117355144;4404261217;160518895;number of overall miss cycles 
system.cpu24.dcache.ReadReq_accesses::cpu24.data;3527217;20122896;30362;444064;651594;32867;number of ReadReq accesses(hits+misses) 
system.cpu24.dcache.ReadReq_accesses::total;3527217;20122896;30362;444064;651594;32867;number of ReadReq accesses(hits+misses) 
system.cpu24.dcache.WriteReq_accesses::cpu24.data;1388159;7000546;13811;162021;249685;8612;number of WriteReq accesses(hits+misses) 
system.cpu24.dcache.WriteReq_accesses::total;1388159;7000546;13811;162021;249685;8612;number of WriteReq accesses(hits+misses) 
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data;43045;116238;460;2615;4671;269;number of LoadLockedReq accesses(hits+misses) 
system.cpu24.dcache.LoadLockedReq_accesses::total;43045;116238;460;2615;4671;269;number of LoadLockedReq accesses(hits+misses) 
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data;20784;110402;264;2240;2700;118;number of StoreCondReq accesses(hits+misses) 
system.cpu24.dcache.StoreCondReq_accesses::total;20784;110402;264;2240;2700;118;number of StoreCondReq accesses(hits+misses) 
system.cpu24.dcache.demand_accesses::cpu24.data;4915376;27123442;44173;606085;901279;41479;number of demand (read+write) accesses 
system.cpu24.dcache.demand_accesses::total;4915376;27123442;44173;606085;901279;41479;number of demand (read+write) accesses 
system.cpu24.dcache.overall_accesses::cpu24.data;4915376;27123442;44173;606085;901279;41479;number of overall (read+write) accesses 
system.cpu24.dcache.overall_accesses::total;4915376;27123442;44173;606085;901279;41479;number of overall (read+write) accesses 
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data;0.058313;0.062224;0.040412;0.052605;0.051529;0.054431;miss rate for ReadReq accesses 
system.cpu24.dcache.ReadReq_miss_rate::total;0.058313;0.062224;0.040412;0.052605;0.051529;0.054431;miss rate for ReadReq accesses 
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data;0.007373;0.024704;0.011368;0.010351;0.048345;0.008012;miss rate for WriteReq accesses 
system.cpu24.dcache.WriteReq_miss_rate::total;0.007373;0.024704;0.011368;0.010351;0.048345;0.008012;miss rate for WriteReq accesses 
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data;0.051922;0.306999;0.045652;0.126960;0.148362;0.055762;miss rate for LoadLockedReq accesses 
system.cpu24.dcache.LoadLockedReq_miss_rate::total;0.051922;0.306999;0.045652;0.126960;0.148362;0.055762;miss rate for LoadLockedReq accesses 
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data;0.314761;0.511259;0.333333;0.380804;0.442593;0.305085;miss rate for StoreCondReq accesses 
system.cpu24.dcache.StoreCondReq_miss_rate::total;0.314761;0.511259;0.333333;0.380804;0.442593;0.305085;miss rate for StoreCondReq accesses 
system.cpu24.dcache.demand_miss_rate::cpu24.data;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;miss rate for demand accesses 
system.cpu24.dcache.demand_miss_rate::total;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;miss rate for demand accesses 
system.cpu24.dcache.overall_miss_rate::cpu24.data;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;miss rate for overall accesses 
system.cpu24.dcache.overall_miss_rate::total;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;miss rate for overall accesses 
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data;82548.969929;72077.224012;73159.068460;86307.586815;94027.810936;86881.323086;average ReadReq miss latency 
system.cpu24.dcache.ReadReq_avg_miss_latency::total;82548.969929;72077.224012;73159.068460;86307.586815;94027.810936;86881.323086;average ReadReq miss latency 
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data;60768.143918;66114.871565;63301.726115;60351.768634;103320.639301;73742.144928;average WriteReq miss latency 
system.cpu24.dcache.WriteReq_avg_miss_latency::total;60768.143918;66114.871565;63301.726115;60351.768634;103320.639301;73742.144928;average WriteReq miss latency 
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data;82576.470694;64139.300602;73761.571429;74216.798193;73880.914863;75566.400000;average LoadLockedReq miss latency 
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total;82576.470694;64139.300602;73761.571429;74216.798193;73880.914863;75566.400000;average LoadLockedReq miss latency 
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data;48761.845613;60316.917600;50135.659091;56290.211020;54385.418410;49138.416667;average StoreCondReq miss latency 
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total;48761.845613;60316.917600;50135.659091;56290.211020;54385.418410;49138.416667;average StoreCondReq miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data;81516.504888;71353.645511;72040.858382;84569.043576;96485.228317;86393.377287;average overall miss latency 
system.cpu24.dcache.demand_avg_miss_latency::total;81516.504888;71353.645511;72040.858382;84569.043576;96485.228317;86393.377287;average overall miss latency 
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data;81516.504888;71353.645511;72040.858382;84569.043576;96485.228317;86393.377287;average overall miss latency 
system.cpu24.dcache.overall_avg_miss_latency::total;81516.504888;71353.645511;72040.858382;84569.043576;96485.228317;86393.377287;average overall miss latency 
system.cpu24.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu24.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu24.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu24.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu24.dcache.writebacks::writebacks;2540;104952;37;492;9598;51;number of writebacks 
system.cpu24.dcache.writebacks::total;2540;104952;37;492;9598;51;number of writebacks 
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data;205682;1252123;1227;23360;33576;1789;number of ReadReq MSHR misses 
system.cpu24.dcache.ReadReq_mshr_misses::total;205682;1252123;1227;23360;33576;1789;number of ReadReq MSHR misses 
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data;10235;172943;157;1677;12071;69;number of WriteReq MSHR misses 
system.cpu24.dcache.WriteReq_mshr_misses::total;10235;172943;157;1677;12071;69;number of WriteReq MSHR misses 
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data;2235;35685;21;332;693;15;number of LoadLockedReq MSHR misses 
system.cpu24.dcache.LoadLockedReq_mshr_misses::total;2235;35685;21;332;693;15;number of LoadLockedReq MSHR misses 
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data;6540;56419;88;853;1192;36;number of StoreCondReq MSHR misses 
system.cpu24.dcache.StoreCondReq_mshr_misses::total;6540;56419;88;853;1192;36;number of StoreCondReq MSHR misses 
system.cpu24.dcache.demand_mshr_misses::cpu24.data;215917;1425066;1384;25037;45647;1858;number of demand (read+write) MSHR misses 
system.cpu24.dcache.demand_mshr_misses::total;215917;1425066;1384;25037;45647;1858;number of demand (read+write) MSHR misses 
system.cpu24.dcache.overall_mshr_misses::cpu24.data;215917;1425066;1384;25037;45647;1858;number of overall MSHR misses 
system.cpu24.dcache.overall_mshr_misses::total;215917;1425066;1384;25037;45647;1858;number of overall MSHR misses 
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data;11616301767;61226281039;57092823;1447307772;2288511220;109271313;number of ReadReq MSHR miss cycles 
system.cpu24.dcache.ReadReq_mshr_miss_latency::total;11616301767;61226281039;57092823;1447307772;2288511220;109271313;number of ReadReq MSHR miss cycles 
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data;304543047;6903074767;5048629;52569084;927030563;3018792;number of WriteReq MSHR miss cycles 
system.cpu24.dcache.WriteReq_mshr_miss_latency::total;304543047;6903074767;5048629;52569084;927030563;3018792;number of WriteReq MSHR miss cycles 
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data;127520588;1497277058;1017007;16984023;34971526;771504;number of LoadLockedReq MSHR miss cycles 
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total;127520588;1497277058;1017007;16984023;34971526;771504;number of LoadLockedReq MSHR miss cycles 
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data;152282006;2037807903;1996062;24789450;36222425;907017;number of StoreCondReq MSHR miss cycles 
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total;152282006;2037807903;1996062;24789450;36222425;907017;number of StoreCondReq MSHR miss cycles 
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data;48080000;6160001;400000;760001;5150000;270000;number of StoreCondFailReq MSHR miss cycles 
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total;48080000;6160001;400000;760001;5150000;270000;number of StoreCondFailReq MSHR miss cycles 
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data;11920844814;68129355806;62141452;1499876856;3215541783;112290105;number of demand (read+write) MSHR miss cycles 
system.cpu24.dcache.demand_mshr_miss_latency::total;11920844814;68129355806;62141452;1499876856;3215541783;112290105;number of demand (read+write) MSHR miss cycles 
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data;11920844814;68129355806;62141452;1499876856;3215541783;112290105;number of overall MSHR miss cycles 
system.cpu24.dcache.overall_mshr_miss_latency::total;11920844814;68129355806;62141452;1499876856;3215541783;112290105;number of overall MSHR miss cycles 
system.cpu24.dcache.ReadReq_mshr_uncacheable_latency::cpu24.data;21134000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu24.dcache.ReadReq_mshr_uncacheable_latency::total;21134000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu24.dcache.WriteReq_mshr_uncacheable_latency::cpu24.data;3814203000;6741941000;45664000;320181000;293385000;15687000;number of WriteReq MSHR uncacheable cycles 
system.cpu24.dcache.WriteReq_mshr_uncacheable_latency::total;3814203000;6741941000;45664000;320181000;293385000;15687000;number of WriteReq MSHR uncacheable cycles 
system.cpu24.dcache.overall_mshr_uncacheable_latency::cpu24.data;3835337000;6741941000;45664000;320181000;293385000;15687000;number of overall MSHR uncacheable cycles 
system.cpu24.dcache.overall_mshr_uncacheable_latency::total;3835337000;6741941000;45664000;320181000;293385000;15687000;number of overall MSHR uncacheable cycles 
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data;0.058313;0.062224;0.040412;0.052605;0.051529;0.054431;mshr miss rate for ReadReq accesses 
system.cpu24.dcache.ReadReq_mshr_miss_rate::total;0.058313;0.062224;0.040412;0.052605;0.051529;0.054431;mshr miss rate for ReadReq accesses 
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data;0.007373;0.024704;0.011368;0.010351;0.048345;0.008012;mshr miss rate for WriteReq accesses 
system.cpu24.dcache.WriteReq_mshr_miss_rate::total;0.007373;0.024704;0.011368;0.010351;0.048345;0.008012;mshr miss rate for WriteReq accesses 
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data;0.051922;0.306999;0.045652;0.126960;0.148362;0.055762;mshr miss rate for LoadLockedReq accesses 
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total;0.051922;0.306999;0.045652;0.126960;0.148362;0.055762;mshr miss rate for LoadLockedReq accesses 
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data;0.314665;0.511032;0.333333;0.380804;0.441481;0.305085;mshr miss rate for StoreCondReq accesses 
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total;0.314665;0.511032;0.333333;0.380804;0.441481;0.305085;mshr miss rate for StoreCondReq accesses 
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;mshr miss rate for demand accesses 
system.cpu24.dcache.demand_mshr_miss_rate::total;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;mshr miss rate for demand accesses 
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;mshr miss rate for overall accesses 
system.cpu24.dcache.overall_mshr_miss_rate::total;0.043927;0.052540;0.031331;0.041309;0.050647;0.044794;mshr miss rate for overall accesses 
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data;56476.997341;48897.976508;46530.418093;61956.668322;68159.138075;61079.548910;average ReadReq mshr miss latency 
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total;56476.997341;48897.976508;46530.418093;61956.668322;68159.138075;61079.548910;average ReadReq mshr miss latency 
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data;29755.060772;39915.317573;32156.872611;31347.098390;76798.157816;43750.608696;average WriteReq mshr miss latency 
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total;29755.060772;39915.317573;32156.872611;31347.098390;76798.157816;43750.608696;average WriteReq mshr miss latency 
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data;57056.191499;41958.163318;48428.904762;51156.695783;50463.962482;51433.600000;average LoadLockedReq mshr miss latency 
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57056.191499;41958.163318;48428.904762;51156.695783;50463.962482;51433.600000;average LoadLockedReq mshr miss latency 
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data;23284.710398;36119.177990;22682.522727;29061.488863;30387.940436;25194.916667;average StoreCondReq mshr miss latency 
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total;23284.710398;36119.177990;22682.522727;29061.488863;30387.940436;25194.916667;average StoreCondReq mshr miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data;55210.311434;47807.859991;44899.893064;59906.412749;70443.660766;60436.009150;average overall mshr miss latency 
system.cpu24.dcache.demand_avg_mshr_miss_latency::total;55210.311434;47807.859991;44899.893064;59906.412749;70443.660766;60436.009150;average overall mshr miss latency 
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data;55210.311434;47807.859991;44899.893064;59906.412749;70443.660766;60436.009150;average overall mshr miss latency 
system.cpu24.dcache.overall_avg_mshr_miss_latency::total;55210.311434;47807.859991;44899.893064;59906.412749;70443.660766;60436.009150;average overall mshr miss latency 
system.cpu24.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu24.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu24.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu24.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu24.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu24.dcache.overall_avg_mshr_uncacheable_latency::cpu24.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu24.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu24.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu25.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu25.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu25.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu25.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu25.dtb.read_hits;3564670;9353138;68252;500023;479501;31647;DTB read hits 
system.cpu25.dtb.read_misses;0;0;0;21;0;0;DTB read misses 
system.cpu25.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu25.dtb.read_accesses;0;0;0;37231;0;0;DTB read accesses 
system.cpu25.dtb.write_hits;1434435;3323168;24626;195418;164760;8935;DTB write hits 
system.cpu25.dtb.write_misses;0;0;0;5;0;0;DTB write misses 
system.cpu25.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu25.dtb.write_accesses;0;0;0;17798;0;0;DTB write accesses 
system.cpu25.dtb.data_hits;4999105;12676306;92878;695441;644261;40582;DTB hits 
system.cpu25.dtb.data_misses;0;0;0;26;0;0;DTB misses 
system.cpu25.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu25.dtb.data_accesses;0;0;0;55029;0;0;DTB accesses 
system.cpu25.itb.fetch_hits;1261605;2182500;15556;326740;103194;5673;ITB hits 
system.cpu25.itb.fetch_misses;0;0;0;10;0;0;ITB misses 
system.cpu25.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu25.itb.fetch_accesses;1261605;2182500;15556;326750;103194;5673;ITB accesses 
system.cpu25.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu25.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu25.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu25.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu25.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu25.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu25.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu25.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu25.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu25.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu25.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu25.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu25.numCycles;644632503;1014355489;7031242;49902346;44531381;2441653;number of cpu cycles simulated 
system.cpu25.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu25.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu25.committedInsts;16272323;44545243;328103;2372020;2272654;130519;Number of instructions committed 
system.cpu25.committedOps;16272323;44545243;328103;2372020;2272654;130519;Number of ops (including micro ops) committed 
system.cpu25.num_int_alu_accesses;15750938;43482670;320171;2277356;2219903;127545;Number of integer alu accesses 
system.cpu25.num_fp_alu_accesses;1746;2010;134;92588;134;134;Number of float alu accesses 
system.cpu25.num_func_calls;624079;1646340;12240;81757;79540;4324;number of times a function call or return occured 
system.cpu25.num_conditional_control_insts;1590804;4512394;32197;239192;261184;19090;number of instructions that are conditional controls 
system.cpu25.num_int_insts;15750938;43482670;320171;2277356;2219903;127545;number of integer instructions 
system.cpu25.num_fp_insts;1746;2010;134;92588;134;134;number of float instructions 
system.cpu25.num_int_register_reads;21569941;60512583;445997;3253305;3092639;171348;number of times the integer registers were read 
system.cpu25.num_int_register_writes;12552793;35030395;258798;1776820;1765176;98033;number of times the integer registers were written 
system.cpu25.num_fp_register_reads;890;990;66;88685;66;66;number of times the floating registers were read 
system.cpu25.num_fp_register_writes;896;1020;68;72370;68;68;number of times the floating registers were written 
system.cpu25.num_mem_refs;5005362;12687020;92968;696725;644803;40624;number of memory refs 
system.cpu25.num_load_insts;3564804;9353288;68262;500439;479511;31657;Number of load instructions 
system.cpu25.num_store_insts;1440558;3333732;24706;196286;165292;8967;Number of store instructions 
system.cpu25.num_idle_cycles;599984992.853956;895060410.982879;6140549.831839;43455589.483512;38398738.746003;2087216.127848;Number of idle cycles 
system.cpu25.num_busy_cycles;44647510.146043;119295078.017121;890692.168161;6446756.516488;6132642.253997;354436.872152;Number of busy cycles 
system.cpu25.not_idle_fraction;0.069260;0.117607;0.126676;0.129187;0.137715;0.145163;Percentage of non-idle cycles 
system.cpu25.idle_fraction;0.930740;0.882393;0.873324;0.870813;0.862285;0.854837;Percentage of idle cycles 
system.cpu25.Branches;2523931;6855975;49745;355680;375466;25402;Number of branches fetched 
system.cpu25.op_class::No_OpClass;55347;104020;717;9072;5141;260;Class of executed instruction 
system.cpu25.op_class::IntAlu;10676291;30760151;227227;1573852;1575236;87000;Class of executed instruction 
system.cpu25.op_class::IntMult;63439;183707;1355;8805;8855;463;Class of executed instruction 
system.cpu25.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatAdd;88;60;4;18689;4;4;Class of executed instruction 
system.cpu25.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::FloatCvt;0;0;0;837;0;0;Class of executed instruction 
system.cpu25.op_class::FloatMult;0;0;0;15872;0;0;Class of executed instruction 
system.cpu25.op_class::FloatDiv;8;0;0;780;0;0;Class of executed instruction 
system.cpu25.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::MemRead;3606726;9420869;68790;505443;483441;31877;Class of executed instruction 
system.cpu25.op_class::MemWrite;1440573;3333762;24708;196342;165295;8969;Class of executed instruction 
system.cpu25.op_class::IprAccess;429851;742674;5302;42354;34682;1946;Class of executed instruction 
system.cpu25.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu25.op_class::total;16272323;44545243;328103;2372046;2272654;130519;Class of executed instruction 
system.cpu25.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu25.kern.inst.quiesce;9242;10461;73;577;521;25;number of quiesce instructions executed 
system.cpu25.kern.inst.hwrei;105731;183180;1300;9909;8410;475;number of hwrei instructions executed 
system.cpu25.kern.ipl_count::0;23971;42035;297;2427;1918;110;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::22;5956;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::30;87;87;2;103;71;1;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::31;63762;109518;783;5599;5037;287;number of times we switched to this ipl 
system.cpu25.kern.ipl_count::total;93776;162027;1154;8640;7482;423;number of times we switched to this ipl 
system.cpu25.kern.ipl_good::0;23971;42035;297;2427;1918;110;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::22;5956;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::30;87;87;2;103;71;1;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::31;23884;41948;295;2324;1849;109;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_good::total;53898;94457;666;5365;4294;245;number of times we switched to this ipl from a different ipl 
system.cpu25.kern.ipl_ticks::0;5618629590000;9770276630000;67500390000;463492580000;427042420000;22713880000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::22;20625750000;35043470000;250370000;1774640000;1559550000;87270000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::30;867440000;863160000;20270000;926570000;696650000;10080000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::31;806201970000;337371630000;2541390000;32829670000;16015190000;1605300000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_ticks::total;6446324750000;10143554890000;70312420000;499023460000;445313810000;24416530000;number of cycles we spent at this ipl 
system.cpu25.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::31;0.374580;0.383024;0.376756;0.415074;0.367084;0.379791;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.ipl_used::total;0.574753;0.582971;0.577123;0.620949;0.573911;0.579196;fraction of swpipl calls that actually changed the ipl 
system.cpu25.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::swpctx;26;30;2;77;2;2;number of callpals executed 
system.cpu25.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu25.kern.callpal::swpipl;81689;141079;1006;7306;6430;371;number of callpals executed 
system.cpu25.kern.callpal::rdps;11913;21123;144;1030;926;50;number of callpals executed 
system.cpu25.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu25.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu25.kern.callpal::rti;6043;10474;74;720;526;26;number of callpals executed 
system.cpu25.kern.callpal::rdunique;1;;;2;;;number of callpals executed 
system.cpu25.kern.callpal::total;99686;172706;1226;9259;7884;449;number of callpals executed 
system.cpu25.kern.mode_switch::kernel;6071;10504;76;797;528;28;number of protection mode switches 
system.cpu25.kern.mode_switch::user;0;0;0;111;0;0;number of protection mode switches 
system.cpu25.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu25.kern.mode_switch_good::kernel;0;0;0;0.139272;0;0;fraction of useful protection mode switches 
system.cpu25.kern.mode_switch_good::user;nan;nan;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu25.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu25.kern.mode_switch_good::total;0;0;0;0.244493;0;0;fraction of useful protection mode switches 
system.cpu25.kern.mode_ticks::kernel;0;0;0;17049020960000;0;0;number of ticks spent at the given mode 
system.cpu25.kern.mode_ticks::user;0;0;0;5201710000;0;0;number of ticks spent at the given mode 
system.cpu25.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu25.kern.swap_context;27;30;2;77;2;2;number of times the context was actually changed 
system.cpu25.icache.tags.replacements;23437;81331;639;8107;3712;304;number of replacements 
system.cpu25.icache.tags.tagsinuse;388.873048;451.657381;454;472.426533;489;489;Cycle average of tags in use 
system.cpu25.icache.tags.total_refs;8325844;29342147;2899233;10820809;1173292;13241489;Total number of references to valid blocks. 
system.cpu25.icache.tags.sampled_refs;23437;81331;639;8107;3712;793;Sample count of references to valid blocks. 
system.cpu25.icache.tags.avg_refs;355.243589;360.774453;4537.140845;1334.748859;316.080819;16697.968474;Average number of references to valid blocks. 
system.cpu25.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu25.icache.tags.occ_blocks::cpu25.inst;388.873048;451.657381;454;472.426533;489;489;Average occupied blocks per requestor 
system.cpu25.icache.tags.occ_percent::cpu25.inst;0.759518;0.882143;0.886719;0.922708;0.955078;0.955078;Average percentage of cache occupancy 
system.cpu25.icache.tags.occ_percent::total;0.759518;0.882143;0.886719;0.922708;0.955078;0.955078;Average percentage of cache occupancy 
system.cpu25.icache.tags.occ_task_id_blocks::1024;442;454;454;489;489;489;Occupied blocks per task id 
system.cpu25.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;50;Occupied blocks per task id 
system.cpu25.icache.tags.age_task_id_blocks_1024::3;15;13;12;12;5;59;Occupied blocks per task id 
system.cpu25.icache.tags.age_task_id_blocks_1024::4;425;439;440;475;475;380;Occupied blocks per task id 
system.cpu25.icache.tags.occ_task_id_percent::1024;0.863281;0.886719;0.886719;0.955078;0.955078;0.955078;Percentage of cache occupancy per task id 
system.cpu25.icache.tags.tag_accesses;32568532;89171829;656845;4752234;4549020;261342;Number of tag accesses 
system.cpu25.icache.tags.data_accesses;32568532;89171829;656845;4752234;4549020;261342;Number of data accesses 
system.cpu25.icache.ReadReq_hits::cpu25.inst;16248437;44463900;327464;2363904;2268942;130215;number of ReadReq hits 
system.cpu25.icache.ReadReq_hits::total;16248437;44463900;327464;2363904;2268942;130215;number of ReadReq hits 
system.cpu25.icache.demand_hits::cpu25.inst;16248437;44463900;327464;2363904;2268942;130215;number of demand (read+write) hits 
system.cpu25.icache.demand_hits::total;16248437;44463900;327464;2363904;2268942;130215;number of demand (read+write) hits 
system.cpu25.icache.overall_hits::cpu25.inst;16248437;44463900;327464;2363904;2268942;130215;number of overall hits 
system.cpu25.icache.overall_hits::total;16248437;44463900;327464;2363904;2268942;130215;number of overall hits 
system.cpu25.icache.ReadReq_misses::cpu25.inst;23886;81343;639;8142;3712;304;number of ReadReq misses 
system.cpu25.icache.ReadReq_misses::total;23886;81343;639;8142;3712;304;number of ReadReq misses 
system.cpu25.icache.demand_misses::cpu25.inst;23886;81343;639;8142;3712;304;number of demand (read+write) misses 
system.cpu25.icache.demand_misses::total;23886;81343;639;8142;3712;304;number of demand (read+write) misses 
system.cpu25.icache.overall_misses::cpu25.inst;23886;81343;639;8142;3712;304;number of overall misses 
system.cpu25.icache.overall_misses::total;23886;81343;639;8142;3712;304;number of overall misses 
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst;2564328500;8628732999;67835250;843873000;414155998;31089500;number of ReadReq miss cycles 
system.cpu25.icache.ReadReq_miss_latency::total;2564328500;8628732999;67835250;843873000;414155998;31089500;number of ReadReq miss cycles 
system.cpu25.icache.demand_miss_latency::cpu25.inst;2564328500;8628732999;67835250;843873000;414155998;31089500;number of demand (read+write) miss cycles 
system.cpu25.icache.demand_miss_latency::total;2564328500;8628732999;67835250;843873000;414155998;31089500;number of demand (read+write) miss cycles 
system.cpu25.icache.overall_miss_latency::cpu25.inst;2564328500;8628732999;67835250;843873000;414155998;31089500;number of overall miss cycles 
system.cpu25.icache.overall_miss_latency::total;2564328500;8628732999;67835250;843873000;414155998;31089500;number of overall miss cycles 
system.cpu25.icache.ReadReq_accesses::cpu25.inst;16272323;44545243;328103;2372046;2272654;130519;number of ReadReq accesses(hits+misses) 
system.cpu25.icache.ReadReq_accesses::total;16272323;44545243;328103;2372046;2272654;130519;number of ReadReq accesses(hits+misses) 
system.cpu25.icache.demand_accesses::cpu25.inst;16272323;44545243;328103;2372046;2272654;130519;number of demand (read+write) accesses 
system.cpu25.icache.demand_accesses::total;16272323;44545243;328103;2372046;2272654;130519;number of demand (read+write) accesses 
system.cpu25.icache.overall_accesses::cpu25.inst;16272323;44545243;328103;2372046;2272654;130519;number of overall (read+write) accesses 
system.cpu25.icache.overall_accesses::total;16272323;44545243;328103;2372046;2272654;130519;number of overall (read+write) accesses 
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;miss rate for ReadReq accesses 
system.cpu25.icache.ReadReq_miss_rate::total;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;miss rate for ReadReq accesses 
system.cpu25.icache.demand_miss_rate::cpu25.inst;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;miss rate for demand accesses 
system.cpu25.icache.demand_miss_rate::total;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;miss rate for demand accesses 
system.cpu25.icache.overall_miss_rate::cpu25.inst;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;miss rate for overall accesses 
system.cpu25.icache.overall_miss_rate::total;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;miss rate for overall accesses 
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst;107356.966424;106078.371821;106158.450704;103644.436256;111572.197737;102268.092105;average ReadReq miss latency 
system.cpu25.icache.ReadReq_avg_miss_latency::total;107356.966424;106078.371821;106158.450704;103644.436256;111572.197737;102268.092105;average ReadReq miss latency 
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst;107356.966424;106078.371821;106158.450704;103644.436256;111572.197737;102268.092105;average overall miss latency 
system.cpu25.icache.demand_avg_miss_latency::total;107356.966424;106078.371821;106158.450704;103644.436256;111572.197737;102268.092105;average overall miss latency 
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst;107356.966424;106078.371821;106158.450704;103644.436256;111572.197737;102268.092105;average overall miss latency 
system.cpu25.icache.overall_avg_miss_latency::total;107356.966424;106078.371821;106158.450704;103644.436256;111572.197737;102268.092105;average overall miss latency 
system.cpu25.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu25.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst;23886;81343;639;8142;3712;304;number of ReadReq MSHR misses 
system.cpu25.icache.ReadReq_mshr_misses::total;23886;81343;639;8142;3712;304;number of ReadReq MSHR misses 
system.cpu25.icache.demand_mshr_misses::cpu25.inst;23886;81343;639;8142;3712;304;number of demand (read+write) MSHR misses 
system.cpu25.icache.demand_mshr_misses::total;23886;81343;639;8142;3712;304;number of demand (read+write) MSHR misses 
system.cpu25.icache.overall_mshr_misses::cpu25.inst;23886;81343;639;8142;3712;304;number of overall MSHR misses 
system.cpu25.icache.overall_mshr_misses::total;23886;81343;639;8142;3712;304;number of overall MSHR misses 
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst;1928221500;6533955001;51363750;633027000;317571002;23197500;number of ReadReq MSHR miss cycles 
system.cpu25.icache.ReadReq_mshr_miss_latency::total;1928221500;6533955001;51363750;633027000;317571002;23197500;number of ReadReq MSHR miss cycles 
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst;1928221500;6533955001;51363750;633027000;317571002;23197500;number of demand (read+write) MSHR miss cycles 
system.cpu25.icache.demand_mshr_miss_latency::total;1928221500;6533955001;51363750;633027000;317571002;23197500;number of demand (read+write) MSHR miss cycles 
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst;1928221500;6533955001;51363750;633027000;317571002;23197500;number of overall MSHR miss cycles 
system.cpu25.icache.overall_mshr_miss_latency::total;1928221500;6533955001;51363750;633027000;317571002;23197500;number of overall MSHR miss cycles 
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;mshr miss rate for ReadReq accesses 
system.cpu25.icache.ReadReq_mshr_miss_rate::total;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;mshr miss rate for ReadReq accesses 
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;mshr miss rate for demand accesses 
system.cpu25.icache.demand_mshr_miss_rate::total;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;mshr miss rate for demand accesses 
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;mshr miss rate for overall accesses 
system.cpu25.icache.overall_mshr_miss_rate::total;0.001468;0.001826;0.001948;0.003432;0.001633;0.002329;mshr miss rate for overall accesses 
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst;80726.011052;80325.965369;80381.455399;77748.341931;85552.532866;76307.565789;average ReadReq mshr miss latency 
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total;80726.011052;80325.965369;80381.455399;77748.341931;85552.532866;76307.565789;average ReadReq mshr miss latency 
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst;80726.011052;80325.965369;80381.455399;77748.341931;85552.532866;76307.565789;average overall mshr miss latency 
system.cpu25.icache.demand_avg_mshr_miss_latency::total;80726.011052;80325.965369;80381.455399;77748.341931;85552.532866;76307.565789;average overall mshr miss latency 
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst;80726.011052;80325.965369;80381.455399;77748.341931;85552.532866;76307.565789;average overall mshr miss latency 
system.cpu25.icache.overall_avg_mshr_miss_latency::total;80726.011052;80325.965369;80381.455399;77748.341931;85552.532866;76307.565789;average overall mshr miss latency 
system.cpu25.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu25.dcache.tags.replacements;120284;448394;3511;20508;21834;1209;number of replacements 
system.cpu25.dcache.tags.tagsinuse;447.221049;649.959846;609.624091;691.165784;626.166173;646.294551;Cycle average of tags in use 
system.cpu25.dcache.tags.total_refs;927245;3440092;18405;3991960;329603;9497427;Total number of references to valid blocks. 
system.cpu25.dcache.tags.sampled_refs;120284;448394;3511;20508;21834;1863;Sample count of references to valid blocks. 
system.cpu25.dcache.tags.avg_refs;7.708798;7.672030;5.242096;194.653794;15.095860;5097.921095;Average number of references to valid blocks. 
system.cpu25.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu25.dcache.tags.occ_blocks::cpu25.data;447.221049;649.959846;609.624091;691.165784;626.166173;646.294551;Average occupied blocks per requestor 
system.cpu25.dcache.tags.occ_percent::cpu25.data;0.436739;0.634726;0.595336;0.674967;0.611490;0.631147;Average percentage of cache occupancy 
system.cpu25.dcache.tags.occ_percent::total;0.436739;0.634726;0.595336;0.674967;0.611490;0.631147;Average percentage of cache occupancy 
system.cpu25.dcache.tags.occ_task_id_blocks::1024;606;607;605;738;642;654;Occupied blocks per task id 
system.cpu25.dcache.tags.age_task_id_blocks_1024::3;11;13;9;12;4;19;Occupied blocks per task id 
system.cpu25.dcache.tags.age_task_id_blocks_1024::4;595;594;596;726;632;623;Occupied blocks per task id 
system.cpu25.dcache.tags.occ_task_id_percent::1024;0.591797;0.592773;0.590820;0.720703;0.626953;0.638672;Percentage of cache occupancy per task id 
system.cpu25.dcache.tags.tag_accesses;10154701;25866065;189851;1416627;1315391;82708;Number of tag accesses 
system.cpu25.dcache.tags.data_accesses;10154701;25866065;189851;1416627;1315391;82708;Number of data accesses 
system.cpu25.dcache.ReadReq_hits::cpu25.data;3317926;8786391;63388;471674;446102;29470;number of ReadReq hits 
system.cpu25.dcache.ReadReq_hits::total;3317926;8786391;63388;471674;446102;29470;number of ReadReq hits 
system.cpu25.dcache.WriteReq_hits::cpu25.data;1377438;3246936;23970;189767;159071;8563;number of WriteReq hits 
system.cpu25.dcache.WriteReq_hits::total;1377438;3246936;23970;189767;159071;8563;number of WriteReq hits 
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data;39932;34099;393;2530;3222;289;number of LoadLockedReq hits 
system.cpu25.dcache.LoadLockedReq_hits::total;39932;34099;393;2530;3222;289;number of LoadLockedReq hits 
system.cpu25.dcache.StoreCondReq_hits::cpu25.data;14264;21223;175;1542;1120;82;number of StoreCondReq hits 
system.cpu25.dcache.StoreCondReq_hits::total;14264;21223;175;1542;1120;82;number of StoreCondReq hits 
system.cpu25.dcache.demand_hits::cpu25.data;4695364;12033327;87358;661441;605173;38033;number of demand (read+write) hits 
system.cpu25.dcache.demand_hits::total;4695364;12033327;87358;661441;605173;38033;number of demand (read+write) hits 
system.cpu25.dcache.overall_hits::cpu25.data;4695364;12033327;87358;661441;605173;38033;number of overall hits 
system.cpu25.dcache.overall_hits::total;4695364;12033327;87358;661441;605173;38033;number of overall hits 
system.cpu25.dcache.ReadReq_misses::cpu25.data;204628;530915;4451;25727;29890;1884;number of ReadReq misses 
system.cpu25.dcache.ReadReq_misses::total;204628;530915;4451;25727;29890;1884;number of ReadReq misses 
system.cpu25.dcache.WriteReq_misses::cpu25.data;10085;30217;170;2203;1724;54;number of WriteReq misses 
system.cpu25.dcache.WriteReq_misses::total;10085;30217;170;2203;1724;54;number of WriteReq misses 
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data;2223;1883;30;487;297;14;number of LoadLockedReq misses 
system.cpu25.dcache.LoadLockedReq_misses::total;2223;1883;30;487;297;14;number of LoadLockedReq misses 
system.cpu25.dcache.StoreCondReq_misses::cpu25.data;6475;11580;85;1026;762;37;number of StoreCondReq misses 
system.cpu25.dcache.StoreCondReq_misses::total;6475;11580;85;1026;762;37;number of StoreCondReq misses 
system.cpu25.dcache.demand_misses::cpu25.data;214713;561132;4621;27930;31614;1938;number of demand (read+write) misses 
system.cpu25.dcache.demand_misses::total;214713;561132;4621;27930;31614;1938;number of demand (read+write) misses 
system.cpu25.dcache.overall_misses::cpu25.data;214713;561132;4621;27930;31614;1938;number of overall misses 
system.cpu25.dcache.overall_misses::total;214713;561132;4621;27930;31614;1938;number of overall misses 
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data;16841865623;39921634596;394444266;2183381220;2614883023;166260705;number of ReadReq miss cycles 
system.cpu25.dcache.ReadReq_miss_latency::total;16841865623;39921634596;394444266;2183381220;2614883023;166260705;number of ReadReq miss cycles 
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data;606252526;1779634670;10530120;136119013;111583325;3397714;number of WriteReq miss cycles 
system.cpu25.dcache.WriteReq_miss_latency::total;606252526;1779634670;10530120;136119013;111583325;3397714;number of WriteReq miss cycles 
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data;189104138;211470423;3121741;33784979;24879280;1153994;number of LoadLockedReq miss cycles 
system.cpu25.dcache.LoadLockedReq_miss_latency::total;189104138;211470423;3121741;33784979;24879280;1153994;number of LoadLockedReq miss cycles 
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data;317241033;603935333;4349938;58811548;39766577;1582983;number of StoreCondReq miss cycles 
system.cpu25.dcache.StoreCondReq_miss_latency::total;317241033;603935333;4349938;58811548;39766577;1582983;number of StoreCondReq miss cycles 
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data;62274997;22884999;432000;1152000;4820000;648000;number of StoreCondFailReq miss cycles 
system.cpu25.dcache.StoreCondFailReq_miss_latency::total;62274997;22884999;432000;1152000;4820000;648000;number of StoreCondFailReq miss cycles 
system.cpu25.dcache.demand_miss_latency::cpu25.data;17448118149;41701269266;404974386;2319500233;2726466348;169658419;number of demand (read+write) miss cycles 
system.cpu25.dcache.demand_miss_latency::total;17448118149;41701269266;404974386;2319500233;2726466348;169658419;number of demand (read+write) miss cycles 
system.cpu25.dcache.overall_miss_latency::cpu25.data;17448118149;41701269266;404974386;2319500233;2726466348;169658419;number of overall miss cycles 
system.cpu25.dcache.overall_miss_latency::total;17448118149;41701269266;404974386;2319500233;2726466348;169658419;number of overall miss cycles 
system.cpu25.dcache.ReadReq_accesses::cpu25.data;3522554;9317306;67839;497401;475992;31354;number of ReadReq accesses(hits+misses) 
system.cpu25.dcache.ReadReq_accesses::total;3522554;9317306;67839;497401;475992;31354;number of ReadReq accesses(hits+misses) 
system.cpu25.dcache.WriteReq_accesses::cpu25.data;1387523;3277153;24140;191970;160795;8617;number of WriteReq accesses(hits+misses) 
system.cpu25.dcache.WriteReq_accesses::total;1387523;3277153;24140;191970;160795;8617;number of WriteReq accesses(hits+misses) 
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data;42155;35982;423;3017;3519;303;number of LoadLockedReq accesses(hits+misses) 
system.cpu25.dcache.LoadLockedReq_accesses::total;42155;35982;423;3017;3519;303;number of LoadLockedReq accesses(hits+misses) 
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data;20739;32803;260;2568;1882;119;number of StoreCondReq accesses(hits+misses) 
system.cpu25.dcache.StoreCondReq_accesses::total;20739;32803;260;2568;1882;119;number of StoreCondReq accesses(hits+misses) 
system.cpu25.dcache.demand_accesses::cpu25.data;4910077;12594459;91979;689371;636787;39971;number of demand (read+write) accesses 
system.cpu25.dcache.demand_accesses::total;4910077;12594459;91979;689371;636787;39971;number of demand (read+write) accesses 
system.cpu25.dcache.overall_accesses::cpu25.data;4910077;12594459;91979;689371;636787;39971;number of overall (read+write) accesses 
system.cpu25.dcache.overall_accesses::total;4910077;12594459;91979;689371;636787;39971;number of overall (read+write) accesses 
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data;0.058091;0.056982;0.065611;0.051723;0.062795;0.060088;miss rate for ReadReq accesses 
system.cpu25.dcache.ReadReq_miss_rate::total;0.058091;0.056982;0.065611;0.051723;0.062795;0.060088;miss rate for ReadReq accesses 
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data;0.007268;0.009221;0.007042;0.011476;0.010722;0.006267;miss rate for WriteReq accesses 
system.cpu25.dcache.WriteReq_miss_rate::total;0.007268;0.009221;0.007042;0.011476;0.010722;0.006267;miss rate for WriteReq accesses 
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data;0.052734;0.052332;0.070922;0.161419;0.084399;0.046205;miss rate for LoadLockedReq accesses 
system.cpu25.dcache.LoadLockedReq_miss_rate::total;0.052734;0.052332;0.070922;0.161419;0.084399;0.046205;miss rate for LoadLockedReq accesses 
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data;0.312214;0.353016;0.326923;0.399533;0.404888;0.310924;miss rate for StoreCondReq accesses 
system.cpu25.dcache.StoreCondReq_miss_rate::total;0.312214;0.353016;0.326923;0.399533;0.404888;0.310924;miss rate for StoreCondReq accesses 
system.cpu25.dcache.demand_miss_rate::cpu25.data;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;miss rate for demand accesses 
system.cpu25.dcache.demand_miss_rate::total;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;miss rate for demand accesses 
system.cpu25.dcache.overall_miss_rate::cpu25.data;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;miss rate for overall accesses 
system.cpu25.dcache.overall_miss_rate::total;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;miss rate for overall accesses 
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data;82304.795155;75194.022764;88619.246461;84867.307498;87483.540415;88248.781847;average ReadReq miss latency 
system.cpu25.dcache.ReadReq_avg_miss_latency::total;82304.795155;75194.022764;88619.246461;84867.307498;87483.540415;88248.781847;average ReadReq miss latency 
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data;60114.281210;58895.147434;61941.882353;61788.022242;64723.506381;62920.629630;average WriteReq miss latency 
system.cpu25.dcache.WriteReq_avg_miss_latency::total;60114.281210;58895.147434;61941.882353;61788.022242;64723.506381;62920.629630;average WriteReq miss latency 
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data;85067.088619;112305.057355;104058.033333;69373.673511;83768.619529;82428.142857;average LoadLockedReq miss latency 
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total;85067.088619;112305.057355;104058.033333;69373.673511;83768.619529;82428.142857;average LoadLockedReq miss latency 
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data;48994.754131;52153.310276;51175.741176;57321.196881;52187.108924;42783.324324;average StoreCondReq miss latency 
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total;48994.754131;52153.310276;51175.741176;57321.196881;52187.108924;42783.324324;average StoreCondReq miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data;81262.513909;74316.327114;87637.824280;83046.911314;86242.371987;87543.043860;average overall miss latency 
system.cpu25.dcache.demand_avg_miss_latency::total;81262.513909;74316.327114;87637.824280;83046.911314;86242.371987;87543.043860;average overall miss latency 
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data;81262.513909;74316.327114;87637.824280;83046.911314;86242.371987;87543.043860;average overall miss latency 
system.cpu25.dcache.overall_avg_miss_latency::total;81262.513909;74316.327114;87637.824280;83046.911314;86242.371987;87543.043860;average overall miss latency 
system.cpu25.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu25.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu25.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu25.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu25.dcache.writebacks::writebacks;2349;8729;67;724;591;28;number of writebacks 
system.cpu25.dcache.writebacks::total;2349;8729;67;724;591;28;number of writebacks 
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data;204628;530915;4451;25727;29890;1884;number of ReadReq MSHR misses 
system.cpu25.dcache.ReadReq_mshr_misses::total;204628;530915;4451;25727;29890;1884;number of ReadReq MSHR misses 
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data;10085;30217;170;2203;1724;54;number of WriteReq MSHR misses 
system.cpu25.dcache.WriteReq_mshr_misses::total;10085;30217;170;2203;1724;54;number of WriteReq MSHR misses 
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data;2223;1883;30;487;297;14;number of LoadLockedReq MSHR misses 
system.cpu25.dcache.LoadLockedReq_mshr_misses::total;2223;1883;30;487;297;14;number of LoadLockedReq MSHR misses 
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data;6475;11578;85;1026;762;37;number of StoreCondReq MSHR misses 
system.cpu25.dcache.StoreCondReq_mshr_misses::total;6475;11578;85;1026;762;37;number of StoreCondReq MSHR misses 
system.cpu25.dcache.demand_mshr_misses::cpu25.data;214713;561132;4621;27930;31614;1938;number of demand (read+write) MSHR misses 
system.cpu25.dcache.demand_mshr_misses::total;214713;561132;4621;27930;31614;1938;number of demand (read+write) MSHR misses 
system.cpu25.dcache.overall_mshr_misses::cpu25.data;214713;561132;4621;27930;31614;1938;number of overall MSHR misses 
system.cpu25.dcache.overall_mshr_misses::total;214713;561132;4621;27930;31614;1938;number of overall MSHR misses 
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data;11524649377;27481804404;282453734;1558444780;1861009977;116660295;number of ReadReq MSHR miss cycles 
system.cpu25.dcache.ReadReq_mshr_miss_latency::total;11524649377;27481804404;282453734;1558444780;1861009977;116660295;number of ReadReq MSHR miss cycles 
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data;294813474;863950330;5391880;73859987;63456675;1796286;number of WriteReq MSHR miss cycles 
system.cpu25.dcache.WriteReq_mshr_miss_latency::total;294813474;863950330;5391880;73859987;63456675;1796286;number of WriteReq MSHR miss cycles 
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data;132597862;161149577;2354259;22758021;17455720;775006;number of LoadLockedReq MSHR miss cycles 
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total;132597862;161149577;2354259;22758021;17455720;775006;number of LoadLockedReq MSHR miss cycles 
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data;151201967;242460667;1960062;31800452;19937423;789017;number of StoreCondReq MSHR miss cycles 
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total;151201967;242460667;1960062;31800452;19937423;789017;number of StoreCondReq MSHR miss cycles 
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data;44730003;16450001;300000;800000;3500000;450000;number of StoreCondFailReq MSHR miss cycles 
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total;44730003;16450001;300000;800000;3500000;450000;number of StoreCondFailReq MSHR miss cycles 
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data;11819462851;28345754734;287845614;1632304767;1924466652;118456581;number of demand (read+write) MSHR miss cycles 
system.cpu25.dcache.demand_mshr_miss_latency::total;11819462851;28345754734;287845614;1632304767;1924466652;118456581;number of demand (read+write) MSHR miss cycles 
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data;11819462851;28345754734;287845614;1632304767;1924466652;118456581;number of overall MSHR miss cycles 
system.cpu25.dcache.overall_mshr_miss_latency::total;11819462851;28345754734;287845614;1632304767;1924466652;118456581;number of overall MSHR miss cycles 
system.cpu25.dcache.ReadReq_mshr_uncacheable_latency::cpu25.data;21353000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu25.dcache.ReadReq_mshr_uncacheable_latency::total;21353000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu25.dcache.WriteReq_mshr_uncacheable_latency::cpu25.data;3799637000;5236720000;45534000;324932000;282400000;16031000;number of WriteReq MSHR uncacheable cycles 
system.cpu25.dcache.WriteReq_mshr_uncacheable_latency::total;3799637000;5236720000;45534000;324932000;282400000;16031000;number of WriteReq MSHR uncacheable cycles 
system.cpu25.dcache.overall_mshr_uncacheable_latency::cpu25.data;3820990000;5236720000;45534000;324932000;282400000;16031000;number of overall MSHR uncacheable cycles 
system.cpu25.dcache.overall_mshr_uncacheable_latency::total;3820990000;5236720000;45534000;324932000;282400000;16031000;number of overall MSHR uncacheable cycles 
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data;0.058091;0.056982;0.065611;0.051723;0.062795;0.060088;mshr miss rate for ReadReq accesses 
system.cpu25.dcache.ReadReq_mshr_miss_rate::total;0.058091;0.056982;0.065611;0.051723;0.062795;0.060088;mshr miss rate for ReadReq accesses 
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data;0.007268;0.009221;0.007042;0.011476;0.010722;0.006267;mshr miss rate for WriteReq accesses 
system.cpu25.dcache.WriteReq_mshr_miss_rate::total;0.007268;0.009221;0.007042;0.011476;0.010722;0.006267;mshr miss rate for WriteReq accesses 
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data;0.052734;0.052332;0.070922;0.161419;0.084399;0.046205;mshr miss rate for LoadLockedReq accesses 
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total;0.052734;0.052332;0.070922;0.161419;0.084399;0.046205;mshr miss rate for LoadLockedReq accesses 
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data;0.312214;0.352956;0.326923;0.399533;0.404888;0.310924;mshr miss rate for StoreCondReq accesses 
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total;0.312214;0.352956;0.326923;0.399533;0.404888;0.310924;mshr miss rate for StoreCondReq accesses 
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;mshr miss rate for demand accesses 
system.cpu25.dcache.demand_mshr_miss_rate::total;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;mshr miss rate for demand accesses 
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;mshr miss rate for overall accesses 
system.cpu25.dcache.overall_mshr_miss_rate::total;0.043729;0.044554;0.050240;0.040515;0.049646;0.048485;mshr miss rate for overall accesses 
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data;56320.002038;51763.096548;63458.488879;60576.234306;62261.959752;61921.600318;average ReadReq mshr miss latency 
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total;56320.002038;51763.096548;63458.488879;60576.234306;62261.959752;61921.600318;average ReadReq mshr miss latency 
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data;29232.868022;28591.532250;31716.941176;33527.002724;36807.816125;33264.555556;average WriteReq mshr miss latency 
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total;29232.868022;28591.532250;31716.941176;33527.002724;36807.816125;33264.555556;average WriteReq mshr miss latency 
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data;59648.161044;85581.294211;78475.300000;46731.049281;58773.468013;55357.571429;average LoadLockedReq mshr miss latency 
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59648.161044;85581.294211;78475.300000;46731.049281;58773.468013;55357.571429;average LoadLockedReq mshr miss latency 
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data;23351.655135;20941.498273;23059.552941;30994.592593;26164.597113;21324.783784;average StoreCondReq mshr miss latency 
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total;23351.655135;20941.498273;23059.552941;30994.592593;26164.597113;21324.783784;average StoreCondReq mshr miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data;55047.728135;50515.306085;62290.762605;58442.705585;60873.873980;61123.106811;average overall mshr miss latency 
system.cpu25.dcache.demand_avg_mshr_miss_latency::total;55047.728135;50515.306085;62290.762605;58442.705585;60873.873980;61123.106811;average overall mshr miss latency 
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data;55047.728135;50515.306085;62290.762605;58442.705585;60873.873980;61123.106811;average overall mshr miss latency 
system.cpu25.dcache.overall_avg_mshr_miss_latency::total;55047.728135;50515.306085;62290.762605;58442.705585;60873.873980;61123.106811;average overall mshr miss latency 
system.cpu25.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu25.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu25.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu25.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu25.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu25.dcache.overall_avg_mshr_uncacheable_latency::cpu25.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu25.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu25.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu26.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu26.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu26.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu26.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu26.dtb.read_hits;3556890;20256610;68290;799322;465162;29270;DTB read hits 
system.cpu26.dtb.read_misses;0;408;0;29;0;0;DTB read misses 
system.cpu26.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu26.dtb.read_accesses;0;177829;0;26877;0;0;DTB read accesses 
system.cpu26.dtb.write_hits;1432752;7031335;24627;299435;163533;7703;DTB write hits 
system.cpu26.dtb.write_misses;0;312;0;5;0;0;DTB write misses 
system.cpu26.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu26.dtb.write_accesses;0;61634;0;13207;0;0;DTB write accesses 
system.cpu26.dtb.data_hits;4989642;27287945;92917;1098757;628695;36973;DTB hits 
system.cpu26.dtb.data_misses;0;720;0;34;0;0;DTB misses 
system.cpu26.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu26.dtb.data_accesses;0;239463;0;40084;0;0;DTB accesses 
system.cpu26.itb.fetch_hits;1260825;4198301;15556;302674;103065;5395;ITB hits 
system.cpu26.itb.fetch_misses;0;38;0;11;0;0;ITB misses 
system.cpu26.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu26.itb.fetch_accesses;1260825;4198339;15556;302685;103065;5395;ITB accesses 
system.cpu26.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu26.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu26.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu26.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu26.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu26.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu26.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu26.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu26.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu26.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu26.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu26.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu26.numCycles;644632520;1014355577;7031147;49902346;44531394;2441405;number of cpu cycles simulated 
system.cpu26.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu26.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu26.committedInsts;16242585;92931841;328179;3915840;2227926;115104;Number of instructions committed 
system.cpu26.committedOps;16242585;92931841;328179;3915840;2227926;115104;Number of ops (including micro ops) committed 
system.cpu26.num_int_alu_accesses;15721987;90841115;320249;3804652;2175528;112484;Number of integer alu accesses 
system.cpu26.num_fp_alu_accesses;1746;656415;134;72432;134;0;Number of float alu accesses 
system.cpu26.num_func_calls;623323;3340923;12238;140924;78862;3650;number of times a function call or return occured 
system.cpu26.num_conditional_control_insts;1584828;10735772;32237;390882;247311;18535;number of instructions that are conditional controls 
system.cpu26.num_int_insts;15721987;90841115;320249;3804652;2175528;112484;number of integer instructions 
system.cpu26.num_fp_insts;1746;656415;134;72432;134;0;number of float instructions 
system.cpu26.num_int_register_reads;21531990;126552933;446081;5406126;3036830;149060;number of times the integer registers were read 
system.cpu26.num_int_register_writes;12531617;71453271;258838;3029829;1736153;85092;number of times the integer registers were written 
system.cpu26.num_fp_register_reads;890;471462;66;62166;66;0;number of times the floating registers were read 
system.cpu26.num_fp_register_writes;896;410513;68;52810;68;0;number of times the floating registers were written 
system.cpu26.num_mem_refs;4995895;27361692;93007;1101171;629237;36999;number of memory refs 
system.cpu26.num_load_insts;3557024;20291168;68300;800393;465172;29270;Number of load instructions 
system.cpu26.num_store_insts;1438871;7070524;24707;300778;164065;7729;Number of store instructions 
system.cpu26.num_idle_cycles;599981742.346789;759966814.012834;6138031.486866;39277324.058221;38510525.513453;2128006.989571;Number of idle cycles 
system.cpu26.num_busy_cycles;44650777.653211;254388762.987166;893115.513134;10625021.941779;6020868.486547;313398.010429;Number of busy cycles 
system.cpu26.not_idle_fraction;0.069265;0.250789;0.127023;0.212916;0.135205;0.128368;Percentage of non-idle cycles 
system.cpu26.idle_fraction;0.930735;0.749211;0.872977;0.787084;0.864795;0.871632;Percentage of idle cycles 
system.cpu26.Branches;2516523;15367254;49783;587937;360621;23896;Number of branches fetched 
system.cpu26.op_class::No_OpClass;55302;199249;717;11585;5110;243;Class of executed instruction 
system.cpu26.op_class::IntAlu;10656439;63582744;227266;2702664;1546262;75442;Class of executed instruction 
system.cpu26.op_class::IntMult;63348;334660;1355;15671;8769;392;Class of executed instruction 
system.cpu26.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::FloatAdd;88;93942;4;13832;4;0;Class of executed instruction 
system.cpu26.op_class::FloatCmp;0;9042;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::FloatCvt;0;3241;0;2084;0;0;Class of executed instruction 
system.cpu26.op_class::FloatMult;0;22151;0;9176;0;0;Class of executed instruction 
system.cpu26.op_class::FloatDiv;8;4334;0;1039;0;0;Class of executed instruction 
system.cpu26.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::MemRead;3598924;20483819;68826;807557;469088;29460;Class of executed instruction 
system.cpu26.op_class::MemWrite;1438885;7086089;24709;300935;164067;7729;Class of executed instruction 
system.cpu26.op_class::IprAccess;429591;1113290;5302;51331;34626;1838;Class of executed instruction 
system.cpu26.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu26.op_class::total;16242585;92932561;328179;3915874;2227926;115104;Class of executed instruction 
system.cpu26.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu26.kern.inst.quiesce;9263;11226;73;599;523;25;number of quiesce instructions executed 
system.cpu26.kern.inst.hwrei;105667;253599;1300;11539;8395;451;number of hwrei instructions executed 
system.cpu26.kern.ipl_count::0;23958;64544;296;2987;1913;101;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::22;5952;10395;73;511;456;25;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::30;87;3314;2;165;70;1;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::31;63723;135815;783;6233;5029;274;number of times we switched to this ipl 
system.cpu26.kern.ipl_count::total;93720;214068;1154;9896;7468;401;number of times we switched to this ipl 
system.cpu26.kern.ipl_good::0;23958;64544;296;2987;1913;101;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::22;5952;10395;73;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::30;87;3314;2;165;70;1;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::31;23871;61238;295;2822;1843;100;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_good::total;53868;139491;666;6485;4282;227;number of times we switched to this ipl from a different ipl 
system.cpu26.kern.ipl_ticks::0;5613859540000;8115189570000;67482720000;433614180000;427631100000;23058210000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::22;20575310000;36206890000;250820000;1792710000;1556480000;86780000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::30;867130000;23206210000;20510000;1360640000;692830000;10110000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::31;811022940000;1968953100000;2557420000;62255930000;15433530000;1258950000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_ticks::total;6446324920000;10143555770000;70311470000;499023460000;445313940000;24414050000;number of cycles we spent at this ipl 
system.cpu26.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::31;0.374606;0.450893;0.376756;0.452751;0.366474;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.ipl_used::total;0.574776;0.651620;0.577123;0.655315;0.573380;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu26.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::swpctx;26;6715;2;204;2;;number of callpals executed 
system.cpu26.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu26.kern.callpal::swpipl;81641;181341;1006;8252;6416;349;number of callpals executed 
system.cpu26.kern.callpal::rdps;11905;21285;144;1047;925;50;number of callpals executed 
system.cpu26.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu26.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu26.kern.callpal::rti;6039;19026;74;968;526;26;number of callpals executed 
system.cpu26.kern.callpal::rdunique;1;431;;6;;;number of callpals executed 
system.cpu26.kern.callpal::total;99626;239140;1226;10818;7869;425;number of callpals executed 
system.cpu26.kern.mode_switch::kernel;6067;25741;76;1172;528;26;number of protection mode switches 
system.cpu26.kern.mode_switch::user;0;5375;0;295;0;0;number of protection mode switches 
system.cpu26.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu26.kern.mode_switch_good::kernel;0;0.208811;0;0.251706;0;0;fraction of useful protection mode switches 
system.cpu26.kern.mode_switch_good::user;nan;1;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu26.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu26.kern.mode_switch_good::total;0;0.345481;0;0.402181;0;0;fraction of useful protection mode switches 
system.cpu26.kern.mode_ticks::kernel;0;16463270920000;0;559700960000;0;0;number of ticks spent at the given mode 
system.cpu26.kern.mode_ticks::user;0;27224290000;0;3985550000;0;0;number of ticks spent at the given mode 
system.cpu26.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu26.kern.swap_context;27;6715;2;204;2;0;number of times the context was actually changed 
system.cpu26.icache.tags.replacements;23404;490202;700;17610;3654;148;number of replacements 
system.cpu26.icache.tags.tagsinuse;386.555143;495.601693;504;504;504;504;Cycle average of tags in use 
system.cpu26.icache.tags.total_refs;7984664;93980218;591355;4789629;1321932;6558187;Total number of references to valid blocks. 
system.cpu26.icache.tags.sampled_refs;23404;490202;700;17610;3654;652;Sample count of references to valid blocks. 
system.cpu26.icache.tags.avg_refs;341.166638;191.717329;844.792857;271.983475;361.776683;10058.569018;Average number of references to valid blocks. 
system.cpu26.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu26.icache.tags.occ_blocks::cpu26.inst;386.555143;495.601693;504;504;504;504;Average occupied blocks per requestor 
system.cpu26.icache.tags.occ_percent::cpu26.inst;0.754991;0.967972;0.984375;0.984375;0.984375;0.984375;Average percentage of cache occupancy 
system.cpu26.icache.tags.occ_percent::total;0.754991;0.967972;0.984375;0.984375;0.984375;0.984375;Average percentage of cache occupancy 
system.cpu26.icache.tags.occ_task_id_blocks::1024;439;504;504;504;504;504;Occupied blocks per task id 
system.cpu26.icache.tags.age_task_id_blocks_1024::2;2;13;;2;9;9;Occupied blocks per task id 
system.cpu26.icache.tags.age_task_id_blocks_1024::3;15;1;12;15;5;6;Occupied blocks per task id 
system.cpu26.icache.tags.age_task_id_blocks_1024::4;422;490;490;487;490;489;Occupied blocks per task id 
system.cpu26.icache.tags.occ_task_id_percent::1024;0.857422;0.984375;0.984375;0.984375;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu26.icache.tags.tag_accesses;32509020;186355389;657058;7849358;4459506;230356;Number of tag accesses 
system.cpu26.icache.tags.data_accesses;32509020;186355389;657058;7849358;4459506;230356;Number of data accesses 
system.cpu26.icache.ReadReq_hits::cpu26.inst;16218735;92442294;327479;3898264;2224272;114956;number of ReadReq hits 
system.cpu26.icache.ReadReq_hits::total;16218735;92442294;327479;3898264;2224272;114956;number of ReadReq hits 
system.cpu26.icache.demand_hits::cpu26.inst;16218735;92442294;327479;3898264;2224272;114956;number of demand (read+write) hits 
system.cpu26.icache.demand_hits::total;16218735;92442294;327479;3898264;2224272;114956;number of demand (read+write) hits 
system.cpu26.icache.overall_hits::cpu26.inst;16218735;92442294;327479;3898264;2224272;114956;number of overall hits 
system.cpu26.icache.overall_hits::total;16218735;92442294;327479;3898264;2224272;114956;number of overall hits 
system.cpu26.icache.ReadReq_misses::cpu26.inst;23850;490267;700;17610;3654;148;number of ReadReq misses 
system.cpu26.icache.ReadReq_misses::total;23850;490267;700;17610;3654;148;number of ReadReq misses 
system.cpu26.icache.demand_misses::cpu26.inst;23850;490267;700;17610;3654;148;number of demand (read+write) misses 
system.cpu26.icache.demand_misses::total;23850;490267;700;17610;3654;148;number of demand (read+write) misses 
system.cpu26.icache.overall_misses::cpu26.inst;23850;490267;700;17610;3654;148;number of overall misses 
system.cpu26.icache.overall_misses::total;23850;490267;700;17610;3654;148;number of overall misses 
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst;2456776250;48644522990;73357250;1773067999;397865250;15458500;number of ReadReq miss cycles 
system.cpu26.icache.ReadReq_miss_latency::total;2456776250;48644522990;73357250;1773067999;397865250;15458500;number of ReadReq miss cycles 
system.cpu26.icache.demand_miss_latency::cpu26.inst;2456776250;48644522990;73357250;1773067999;397865250;15458500;number of demand (read+write) miss cycles 
system.cpu26.icache.demand_miss_latency::total;2456776250;48644522990;73357250;1773067999;397865250;15458500;number of demand (read+write) miss cycles 
system.cpu26.icache.overall_miss_latency::cpu26.inst;2456776250;48644522990;73357250;1773067999;397865250;15458500;number of overall miss cycles 
system.cpu26.icache.overall_miss_latency::total;2456776250;48644522990;73357250;1773067999;397865250;15458500;number of overall miss cycles 
system.cpu26.icache.ReadReq_accesses::cpu26.inst;16242585;92932561;328179;3915874;2227926;115104;number of ReadReq accesses(hits+misses) 
system.cpu26.icache.ReadReq_accesses::total;16242585;92932561;328179;3915874;2227926;115104;number of ReadReq accesses(hits+misses) 
system.cpu26.icache.demand_accesses::cpu26.inst;16242585;92932561;328179;3915874;2227926;115104;number of demand (read+write) accesses 
system.cpu26.icache.demand_accesses::total;16242585;92932561;328179;3915874;2227926;115104;number of demand (read+write) accesses 
system.cpu26.icache.overall_accesses::cpu26.inst;16242585;92932561;328179;3915874;2227926;115104;number of overall (read+write) accesses 
system.cpu26.icache.overall_accesses::total;16242585;92932561;328179;3915874;2227926;115104;number of overall (read+write) accesses 
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;miss rate for ReadReq accesses 
system.cpu26.icache.ReadReq_miss_rate::total;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;miss rate for ReadReq accesses 
system.cpu26.icache.demand_miss_rate::cpu26.inst;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;miss rate for demand accesses 
system.cpu26.icache.demand_miss_rate::total;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;miss rate for demand accesses 
system.cpu26.icache.overall_miss_rate::cpu26.inst;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;miss rate for overall accesses 
system.cpu26.icache.overall_miss_rate::total;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;miss rate for overall accesses 
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst;103009.486373;99220.471682;104796.071429;100685.292391;108884.852217;104449.324324;average ReadReq miss latency 
system.cpu26.icache.ReadReq_avg_miss_latency::total;103009.486373;99220.471682;104796.071429;100685.292391;108884.852217;104449.324324;average ReadReq miss latency 
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst;103009.486373;99220.471682;104796.071429;100685.292391;108884.852217;104449.324324;average overall miss latency 
system.cpu26.icache.demand_avg_miss_latency::total;103009.486373;99220.471682;104796.071429;100685.292391;108884.852217;104449.324324;average overall miss latency 
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst;103009.486373;99220.471682;104796.071429;100685.292391;108884.852217;104449.324324;average overall miss latency 
system.cpu26.icache.overall_avg_miss_latency::total;103009.486373;99220.471682;104796.071429;100685.292391;108884.852217;104449.324324;average overall miss latency 
system.cpu26.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu26.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst;23850;490267;700;17610;3654;148;number of ReadReq MSHR misses 
system.cpu26.icache.ReadReq_mshr_misses::total;23850;490267;700;17610;3654;148;number of ReadReq MSHR misses 
system.cpu26.icache.demand_mshr_misses::cpu26.inst;23850;490267;700;17610;3654;148;number of demand (read+write) MSHR misses 
system.cpu26.icache.demand_mshr_misses::total;23850;490267;700;17610;3654;148;number of demand (read+write) MSHR misses 
system.cpu26.icache.overall_mshr_misses::cpu26.inst;23850;490267;700;17610;3654;148;number of overall MSHR misses 
system.cpu26.icache.overall_mshr_misses::total;23850;490267;700;17610;3654;148;number of overall MSHR misses 
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst;1855167750;36020149010;55432750;1320232001;304642750;11645500;number of ReadReq MSHR miss cycles 
system.cpu26.icache.ReadReq_mshr_miss_latency::total;1855167750;36020149010;55432750;1320232001;304642750;11645500;number of ReadReq MSHR miss cycles 
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst;1855167750;36020149010;55432750;1320232001;304642750;11645500;number of demand (read+write) MSHR miss cycles 
system.cpu26.icache.demand_mshr_miss_latency::total;1855167750;36020149010;55432750;1320232001;304642750;11645500;number of demand (read+write) MSHR miss cycles 
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst;1855167750;36020149010;55432750;1320232001;304642750;11645500;number of overall MSHR miss cycles 
system.cpu26.icache.overall_mshr_miss_latency::total;1855167750;36020149010;55432750;1320232001;304642750;11645500;number of overall MSHR miss cycles 
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;mshr miss rate for ReadReq accesses 
system.cpu26.icache.ReadReq_mshr_miss_rate::total;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;mshr miss rate for ReadReq accesses 
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;mshr miss rate for demand accesses 
system.cpu26.icache.demand_mshr_miss_rate::total;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;mshr miss rate for demand accesses 
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;mshr miss rate for overall accesses 
system.cpu26.icache.overall_mshr_miss_rate::total;0.001468;0.005276;0.002133;0.004497;0.001640;0.001286;mshr miss rate for overall accesses 
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst;77784.811321;73470.474272;79189.642857;74970.584952;83372.400109;78685.810811;average ReadReq mshr miss latency 
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total;77784.811321;73470.474272;79189.642857;74970.584952;83372.400109;78685.810811;average ReadReq mshr miss latency 
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst;77784.811321;73470.474272;79189.642857;74970.584952;83372.400109;78685.810811;average overall mshr miss latency 
system.cpu26.icache.demand_avg_mshr_miss_latency::total;77784.811321;73470.474272;79189.642857;74970.584952;83372.400109;78685.810811;average overall mshr miss latency 
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst;77784.811321;73470.474272;79189.642857;74970.584952;83372.400109;78685.810811;average overall mshr miss latency 
system.cpu26.icache.overall_avg_mshr_miss_latency::total;77784.811321;73470.474272;79189.642857;74970.584952;83372.400109;78685.810811;average overall mshr miss latency 
system.cpu26.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu26.dcache.tags.replacements;137224;1041093;3725;46745;22812;1006;number of replacements 
system.cpu26.dcache.tags.tagsinuse;435.753731;788.432629;703.122483;698.425367;656.246894;665.703790;Cycle average of tags in use 
system.cpu26.dcache.tags.total_refs;1759799;24166522;34835;1796291;604291;3438299;Total number of references to valid blocks. 
system.cpu26.dcache.tags.sampled_refs;137224;1041093;3725;46745;22812;1667;Sample count of references to valid blocks. 
system.cpu26.dcache.tags.avg_refs;12.824280;23.212645;9.351678;38.427447;26.490049;2062.566887;Average number of references to valid blocks. 
system.cpu26.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu26.dcache.tags.occ_blocks::cpu26.data;435.753731;788.432629;703.122483;698.425367;656.246894;665.703790;Average occupied blocks per requestor 
system.cpu26.dcache.tags.occ_percent::cpu26.data;0.425541;0.769954;0.686643;0.682056;0.640866;0.650101;Average percentage of cache occupancy 
system.cpu26.dcache.tags.occ_percent::total;0.425541;0.769954;0.686643;0.682056;0.640866;0.650101;Average percentage of cache occupancy 
system.cpu26.dcache.tags.occ_task_id_blocks::1024;584;719;660;706;662;661;Occupied blocks per task id 
system.cpu26.dcache.tags.age_task_id_blocks_1024::2;2;13;;2;6;6;Occupied blocks per task id 
system.cpu26.dcache.tags.age_task_id_blocks_1024::3;9;2;8;10;3;5;Occupied blocks per task id 
system.cpu26.dcache.tags.age_task_id_blocks_1024::4;573;704;650;694;653;650;Occupied blocks per task id 
system.cpu26.dcache.tags.occ_task_id_percent::1024;0.570312;0.702148;0.644531;0.689453;0.646484;0.645508;Percentage of cache occupancy per task id 
system.cpu26.dcache.tags.tag_accesses;10152259;55981714;190159;2255577;1285305;75200;Number of tag accesses 
system.cpu26.dcache.tags.data_accesses;10152259;55981714;190159;2255577;1285305;75200;Number of data accesses 
system.cpu26.dcache.ReadReq_hits::cpu26.data;3294330;18919081;63211;741431;430945;27450;number of ReadReq hits 
system.cpu26.dcache.ReadReq_hits::total;3294330;18919081;63211;741431;430945;27450;number of ReadReq hits 
system.cpu26.dcache.WriteReq_hits::cpu26.data;1379002;6751800;24002;290248;158220;7389;number of WriteReq hits 
system.cpu26.dcache.WriteReq_hits::total;1379002;6751800;24002;290248;158220;7389;number of WriteReq hits 
system.cpu26.dcache.LoadLockedReq_hits::cpu26.data;39585;80968;392;3296;3155;242;number of LoadLockedReq hits 
system.cpu26.dcache.LoadLockedReq_hits::total;39585;80968;392;3296;3155;242;number of LoadLockedReq hits 
system.cpu26.dcache.StoreCondReq_hits::cpu26.data;14219;54244;173;2078;1123;62;number of StoreCondReq hits 
system.cpu26.dcache.StoreCondReq_hits::total;14219;54244;173;2078;1123;62;number of StoreCondReq hits 
system.cpu26.dcache.demand_hits::cpu26.data;4673332;25670881;87213;1031679;589165;34839;number of demand (read+write) hits 
system.cpu26.dcache.demand_hits::total;4673332;25670881;87213;1031679;589165;34839;number of demand (read+write) hits 
system.cpu26.dcache.overall_hits::cpu26.data;4673332;25670881;87213;1031679;589165;34839;number of overall hits 
system.cpu26.dcache.overall_hits::total;4673332;25670881;87213;1031679;589165;34839;number of overall hits 
system.cpu26.dcache.ReadReq_misses::cpu26.data;220811;1255009;4664;54546;30773;1568;number of ReadReq misses 
system.cpu26.dcache.ReadReq_misses::total;220811;1255009;4664;54546;30773;1568;number of ReadReq misses 
system.cpu26.dcache.WriteReq_misses::cpu26.data;7044;168616;137;4576;1421;40;number of WriteReq misses 
system.cpu26.dcache.WriteReq_misses::total;7044;168616;137;4576;1421;40;number of WriteReq misses 
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data;2201;35702;33;1091;299;10;number of LoadLockedReq misses 
system.cpu26.dcache.LoadLockedReq_misses::total;2201;35702;33;1091;299;10;number of LoadLockedReq misses 
system.cpu26.dcache.StoreCondReq_misses::cpu26.data;6480;56427;91;1765;767;38;number of StoreCondReq misses 
system.cpu26.dcache.StoreCondReq_misses::total;6480;56427;91;1765;767;38;number of StoreCondReq misses 
system.cpu26.dcache.demand_misses::cpu26.data;227855;1423625;4801;59122;32194;1608;number of demand (read+write) misses 
system.cpu26.dcache.demand_misses::total;227855;1423625;4801;59122;32194;1608;number of demand (read+write) misses 
system.cpu26.dcache.overall_misses::cpu26.data;227855;1423625;4801;59122;32194;1608;number of overall misses 
system.cpu26.dcache.overall_misses::total;227855;1423625;4801;59122;32194;1608;number of overall misses 
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data;18080222284;90640148400;414676506;4323283008;2739052718;139224823;number of ReadReq miss cycles 
system.cpu26.dcache.ReadReq_miss_latency::total;18080222284;90640148400;414676506;4323283008;2739052718;139224823;number of ReadReq miss cycles 
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data;459685590;11092737976;9344912;319864341;96882860;2739975;number of WriteReq miss cycles 
system.cpu26.dcache.WriteReq_miss_latency::total;459685590;11092737976;9344912;319864341;96882860;2739975;number of WriteReq miss cycles 
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data;176097327;2296487888;3167490;73166475;24916803;763497;number of LoadLockedReq miss cycles 
system.cpu26.dcache.LoadLockedReq_miss_latency::total;176097327;2296487888;3167490;73166475;24916803;763497;number of LoadLockedReq miss cycles 
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data;319022002;3403809189;4546937;104204497;39322583;1520983;number of StoreCondReq miss cycles 
system.cpu26.dcache.StoreCondReq_miss_latency::total;319022002;3403809189;4546937;104204497;39322583;1520983;number of StoreCondReq miss cycles 
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data;60754996;8698000;648000;1296000;6348000;912000;number of StoreCondFailReq miss cycles 
system.cpu26.dcache.StoreCondFailReq_miss_latency::total;60754996;8698000;648000;1296000;6348000;912000;number of StoreCondFailReq miss cycles 
system.cpu26.dcache.demand_miss_latency::cpu26.data;18539907874;101732886376;424021418;4643147349;2835935578;141964798;number of demand (read+write) miss cycles 
system.cpu26.dcache.demand_miss_latency::total;18539907874;101732886376;424021418;4643147349;2835935578;141964798;number of demand (read+write) miss cycles 
system.cpu26.dcache.overall_miss_latency::cpu26.data;18539907874;101732886376;424021418;4643147349;2835935578;141964798;number of overall miss cycles 
system.cpu26.dcache.overall_miss_latency::total;18539907874;101732886376;424021418;4643147349;2835935578;141964798;number of overall miss cycles 
system.cpu26.dcache.ReadReq_accesses::cpu26.data;3515141;20174090;67875;795977;461718;29018;number of ReadReq accesses(hits+misses) 
system.cpu26.dcache.ReadReq_accesses::total;3515141;20174090;67875;795977;461718;29018;number of ReadReq accesses(hits+misses) 
system.cpu26.dcache.WriteReq_accesses::cpu26.data;1386046;6920416;24139;294824;159641;7429;number of WriteReq accesses(hits+misses) 
system.cpu26.dcache.WriteReq_accesses::total;1386046;6920416;24139;294824;159641;7429;number of WriteReq accesses(hits+misses) 
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data;41786;116670;425;4387;3454;252;number of LoadLockedReq accesses(hits+misses) 
system.cpu26.dcache.LoadLockedReq_accesses::total;41786;116670;425;4387;3454;252;number of LoadLockedReq accesses(hits+misses) 
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data;20699;110671;264;3843;1890;100;number of StoreCondReq accesses(hits+misses) 
system.cpu26.dcache.StoreCondReq_accesses::total;20699;110671;264;3843;1890;100;number of StoreCondReq accesses(hits+misses) 
system.cpu26.dcache.demand_accesses::cpu26.data;4901187;27094506;92014;1090801;621359;36447;number of demand (read+write) accesses 
system.cpu26.dcache.demand_accesses::total;4901187;27094506;92014;1090801;621359;36447;number of demand (read+write) accesses 
system.cpu26.dcache.overall_accesses::cpu26.data;4901187;27094506;92014;1090801;621359;36447;number of overall (read+write) accesses 
system.cpu26.dcache.overall_accesses::total;4901187;27094506;92014;1090801;621359;36447;number of overall (read+write) accesses 
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data;0.062817;0.062209;0.068715;0.068527;0.066649;0.054035;miss rate for ReadReq accesses 
system.cpu26.dcache.ReadReq_miss_rate::total;0.062817;0.062209;0.068715;0.068527;0.066649;0.054035;miss rate for ReadReq accesses 
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data;0.005082;0.024365;0.005675;0.015521;0.008901;0.005384;miss rate for WriteReq accesses 
system.cpu26.dcache.WriteReq_miss_rate::total;0.005082;0.024365;0.005675;0.015521;0.008901;0.005384;miss rate for WriteReq accesses 
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data;0.052673;0.306008;0.077647;0.248689;0.086566;0.039683;miss rate for LoadLockedReq accesses 
system.cpu26.dcache.LoadLockedReq_miss_rate::total;0.052673;0.306008;0.077647;0.248689;0.086566;0.039683;miss rate for LoadLockedReq accesses 
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data;0.313059;0.509863;0.344697;0.459277;0.405820;0.380000;miss rate for StoreCondReq accesses 
system.cpu26.dcache.StoreCondReq_miss_rate::total;0.313059;0.509863;0.344697;0.459277;0.405820;0.380000;miss rate for StoreCondReq accesses 
system.cpu26.dcache.demand_miss_rate::cpu26.data;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;miss rate for demand accesses 
system.cpu26.dcache.demand_miss_rate::total;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;miss rate for demand accesses 
system.cpu26.dcache.overall_miss_rate::cpu26.data;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;miss rate for overall accesses 
system.cpu26.dcache.overall_miss_rate::total;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;miss rate for overall accesses 
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data;81880.985476;72222.707885;88910.057033;79259.395886;89008.309817;88791.341199;average ReadReq miss latency 
system.cpu26.dcache.ReadReq_avg_miss_latency::total;81880.985476;72222.707885;88910.057033;79259.395886;89008.309817;88791.341199;average ReadReq miss latency 
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data;65259.169506;65786.983299;68211.036496;69900.424170;68179.352569;68499.375000;average WriteReq miss latency 
system.cpu26.dcache.WriteReq_avg_miss_latency::total;65259.169506;65786.983299;68211.036496;69900.424170;68179.352569;68499.375000;average WriteReq miss latency 
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data;80007.872331;64323.788247;95984.545455;67063.680110;83333.789298;76349.700000;average LoadLockedReq miss latency 
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total;80007.872331;64323.788247;95984.545455;67063.680110;83333.789298;76349.700000;average LoadLockedReq miss latency 
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data;49231.790432;60322.349035;49966.340659;59039.375071;51268.035202;40025.868421;average StoreCondReq miss latency 
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total;49231.790432;60322.349035;49966.340659;59039.375071;51268.035202;40025.868421;average StoreCondReq miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data;81367.132053;71460.452279;88319.395543;78535.018250;88088.947568;88286.565920;average overall miss latency 
system.cpu26.dcache.demand_avg_miss_latency::total;81367.132053;71460.452279;88319.395543;78535.018250;88088.947568;88286.565920;average overall miss latency 
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data;81367.132053;71460.452279;88319.395543;78535.018250;88088.947568;88286.565920;average overall miss latency 
system.cpu26.dcache.overall_avg_miss_latency::total;81367.132053;71460.452279;88319.395543;78535.018250;88088.947568;88286.565920;average overall miss latency 
system.cpu26.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu26.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu26.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu26.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu26.dcache.writebacks::writebacks;13834;115106;206;5259;1329;61;number of writebacks 
system.cpu26.dcache.writebacks::total;13834;115106;206;5259;1329;61;number of writebacks 
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data;220811;1255009;4664;54546;30773;1568;number of ReadReq MSHR misses 
system.cpu26.dcache.ReadReq_mshr_misses::total;220811;1255009;4664;54546;30773;1568;number of ReadReq MSHR misses 
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data;7044;168616;137;4576;1421;40;number of WriteReq MSHR misses 
system.cpu26.dcache.WriteReq_mshr_misses::total;7044;168616;137;4576;1421;40;number of WriteReq MSHR misses 
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data;2201;35702;33;1091;299;10;number of LoadLockedReq MSHR misses 
system.cpu26.dcache.LoadLockedReq_mshr_misses::total;2201;35702;33;1091;299;10;number of LoadLockedReq MSHR misses 
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data;6480;56412;91;1764;767;38;number of StoreCondReq MSHR misses 
system.cpu26.dcache.StoreCondReq_mshr_misses::total;6480;56412;91;1764;767;38;number of StoreCondReq MSHR misses 
system.cpu26.dcache.demand_mshr_misses::cpu26.data;227855;1423625;4801;59122;32194;1608;number of demand (read+write) MSHR misses 
system.cpu26.dcache.demand_mshr_misses::total;227855;1423625;4801;59122;32194;1608;number of demand (read+write) MSHR misses 
system.cpu26.dcache.overall_mshr_misses::cpu26.data;227855;1423625;4801;59122;32194;1608;number of overall MSHR misses 
system.cpu26.dcache.overall_mshr_misses::total;227855;1423625;4801;59122;32194;1608;number of overall MSHR misses 
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data;12361508716;61472062600;297105494;3023193992;1959812282;98270177;number of ReadReq MSHR miss cycles 
system.cpu26.dcache.ReadReq_mshr_miss_latency::total;12361508716;61472062600;297105494;3023193992;1959812282;98270177;number of ReadReq MSHR miss cycles 
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data;239157410;6702339024;5254088;198752659;57845140;1550025;number of WriteReq MSHR miss cycles 
system.cpu26.dcache.WriteReq_mshr_miss_latency::total;239157410;6702339024;5254088;198752659;57845140;1550025;number of WriteReq MSHR miss cycles 
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data;122543673;1503789112;2347510;48741525;17649197;512503;number of LoadLockedReq MSHR miss cycles 
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total;122543673;1503789112;2347510;48741525;17649197;512503;number of LoadLockedReq MSHR miss cycles 
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data;150116998;2038174811;2066063;60368503;19582417;743017;number of StoreCondReq MSHR miss cycles 
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total;150116998;2038174811;2066063;60368503;19582417;743017;number of StoreCondReq MSHR miss cycles 
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data;43870004;6190000;450000;900000;4720000;670000;number of StoreCondFailReq MSHR miss cycles 
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total;43870004;6190000;450000;900000;4720000;670000;number of StoreCondFailReq MSHR miss cycles 
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data;12600666126;68174401624;302359582;3221946651;2017657422;99820202;number of demand (read+write) MSHR miss cycles 
system.cpu26.dcache.demand_mshr_miss_latency::total;12600666126;68174401624;302359582;3221946651;2017657422;99820202;number of demand (read+write) MSHR miss cycles 
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data;12600666126;68174401624;302359582;3221946651;2017657422;99820202;number of overall MSHR miss cycles 
system.cpu26.dcache.overall_mshr_miss_latency::total;12600666126;68174401624;302359582;3221946651;2017657422;99820202;number of overall MSHR miss cycles 
system.cpu26.dcache.ReadReq_mshr_uncacheable_latency::cpu26.data;21782000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu26.dcache.ReadReq_mshr_uncacheable_latency::total;21782000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu26.dcache.WriteReq_mshr_uncacheable_latency::cpu26.data;3787960000;6580214000;45648000;331369000;280379000;15826000;number of WriteReq MSHR uncacheable cycles 
system.cpu26.dcache.WriteReq_mshr_uncacheable_latency::total;3787960000;6580214000;45648000;331369000;280379000;15826000;number of WriteReq MSHR uncacheable cycles 
system.cpu26.dcache.overall_mshr_uncacheable_latency::cpu26.data;3809742000;6580214000;45648000;331369000;280379000;15826000;number of overall MSHR uncacheable cycles 
system.cpu26.dcache.overall_mshr_uncacheable_latency::total;3809742000;6580214000;45648000;331369000;280379000;15826000;number of overall MSHR uncacheable cycles 
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data;0.062817;0.062209;0.068715;0.068527;0.066649;0.054035;mshr miss rate for ReadReq accesses 
system.cpu26.dcache.ReadReq_mshr_miss_rate::total;0.062817;0.062209;0.068715;0.068527;0.066649;0.054035;mshr miss rate for ReadReq accesses 
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data;0.005082;0.024365;0.005675;0.015521;0.008901;0.005384;mshr miss rate for WriteReq accesses 
system.cpu26.dcache.WriteReq_mshr_miss_rate::total;0.005082;0.024365;0.005675;0.015521;0.008901;0.005384;mshr miss rate for WriteReq accesses 
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data;0.052673;0.306008;0.077647;0.248689;0.086566;0.039683;mshr miss rate for LoadLockedReq accesses 
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total;0.052673;0.306008;0.077647;0.248689;0.086566;0.039683;mshr miss rate for LoadLockedReq accesses 
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data;0.313059;0.509727;0.344697;0.459016;0.405820;0.380000;mshr miss rate for StoreCondReq accesses 
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total;0.313059;0.509727;0.344697;0.459016;0.405820;0.380000;mshr miss rate for StoreCondReq accesses 
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;mshr miss rate for demand accesses 
system.cpu26.dcache.demand_mshr_miss_rate::total;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;mshr miss rate for demand accesses 
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;mshr miss rate for overall accesses 
system.cpu26.dcache.overall_mshr_miss_rate::total;0.046490;0.052543;0.052177;0.054201;0.051812;0.044119;mshr miss rate for overall accesses 
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data;55982.304849;48981.371926;63701.864065;55424.668940;63686.097618;62672.306760;average ReadReq mshr miss latency 
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total;55982.304849;48981.371926;63701.864065;55424.668940;63686.097618;62672.306760;average ReadReq mshr miss latency 
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data;33951.932141;39749.128339;38351.007299;43433.710446;40707.346939;38750.625000;average WriteReq mshr miss latency 
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total;33951.932141;39749.128339;38351.007299;43433.710446;40707.346939;38750.625000;average WriteReq mshr miss latency 
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data;55676.362108;42120.584617;71136.666667;44676.008249;59027.414716;51250.300000;average LoadLockedReq mshr miss latency 
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55676.362108;42120.584617;71136.666667;44676.008249;59027.414716;51250.300000;average LoadLockedReq mshr miss latency 
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data;23166.203395;36130.163990;22703.989011;34222.507370;25531.182529;19553.078947;average StoreCondReq mshr miss latency 
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total;23166.203395;36130.163990;22703.989011;34222.507370;25531.182529;19553.078947;average StoreCondReq mshr miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data;55301.249154;47887.892966;62978.459071;54496.577433;62671.846369;62077.240050;average overall mshr miss latency 
system.cpu26.dcache.demand_avg_mshr_miss_latency::total;55301.249154;47887.892966;62978.459071;54496.577433;62671.846369;62077.240050;average overall mshr miss latency 
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data;55301.249154;47887.892966;62978.459071;54496.577433;62671.846369;62077.240050;average overall mshr miss latency 
system.cpu26.dcache.overall_avg_mshr_miss_latency::total;55301.249154;47887.892966;62978.459071;54496.577433;62671.846369;62077.240050;average overall mshr miss latency 
system.cpu26.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu26.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu26.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu26.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu26.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu26.dcache.overall_avg_mshr_uncacheable_latency::cpu26.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu26.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu26.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu27.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu27.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu27.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu27.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu27.dtb.read_hits;3546554;20659633;51145;569967;592246;8560;DTB read hits 
system.cpu27.dtb.read_misses;0;585;0;13;675;0;DTB read misses 
system.cpu27.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu27.dtb.read_accesses;0;187862;0;2592;159535;0;DTB read accesses 
system.cpu27.dtb.write_hits;1430764;7268731;19898;193439;209645;4382;DTB write hits 
system.cpu27.dtb.write_misses;0;480;0;5;6288;0;DTB write misses 
system.cpu27.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu27.dtb.write_accesses;0;66609;0;1414;49662;0;DTB write accesses 
system.cpu27.dtb.data_hits;4977318;27928364;71043;763406;801891;12942;DTB hits 
system.cpu27.dtb.data_misses;0;1065;0;18;6963;0;DTB misses 
system.cpu27.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu27.dtb.data_accesses;0;254471;0;4006;209197;0;DTB accesses 
system.cpu27.itb.fetch_hits;1259955;4243954;15466;145872;651165;5305;ITB hits 
system.cpu27.itb.fetch_misses;0;38;0;10;7;0;ITB misses 
system.cpu27.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu27.itb.fetch_accesses;1259955;4243992;15466;145882;651172;5305;ITB accesses 
system.cpu27.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu27.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu27.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu27.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu27.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu27.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu27.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu27.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu27.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu27.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu27.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu27.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu27.numCycles;644632502;1014355486;7031242;49902346;44531248;2441404;number of cpu cycles simulated 
system.cpu27.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu27.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu27.committedInsts;16209900;96835891;239798;2519188;2505224;36475;Number of instructions committed 
system.cpu27.committedOps;16209900;96835891;239798;2519188;2505224;36475;Number of ops (including micro ops) committed 
system.cpu27.num_int_alu_accesses;15689773;94709212;233047;2455998;2438030;34769;Number of integer alu accesses 
system.cpu27.num_fp_alu_accesses;1746;712184;134;9156;2572;0;Number of float alu accesses 
system.cpu27.num_func_calls;622589;3500296;9082;89351;67473;1498;number of times a function call or return occured 
system.cpu27.num_conditional_control_insts;1576209;10667659;23255;305948;282836;3154;number of instructions that are conditional controls 
system.cpu27.num_int_insts;15689773;94709212;233047;2455998;2438030;34769;number of integer instructions 
system.cpu27.num_fp_insts;1746;712184;134;9156;2572;0;number of float instructions 
system.cpu27.num_int_register_reads;21492156;132622014;322323;3370930;3322185;46417;number of times the integer registers were read 
system.cpu27.num_int_register_writes;12509674;75039254;186941;1920883;1915774;27047;number of times the integer registers were written 
system.cpu27.num_fp_register_reads;890;505440;66;5261;1281;0;number of times the floating registers were read 
system.cpu27.num_fp_register_writes;896;441094;68;5330;1312;0;number of times the floating registers were written 
system.cpu27.num_mem_refs;4983567;28006286;71133;764740;810371;12968;number of memory refs 
system.cpu27.num_load_insts;3546688;20697987;51155;570375;593772;8560;Number of load instructions 
system.cpu27.num_store_insts;1436879;7308299;19978;194365;216599;4408;Number of store instructions 
system.cpu27.num_idle_cycles;600166019.203122;750651776.525948;6373375.733346;43003438.545726;37503871.985064;2340599.247105;Number of idle cycles 
system.cpu27.num_busy_cycles;44466482.796878;263703709.474052;657866.266654;6898907.454274;7027376.014936;100804.752895;Number of busy cycles 
system.cpu27.not_idle_fraction;0.068980;0.259972;0.093563;0.138248;0.157808;0.041290;Percentage of non-idle cycles 
system.cpu27.idle_fraction;0.931020;0.740028;0.906437;0.861752;0.842192;0.958710;Percentage of idle cycles 
system.cpu27.Branches;2506820;15517468;36499;432633;380933;5483;Number of branches fetched 
system.cpu27.op_class::No_OpClass;55268;194355;697;7452;22679;227;Class of executed instruction 
system.cpu27.op_class::IntAlu;10636517;66835169;161219;1685776;1560938;21176;Class of executed instruction 
system.cpu27.op_class::IntMult;63275;360050;959;9495;7110;125;Class of executed instruction 
system.cpu27.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatAdd;88;98369;4;1553;89;0;Class of executed instruction 
system.cpu27.op_class::FloatCmp;0;9787;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatCvt;0;3648;0;837;5;0;Class of executed instruction 
system.cpu27.op_class::FloatMult;0;23020;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::FloatDiv;8;4598;0;268;0;0;Class of executed instruction 
system.cpu27.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::MemRead;3588560;20878821;51677;575943;598312;8741;Class of executed instruction 
system.cpu27.op_class::MemWrite;1436893;7317013;19980;194603;216635;4408;Class of executed instruction 
system.cpu27.op_class::IprAccess;429291;1112126;5262;43279;106419;1798;Class of executed instruction 
system.cpu27.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu27.op_class::total;16209900;96836956;239798;2519206;2512187;36475;Class of executed instruction 
system.cpu27.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu27.kern.inst.quiesce;9278;11492;74;573;503;26;number of quiesce instructions executed 
system.cpu27.kern.inst.hwrei;105593;248018;1290;10222;15706;441;number of hwrei instructions executed 
system.cpu27.kern.ipl_count::0;23941;64087;298;2483;2068;100;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::22;5948;10400;72;511;456;25;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::30;87;3633;2;103;87;1;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::31;63678;130834;772;5802;5106;265;number of times we switched to this ipl 
system.cpu27.kern.ipl_count::total;93654;208954;1144;8899;7717;391;number of times we switched to this ipl 
system.cpu27.kern.ipl_good::0;23941;64087;298;2483;2068;100;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::22;5948;10400;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::30;87;3633;2;103;87;1;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::31;23854;60467;296;2380;1983;99;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_good::total;53830;138587;668;5477;4594;225;number of times we switched to this ipl from a different ipl 
system.cpu27.kern.ipl_ticks::0;5611332370000;8056164990000;67514860000;460307500000;418886400000;23598460000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::22;20541780000;36300680000;249640000;1765670000;1579810000;85900000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::30;868010000;25420590000;19980000;925910000;817190000;9860000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::31;813582580000;2025668600000;2527940000;36024380000;24029080000;719820000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_ticks::total;6446324740000;10143554860000;70312420000;499023460000;445312480000;24414040000;number of cycles we spent at this ipl 
system.cpu27.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::31;0.374603;0.462166;0.383420;0.410203;0.388367;0.373585;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.ipl_used::total;0.574775;0.663242;0.583916;0.615462;0.595309;0.575448;fraction of swpipl calls that actually changed the ipl 
system.cpu27.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::swpctx;26;7422;2;77;39;;number of callpals executed 
system.cpu27.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu27.kern.callpal::swpipl;81583;175056;996;7566;6582;339;number of callpals executed 
system.cpu27.kern.callpal::rdps;11897;21425;144;1035;918;50;number of callpals executed 
system.cpu27.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu27.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu27.kern.callpal::rti;6035;19878;74;719;592;26;number of callpals executed 
system.cpu27.kern.callpal::rdunique;1;471;;2;16;;number of callpals executed 
system.cpu27.kern.callpal::total;99556;232895;1216;9580;8193;415;number of callpals executed 
system.cpu27.kern.mode_switch::kernel;6063;27300;76;796;631;26;number of protection mode switches 
system.cpu27.kern.mode_switch::user;0;5909;0;105;68;0;number of protection mode switches 
system.cpu27.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu27.kern.mode_switch_good::kernel;0;0.216447;0;0.131910;0.107765;0;fraction of useful protection mode switches 
system.cpu27.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu27.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu27.kern.mode_switch_good::total;0;0.355867;0;0.233074;0.194564;0;fraction of useful protection mode switches 
system.cpu27.kern.mode_ticks::kernel;0;16461613930000;0;562754570000;416164500000;0;number of ticks spent at the given mode 
system.cpu27.kern.mode_ticks::user;0;29489810000;0;473850000;15763880000;0;number of ticks spent at the given mode 
system.cpu27.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu27.kern.swap_context;27;7422;2;77;39;0;number of times the context was actually changed 
system.cpu27.icache.tags.replacements;23379;537362;585;8512;6027;51;number of replacements 
system.cpu27.icache.tags.tagsinuse;386.472151;499.882696;508;508;508;508;Cycle average of tags in use 
system.cpu27.icache.tags.total_refs;8120746;94240706;430909;6054681;2599557;6331477;Total number of references to valid blocks. 
system.cpu27.icache.tags.sampled_refs;23379;537362;585;8512;6027;559;Sample count of references to valid blocks. 
system.cpu27.icache.tags.avg_refs;347.352154;175.376573;736.596581;711.311208;431.318566;11326.434705;Average number of references to valid blocks. 
system.cpu27.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu27.icache.tags.occ_blocks::cpu27.inst;386.472151;499.882696;508;508;508;508;Average occupied blocks per requestor 
system.cpu27.icache.tags.occ_percent::cpu27.inst;0.754828;0.976333;0.992188;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu27.icache.tags.occ_percent::total;0.754828;0.976333;0.992188;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu27.icache.tags.occ_task_id_blocks::1024;439;508;508;508;508;508;Occupied blocks per task id 
system.cpu27.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu27.icache.tags.age_task_id_blocks_1024::3;15;;12;;;;Occupied blocks per task id 
system.cpu27.icache.tags.age_task_id_blocks_1024::4;422;506;494;506;506;506;Occupied blocks per task id 
system.cpu27.icache.tags.occ_task_id_percent::1024;0.857422;0.992188;0.992188;0.992188;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu27.icache.tags.tag_accesses;32443625;194211343;480181;5046924;5030401;73001;Number of tag accesses 
system.cpu27.icache.tags.data_accesses;32443625;194211343;480181;5046924;5030401;73001;Number of data accesses 
system.cpu27.icache.ReadReq_hits::cpu27.inst;16186075;96299525;239213;2510694;2506160;36424;number of ReadReq hits 
system.cpu27.icache.ReadReq_hits::total;16186075;96299525;239213;2510694;2506160;36424;number of ReadReq hits 
system.cpu27.icache.demand_hits::cpu27.inst;16186075;96299525;239213;2510694;2506160;36424;number of demand (read+write) hits 
system.cpu27.icache.demand_hits::total;16186075;96299525;239213;2510694;2506160;36424;number of demand (read+write) hits 
system.cpu27.icache.overall_hits::cpu27.inst;16186075;96299525;239213;2510694;2506160;36424;number of overall hits 
system.cpu27.icache.overall_hits::total;16186075;96299525;239213;2510694;2506160;36424;number of overall hits 
system.cpu27.icache.ReadReq_misses::cpu27.inst;23825;537431;585;8512;6027;51;number of ReadReq misses 
system.cpu27.icache.ReadReq_misses::total;23825;537431;585;8512;6027;51;number of ReadReq misses 
system.cpu27.icache.demand_misses::cpu27.inst;23825;537431;585;8512;6027;51;number of demand (read+write) misses 
system.cpu27.icache.demand_misses::total;23825;537431;585;8512;6027;51;number of demand (read+write) misses 
system.cpu27.icache.overall_misses::cpu27.inst;23825;537431;585;8512;6027;51;number of overall misses 
system.cpu27.icache.overall_misses::total;23825;537431;585;8512;6027;51;number of overall misses 
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst;2532976500;53441109743;60254250;875634500;663709746;5784500;number of ReadReq miss cycles 
system.cpu27.icache.ReadReq_miss_latency::total;2532976500;53441109743;60254250;875634500;663709746;5784500;number of ReadReq miss cycles 
system.cpu27.icache.demand_miss_latency::cpu27.inst;2532976500;53441109743;60254250;875634500;663709746;5784500;number of demand (read+write) miss cycles 
system.cpu27.icache.demand_miss_latency::total;2532976500;53441109743;60254250;875634500;663709746;5784500;number of demand (read+write) miss cycles 
system.cpu27.icache.overall_miss_latency::cpu27.inst;2532976500;53441109743;60254250;875634500;663709746;5784500;number of overall miss cycles 
system.cpu27.icache.overall_miss_latency::total;2532976500;53441109743;60254250;875634500;663709746;5784500;number of overall miss cycles 
system.cpu27.icache.ReadReq_accesses::cpu27.inst;16209900;96836956;239798;2519206;2512187;36475;number of ReadReq accesses(hits+misses) 
system.cpu27.icache.ReadReq_accesses::total;16209900;96836956;239798;2519206;2512187;36475;number of ReadReq accesses(hits+misses) 
system.cpu27.icache.demand_accesses::cpu27.inst;16209900;96836956;239798;2519206;2512187;36475;number of demand (read+write) accesses 
system.cpu27.icache.demand_accesses::total;16209900;96836956;239798;2519206;2512187;36475;number of demand (read+write) accesses 
system.cpu27.icache.overall_accesses::cpu27.inst;16209900;96836956;239798;2519206;2512187;36475;number of overall (read+write) accesses 
system.cpu27.icache.overall_accesses::total;16209900;96836956;239798;2519206;2512187;36475;number of overall (read+write) accesses 
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;miss rate for ReadReq accesses 
system.cpu27.icache.ReadReq_miss_rate::total;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;miss rate for ReadReq accesses 
system.cpu27.icache.demand_miss_rate::cpu27.inst;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;miss rate for demand accesses 
system.cpu27.icache.demand_miss_rate::total;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;miss rate for demand accesses 
system.cpu27.icache.overall_miss_rate::cpu27.inst;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;miss rate for overall accesses 
system.cpu27.icache.overall_miss_rate::total;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;miss rate for overall accesses 
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst;106315.907660;99438.085527;102998.717949;102870.594455;110122.738676;113421.568627;average ReadReq miss latency 
system.cpu27.icache.ReadReq_avg_miss_latency::total;106315.907660;99438.085527;102998.717949;102870.594455;110122.738676;113421.568627;average ReadReq miss latency 
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst;106315.907660;99438.085527;102998.717949;102870.594455;110122.738676;113421.568627;average overall miss latency 
system.cpu27.icache.demand_avg_miss_latency::total;106315.907660;99438.085527;102998.717949;102870.594455;110122.738676;113421.568627;average overall miss latency 
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst;106315.907660;99438.085527;102998.717949;102870.594455;110122.738676;113421.568627;average overall miss latency 
system.cpu27.icache.overall_avg_miss_latency::total;106315.907660;99438.085527;102998.717949;102870.594455;110122.738676;113421.568627;average overall miss latency 
system.cpu27.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu27.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst;23825;537431;585;8512;6027;51;number of ReadReq MSHR misses 
system.cpu27.icache.ReadReq_mshr_misses::total;23825;537431;585;8512;6027;51;number of ReadReq MSHR misses 
system.cpu27.icache.demand_mshr_misses::cpu27.inst;23825;537431;585;8512;6027;51;number of demand (read+write) MSHR misses 
system.cpu27.icache.demand_mshr_misses::total;23825;537431;585;8512;6027;51;number of demand (read+write) MSHR misses 
system.cpu27.icache.overall_mshr_misses::cpu27.inst;23825;537431;585;8512;6027;51;number of overall MSHR misses 
system.cpu27.icache.overall_mshr_misses::total;23825;537431;585;8512;6027;51;number of overall MSHR misses 
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst;1900333500;39583062257;45206750;655364500;506334254;4392500;number of ReadReq MSHR miss cycles 
system.cpu27.icache.ReadReq_mshr_miss_latency::total;1900333500;39583062257;45206750;655364500;506334254;4392500;number of ReadReq MSHR miss cycles 
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst;1900333500;39583062257;45206750;655364500;506334254;4392500;number of demand (read+write) MSHR miss cycles 
system.cpu27.icache.demand_mshr_miss_latency::total;1900333500;39583062257;45206750;655364500;506334254;4392500;number of demand (read+write) MSHR miss cycles 
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst;1900333500;39583062257;45206750;655364500;506334254;4392500;number of overall MSHR miss cycles 
system.cpu27.icache.overall_mshr_miss_latency::total;1900333500;39583062257;45206750;655364500;506334254;4392500;number of overall MSHR miss cycles 
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;mshr miss rate for ReadReq accesses 
system.cpu27.icache.ReadReq_mshr_miss_rate::total;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;mshr miss rate for ReadReq accesses 
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;mshr miss rate for demand accesses 
system.cpu27.icache.demand_mshr_miss_rate::total;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;mshr miss rate for demand accesses 
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;mshr miss rate for overall accesses 
system.cpu27.icache.overall_mshr_miss_rate::total;0.001470;0.005550;0.002440;0.003379;0.002399;0.001398;mshr miss rate for overall accesses 
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst;79762.161595;73652.361432;77276.495726;76993.009868;84010.992865;86127.450980;average ReadReq mshr miss latency 
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total;79762.161595;73652.361432;77276.495726;76993.009868;84010.992865;86127.450980;average ReadReq mshr miss latency 
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst;79762.161595;73652.361432;77276.495726;76993.009868;84010.992865;86127.450980;average overall mshr miss latency 
system.cpu27.icache.demand_avg_mshr_miss_latency::total;79762.161595;73652.361432;77276.495726;76993.009868;84010.992865;86127.450980;average overall mshr miss latency 
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst;79762.161595;73652.361432;77276.495726;76993.009868;84010.992865;86127.450980;average overall mshr miss latency 
system.cpu27.icache.overall_avg_mshr_miss_latency::total;79762.161595;73652.361432;77276.495726;76993.009868;84010.992865;86127.450980;average overall mshr miss latency 
system.cpu27.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu27.dcache.tags.replacements;119183;1064265;2126;22304;24694;1;number of replacements 
system.cpu27.dcache.tags.tagsinuse;440.167587;812.741601;689.348072;657.070898;749.971403;739.017619;Cycle average of tags in use 
system.cpu27.dcache.tags.total_refs;779272;24659268;217157;324857;6703009;247182;Total number of references to valid blocks. 
system.cpu27.dcache.tags.sampled_refs;119183;1064265;2126;22304;24694;728;Sample count of references to valid blocks. 
system.cpu27.dcache.tags.avg_refs;6.538449;23.170233;102.143462;14.564966;271.442820;339.535714;Average number of references to valid blocks. 
system.cpu27.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu27.dcache.tags.occ_blocks::cpu27.data;440.167587;812.741601;689.348072;657.070898;749.971403;739.017619;Average occupied blocks per requestor 
system.cpu27.dcache.tags.occ_percent::cpu27.data;0.429851;0.793693;0.673191;0.641671;0.732394;0.721697;Average percentage of cache occupancy 
system.cpu27.dcache.tags.occ_percent::total;0.429851;0.793693;0.673191;0.641671;0.732394;0.721697;Average percentage of cache occupancy 
system.cpu27.dcache.tags.occ_task_id_blocks::1024;607;687;682;622;738;727;Occupied blocks per task id 
system.cpu27.dcache.tags.age_task_id_blocks_1024::3;11;2;9;;4;3;Occupied blocks per task id 
system.cpu27.dcache.tags.age_task_id_blocks_1024::4;596;685;673;622;734;724;Occupied blocks per task id 
system.cpu27.dcache.tags.occ_task_id_percent::1024;0.592773;0.670898;0.666016;0.607422;0.720703;0.709961;Percentage of cache occupancy per task id 
system.cpu27.dcache.tags.tag_accesses;10109750;57286578;144672;1555198;1637554;25958;Number of tag accesses 
system.cpu27.dcache.tags.data_accesses;10109750;57286578;144672;1555198;1637554;25958;Number of data accesses 
system.cpu27.dcache.ReadReq_hits::cpu27.data;3303179;19300033;47696;538950;559682;8178;number of ReadReq hits 
system.cpu27.dcache.ReadReq_hits::total;3303179;19300033;47696;538950;559682;8178;number of ReadReq hits 
system.cpu27.dcache.WriteReq_hits::cpu27.data;1374575;7015388;19222;187130;196158;4164;number of WriteReq hits 
system.cpu27.dcache.WriteReq_hits::total;1374575;7015388;19222;187130;196158;4164;number of WriteReq hits 
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data;39514;80361;426;2625;3868;146;number of LoadLockedReq hits 
system.cpu27.dcache.LoadLockedReq_hits::total;39514;80361;426;2625;3868;146;number of LoadLockedReq hits 
system.cpu27.dcache.StoreCondReq_hits::cpu27.data;14207;54467;174;1588;1347;60;number of StoreCondReq hits 
system.cpu27.dcache.StoreCondReq_hits::total;14207;54467;174;1588;1347;60;number of StoreCondReq hits 
system.cpu27.dcache.demand_hits::cpu27.data;4677754;26315421;66918;726080;755840;12342;number of demand (read+write) hits 
system.cpu27.dcache.demand_hits::total;4677754;26315421;66918;726080;755840;12342;number of demand (read+write) hits 
system.cpu27.dcache.overall_hits::cpu27.data;4677754;26315421;66918;726080;755840;12342;number of overall hits 
system.cpu27.dcache.overall_hits::total;4677754;26315421;66918;726080;755840;12342;number of overall hits 
system.cpu27.dcache.ReadReq_misses::cpu27.data;201679;1283360;3006;28178;29020;228;number of ReadReq misses 
system.cpu27.dcache.ReadReq_misses::total;201679;1283360;3006;28178;29020;228;number of ReadReq misses 
system.cpu27.dcache.WriteReq_misses::cpu27.data;10120;146676;162;2657;8712;42;number of WriteReq misses 
system.cpu27.dcache.WriteReq_misses::total;10120;146676;162;2657;8712;42;number of WriteReq misses 
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data;2218;33648;27;609;527;8;number of LoadLockedReq misses 
system.cpu27.dcache.LoadLockedReq_misses::total;2218;33648;27;609;527;8;number of LoadLockedReq misses 
system.cpu27.dcache.StoreCondReq_misses::cpu27.data;6487;53223;88;1228;1034;30;number of StoreCondReq misses 
system.cpu27.dcache.StoreCondReq_misses::total;6487;53223;88;1228;1034;30;number of StoreCondReq misses 
system.cpu27.dcache.demand_misses::cpu27.data;211799;1430036;3168;30835;37732;270;number of demand (read+write) misses 
system.cpu27.dcache.demand_misses::total;211799;1430036;3168;30835;37732;270;number of demand (read+write) misses 
system.cpu27.dcache.overall_misses::cpu27.data;211799;1430036;3168;30835;37732;270;number of overall misses 
system.cpu27.dcache.overall_misses::total;211799;1430036;3168;30835;37732;270;number of overall misses 
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data;16760098484;91538285257;267919588;2361415411;2712854014;17477629;number of ReadReq miss cycles 
system.cpu27.dcache.ReadReq_miss_latency::total;16760098484;91538285257;267919588;2361415411;2712854014;17477629;number of ReadReq miss cycles 
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data;610786253;9110465155;9741619;161785479;842711241;3021464;number of WriteReq miss cycles 
system.cpu27.dcache.WriteReq_miss_latency::total;610786253;9110465155;9741619;161785479;842711241;3021464;number of WriteReq miss cycles 
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data;178900093;2148817138;2562491;41757479;39167255;496000;number of LoadLockedReq miss cycles 
system.cpu27.dcache.LoadLockedReq_miss_latency::total;178900093;2148817138;2562491;41757479;39167255;496000;number of LoadLockedReq miss cycles 
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data;319000002;3197714067;4516937;71283532;54939582;1458983;number of StoreCondReq miss cycles 
system.cpu27.dcache.StoreCondReq_miss_latency::total;319000002;3197714067;4516937;71283532;54939582;1458983;number of StoreCondReq miss cycles 
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data;62599998;11870000;432000;1950000;7680999;308000;number of StoreCondFailReq miss cycles 
system.cpu27.dcache.StoreCondFailReq_miss_latency::total;62599998;11870000;432000;1950000;7680999;308000;number of StoreCondFailReq miss cycles 
system.cpu27.dcache.demand_miss_latency::cpu27.data;17370884737;100648750412;277661207;2523200890;3555565255;20499093;number of demand (read+write) miss cycles 
system.cpu27.dcache.demand_miss_latency::total;17370884737;100648750412;277661207;2523200890;3555565255;20499093;number of demand (read+write) miss cycles 
system.cpu27.dcache.overall_miss_latency::cpu27.data;17370884737;100648750412;277661207;2523200890;3555565255;20499093;number of overall miss cycles 
system.cpu27.dcache.overall_miss_latency::total;17370884737;100648750412;277661207;2523200890;3555565255;20499093;number of overall miss cycles 
system.cpu27.dcache.ReadReq_accesses::cpu27.data;3504858;20583393;50702;567128;588702;8406;number of ReadReq accesses(hits+misses) 
system.cpu27.dcache.ReadReq_accesses::total;3504858;20583393;50702;567128;588702;8406;number of ReadReq accesses(hits+misses) 
system.cpu27.dcache.WriteReq_accesses::cpu27.data;1384695;7162064;19384;189787;204870;4206;number of WriteReq accesses(hits+misses) 
system.cpu27.dcache.WriteReq_accesses::total;1384695;7162064;19384;189787;204870;4206;number of WriteReq accesses(hits+misses) 
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data;41732;114009;453;3234;4395;154;number of LoadLockedReq accesses(hits+misses) 
system.cpu27.dcache.LoadLockedReq_accesses::total;41732;114009;453;3234;4395;154;number of LoadLockedReq accesses(hits+misses) 
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data;20694;107690;262;2816;2381;90;number of StoreCondReq accesses(hits+misses) 
system.cpu27.dcache.StoreCondReq_accesses::total;20694;107690;262;2816;2381;90;number of StoreCondReq accesses(hits+misses) 
system.cpu27.dcache.demand_accesses::cpu27.data;4889553;27745457;70086;756915;793572;12612;number of demand (read+write) accesses 
system.cpu27.dcache.demand_accesses::total;4889553;27745457;70086;756915;793572;12612;number of demand (read+write) accesses 
system.cpu27.dcache.overall_accesses::cpu27.data;4889553;27745457;70086;756915;793572;12612;number of overall (read+write) accesses 
system.cpu27.dcache.overall_accesses::total;4889553;27745457;70086;756915;793572;12612;number of overall (read+write) accesses 
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data;0.057543;0.062349;0.059288;0.049685;0.049295;0.027123;miss rate for ReadReq accesses 
system.cpu27.dcache.ReadReq_miss_rate::total;0.057543;0.062349;0.059288;0.049685;0.049295;0.027123;miss rate for ReadReq accesses 
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data;0.007308;0.020480;0.008357;0.014000;0.042525;0.009986;miss rate for WriteReq accesses 
system.cpu27.dcache.WriteReq_miss_rate::total;0.007308;0.020480;0.008357;0.014000;0.042525;0.009986;miss rate for WriteReq accesses 
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data;0.053149;0.295135;0.059603;0.188312;0.119909;0.051948;miss rate for LoadLockedReq accesses 
system.cpu27.dcache.LoadLockedReq_miss_rate::total;0.053149;0.295135;0.059603;0.188312;0.119909;0.051948;miss rate for LoadLockedReq accesses 
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data;0.313473;0.494224;0.335878;0.436080;0.434271;0.333333;miss rate for StoreCondReq accesses 
system.cpu27.dcache.StoreCondReq_miss_rate::total;0.313473;0.494224;0.335878;0.436080;0.434271;0.333333;miss rate for StoreCondReq accesses 
system.cpu27.dcache.demand_miss_rate::cpu27.data;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;miss rate for demand accesses 
system.cpu27.dcache.demand_miss_rate::total;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;miss rate for demand accesses 
system.cpu27.dcache.overall_miss_rate::cpu27.data;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;miss rate for overall accesses 
system.cpu27.dcache.overall_miss_rate::total;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;miss rate for overall accesses 
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data;83102.844044;71327.051846;89128.272788;83803.513770;93482.219642;76656.267544;average ReadReq miss latency 
system.cpu27.dcache.ReadReq_avg_miss_latency::total;83102.844044;71327.051846;89128.272788;83803.513770;93482.219642;76656.267544;average ReadReq miss latency 
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data;60354.372826;62112.855239;60133.450617;60890.281897;96729.940427;71939.619048;average WriteReq miss latency 
system.cpu27.dcache.WriteReq_avg_miss_latency::total;60354.372826;62112.855239;60133.450617;60890.281897;96729.940427;71939.619048;average WriteReq miss latency 
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data;80658.292606;63861.660069;94907.074074;68567.288998;74321.166983;62000;average LoadLockedReq miss latency 
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total;80658.292606;63861.660069;94907.074074;68567.288998;74321.166983;62000;average LoadLockedReq miss latency 
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data;49175.273932;60081.432219;51328.829545;58048.478827;53133.058027;48632.766667;average StoreCondReq miss latency 
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total;49175.273932;60081.432219;51328.829545;58048.478827;53133.058027;48632.766667;average StoreCondReq miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data;82015.895906;70381.969693;87645.583018;81829.119183;94232.090931;75922.566667;average overall miss latency 
system.cpu27.dcache.demand_avg_miss_latency::total;82015.895906;70381.969693;87645.583018;81829.119183;94232.090931;75922.566667;average overall miss latency 
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data;82015.895906;70381.969693;87645.583018;81829.119183;94232.090931;75922.566667;average overall miss latency 
system.cpu27.dcache.overall_avg_miss_latency::total;82015.895906;70381.969693;87645.583018;81829.119183;94232.090931;75922.566667;average overall miss latency 
system.cpu27.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu27.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu27.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu27.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu27.dcache.writebacks::writebacks;2320;57714;53;832;5482;1;number of writebacks 
system.cpu27.dcache.writebacks::total;2320;57714;53;832;5482;1;number of writebacks 
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data;201679;1283360;3006;28178;29020;228;number of ReadReq MSHR misses 
system.cpu27.dcache.ReadReq_mshr_misses::total;201679;1283360;3006;28178;29020;228;number of ReadReq MSHR misses 
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data;10120;146676;162;2657;8712;42;number of WriteReq MSHR misses 
system.cpu27.dcache.WriteReq_mshr_misses::total;10120;146676;162;2657;8712;42;number of WriteReq MSHR misses 
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data;2218;33648;27;609;527;8;number of LoadLockedReq MSHR misses 
system.cpu27.dcache.LoadLockedReq_mshr_misses::total;2218;33648;27;609;527;8;number of LoadLockedReq MSHR misses 
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data;6487;53193;88;1228;1031;30;number of StoreCondReq MSHR misses 
system.cpu27.dcache.StoreCondReq_mshr_misses::total;6487;53193;88;1228;1031;30;number of StoreCondReq MSHR misses 
system.cpu27.dcache.demand_mshr_misses::cpu27.data;211799;1430036;3168;30835;37732;270;number of demand (read+write) MSHR misses 
system.cpu27.dcache.demand_mshr_misses::total;211799;1430036;3168;30835;37732;270;number of demand (read+write) MSHR misses 
system.cpu27.dcache.overall_mshr_misses::cpu27.data;211799;1430036;3168;30835;37732;270;number of overall MSHR misses 
system.cpu27.dcache.overall_mshr_misses::total;211799;1430036;3168;30835;37732;270;number of overall MSHR misses 
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data;11489306516;61868707743;190222412;1679537589;1958920986;10679371;number of ReadReq MSHR miss cycles 
system.cpu27.dcache.ReadReq_mshr_miss_latency::total;11489306516;61868707743;190222412;1679537589;1958920986;10679371;number of ReadReq MSHR miss cycles 
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data;297088747;5228739845;4788381;89263521;614164759;1697536;number of WriteReq MSHR miss cycles 
system.cpu27.dcache.WriteReq_mshr_miss_latency::total;297088747;5228739845;4788381;89263521;614164759;1697536;number of WriteReq MSHR miss cycles 
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data;126105907;1402914862;1895509;27985521;26840745;320000;number of LoadLockedReq MSHR miss cycles 
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total;126105907;1402914862;1895509;27985521;26840745;320000;number of LoadLockedReq MSHR miss cycles 
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data;150340998;1902693933;2043063;39796468;29764418;709017;number of StoreCondReq MSHR miss cycles 
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total;150340998;1902693933;2043063;39796468;29764418;709017;number of StoreCondReq MSHR miss cycles 
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data;45550002;8460000;300000;1400000;5690001;220000;number of StoreCondFailReq MSHR miss cycles 
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total;45550002;8460000;300000;1400000;5690001;220000;number of StoreCondFailReq MSHR miss cycles 
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data;11786395263;67097447588;195010793;1768801110;2573085745;12376907;number of demand (read+write) MSHR miss cycles 
system.cpu27.dcache.demand_mshr_miss_latency::total;11786395263;67097447588;195010793;1768801110;2573085745;12376907;number of demand (read+write) MSHR miss cycles 
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data;11786395263;67097447588;195010793;1768801110;2573085745;12376907;number of overall MSHR miss cycles 
system.cpu27.dcache.overall_mshr_miss_latency::total;11786395263;67097447588;195010793;1768801110;2573085745;12376907;number of overall MSHR miss cycles 
system.cpu27.dcache.ReadReq_mshr_uncacheable_latency::cpu27.data;21992000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu27.dcache.ReadReq_mshr_uncacheable_latency::total;21992000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu27.dcache.WriteReq_mshr_uncacheable_latency::cpu27.data;3773120000;6018180000;45319000;331059000;284516000;15585000;number of WriteReq MSHR uncacheable cycles 
system.cpu27.dcache.WriteReq_mshr_uncacheable_latency::total;3773120000;6018180000;45319000;331059000;284516000;15585000;number of WriteReq MSHR uncacheable cycles 
system.cpu27.dcache.overall_mshr_uncacheable_latency::cpu27.data;3795112000;6018180000;45319000;331059000;284516000;15585000;number of overall MSHR uncacheable cycles 
system.cpu27.dcache.overall_mshr_uncacheable_latency::total;3795112000;6018180000;45319000;331059000;284516000;15585000;number of overall MSHR uncacheable cycles 
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data;0.057543;0.062349;0.059288;0.049685;0.049295;0.027123;mshr miss rate for ReadReq accesses 
system.cpu27.dcache.ReadReq_mshr_miss_rate::total;0.057543;0.062349;0.059288;0.049685;0.049295;0.027123;mshr miss rate for ReadReq accesses 
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data;0.007308;0.020480;0.008357;0.014000;0.042525;0.009986;mshr miss rate for WriteReq accesses 
system.cpu27.dcache.WriteReq_mshr_miss_rate::total;0.007308;0.020480;0.008357;0.014000;0.042525;0.009986;mshr miss rate for WriteReq accesses 
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data;0.053149;0.295135;0.059603;0.188312;0.119909;0.051948;mshr miss rate for LoadLockedReq accesses 
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total;0.053149;0.295135;0.059603;0.188312;0.119909;0.051948;mshr miss rate for LoadLockedReq accesses 
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data;0.313473;0.493946;0.335878;0.436080;0.433011;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total;0.313473;0.493946;0.335878;0.436080;0.433011;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;mshr miss rate for demand accesses 
system.cpu27.dcache.demand_mshr_miss_rate::total;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;mshr miss rate for demand accesses 
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;mshr miss rate for overall accesses 
system.cpu27.dcache.overall_mshr_miss_rate::total;0.043317;0.051541;0.045202;0.040738;0.047547;0.021408;mshr miss rate for overall accesses 
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data;56968.283837;48208.380924;63280.908849;59604.570551;67502.446106;46839.346491;average ReadReq mshr miss latency 
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total;56968.283837;48208.380924;63280.908849;59604.570551;67502.446106;46839.346491;average ReadReq mshr miss latency 
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data;29356.595553;35648.230419;29557.907407;33595.604441;70496.414027;40417.523810;average WriteReq mshr miss latency 
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total;29356.595553;35648.230419;29557.907407;33595.604441;70496.414027;40417.523810;average WriteReq mshr miss latency 
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data;56855.683950;41693.855861;70204.037037;45953.236453;50931.204934;40000;average LoadLockedReq mshr miss latency 
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56855.683950;41693.855861;70204.037037;45953.236453;50931.204934;40000;average LoadLockedReq mshr miss latency 
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data;23175.735779;35769.630083;23216.625000;32407.547231;28869.464597;23633.900000;average StoreCondReq mshr miss latency 
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total;23175.735779;35769.630083;23216.625000;32407.547231;28869.464597;23633.900000;average StoreCondReq mshr miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data;55648.965590;46920.110814;61556.437184;57363.421761;68193.728003;45840.396296;average overall mshr miss latency 
system.cpu27.dcache.demand_avg_mshr_miss_latency::total;55648.965590;46920.110814;61556.437184;57363.421761;68193.728003;45840.396296;average overall mshr miss latency 
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data;55648.965590;46920.110814;61556.437184;57363.421761;68193.728003;45840.396296;average overall mshr miss latency 
system.cpu27.dcache.overall_avg_mshr_miss_latency::total;55648.965590;46920.110814;61556.437184;57363.421761;68193.728003;45840.396296;average overall mshr miss latency 
system.cpu27.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu27.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu27.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu27.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu27.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu27.dcache.overall_avg_mshr_uncacheable_latency::cpu27.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu27.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu27.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu28.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu28.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu28.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu28.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu28.dtb.read_hits;3564782;9199130;68610;593302;532591;28904;DTB read hits 
system.cpu28.dtb.read_misses;0;0;0;32;652;0;DTB read misses 
system.cpu28.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu28.dtb.read_accesses;0;0;0;119934;120305;0;DTB read accesses 
system.cpu28.dtb.write_hits;1431506;3284141;24663;238654;183553;7685;DTB write hits 
system.cpu28.dtb.write_misses;0;0;0;5;6179;0;DTB write misses 
system.cpu28.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu28.dtb.write_accesses;0;0;0;55369;38189;0;DTB write accesses 
system.cpu28.dtb.data_hits;4996288;12483271;93273;831956;716144;36589;DTB hits 
system.cpu28.dtb.data_misses;0;0;0;37;6831;0;DTB misses 
system.cpu28.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu28.dtb.data_accesses;0;0;0;175303;158494;0;DTB accesses 
system.cpu28.itb.fetch_hits;1259085;2180436;15556;736321;526511;5395;ITB hits 
system.cpu28.itb.fetch_misses;0;0;0;10;7;0;ITB misses 
system.cpu28.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu28.itb.fetch_accesses;1259085;2180436;15556;736331;526518;5395;ITB accesses 
system.cpu28.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu28.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu28.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu28.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu28.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu28.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu28.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu28.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu28.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu28.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu28.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu28.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu28.numCycles;644632501;1014355492;7031242;49902340;44531385;2441392;number of cpu cycles simulated 
system.cpu28.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu28.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu28.committedInsts;16246805;43801036;329132;2824927;2341371;114300;Number of instructions committed 
system.cpu28.committedOps;16246805;43801036;329132;2824927;2341371;114300;Number of ops (including micro ops) committed 
system.cpu28.num_int_alu_accesses;15726037;42748760;321167;2652144;2276683;111698;Number of integer alu accesses 
system.cpu28.num_fp_alu_accesses;1746;2010;134;285150;1764;0;Number of float alu accesses 
system.cpu28.num_func_calls;622325;1621024;12244;83661;68945;3650;number of times a function call or return occured 
system.cpu28.num_conditional_control_insts;1596668;4421784;32615;287112;245056;18151;number of instructions that are conditional controls 
system.cpu28.num_int_insts;15726037;42748760;321167;2652144;2276683;111698;number of integer instructions 
system.cpu28.num_fp_insts;1746;2010;134;285150;1764;0;number of float instructions 
system.cpu28.num_int_register_reads;21527175;59484869;447171;3967614;3119451;148256;number of times the integer registers were read 
system.cpu28.num_int_register_writes;12526306;34438323;259368;1982633;1817335;84690;number of times the integer registers were written 
system.cpu28.num_fp_register_reads;890;990;66;279965;877;0;number of times the floating registers were read 
system.cpu28.num_fp_register_writes;896;1020;68;226800;900;0;number of times the floating registers were written 
system.cpu28.num_mem_refs;5002533;12493985;93363;833369;724375;36615;number of memory refs 
system.cpu28.num_load_insts;3564916;9199280;68620;593801;534019;28904;Number of load instructions 
system.cpu28.num_store_insts;1437617;3294705;24743;239568;190356;7711;Number of store instructions 
system.cpu28.num_idle_cycles;600055575.841613;897089420.368679;6137866.614641;42255706.381891;38050100.381862;2130933.181648;Number of idle cycles 
system.cpu28.num_busy_cycles;44576925.158387;117266071.631321;893375.385359;7646633.618109;6481284.618138;310458.818352;Number of busy cycles 
system.cpu28.not_idle_fraction;0.069151;0.115606;0.127058;0.153232;0.145544;0.127165;Percentage of non-idle cycles 
system.cpu28.idle_fraction;0.930849;0.884394;0.872942;0.846768;0.854456;0.872835;Percentage of idle cycles 
system.cpu28.Branches;2527788;6730474;50198;406104;344737;23494;Number of branches fetched 
system.cpu28.op_class::No_OpClass;55227;103734;718;8910;20478;243;Class of executed instruction 
system.cpu28.op_class::IntAlu;10654863;30213463;227860;1810573;1487451;75022;Class of executed instruction 
system.cpu28.op_class::IntMult;63240;180568;1355;9110;7322;392;Class of executed instruction 
system.cpu28.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::FloatAdd;88;60;4;58830;61;0;Class of executed instruction 
system.cpu28.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::FloatCvt;0;0;0;1320;5;0;Class of executed instruction 
system.cpu28.op_class::FloatMult;0;0;0;52992;0;0;Class of executed instruction 
system.cpu28.op_class::FloatDiv;8;0;0;681;0;0;Class of executed instruction 
system.cpu28.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::MemRead;3606758;9266682;69148;599090;538314;29094;Class of executed instruction 
system.cpu28.op_class::MemWrite;1437630;3294735;24745;239637;190378;7711;Class of executed instruction 
system.cpu28.op_class::IprAccess;428991;741794;5302;43821;104193;1838;Class of executed instruction 
system.cpu28.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu28.op_class::total;16246805;43801036;329132;2824964;2348202;114300;Class of executed instruction 
system.cpu28.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu28.kern.inst.quiesce;9292;10452;74;561;510;25;number of quiesce instructions executed 
system.cpu28.kern.inst.hwrei;105519;182932;1300;10157;15427;451;number of hwrei instructions executed 
system.cpu28.kern.ipl_count::0;23923;42006;297;2508;1999;101;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::22;5944;10387;72;512;456;25;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::30;87;87;2;105;81;1;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::31;63634;109327;783;5699;5062;274;number of times we switched to this ipl 
system.cpu28.kern.ipl_count::total;93588;161807;1154;8824;7598;401;number of times we switched to this ipl 
system.cpu28.kern.ipl_good::0;23923;42006;297;2508;1999;101;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::22;5944;10387;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::30;87;87;2;105;81;1;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::31;23836;41919;295;2404;1918;100;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_good::total;53790;94399;666;5529;4454;227;number of times we switched to this ipl from a different ipl 
system.cpu28.kern.ipl_ticks::0;5607528690000;9771880080000;67502620000;461443060000;421638130000;23070700000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::22;20486640000;34677100000;249550000;1765570000;1566980000;87020000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::30;867100000;866920000;20200000;940850000;772690000;10090000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::31;817442300000;336130820000;2540050000;34873920000;21336050000;1246110000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_ticks::total;6446324730000;10143554920000;70312420000;499023400000;445313850000;24413920000;number of cycles we spent at this ipl 
system.cpu28.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::31;0.374580;0.383428;0.376756;0.421828;0.378902;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.ipl_used::total;0.574753;0.583405;0.577123;0.626587;0.586207;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu28.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::swpctx;26;30;2;91;27;;number of callpals executed 
system.cpu28.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu28.kern.callpal::swpipl;81525;140859;1006;7449;6498;349;number of callpals executed 
system.cpu28.kern.callpal::rdps;11889;21095;144;1030;921;50;number of callpals executed 
system.cpu28.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu28.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu28.kern.callpal::rti;6031;10474;74;759;563;26;number of callpals executed 
system.cpu28.kern.callpal::rdunique;1;;;2;11;;number of callpals executed 
system.cpu28.kern.callpal::total;99486;172458;1226;9494;8052;425;number of callpals executed 
system.cpu28.kern.mode_switch::kernel;6059;10504;76;850;590;26;number of protection mode switches 
system.cpu28.kern.mode_switch::user;0;0;0;162;40;0;number of protection mode switches 
system.cpu28.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu28.kern.mode_switch_good::kernel;0;0;0;0.190588;0.067797;0;fraction of useful protection mode switches 
system.cpu28.kern.mode_switch_good::user;nan;nan;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu28.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu28.kern.mode_switch_good::total;0;0;0;0.320158;0.126984;0;fraction of useful protection mode switches 
system.cpu28.kern.mode_ticks::kernel;0;0;0;17035942530000;422552030000;0;number of ticks spent at the given mode 
system.cpu28.kern.mode_ticks::user;0;0;0;15783080000;12248260000;0;number of ticks spent at the given mode 
system.cpu28.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu28.kern.swap_context;27;30;2;91;27;0;number of times the context was actually changed 
system.cpu28.icache.tags.replacements;23340;79961;637;9005;5033;159;number of replacements 
system.cpu28.icache.tags.tagsinuse;386.433703;445.509698;452;471.548737;494.890175;504;Cycle average of tags in use 
system.cpu28.icache.tags.total_refs;8190671;30307280;1497803;11835621;7002677;6711716;Total number of references to valid blocks. 
system.cpu28.icache.tags.sampled_refs;23340;79961;637;9005;5033;663;Sample count of references to valid blocks. 
system.cpu28.icache.tags.avg_refs;350.928492;379.025775;2351.339089;1314.338812;1391.352474;10123.251885;Average number of references to valid blocks. 
system.cpu28.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu28.icache.tags.occ_blocks::cpu28.inst;386.433703;445.509698;452;471.548737;494.890175;504;Average occupied blocks per requestor 
system.cpu28.icache.tags.occ_percent::cpu28.inst;0.754753;0.870136;0.882812;0.920994;0.966582;0.984375;Average percentage of cache occupancy 
system.cpu28.icache.tags.occ_percent::total;0.754753;0.870136;0.882812;0.920994;0.966582;0.984375;Average percentage of cache occupancy 
system.cpu28.icache.tags.occ_task_id_blocks::1024;440;452;452;490;504;504;Occupied blocks per task id 
system.cpu28.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu28.icache.tags.age_task_id_blocks_1024::3;15;15;12;;5;5;Occupied blocks per task id 
system.cpu28.icache.tags.age_task_id_blocks_1024::4;423;435;438;488;490;490;Occupied blocks per task id 
system.cpu28.icache.tags.occ_task_id_percent::1024;0.859375;0.882812;0.882812;0.957031;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu28.icache.tags.tag_accesses;32517397;87682045;658901;5658971;4701451;228759;Number of tag accesses 
system.cpu28.icache.tags.data_accesses;32517397;87682045;658901;5658971;4701451;228759;Number of data accesses 
system.cpu28.icache.ReadReq_hits::cpu28.inst;16223018;43721063;328495;2815921;2343155;114141;number of ReadReq hits 
system.cpu28.icache.ReadReq_hits::total;16223018;43721063;328495;2815921;2343155;114141;number of ReadReq hits 
system.cpu28.icache.demand_hits::cpu28.inst;16223018;43721063;328495;2815921;2343155;114141;number of demand (read+write) hits 
system.cpu28.icache.demand_hits::total;16223018;43721063;328495;2815921;2343155;114141;number of demand (read+write) hits 
system.cpu28.icache.overall_hits::cpu28.inst;16223018;43721063;328495;2815921;2343155;114141;number of overall hits 
system.cpu28.icache.overall_hits::total;16223018;43721063;328495;2815921;2343155;114141;number of overall hits 
system.cpu28.icache.ReadReq_misses::cpu28.inst;23787;79973;637;9043;5047;159;number of ReadReq misses 
system.cpu28.icache.ReadReq_misses::total;23787;79973;637;9043;5047;159;number of ReadReq misses 
system.cpu28.icache.demand_misses::cpu28.inst;23787;79973;637;9043;5047;159;number of demand (read+write) misses 
system.cpu28.icache.demand_misses::total;23787;79973;637;9043;5047;159;number of demand (read+write) misses 
system.cpu28.icache.overall_misses::cpu28.inst;23787;79973;637;9043;5047;159;number of overall misses 
system.cpu28.icache.overall_misses::total;23787;79973;637;9043;5047;159;number of overall misses 
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst;2462379250;8596138998;65719500;925030250;545992748;16612250;number of ReadReq miss cycles 
system.cpu28.icache.ReadReq_miss_latency::total;2462379250;8596138998;65719500;925030250;545992748;16612250;number of ReadReq miss cycles 
system.cpu28.icache.demand_miss_latency::cpu28.inst;2462379250;8596138998;65719500;925030250;545992748;16612250;number of demand (read+write) miss cycles 
system.cpu28.icache.demand_miss_latency::total;2462379250;8596138998;65719500;925030250;545992748;16612250;number of demand (read+write) miss cycles 
system.cpu28.icache.overall_miss_latency::cpu28.inst;2462379250;8596138998;65719500;925030250;545992748;16612250;number of overall miss cycles 
system.cpu28.icache.overall_miss_latency::total;2462379250;8596138998;65719500;925030250;545992748;16612250;number of overall miss cycles 
system.cpu28.icache.ReadReq_accesses::cpu28.inst;16246805;43801036;329132;2824964;2348202;114300;number of ReadReq accesses(hits+misses) 
system.cpu28.icache.ReadReq_accesses::total;16246805;43801036;329132;2824964;2348202;114300;number of ReadReq accesses(hits+misses) 
system.cpu28.icache.demand_accesses::cpu28.inst;16246805;43801036;329132;2824964;2348202;114300;number of demand (read+write) accesses 
system.cpu28.icache.demand_accesses::total;16246805;43801036;329132;2824964;2348202;114300;number of demand (read+write) accesses 
system.cpu28.icache.overall_accesses::cpu28.inst;16246805;43801036;329132;2824964;2348202;114300;number of overall (read+write) accesses 
system.cpu28.icache.overall_accesses::total;16246805;43801036;329132;2824964;2348202;114300;number of overall (read+write) accesses 
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;miss rate for ReadReq accesses 
system.cpu28.icache.ReadReq_miss_rate::total;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;miss rate for ReadReq accesses 
system.cpu28.icache.demand_miss_rate::cpu28.inst;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;miss rate for demand accesses 
system.cpu28.icache.demand_miss_rate::total;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;miss rate for demand accesses 
system.cpu28.icache.overall_miss_rate::cpu28.inst;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;miss rate for overall accesses 
system.cpu28.icache.overall_miss_rate::total;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;miss rate for overall accesses 
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst;103517.856392;107488.014680;103170.329670;102292.408493;108181.642164;104479.559748;average ReadReq miss latency 
system.cpu28.icache.ReadReq_avg_miss_latency::total;103517.856392;107488.014680;103170.329670;102292.408493;108181.642164;104479.559748;average ReadReq miss latency 
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst;103517.856392;107488.014680;103170.329670;102292.408493;108181.642164;104479.559748;average overall miss latency 
system.cpu28.icache.demand_avg_miss_latency::total;103517.856392;107488.014680;103170.329670;102292.408493;108181.642164;104479.559748;average overall miss latency 
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst;103517.856392;107488.014680;103170.329670;102292.408493;108181.642164;104479.559748;average overall miss latency 
system.cpu28.icache.overall_avg_miss_latency::total;103517.856392;107488.014680;103170.329670;102292.408493;108181.642164;104479.559748;average overall miss latency 
system.cpu28.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu28.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst;23787;79973;637;9043;5047;159;number of ReadReq MSHR misses 
system.cpu28.icache.ReadReq_mshr_misses::total;23787;79973;637;9043;5047;159;number of ReadReq MSHR misses 
system.cpu28.icache.demand_mshr_misses::cpu28.inst;23787;79973;637;9043;5047;159;number of demand (read+write) MSHR misses 
system.cpu28.icache.demand_mshr_misses::total;23787;79973;637;9043;5047;159;number of demand (read+write) MSHR misses 
system.cpu28.icache.overall_mshr_misses::cpu28.inst;23787;79973;637;9043;5047;159;number of overall MSHR misses 
system.cpu28.icache.overall_mshr_misses::total;23787;79973;637;9043;5047;159;number of overall MSHR misses 
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst;1846643750;6528638002;49244500;691928750;415599252;12499750;number of ReadReq MSHR miss cycles 
system.cpu28.icache.ReadReq_mshr_miss_latency::total;1846643750;6528638002;49244500;691928750;415599252;12499750;number of ReadReq MSHR miss cycles 
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst;1846643750;6528638002;49244500;691928750;415599252;12499750;number of demand (read+write) MSHR miss cycles 
system.cpu28.icache.demand_mshr_miss_latency::total;1846643750;6528638002;49244500;691928750;415599252;12499750;number of demand (read+write) MSHR miss cycles 
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst;1846643750;6528638002;49244500;691928750;415599252;12499750;number of overall MSHR miss cycles 
system.cpu28.icache.overall_mshr_miss_latency::total;1846643750;6528638002;49244500;691928750;415599252;12499750;number of overall MSHR miss cycles 
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;mshr miss rate for ReadReq accesses 
system.cpu28.icache.ReadReq_mshr_miss_rate::total;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;mshr miss rate for ReadReq accesses 
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;mshr miss rate for demand accesses 
system.cpu28.icache.demand_mshr_miss_rate::total;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;mshr miss rate for demand accesses 
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;mshr miss rate for overall accesses 
system.cpu28.icache.overall_mshr_miss_rate::total;0.001464;0.001826;0.001935;0.003201;0.002149;0.001391;mshr miss rate for overall accesses 
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst;77632.477824;81635.527015;77306.907378;76515.398651;82345.799881;78614.779874;average ReadReq mshr miss latency 
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total;77632.477824;81635.527015;77306.907378;76515.398651;82345.799881;78614.779874;average ReadReq mshr miss latency 
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst;77632.477824;81635.527015;77306.907378;76515.398651;82345.799881;78614.779874;average overall mshr miss latency 
system.cpu28.icache.demand_avg_mshr_miss_latency::total;77632.477824;81635.527015;77306.907378;76515.398651;82345.799881;78614.779874;average overall mshr miss latency 
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst;77632.477824;81635.527015;77306.907378;76515.398651;82345.799881;78614.779874;average overall mshr miss latency 
system.cpu28.icache.overall_avg_mshr_miss_latency::total;77632.477824;81635.527015;77306.907378;76515.398651;82345.799881;78614.779874;average overall mshr miss latency 
system.cpu28.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu28.dcache.tags.replacements;119830;437124;3501;22077;23781;950;number of replacements 
system.cpu28.dcache.tags.tagsinuse;440.297149;645.819832;599.130361;741.065155;699.646525;837.020528;Cycle average of tags in use 
system.cpu28.dcache.tags.total_refs;1066054;4520234;10945;4711494;7796083;195439;Total number of references to valid blocks. 
system.cpu28.dcache.tags.sampled_refs;119830;437124;3501;22077;23781;1769;Sample count of references to valid blocks. 
system.cpu28.dcache.tags.avg_refs;8.896387;10.340851;3.126250;213.411877;327.828224;110.479932;Average number of references to valid blocks. 
system.cpu28.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu28.dcache.tags.occ_blocks::cpu28.data;440.297149;645.819832;599.130361;741.065155;699.646525;837.020528;Average occupied blocks per requestor 
system.cpu28.dcache.tags.occ_percent::cpu28.data;0.429978;0.630683;0.585088;0.723696;0.683249;0.817403;Average percentage of cache occupancy 
system.cpu28.dcache.tags.occ_percent::total;0.429978;0.630683;0.585088;0.723696;0.683249;0.817403;Average percentage of cache occupancy 
system.cpu28.dcache.tags.occ_task_id_blocks::1024;603;594;596;837;835;819;Occupied blocks per task id 
system.cpu28.dcache.tags.age_task_id_blocks_1024::3;10;10;9;;8;7;Occupied blocks per task id 
system.cpu28.dcache.tags.age_task_id_blocks_1024::4;593;584;587;837;821;806;Occupied blocks per task id 
system.cpu28.dcache.tags.occ_task_id_percent::1024;0.588867;0.580078;0.582031;0.817383;0.815430;0.799805;Percentage of cache occupancy per task id 
system.cpu28.dcache.tags.tag_accesses;10149401;25468115;190665;1691594;1464249;74336;Number of tag accesses 
system.cpu28.dcache.tags.data_accesses;10149401;25468115;190665;1691594;1464249;74336;Number of data accesses 
system.cpu28.dcache.ReadReq_hits::cpu28.data;3315703;8644782;63633;563401;501564;27215;number of ReadReq hits 
system.cpu28.dcache.ReadReq_hits::total;3315703;8644782;63633;563401;501564;27215;number of ReadReq hits 
system.cpu28.dcache.WriteReq_hits::cpu28.data;1373740;3208146;23968;232426;172234;7368;number of WriteReq hits 
system.cpu28.dcache.WriteReq_hits::total;1373740;3208146;23968;232426;172234;7368;number of WriteReq hits 
system.cpu28.dcache.LoadLockedReq_hits::cpu28.data;40411;33907;419;2655;3361;224;number of LoadLockedReq hits 
system.cpu28.dcache.LoadLockedReq_hits::total;40411;33907;419;2655;3361;224;number of LoadLockedReq hits 
system.cpu28.dcache.StoreCondReq_hits::cpu28.data;14186;21176;172;1632;1251;62;number of StoreCondReq hits 
system.cpu28.dcache.StoreCondReq_hits::total;14186;21176;172;1632;1251;62;number of StoreCondReq hits 
system.cpu28.dcache.demand_hits::cpu28.data;4689443;11852928;87601;795827;673798;34583;number of demand (read+write) hits 
system.cpu28.dcache.demand_hits::total;4689443;11852928;87601;795827;673798;34583;number of demand (read+write) hits 
system.cpu28.dcache.overall_hits::cpu28.data;4689443;11852928;87601;795827;673798;34583;number of overall hits 
system.cpu28.dcache.overall_hits::total;4689443;11852928;87601;795827;673798;34583;number of overall hits 
system.cpu28.dcache.ReadReq_misses::cpu28.data;206483;518755;4533;27176;28032;1455;number of ReadReq misses 
system.cpu28.dcache.ReadReq_misses::total;206483;518755;4533;27176;28032;1455;number of ReadReq misses 
system.cpu28.dcache.WriteReq_misses::cpu28.data;10194;30189;178;2624;7155;61;number of WriteReq misses 
system.cpu28.dcache.WriteReq_misses::total;10194;30189;178;2624;7155;61;number of WriteReq misses 
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data;2220;1836;35;537;410;10;number of LoadLockedReq misses 
system.cpu28.dcache.LoadLockedReq_misses::total;2220;1836;35;537;410;10;number of LoadLockedReq misses 
system.cpu28.dcache.StoreCondReq_misses::cpu28.data;6461;11587;87;1088;910;29;number of StoreCondReq misses 
system.cpu28.dcache.StoreCondReq_misses::total;6461;11587;87;1088;910;29;number of StoreCondReq misses 
system.cpu28.dcache.demand_misses::cpu28.data;216677;548944;4711;29800;35187;1516;number of demand (read+write) misses 
system.cpu28.dcache.demand_misses::total;216677;548944;4711;29800;35187;1516;number of demand (read+write) misses 
system.cpu28.dcache.overall_misses::cpu28.data;216677;548944;4711;29800;35187;1516;number of overall misses 
system.cpu28.dcache.overall_misses::total;216677;548944;4711;29800;35187;1516;number of overall misses 
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data;16909124642;38635971956;396893860;2314949770;2475186605;129401548;number of ReadReq miss cycles 
system.cpu28.dcache.ReadReq_miss_latency::total;16909124642;38635971956;396893860;2314949770;2475186605;129401548;number of ReadReq miss cycles 
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data;612886469;1776960134;10633114;171318967;693689686;4776962;number of WriteReq miss cycles 
system.cpu28.dcache.WriteReq_miss_latency::total;612886469;1776960134;10633114;171318967;693689686;4776962;number of WriteReq miss cycles 
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data;182800892;213017106;3339994;37244234;30777560;751250;number of LoadLockedReq miss cycles 
system.cpu28.dcache.LoadLockedReq_miss_latency::total;182800892;213017106;3339994;37244234;30777560;751250;number of LoadLockedReq miss cycles 
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data;319474001;603684312;4536937;62495546;48340583;1530983;number of StoreCondReq miss cycles 
system.cpu28.dcache.StoreCondReq_miss_latency::total;319474001;603684312;4536937;62495546;48340583;1530983;number of StoreCondReq miss cycles 
system.cpu28.dcache.StoreCondFailReq_miss_latency::cpu28.data;59132000;23684999;370000;1244999;5726000;144000;number of StoreCondFailReq miss cycles 
system.cpu28.dcache.StoreCondFailReq_miss_latency::total;59132000;23684999;370000;1244999;5726000;144000;number of StoreCondFailReq miss cycles 
system.cpu28.dcache.demand_miss_latency::cpu28.data;17522011111;40412932090;407526974;2486268737;3168876291;134178510;number of demand (read+write) miss cycles 
system.cpu28.dcache.demand_miss_latency::total;17522011111;40412932090;407526974;2486268737;3168876291;134178510;number of demand (read+write) miss cycles 
system.cpu28.dcache.overall_miss_latency::cpu28.data;17522011111;40412932090;407526974;2486268737;3168876291;134178510;number of overall miss cycles 
system.cpu28.dcache.overall_miss_latency::total;17522011111;40412932090;407526974;2486268737;3168876291;134178510;number of overall miss cycles 
system.cpu28.dcache.ReadReq_accesses::cpu28.data;3522186;9163537;68166;590577;529596;28670;number of ReadReq accesses(hits+misses) 
system.cpu28.dcache.ReadReq_accesses::total;3522186;9163537;68166;590577;529596;28670;number of ReadReq accesses(hits+misses) 
system.cpu28.dcache.WriteReq_accesses::cpu28.data;1383934;3238335;24146;235050;179389;7429;number of WriteReq accesses(hits+misses) 
system.cpu28.dcache.WriteReq_accesses::total;1383934;3238335;24146;235050;179389;7429;number of WriteReq accesses(hits+misses) 
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data;42631;35743;454;3192;3771;234;number of LoadLockedReq accesses(hits+misses) 
system.cpu28.dcache.LoadLockedReq_accesses::total;42631;35743;454;3192;3771;234;number of LoadLockedReq accesses(hits+misses) 
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data;20647;32763;259;2720;2161;91;number of StoreCondReq accesses(hits+misses) 
system.cpu28.dcache.StoreCondReq_accesses::total;20647;32763;259;2720;2161;91;number of StoreCondReq accesses(hits+misses) 
system.cpu28.dcache.demand_accesses::cpu28.data;4906120;12401872;92312;825627;708985;36099;number of demand (read+write) accesses 
system.cpu28.dcache.demand_accesses::total;4906120;12401872;92312;825627;708985;36099;number of demand (read+write) accesses 
system.cpu28.dcache.overall_accesses::cpu28.data;4906120;12401872;92312;825627;708985;36099;number of overall (read+write) accesses 
system.cpu28.dcache.overall_accesses::total;4906120;12401872;92312;825627;708985;36099;number of overall (read+write) accesses 
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data;0.058624;0.056611;0.066499;0.046016;0.052931;0.050750;miss rate for ReadReq accesses 
system.cpu28.dcache.ReadReq_miss_rate::total;0.058624;0.056611;0.066499;0.046016;0.052931;0.050750;miss rate for ReadReq accesses 
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data;0.007366;0.009322;0.007372;0.011164;0.039885;0.008211;miss rate for WriteReq accesses 
system.cpu28.dcache.WriteReq_miss_rate::total;0.007366;0.009322;0.007372;0.011164;0.039885;0.008211;miss rate for WriteReq accesses 
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data;0.052075;0.051367;0.077093;0.168233;0.108724;0.042735;miss rate for LoadLockedReq accesses 
system.cpu28.dcache.LoadLockedReq_miss_rate::total;0.052075;0.051367;0.077093;0.168233;0.108724;0.042735;miss rate for LoadLockedReq accesses 
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data;0.312927;0.353661;0.335907;0.400000;0.421101;0.318681;miss rate for StoreCondReq accesses 
system.cpu28.dcache.StoreCondReq_miss_rate::total;0.312927;0.353661;0.335907;0.400000;0.421101;0.318681;miss rate for StoreCondReq accesses 
system.cpu28.dcache.demand_miss_rate::cpu28.data;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;miss rate for demand accesses 
system.cpu28.dcache.demand_miss_rate::total;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;miss rate for demand accesses 
system.cpu28.dcache.overall_miss_rate::cpu28.data;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;miss rate for overall accesses 
system.cpu28.dcache.overall_miss_rate::total;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;miss rate for overall accesses 
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data;81891.122475;74478.264221;87556.554158;85183.609435;88298.608911;88935.771821;average ReadReq miss latency 
system.cpu28.dcache.ReadReq_avg_miss_latency::total;81891.122475;74478.264221;87556.554158;85183.609435;88298.608911;88935.771821;average ReadReq miss latency 
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data;60122.274769;58861.179039;59736.595506;65289.240473;96951.738085;78310.852459;average WriteReq miss latency 
system.cpu28.dcache.WriteReq_avg_miss_latency::total;60122.274769;58861.179039;59736.595506;65289.240473;96951.738085;78310.852459;average WriteReq miss latency 
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data;82342.744144;116022.388889;95428.400000;69356.115456;75067.219512;75125;average LoadLockedReq miss latency 
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total;82342.744144;116022.388889;95428.400000;69356.115456;75067.219512;75125;average LoadLockedReq miss latency 
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data;49446.525460;52100.139121;52148.701149;57440.759191;53121.519780;52792.517241;average StoreCondReq miss latency 
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total;49446.525460;52100.139121;52148.701149;57440.759191;53121.519780;52792.517241;average StoreCondReq miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::cpu28.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data;80866.963780;73619.407608;86505.407345;83431.836812;90058.154745;88508.251979;average overall miss latency 
system.cpu28.dcache.demand_avg_miss_latency::total;80866.963780;73619.407608;86505.407345;83431.836812;90058.154745;88508.251979;average overall miss latency 
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data;80866.963780;73619.407608;86505.407345;83431.836812;90058.154745;88508.251979;average overall miss latency 
system.cpu28.dcache.overall_avg_miss_latency::total;80866.963780;73619.407608;86505.407345;83431.836812;90058.154745;88508.251979;average overall miss latency 
system.cpu28.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu28.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu28.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu28.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu28.dcache.writebacks::writebacks;2461;8777;68;1464;4569;22;number of writebacks 
system.cpu28.dcache.writebacks::total;2461;8777;68;1464;4569;22;number of writebacks 
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data;206483;518755;4533;27176;28032;1455;number of ReadReq MSHR misses 
system.cpu28.dcache.ReadReq_mshr_misses::total;206483;518755;4533;27176;28032;1455;number of ReadReq MSHR misses 
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data;10194;30189;178;2624;7155;61;number of WriteReq MSHR misses 
system.cpu28.dcache.WriteReq_mshr_misses::total;10194;30189;178;2624;7155;61;number of WriteReq MSHR misses 
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data;2220;1836;35;537;410;10;number of LoadLockedReq MSHR misses 
system.cpu28.dcache.LoadLockedReq_mshr_misses::total;2220;1836;35;537;410;10;number of LoadLockedReq MSHR misses 
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data;6461;11586;87;1088;910;29;number of StoreCondReq MSHR misses 
system.cpu28.dcache.StoreCondReq_mshr_misses::total;6461;11586;87;1088;910;29;number of StoreCondReq MSHR misses 
system.cpu28.dcache.demand_mshr_misses::cpu28.data;216677;548944;4711;29800;35187;1516;number of demand (read+write) MSHR misses 
system.cpu28.dcache.demand_mshr_misses::total;216677;548944;4711;29800;35187;1516;number of demand (read+write) MSHR misses 
system.cpu28.dcache.overall_mshr_misses::cpu28.data;216677;548944;4711;29800;35187;1516;number of overall MSHR misses 
system.cpu28.dcache.overall_mshr_misses::total;216677;548944;4711;29800;35187;1516;number of overall MSHR misses 
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data;11528399358;26516229044;282401140;1652037230;1766081395;91315452;number of ReadReq MSHR miss cycles 
system.cpu28.dcache.ReadReq_mshr_miss_latency::total;11528399358;26516229044;282401140;1652037230;1766081395;91315452;number of ReadReq MSHR miss cycles 
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data;296867531;863988866;5252886;98036033;505835314;2978038;number of WriteReq MSHR miss cycles 
system.cpu28.dcache.WriteReq_mshr_miss_latency::total;296867531;863988866;5252886;98036033;505835314;2978038;number of WriteReq MSHR miss cycles 
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data;129483108;164944894;2484006;25131766;21125440;525750;number of LoadLockedReq MSHR miss cycles 
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total;129483108;164944894;2484006;25131766;21125440;525750;number of LoadLockedReq MSHR miss cycles 
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data;150731999;242366688;2072063;34102454;25466417;756017;number of StoreCondReq MSHR miss cycles 
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total;150731999;242366688;2072063;34102454;25466417;756017;number of StoreCondReq MSHR miss cycles 
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::cpu28.data;42830000;17030001;260000;860001;4120000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::total;42830000;17030001;260000;860001;4120000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data;11825266889;27380217910;287654026;1750073263;2271916709;94293490;number of demand (read+write) MSHR miss cycles 
system.cpu28.dcache.demand_mshr_miss_latency::total;11825266889;27380217910;287654026;1750073263;2271916709;94293490;number of demand (read+write) MSHR miss cycles 
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data;11825266889;27380217910;287654026;1750073263;2271916709;94293490;number of overall MSHR miss cycles 
system.cpu28.dcache.overall_mshr_miss_latency::total;11825266889;27380217910;287654026;1750073263;2271916709;94293490;number of overall MSHR miss cycles 
system.cpu28.dcache.ReadReq_mshr_uncacheable_latency::cpu28.data;22200000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu28.dcache.ReadReq_mshr_uncacheable_latency::total;22200000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu28.dcache.WriteReq_mshr_uncacheable_latency::cpu28.data;3756851000;4835147000;45007000;318122000;280700000;15910000;number of WriteReq MSHR uncacheable cycles 
system.cpu28.dcache.WriteReq_mshr_uncacheable_latency::total;3756851000;4835147000;45007000;318122000;280700000;15910000;number of WriteReq MSHR uncacheable cycles 
system.cpu28.dcache.overall_mshr_uncacheable_latency::cpu28.data;3779051000;4835147000;45007000;318122000;280700000;15910000;number of overall MSHR uncacheable cycles 
system.cpu28.dcache.overall_mshr_uncacheable_latency::total;3779051000;4835147000;45007000;318122000;280700000;15910000;number of overall MSHR uncacheable cycles 
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data;0.058624;0.056611;0.066499;0.046016;0.052931;0.050750;mshr miss rate for ReadReq accesses 
system.cpu28.dcache.ReadReq_mshr_miss_rate::total;0.058624;0.056611;0.066499;0.046016;0.052931;0.050750;mshr miss rate for ReadReq accesses 
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data;0.007366;0.009322;0.007372;0.011164;0.039885;0.008211;mshr miss rate for WriteReq accesses 
system.cpu28.dcache.WriteReq_mshr_miss_rate::total;0.007366;0.009322;0.007372;0.011164;0.039885;0.008211;mshr miss rate for WriteReq accesses 
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data;0.052075;0.051367;0.077093;0.168233;0.108724;0.042735;mshr miss rate for LoadLockedReq accesses 
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total;0.052075;0.051367;0.077093;0.168233;0.108724;0.042735;mshr miss rate for LoadLockedReq accesses 
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data;0.312927;0.353631;0.335907;0.400000;0.421101;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total;0.312927;0.353631;0.335907;0.400000;0.421101;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;mshr miss rate for demand accesses 
system.cpu28.dcache.demand_mshr_miss_rate::total;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;mshr miss rate for demand accesses 
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;mshr miss rate for overall accesses 
system.cpu28.dcache.overall_mshr_miss_rate::total;0.044165;0.044263;0.051033;0.036094;0.049630;0.041996;mshr miss rate for overall accesses 
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data;55832.196152;51115.129578;62298.949923;60790.301369;63002.332870;62759.760825;average ReadReq mshr miss latency 
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total;55832.196152;51115.129578;62298.949923;60790.301369;63002.332870;62759.760825;average ReadReq mshr miss latency 
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data;29121.790367;28619.327106;29510.595506;37361.293064;70696.759469;48820.295082;average WriteReq mshr miss latency 
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total;29121.790367;28619.327106;29510.595506;37361.293064;70696.759469;48820.295082;average WriteReq mshr miss latency 
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data;58325.724324;89839.266885;70971.600000;46800.309125;51525.463415;52575;average LoadLockedReq mshr miss latency 
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58325.724324;89839.266885;70971.600000;46800.309125;51525.463415;52575;average LoadLockedReq mshr miss latency 
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data;23329.515400;20918.926981;23816.816092;31344.167279;27985.073626;26069.551724;average StoreCondReq mshr miss latency 
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total;23329.515400;20918.926981;23816.816092;31344.167279;27985.073626;26069.551724;average StoreCondReq mshr miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu28.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data;54575.552038;49877.980104;61060.077691;58727.290705;64566.934067;62198.872032;average overall mshr miss latency 
system.cpu28.dcache.demand_avg_mshr_miss_latency::total;54575.552038;49877.980104;61060.077691;58727.290705;64566.934067;62198.872032;average overall mshr miss latency 
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data;54575.552038;49877.980104;61060.077691;58727.290705;64566.934067;62198.872032;average overall mshr miss latency 
system.cpu28.dcache.overall_avg_mshr_miss_latency::total;54575.552038;49877.980104;61060.077691;58727.290705;64566.934067;62198.872032;average overall mshr miss latency 
system.cpu28.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu28.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu28.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu28.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu28.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu28.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu28.dcache.overall_avg_mshr_uncacheable_latency::cpu28.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu28.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu28.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu29.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu29.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu29.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu29.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu29.dtb.read_hits;3551512;9345191;67647;755589;628211;8261;DTB read hits 
system.cpu29.dtb.read_misses;0;0;0;22;677;0;DTB read misses 
system.cpu29.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu29.dtb.read_accesses;0;0;0;7342;159583;0;DTB read accesses 
system.cpu29.dtb.write_hits;1429469;3306736;24587;271898;213618;4358;DTB write hits 
system.cpu29.dtb.write_misses;0;0;0;4;6319;0;DTB write misses 
system.cpu29.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu29.dtb.write_accesses;0;0;0;3918;49701;0;DTB write accesses 
system.cpu29.dtb.data_hits;4980981;12651927;92234;1027487;841829;12619;DTB hits 
system.cpu29.dtb.data_misses;0;0;0;26;6996;0;DTB misses 
system.cpu29.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu29.dtb.data_accesses;0;0;0;11260;209284;0;DTB accesses 
system.cpu29.itb.fetch_hits;1258359;2182347;15556;199076;651871;5305;ITB hits 
system.cpu29.itb.fetch_misses;0;0;0;10;7;0;ITB misses 
system.cpu29.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu29.itb.fetch_accesses;1258359;2182347;15556;199086;651878;5305;ITB accesses 
system.cpu29.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu29.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu29.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu29.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu29.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu29.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu29.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu29.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu29.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu29.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu29.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu29.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu29.numCycles;644632501;1014355486;7031239;49902351;44531248;2441402;number of cpu cycles simulated 
system.cpu29.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu29.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu29.committedInsts;16205968;44331609;326905;3542147;2597944;35781;Number of instructions committed 
system.cpu29.committedOps;16205968;44331609;326905;3542147;2597944;35781;Number of ops (including micro ops) committed 
system.cpu29.num_int_alu_accesses;15686436;43273056;319015;3455547;2529706;34099;Number of integer alu accesses 
system.cpu29.num_fp_alu_accesses;1746;2010;134;25264;2572;0;Number of float alu accesses 
system.cpu29.num_func_calls;621599;1635350;12244;128512;69079;1498;number of times a function call or return occured 
system.cpu29.num_conditional_control_insts;1584852;4530820;31579;385163;312560;2831;number of instructions that are conditional controls 
system.cpu29.num_int_insts;15686436;43273056;319015;3455547;2529706;34099;number of integer instructions 
system.cpu29.num_fp_insts;1746;2010;134;25264;2572;0;number of float instructions 
system.cpu29.num_int_register_reads;21479444;60167376;444943;4826237;3426156;45723;number of times the integer registers were read 
system.cpu29.num_int_register_writes;12500181;34824496;258252;2739229;1973139;26700;number of times the integer registers were written 
system.cpu29.num_fp_register_reads;890;990;66;14487;1281;0;number of times the floating registers were read 
system.cpu29.num_fp_register_writes;896;1020;68;14690;1312;0;number of times the floating registers were written 
system.cpu29.num_mem_refs;4987222;12662641;92324;1029945;850346;12645;number of memory refs 
system.cpu29.num_load_insts;3551646;9345341;67657;756683;629741;8261;Number of load instructions 
system.cpu29.num_store_insts;1435576;3317300;24667;273262;220605;4384;Number of store instructions 
system.cpu29.num_idle_cycles;600175359.227912;895619695.874400;6145405.493318;40239907.720178;37220999.773221;2342877.281092;Number of idle cycles 
system.cpu29.num_busy_cycles;44457141.772088;118735790.125600;885833.506682;9662443.279822;7310248.226779;98524.718908;Number of busy cycles 
system.cpu29.not_idle_fraction;0.068965;0.117055;0.125985;0.193627;0.164160;0.040356;Percentage of non-idle cycles 
system.cpu29.idle_fraction;0.931035;0.882945;0.874015;0.806373;0.835840;0.959644;Percentage of idle cycles 
system.cpu29.Branches;2514102;6859546;49087;565096;413125;5136;Number of branches fetched 
system.cpu29.op_class::No_OpClass;55189;103879;718;10692;22836;227;Class of executed instruction 
system.cpu29.op_class::IntAlu;10629704;30572482;226672;2421329;1612997;20805;Class of executed instruction 
system.cpu29.op_class::IntMult;63162;182328;1355;14125;7298;125;Class of executed instruction 
system.cpu29.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::FloatAdd;88;60;4;4234;89;0;Class of executed instruction 
system.cpu29.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::FloatCvt;0;0;0;2274;5;0;Class of executed instruction 
system.cpu29.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::FloatDiv;8;0;0;725;0;0;Class of executed instruction 
system.cpu29.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::MemRead;3593473;9412928;68185;763930;634296;8442;Class of executed instruction 
system.cpu29.op_class::MemWrite;1435589;3317330;24669;273421;220647;4384;Class of executed instruction 
system.cpu29.op_class::IprAccess;428755;742602;5302;51443;106772;1798;Class of executed instruction 
system.cpu29.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu29.op_class::total;16205968;44331609;326905;3542173;2604940;35781;Class of executed instruction 
system.cpu29.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu29.kern.inst.quiesce;9311;10456;74;611;503;26;number of quiesce instructions executed 
system.cpu29.kern.inst.hwrei;105461;183165;1300;11537;15743;441;number of hwrei instructions executed 
system.cpu29.kern.ipl_count::0;23911;42037;297;3018;2065;100;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::22;5940;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::30;87;87;2;168;87;1;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::31;63600;109498;783;6193;5110;265;number of times we switched to this ipl 
system.cpu29.kern.ipl_count::total;93538;162009;1154;9890;7718;391;number of times we switched to this ipl 
system.cpu29.kern.ipl_good::0;23911;42037;297;3018;2065;100;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::22;5940;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::30;87;87;2;168;87;1;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::31;23824;41950;295;2850;1978;99;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_good::total;53762;94461;666;6547;4586;225;number of times we switched to this ipl from a different ipl 
system.cpu29.kern.ipl_ticks::0;5603580310000;9767340910000;67503290000;432127360000;418089260000;23597220000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::22;20471430000;34564390000;249200000;1790200000;1572500000;86320000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::30;868480000;861800000;20160000;1379380000;818590000;9860000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::31;821404510000;340787760000;2539740000;63726570000;24832130000;720620000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_ticks::total;6446324730000;10143554860000;70312390000;499023510000;445312480000;24414020000;number of cycles we spent at this ipl 
system.cpu29.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::31;0.374591;0.383112;0.376756;0.460197;0.387084;0.373585;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.ipl_used::total;0.574761;0.583060;0.577123;0.661982;0.594195;0.575448;fraction of swpipl calls that actually changed the ipl 
system.cpu29.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::swpctx;26;30;2;210;39;;number of callpals executed 
system.cpu29.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu29.kern.callpal::swpipl;81483;141061;1006;8228;6580;339;number of callpals executed 
system.cpu29.kern.callpal::rdps;11881;21126;144;1040;917;50;number of callpals executed 
system.cpu29.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu29.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu29.kern.callpal::rti;6027;10474;74;983;595;26;number of callpals executed 
system.cpu29.kern.callpal::rdunique;1;;;6;16;;number of callpals executed 
system.cpu29.kern.callpal::total;99432;172691;1226;10822;8197;415;number of callpals executed 
system.cpu29.kern.mode_switch::kernel;6055;10504;76;1193;634;26;number of protection mode switches 
system.cpu29.kern.mode_switch::user;0;0;0;307;68;0;number of protection mode switches 
system.cpu29.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu29.kern.mode_switch_good::kernel;0;0;0;0.257334;0.107256;0;fraction of useful protection mode switches 
system.cpu29.kern.mode_switch_good::user;nan;nan;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu29.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu29.kern.mode_switch_good::total;0;0;0;0.409333;0.193732;0;fraction of useful protection mode switches 
system.cpu29.kern.mode_ticks::kernel;0;0;0;17052841830000;416100950000;0;number of ticks spent at the given mode 
system.cpu29.kern.mode_ticks::user;0;0;0;1301010000;15798950000;0;number of ticks spent at the given mode 
system.cpu29.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu29.kern.swap_context;27;30;2;210;39;0;number of times the context was actually changed 
system.cpu29.icache.tags.replacements;23321;80932;636;16421;6123;51;number of replacements 
system.cpu29.icache.tags.tagsinuse;386.099551;445.415202;451;470.160620;495.180811;504;Cycle average of tags in use 
system.cpu29.icache.tags.total_refs;8205960;29220220;2956695;17438127;2747540;6350824;Total number of references to valid blocks. 
system.cpu29.icache.tags.sampled_refs;23321;80932;636;16421;6123;555;Sample count of references to valid blocks. 
system.cpu29.icache.tags.avg_refs;351.869988;361.046558;4648.891509;1061.940625;448.724481;11442.926126;Average number of references to valid blocks. 
system.cpu29.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu29.icache.tags.occ_blocks::cpu29.inst;386.099551;445.415202;451;470.160620;495.180811;504;Average occupied blocks per requestor 
system.cpu29.icache.tags.occ_percent::cpu29.inst;0.754101;0.869952;0.880859;0.918282;0.967150;0.984375;Average percentage of cache occupancy 
system.cpu29.icache.tags.occ_percent::total;0.754101;0.869952;0.880859;0.918282;0.967150;0.984375;Average percentage of cache occupancy 
system.cpu29.icache.tags.occ_task_id_blocks::1024;440;451;451;489;504;504;Occupied blocks per task id 
system.cpu29.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu29.icache.tags.age_task_id_blocks_1024::3;15;13;12;15;;;Occupied blocks per task id 
system.cpu29.icache.tags.age_task_id_blocks_1024::4;423;436;437;472;502;502;Occupied blocks per task id 
system.cpu29.icache.tags.occ_task_id_percent::1024;0.859375;0.880859;0.880859;0.955078;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu29.icache.tags.tag_accesses;32435704;88744161;654446;7100805;5216018;71613;Number of tag accesses 
system.cpu29.icache.tags.data_accesses;32435704;88744161;654446;7100805;5216018;71613;Number of data accesses 
system.cpu29.icache.ReadReq_hits::cpu29.inst;16182200;44250666;326269;3525714;2598802;35730;number of ReadReq hits 
system.cpu29.icache.ReadReq_hits::total;16182200;44250666;326269;3525714;2598802;35730;number of ReadReq hits 
system.cpu29.icache.demand_hits::cpu29.inst;16182200;44250666;326269;3525714;2598802;35730;number of demand (read+write) hits 
system.cpu29.icache.demand_hits::total;16182200;44250666;326269;3525714;2598802;35730;number of demand (read+write) hits 
system.cpu29.icache.overall_hits::cpu29.inst;16182200;44250666;326269;3525714;2598802;35730;number of overall hits 
system.cpu29.icache.overall_hits::total;16182200;44250666;326269;3525714;2598802;35730;number of overall hits 
system.cpu29.icache.ReadReq_misses::cpu29.inst;23768;80943;636;16459;6138;51;number of ReadReq misses 
system.cpu29.icache.ReadReq_misses::total;23768;80943;636;16459;6138;51;number of ReadReq misses 
system.cpu29.icache.demand_misses::cpu29.inst;23768;80943;636;16459;6138;51;number of demand (read+write) misses 
system.cpu29.icache.demand_misses::total;23768;80943;636;16459;6138;51;number of demand (read+write) misses 
system.cpu29.icache.overall_misses::cpu29.inst;23768;80943;636;16459;6138;51;number of overall misses 
system.cpu29.icache.overall_misses::total;23768;80943;636;16459;6138;51;number of overall misses 
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst;2448300250;8678105998;65246750;1665249249;666567248;5874250;number of ReadReq miss cycles 
system.cpu29.icache.ReadReq_miss_latency::total;2448300250;8678105998;65246750;1665249249;666567248;5874250;number of ReadReq miss cycles 
system.cpu29.icache.demand_miss_latency::cpu29.inst;2448300250;8678105998;65246750;1665249249;666567248;5874250;number of demand (read+write) miss cycles 
system.cpu29.icache.demand_miss_latency::total;2448300250;8678105998;65246750;1665249249;666567248;5874250;number of demand (read+write) miss cycles 
system.cpu29.icache.overall_miss_latency::cpu29.inst;2448300250;8678105998;65246750;1665249249;666567248;5874250;number of overall miss cycles 
system.cpu29.icache.overall_miss_latency::total;2448300250;8678105998;65246750;1665249249;666567248;5874250;number of overall miss cycles 
system.cpu29.icache.ReadReq_accesses::cpu29.inst;16205968;44331609;326905;3542173;2604940;35781;number of ReadReq accesses(hits+misses) 
system.cpu29.icache.ReadReq_accesses::total;16205968;44331609;326905;3542173;2604940;35781;number of ReadReq accesses(hits+misses) 
system.cpu29.icache.demand_accesses::cpu29.inst;16205968;44331609;326905;3542173;2604940;35781;number of demand (read+write) accesses 
system.cpu29.icache.demand_accesses::total;16205968;44331609;326905;3542173;2604940;35781;number of demand (read+write) accesses 
system.cpu29.icache.overall_accesses::cpu29.inst;16205968;44331609;326905;3542173;2604940;35781;number of overall (read+write) accesses 
system.cpu29.icache.overall_accesses::total;16205968;44331609;326905;3542173;2604940;35781;number of overall (read+write) accesses 
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;miss rate for ReadReq accesses 
system.cpu29.icache.ReadReq_miss_rate::total;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;miss rate for ReadReq accesses 
system.cpu29.icache.demand_miss_rate::cpu29.inst;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;miss rate for demand accesses 
system.cpu29.icache.demand_miss_rate::total;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;miss rate for demand accesses 
system.cpu29.icache.overall_miss_rate::cpu29.inst;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;miss rate for overall accesses 
system.cpu29.icache.overall_miss_rate::total;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;miss rate for overall accesses 
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst;103008.256900;107212.556960;102589.229560;101175.602953;108596.814598;115181.372549;average ReadReq miss latency 
system.cpu29.icache.ReadReq_avg_miss_latency::total;103008.256900;107212.556960;102589.229560;101175.602953;108596.814598;115181.372549;average ReadReq miss latency 
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst;103008.256900;107212.556960;102589.229560;101175.602953;108596.814598;115181.372549;average overall miss latency 
system.cpu29.icache.demand_avg_miss_latency::total;103008.256900;107212.556960;102589.229560;101175.602953;108596.814598;115181.372549;average overall miss latency 
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst;103008.256900;107212.556960;102589.229560;101175.602953;108596.814598;115181.372549;average overall miss latency 
system.cpu29.icache.overall_avg_miss_latency::total;103008.256900;107212.556960;102589.229560;101175.602953;108596.814598;115181.372549;average overall miss latency 
system.cpu29.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu29.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst;23768;80943;636;16459;6138;51;number of ReadReq MSHR misses 
system.cpu29.icache.ReadReq_mshr_misses::total;23768;80943;636;16459;6138;51;number of ReadReq MSHR misses 
system.cpu29.icache.demand_mshr_misses::cpu29.inst;23768;80943;636;16459;6138;51;number of demand (read+write) MSHR misses 
system.cpu29.icache.demand_mshr_misses::total;23768;80943;636;16459;6138;51;number of demand (read+write) MSHR misses 
system.cpu29.icache.overall_mshr_misses::cpu29.inst;23768;80943;636;16459;6138;51;number of overall MSHR misses 
system.cpu29.icache.overall_mshr_misses::total;23768;80943;636;16459;6138;51;number of overall MSHR misses 
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst;1819173750;6584640002;48845250;1240691751;506260752;4479750;number of ReadReq MSHR miss cycles 
system.cpu29.icache.ReadReq_mshr_miss_latency::total;1819173750;6584640002;48845250;1240691751;506260752;4479750;number of ReadReq MSHR miss cycles 
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst;1819173750;6584640002;48845250;1240691751;506260752;4479750;number of demand (read+write) MSHR miss cycles 
system.cpu29.icache.demand_mshr_miss_latency::total;1819173750;6584640002;48845250;1240691751;506260752;4479750;number of demand (read+write) MSHR miss cycles 
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst;1819173750;6584640002;48845250;1240691751;506260752;4479750;number of overall MSHR miss cycles 
system.cpu29.icache.overall_mshr_miss_latency::total;1819173750;6584640002;48845250;1240691751;506260752;4479750;number of overall MSHR miss cycles 
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;mshr miss rate for ReadReq accesses 
system.cpu29.icache.ReadReq_mshr_miss_rate::total;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;mshr miss rate for ReadReq accesses 
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;mshr miss rate for demand accesses 
system.cpu29.icache.demand_mshr_miss_rate::total;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;mshr miss rate for demand accesses 
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;mshr miss rate for overall accesses 
system.cpu29.icache.overall_mshr_miss_rate::total;0.001467;0.001826;0.001946;0.004647;0.002356;0.001425;mshr miss rate for overall accesses 
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst;76538.781134;81349.097538;76800.707547;75380.749195;82479.757576;87838.235294;average ReadReq mshr miss latency 
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total;76538.781134;81349.097538;76800.707547;75380.749195;82479.757576;87838.235294;average ReadReq mshr miss latency 
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst;76538.781134;81349.097538;76800.707547;75380.749195;82479.757576;87838.235294;average overall mshr miss latency 
system.cpu29.icache.demand_avg_mshr_miss_latency::total;76538.781134;81349.097538;76800.707547;75380.749195;82479.757576;87838.235294;average overall mshr miss latency 
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst;76538.781134;81349.097538;76800.707547;75380.749195;82479.757576;87838.235294;average overall mshr miss latency 
system.cpu29.icache.overall_avg_mshr_miss_latency::total;76538.781134;81349.097538;76800.707547;75380.749195;82479.757576;87838.235294;average overall mshr miss latency 
system.cpu29.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu29.dcache.tags.replacements;119247;443114;3508;37656;25535;5;number of replacements 
system.cpu29.dcache.tags.tagsinuse;435.723348;636.518103;591.163551;631.144978;762.735406;847.551300;Cycle average of tags in use 
system.cpu29.dcache.tags.total_refs;970232;3561924;22692;5504230;8496647;169578;Total number of references to valid blocks. 
system.cpu29.dcache.tags.sampled_refs;119247;443114;3508;37656;25535;840;Sample count of references to valid blocks. 
system.cpu29.dcache.tags.avg_refs;8.136322;8.038392;6.468643;146.171394;332.745134;201.878571;Average number of references to valid blocks. 
system.cpu29.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu29.dcache.tags.occ_blocks::cpu29.data;435.723348;636.518103;591.163551;631.144978;762.735406;847.551300;Average occupied blocks per requestor 
system.cpu29.dcache.tags.occ_percent::cpu29.data;0.425511;0.621600;0.577308;0.616353;0.744859;0.827687;Average percentage of cache occupancy 
system.cpu29.dcache.tags.occ_percent::total;0.425511;0.621600;0.577308;0.616353;0.744859;0.827687;Average percentage of cache occupancy 
system.cpu29.dcache.tags.occ_task_id_blocks::1024;590;588;586;618;848;835;Occupied blocks per task id 
system.cpu29.dcache.tags.age_task_id_blocks_1024::3;11;12;9;13;4;3;Occupied blocks per task id 
system.cpu29.dcache.tags.age_task_id_blocks_1024::4;579;576;577;605;844;832;Occupied blocks per task id 
system.cpu29.dcache.tags.occ_task_id_percent::1024;0.576172;0.574219;0.572266;0.603516;0.828125;0.815430;Percentage of cache occupancy per task id 
system.cpu29.dcache.tags.tag_accesses;10117814;25812535;188522;2103197;1718578;25281;Number of tag accesses 
system.cpu29.dcache.tags.data_accesses;10117814;25812535;188522;2103197;1718578;25281;Number of data accesses 
system.cpu29.dcache.ReadReq_hits::cpu29.data;3305764;8782676;62968;707135;594083;7971;number of ReadReq hits 
system.cpu29.dcache.ReadReq_hits::total;3305764;8782676;62968;707135;594083;7971;number of ReadReq hits 
system.cpu29.dcache.WriteReq_hits::cpu29.data;1372441;3230186;23969;263028;199601;4164;number of WriteReq hits 
system.cpu29.dcache.WriteReq_hits::total;1372441;3230186;23969;263028;199601;4164;number of WriteReq hits 
system.cpu29.dcache.LoadLockedReq_hits::cpu29.data;39561;34334;343;3306;4087;121;number of LoadLockedReq hits 
system.cpu29.dcache.LoadLockedReq_hits::total;39561;34334;343;3306;4087;121;number of LoadLockedReq hits 
system.cpu29.dcache.StoreCondReq_hits::cpu29.data;14184;21165;172;2099;1306;60;number of StoreCondReq hits 
system.cpu29.dcache.StoreCondReq_hits::total;14184;21165;172;2099;1306;60;number of StoreCondReq hits 
system.cpu29.dcache.demand_hits::cpu29.data;4678205;12012862;86937;970163;793684;12135;number of demand (read+write) hits 
system.cpu29.dcache.demand_hits::total;4678205;12012862;86937;970163;793684;12135;number of demand (read+write) hits 
system.cpu29.dcache.overall_hits::cpu29.data;4678205;12012862;86937;970163;793684;12135;number of overall hits 
system.cpu29.dcache.overall_hits::total;4678205;12012862;86937;970163;793684;12135;number of overall hits 
system.cpu29.dcache.ReadReq_misses::cpu29.data;204004;526451;4310;45126;30367;160;number of ReadReq misses 
system.cpu29.dcache.ReadReq_misses::total;204004;526451;4310;45126;30367;160;number of ReadReq misses 
system.cpu29.dcache.WriteReq_misses::cpu29.data;10146;30306;177;4263;9024;42;number of WriteReq misses 
system.cpu29.dcache.WriteReq_misses::total;10146;30306;177;4263;9024;42;number of WriteReq misses 
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data;2216;1880;36;1094;527;9;number of LoadLockedReq misses 
system.cpu29.dcache.LoadLockedReq_misses::total;2216;1880;36;1094;527;9;number of LoadLockedReq misses 
system.cpu29.dcache.StoreCondReq_misses::cpu29.data;6511;11699;89;1793;1067;26;number of StoreCondReq misses 
system.cpu29.dcache.StoreCondReq_misses::total;6511;11699;89;1793;1067;26;number of StoreCondReq misses 
system.cpu29.dcache.demand_misses::cpu29.data;214150;556757;4487;49389;39391;202;number of demand (read+write) misses 
system.cpu29.dcache.demand_misses::total;214150;556757;4487;49389;39391;202;number of demand (read+write) misses 
system.cpu29.dcache.overall_misses::cpu29.data;214150;556757;4487;49389;39391;202;number of overall misses 
system.cpu29.dcache.overall_misses::total;214150;556757;4487;49389;39391;202;number of overall misses 
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data;16794339994;39460138007;382916950;3611034534;2865095526;12336812;number of ReadReq miss cycles 
system.cpu29.dcache.ReadReq_miss_latency::total;16794339994;39460138007;382916950;3611034534;2865095526;12336812;number of ReadReq miss cycles 
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data;614949495;1802119824;10710365;273458784;890864953;3452714;number of WriteReq miss cycles 
system.cpu29.dcache.WriteReq_miss_latency::total;614949495;1802119824;10710365;273458784;890864953;3452714;number of WriteReq miss cycles 
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data;180646980;213514132;3524487;72073978;38218826;630994;number of LoadLockedReq miss cycles 
system.cpu29.dcache.LoadLockedReq_miss_latency::total;180646980;213514132;3524487;72073978;38218826;630994;number of LoadLockedReq miss cycles 
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data;318952001;607794277;4525938;106051508;56083570;1477984;number of StoreCondReq miss cycles 
system.cpu29.dcache.StoreCondReq_miss_latency::total;318952001;607794277;4525938;106051508;56083570;1477984;number of StoreCondReq miss cycles 
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data;64744000;27062000;432000;1424000;7864000;;number of StoreCondFailReq miss cycles 
system.cpu29.dcache.StoreCondFailReq_miss_latency::total;64744000;27062000;432000;1424000;7864000;;number of StoreCondFailReq miss cycles 
system.cpu29.dcache.demand_miss_latency::cpu29.data;17409289489;41262257831;393627315;3884493318;3755960479;15789526;number of demand (read+write) miss cycles 
system.cpu29.dcache.demand_miss_latency::total;17409289489;41262257831;393627315;3884493318;3755960479;15789526;number of demand (read+write) miss cycles 
system.cpu29.dcache.overall_miss_latency::cpu29.data;17409289489;41262257831;393627315;3884493318;3755960479;15789526;number of overall miss cycles 
system.cpu29.dcache.overall_miss_latency::total;17409289489;41262257831;393627315;3884493318;3755960479;15789526;number of overall miss cycles 
system.cpu29.dcache.ReadReq_accesses::cpu29.data;3509768;9309127;67278;752261;624450;8131;number of ReadReq accesses(hits+misses) 
system.cpu29.dcache.ReadReq_accesses::total;3509768;9309127;67278;752261;624450;8131;number of ReadReq accesses(hits+misses) 
system.cpu29.dcache.WriteReq_accesses::cpu29.data;1382587;3260492;24146;267291;208625;4206;number of WriteReq accesses(hits+misses) 
system.cpu29.dcache.WriteReq_accesses::total;1382587;3260492;24146;267291;208625;4206;number of WriteReq accesses(hits+misses) 
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data;41777;36214;379;4400;4614;130;number of LoadLockedReq accesses(hits+misses) 
system.cpu29.dcache.LoadLockedReq_accesses::total;41777;36214;379;4400;4614;130;number of LoadLockedReq accesses(hits+misses) 
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data;20695;32864;261;3892;2373;86;number of StoreCondReq accesses(hits+misses) 
system.cpu29.dcache.StoreCondReq_accesses::total;20695;32864;261;3892;2373;86;number of StoreCondReq accesses(hits+misses) 
system.cpu29.dcache.demand_accesses::cpu29.data;4892355;12569619;91424;1019552;833075;12337;number of demand (read+write) accesses 
system.cpu29.dcache.demand_accesses::total;4892355;12569619;91424;1019552;833075;12337;number of demand (read+write) accesses 
system.cpu29.dcache.overall_accesses::cpu29.data;4892355;12569619;91424;1019552;833075;12337;number of overall (read+write) accesses 
system.cpu29.dcache.overall_accesses::total;4892355;12569619;91424;1019552;833075;12337;number of overall (read+write) accesses 
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data;0.058125;0.056552;0.064063;0.059987;0.048630;0.019678;miss rate for ReadReq accesses 
system.cpu29.dcache.ReadReq_miss_rate::total;0.058125;0.056552;0.064063;0.059987;0.048630;0.019678;miss rate for ReadReq accesses 
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data;0.007338;0.009295;0.007330;0.015949;0.043255;0.009986;miss rate for WriteReq accesses 
system.cpu29.dcache.WriteReq_miss_rate::total;0.007338;0.009295;0.007330;0.015949;0.043255;0.009986;miss rate for WriteReq accesses 
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data;0.053044;0.051914;0.094987;0.248636;0.114218;0.069231;miss rate for LoadLockedReq accesses 
system.cpu29.dcache.LoadLockedReq_miss_rate::total;0.053044;0.051914;0.094987;0.248636;0.114218;0.069231;miss rate for LoadLockedReq accesses 
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data;0.314617;0.355982;0.340996;0.460689;0.449642;0.302326;miss rate for StoreCondReq accesses 
system.cpu29.dcache.StoreCondReq_miss_rate::total;0.314617;0.355982;0.340996;0.460689;0.449642;0.302326;miss rate for StoreCondReq accesses 
system.cpu29.dcache.demand_miss_rate::cpu29.data;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;miss rate for demand accesses 
system.cpu29.dcache.demand_miss_rate::total;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;miss rate for demand accesses 
system.cpu29.dcache.overall_miss_rate::cpu29.data;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;miss rate for overall accesses 
system.cpu29.dcache.overall_miss_rate::total;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;miss rate for overall accesses 
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data;82323.581861;74955.006272;88843.839907;80021.152639;94348.981658;77105.075000;average ReadReq miss latency 
system.cpu29.dcache.ReadReq_avg_miss_latency::total;82323.581861;74955.006272;88843.839907;80021.152639;94348.981658;77105.075000;average ReadReq miss latency 
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data;60610.042874;59464.126708;60510.536723;64147.028853;98721.736813;82207.476190;average WriteReq miss latency 
system.cpu29.dcache.WriteReq_avg_miss_latency::total;60610.042874;59464.126708;60510.536723;64147.028853;98721.736813;82207.476190;average WriteReq miss latency 
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data;81519.395307;113571.346809;97902.416667;65881.149909;72521.491461;70110.444444;average LoadLockedReq miss latency 
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total;81519.395307;113571.346809;97902.416667;65881.149909;72521.491461;70110.444444;average LoadLockedReq miss latency 
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data;48986.638151;51952.669202;50853.235955;59147.522588;52561.921275;56845.538462;average StoreCondReq miss latency 
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total;48986.638151;51952.669202;50853.235955;59147.522588;52561.921275;56845.538462;average StoreCondReq miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data;81294.837679;74111.789939;87726.167818;78650.981352;95350.726790;78165.970297;average overall miss latency 
system.cpu29.dcache.demand_avg_miss_latency::total;81294.837679;74111.789939;87726.167818;78650.981352;95350.726790;78165.970297;average overall miss latency 
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data;81294.837679;74111.789939;87726.167818;78650.981352;95350.726790;78165.970297;average overall miss latency 
system.cpu29.dcache.overall_avg_miss_latency::total;81294.837679;74111.789939;87726.167818;78650.981352;95350.726790;78165.970297;average overall miss latency 
system.cpu29.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu29.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu29.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu29.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu29.dcache.writebacks::writebacks;2359;8737;68;2442;5743;1;number of writebacks 
system.cpu29.dcache.writebacks::total;2359;8737;68;2442;5743;1;number of writebacks 
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data;204004;526451;4310;45126;30367;160;number of ReadReq MSHR misses 
system.cpu29.dcache.ReadReq_mshr_misses::total;204004;526451;4310;45126;30367;160;number of ReadReq MSHR misses 
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data;10146;30306;177;4263;9024;42;number of WriteReq MSHR misses 
system.cpu29.dcache.WriteReq_mshr_misses::total;10146;30306;177;4263;9024;42;number of WriteReq MSHR misses 
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data;2216;1880;36;1094;527;9;number of LoadLockedReq MSHR misses 
system.cpu29.dcache.LoadLockedReq_mshr_misses::total;2216;1880;36;1094;527;9;number of LoadLockedReq MSHR misses 
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data;6511;11697;88;1792;1064;26;number of StoreCondReq MSHR misses 
system.cpu29.dcache.StoreCondReq_mshr_misses::total;6511;11697;88;1792;1064;26;number of StoreCondReq MSHR misses 
system.cpu29.dcache.demand_mshr_misses::cpu29.data;214150;556757;4487;49389;39391;202;number of demand (read+write) MSHR misses 
system.cpu29.dcache.demand_mshr_misses::total;214150;556757;4487;49389;39391;202;number of demand (read+write) MSHR misses 
system.cpu29.dcache.overall_mshr_misses::cpu29.data;214150;556757;4487;49389;39391;202;number of overall MSHR misses 
system.cpu29.dcache.overall_mshr_misses::total;214150;556757;4487;49389;39391;202;number of overall MSHR misses 
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data;11482117006;27142616993;275506050;2535465466;2075150474;7639188;number of ReadReq MSHR miss cycles 
system.cpu29.dcache.ReadReq_mshr_miss_latency::total;11482117006;27142616993;275506050;2535465466;2075150474;7639188;number of ReadReq MSHR miss cycles 
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data;300753505;887200176;5357635;158500216;652918047;2147286;number of WriteReq MSHR miss cycles 
system.cpu29.dcache.WriteReq_mshr_miss_latency::total;300753505;887200176;5357635;158500216;652918047;2147286;number of WriteReq MSHR miss cycles 
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data;126319020;163475868;2592513;47606022;25826174;400006;number of LoadLockedReq MSHR miss cycles 
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total;126319020;163475868;2592513;47606022;25826174;400006;number of LoadLockedReq MSHR miss cycles 
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data;152024999;244719723;2051062;61715492;30322430;734016;number of StoreCondReq MSHR miss cycles 
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total;152024999;244719723;2051062;61715492;30322430;734016;number of StoreCondReq MSHR miss cycles 
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data;47210000;19560000;300000;1050000;5620000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total;47210000;19560000;300000;1050000;5620000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data;11782870511;28029817169;280863685;2693965682;2728068521;9786474;number of demand (read+write) MSHR miss cycles 
system.cpu29.dcache.demand_mshr_miss_latency::total;11782870511;28029817169;280863685;2693965682;2728068521;9786474;number of demand (read+write) MSHR miss cycles 
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data;11782870511;28029817169;280863685;2693965682;2728068521;9786474;number of overall MSHR miss cycles 
system.cpu29.dcache.overall_mshr_miss_latency::total;11782870511;28029817169;280863685;2693965682;2728068521;9786474;number of overall MSHR miss cycles 
system.cpu29.dcache.ReadReq_mshr_uncacheable_latency::cpu29.data;22634000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu29.dcache.ReadReq_mshr_uncacheable_latency::total;22634000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu29.dcache.WriteReq_mshr_uncacheable_latency::cpu29.data;3745343000;4725357000;44818000;335072000;283112000;16070000;number of WriteReq MSHR uncacheable cycles 
system.cpu29.dcache.WriteReq_mshr_uncacheable_latency::total;3745343000;4725357000;44818000;335072000;283112000;16070000;number of WriteReq MSHR uncacheable cycles 
system.cpu29.dcache.overall_mshr_uncacheable_latency::cpu29.data;3767977000;4725357000;44818000;335072000;283112000;16070000;number of overall MSHR uncacheable cycles 
system.cpu29.dcache.overall_mshr_uncacheable_latency::total;3767977000;4725357000;44818000;335072000;283112000;16070000;number of overall MSHR uncacheable cycles 
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data;0.058125;0.056552;0.064063;0.059987;0.048630;0.019678;mshr miss rate for ReadReq accesses 
system.cpu29.dcache.ReadReq_mshr_miss_rate::total;0.058125;0.056552;0.064063;0.059987;0.048630;0.019678;mshr miss rate for ReadReq accesses 
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data;0.007338;0.009295;0.007330;0.015949;0.043255;0.009986;mshr miss rate for WriteReq accesses 
system.cpu29.dcache.WriteReq_mshr_miss_rate::total;0.007338;0.009295;0.007330;0.015949;0.043255;0.009986;mshr miss rate for WriteReq accesses 
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data;0.053044;0.051914;0.094987;0.248636;0.114218;0.069231;mshr miss rate for LoadLockedReq accesses 
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total;0.053044;0.051914;0.094987;0.248636;0.114218;0.069231;mshr miss rate for LoadLockedReq accesses 
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data;0.314617;0.355921;0.337165;0.460432;0.448378;0.302326;mshr miss rate for StoreCondReq accesses 
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total;0.314617;0.355921;0.337165;0.460432;0.448378;0.302326;mshr miss rate for StoreCondReq accesses 
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;mshr miss rate for demand accesses 
system.cpu29.dcache.demand_mshr_miss_rate::total;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;mshr miss rate for demand accesses 
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;mshr miss rate for overall accesses 
system.cpu29.dcache.overall_mshr_miss_rate::total;0.043772;0.044294;0.049079;0.048442;0.047284;0.016374;mshr miss rate for overall accesses 
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data;56283.783681;51557.727107;63922.517401;56186.355228;68335.708960;47744.925000;average ReadReq mshr miss latency 
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total;56283.783681;51557.727107;63922.517401;56186.355228;68335.708960;47744.925000;average ReadReq mshr miss latency 
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data;29642.568993;29274.736884;30269.124294;37180.440066;72353.506981;51125.857143;average WriteReq mshr miss latency 
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total;29642.568993;29274.736884;30269.124294;37180.440066;72353.506981;51125.857143;average WriteReq mshr miss latency 
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data;57003.167870;86955.248936;72014.250000;43515.559415;49006.022770;44445.111111;average LoadLockedReq mshr miss latency 
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57003.167870;86955.248936;72014.250000;43515.559415;49006.022770;44445.111111;average LoadLockedReq mshr miss latency 
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data;23348.947781;20921.580149;23307.522727;34439.448661;28498.524436;28231.384615;average StoreCondReq mshr miss latency 
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total;23348.947781;20921.580149;23307.522727;34439.448661;28498.524436;28231.384615;average StoreCondReq mshr miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data;55021.576049;50344.795250;62594.982171;54545.864099;69256.137722;48447.891089;average overall mshr miss latency 
system.cpu29.dcache.demand_avg_mshr_miss_latency::total;55021.576049;50344.795250;62594.982171;54545.864099;69256.137722;48447.891089;average overall mshr miss latency 
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data;55021.576049;50344.795250;62594.982171;54545.864099;69256.137722;48447.891089;average overall mshr miss latency 
system.cpu29.dcache.overall_avg_mshr_miss_latency::total;55021.576049;50344.795250;62594.982171;54545.864099;69256.137722;48447.891089;average overall mshr miss latency 
system.cpu29.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu29.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu29.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu29.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu29.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu29.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu29.dcache.overall_avg_mshr_uncacheable_latency::cpu29.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu29.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu29.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu30.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu30.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu30.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu30.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu30.dtb.read_hits;3557797;10076864;67967;725984;462004;26246;DTB read hits 
system.cpu30.dtb.read_misses;0;80;0;17;0;0;DTB read misses 
system.cpu30.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu30.dtb.read_accesses;0;16575;0;4776;0;0;DTB read accesses 
system.cpu30.dtb.write_hits;1428888;3605076;24611;254321;162871;7689;DTB write hits 
system.cpu30.dtb.write_misses;0;43;0;4;0;0;DTB write misses 
system.cpu30.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu30.dtb.write_accesses;0;5597;0;2509;0;0;DTB write accesses 
system.cpu30.dtb.data_hits;4986685;13681940;92578;980305;624875;33935;DTB hits 
system.cpu30.dtb.data_misses;0;123;0;21;0;0;DTB misses 
system.cpu30.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu30.dtb.data_accesses;0;22172;0;7285;0;0;DTB accesses 
system.cpu30.itb.fetch_hits;1257471;2350126;15574;168961;103005;5395;ITB hits 
system.cpu30.itb.fetch_misses;0;13;0;10;0;0;ITB misses 
system.cpu30.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu30.itb.fetch_accesses;1257471;2350139;15574;168971;103005;5395;ITB accesses 
system.cpu30.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu30.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu30.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu30.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu30.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu30.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu30.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu30.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu30.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu30.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu30.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu30.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu30.numCycles;644632500;1014355492;7031242;49902336;44531390;2441393;number of cpu cycles simulated 
system.cpu30.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu30.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu30.committedInsts;16212653;48053651;327658;3438796;2213925;109000;Number of instructions committed 
system.cpu30.committedOps;16212653;48053651;327658;3438796;2213925;109000;Number of ops (including micro ops) committed 
system.cpu30.num_int_alu_accesses;15692195;46914869;319745;3358941;2161476;106394;Number of integer alu accesses 
system.cpu30.num_fp_alu_accesses;1746;61476;134;16248;134;0;Number of float alu accesses 
system.cpu30.num_func_calls;620859;1774891;12244;124417;78294;3650;number of times a function call or return occured 
system.cpu30.num_conditional_control_insts;1594409;4876177;31919;371062;246168;15497;number of instructions that are conditional controls 
system.cpu30.num_int_insts;15692195;46914869;319745;3358941;2161476;106394;number of integer instructions 
system.cpu30.num_fp_insts;1746;61476;134;16248;134;0;number of float instructions 
system.cpu30.num_int_register_reads;21479477;65411809;445714;4692809;3017047;142956;number of times the integer registers were read 
system.cpu30.num_int_register_writes;12498013;37735490;258642;2678518;1724474;82040;number of times the integer registers were written 
system.cpu30.num_fp_register_reads;890;43101;66;9297;66;0;number of times the floating registers were read 
system.cpu30.num_fp_register_writes;896;37892;68;9428;68;0;number of times the floating registers were written 
system.cpu30.num_mem_refs;4992922;13698170;92668;982123;625417;33961;number of memory refs 
system.cpu30.num_load_insts;3557931;10080202;67977;726707;462014;26246;Number of load instructions 
system.cpu30.num_store_insts;1434991;3617968;24691;255416;163403;7715;Number of store instructions 
system.cpu30.num_idle_cycles;600115536.201256;885352244.749829;6141761.267534;40587534.279457;38557142.777267;2146091.798663;Number of idle cycles 
system.cpu30.num_busy_cycles;44516963.798744;129003247.250171;889480.732466;9314801.720543;5974247.222733;295301.201337;Number of busy cycles 
system.cpu30.not_idle_fraction;0.069058;0.127178;0.126504;0.186661;0.134158;0.120956;Percentage of non-idle cycles 
system.cpu30.idle_fraction;0.930942;0.872822;0.873496;0.813339;0.865842;0.879044;Percentage of idle cycles 
system.cpu30.Branches;2523967;7392789;49448;545705;358981;20844;Number of branches fetched 
system.cpu30.op_class::No_OpClass;55159;110851;718;8928;5108;243;Class of executed instruction 
system.cpu30.op_class::IntAlu;10631134;33189889;227073;2376194;1536194;72376;Class of executed instruction 
system.cpu30.op_class::IntMult;63085;195591;1355;13893;8691;392;Class of executed instruction 
system.cpu30.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatAdd;88;8220;4;2685;4;0;Class of executed instruction 
system.cpu30.op_class::FloatCmp;0;793;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatCvt;0;250;0;1437;0;0;Class of executed instruction 
system.cpu30.op_class::FloatMult;0;1904;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::FloatDiv;8;394;0;457;0;0;Class of executed instruction 
system.cpu30.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::MemRead;3599728;10156315;68505;732826;465921;26436;Class of executed instruction 
system.cpu30.op_class::MemWrite;1435004;3618455;24693;255519;163405;7715;Class of executed instruction 
system.cpu30.op_class::IprAccess;428447;771112;5310;46878;34602;1838;Class of executed instruction 
system.cpu30.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu30.op_class::total;16212653;48053774;327658;3438817;2213925;109000;Class of executed instruction 
system.cpu30.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu30.kern.inst.quiesce;9325;10570;74;584;522;25;number of quiesce instructions executed 
system.cpu30.kern.inst.hwrei;105385;187924;1302;10774;8387;451;number of hwrei instructions executed 
system.cpu30.kern.ipl_count::0;23893;43727;298;2701;1911;101;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::22;5936;10388;72;512;456;25;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::30;87;391;2;133;70;1;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::31;63554;110814;784;5969;5025;274;number of times we switched to this ipl 
system.cpu30.kern.ipl_count::total;93470;165320;1156;9315;7462;401;number of times we switched to this ipl 
system.cpu30.kern.ipl_good::0;23893;43727;298;2701;1911;101;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::22;5936;10388;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::30;87;391;2;133;70;1;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::31;23806;43337;296;2569;1841;100;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_good::total;53722;97843;668;5915;4278;227;number of times we switched to this ipl from a different ipl 
system.cpu30.kern.ipl_ticks::0;5599930530000;9628420140000;67496260000;447261540000;427995640000;23250690000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::22;20414670000;34625020000;248030000;1766880000;1547140000;86530000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::30;867140000;2960290000;20170000;1139260000;693210000;10120000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::31;825112380000;477549470000;2547960000;48855680000;15077910000;1066590000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_ticks::total;6446324720000;10143554920000;70312420000;499023360000;445313900000;24413930000;number of cycles we spent at this ipl 
system.cpu30.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::31;0.374579;0.391079;0.377551;0.430390;0.366368;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.ipl_used::total;0.574751;0.591840;0.577855;0.634997;0.573305;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu30.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::swpctx;26;640;2;138;2;;number of callpals executed 
system.cpu30.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu30.kern.callpal::swpipl;81423;143301;1008;7829;6410;349;number of callpals executed 
system.cpu30.kern.callpal::rdps;11873;21176;144;1055;923;50;number of callpals executed 
system.cpu30.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu30.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu30.kern.callpal::rti;6023;11241;74;842;526;26;number of callpals executed 
system.cpu30.kern.callpal::rdunique;1;38;;4;;;number of callpals executed 
system.cpu30.kern.callpal::total;99360;177010;1228;10099;7861;425;number of callpals executed 
system.cpu30.kern.mode_switch::kernel;6051;11881;76;980;528;26;number of protection mode switches 
system.cpu30.kern.mode_switch::user;0;464;0;198;0;0;number of protection mode switches 
system.cpu30.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu30.kern.mode_switch_good::kernel;0;0.039054;0;0.202041;0;0;fraction of useful protection mode switches 
system.cpu30.kern.mode_switch_good::user;nan;1;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu30.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu30.kern.mode_switch_good::total;0;0.075172;0;0.336163;0;0;fraction of useful protection mode switches 
system.cpu30.kern.mode_ticks::kernel;0;16488316540000;0;561619230000;0;0;number of ticks spent at the given mode 
system.cpu30.kern.mode_ticks::user;0;2536280000;0;845250000;0;0;number of ticks spent at the given mode 
system.cpu30.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu30.kern.swap_context;27;640;2;138;2;0;number of times the context was actually changed 
system.cpu30.icache.tags.replacements;23298;121600;689;13470;3575;148;number of replacements 
system.cpu30.icache.tags.tagsinuse;385.579952;454.074025;502;502;502;502;Cycle average of tags in use 
system.cpu30.icache.tags.total_refs;8377361;44546553;336922;9554398;1166367;6210897;Total number of references to valid blocks. 
system.cpu30.icache.tags.sampled_refs;23298;121600;689;13470;3575;650;Sample count of references to valid blocks. 
system.cpu30.icache.tags.avg_refs;359.574255;366.336785;489.001451;709.309428;326.256503;9555.226154;Average number of references to valid blocks. 
system.cpu30.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu30.icache.tags.occ_blocks::cpu30.inst;385.579952;454.074025;502;502;502;502;Average occupied blocks per requestor 
system.cpu30.icache.tags.occ_percent::cpu30.inst;0.753086;0.886863;0.980469;0.980469;0.980469;0.980469;Average percentage of cache occupancy 
system.cpu30.icache.tags.occ_percent::total;0.753086;0.886863;0.980469;0.980469;0.980469;0.980469;Average percentage of cache occupancy 
system.cpu30.icache.tags.occ_task_id_blocks::1024;439;502;502;502;502;502;Occupied blocks per task id 
system.cpu30.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu30.icache.tags.age_task_id_blocks_1024::3;15;15;12;12;5;5;Occupied blocks per task id 
system.cpu30.icache.tags.age_task_id_blocks_1024::4;422;485;488;488;488;488;Occupied blocks per task id 
system.cpu30.icache.tags.occ_task_id_percent::1024;0.857422;0.980469;0.980469;0.980469;0.980469;0.980469;Percentage of cache occupancy per task id 
system.cpu30.icache.tags.tag_accesses;32449050;96229211;656005;6891104;4431425;218148;Number of tag accesses 
system.cpu30.icache.tags.data_accesses;32449050;96229211;656005;6891104;4431425;218148;Number of data accesses 
system.cpu30.icache.ReadReq_hits::cpu30.inst;16188909;47932111;326969;3425347;2210350;108852;number of ReadReq hits 
system.cpu30.icache.ReadReq_hits::total;16188909;47932111;326969;3425347;2210350;108852;number of ReadReq hits 
system.cpu30.icache.demand_hits::cpu30.inst;16188909;47932111;326969;3425347;2210350;108852;number of demand (read+write) hits 
system.cpu30.icache.demand_hits::total;16188909;47932111;326969;3425347;2210350;108852;number of demand (read+write) hits 
system.cpu30.icache.overall_hits::cpu30.inst;16188909;47932111;326969;3425347;2210350;108852;number of overall hits 
system.cpu30.icache.overall_hits::total;16188909;47932111;326969;3425347;2210350;108852;number of overall hits 
system.cpu30.icache.ReadReq_misses::cpu30.inst;23744;121663;689;13470;3575;148;number of ReadReq misses 
system.cpu30.icache.ReadReq_misses::total;23744;121663;689;13470;3575;148;number of ReadReq misses 
system.cpu30.icache.demand_misses::cpu30.inst;23744;121663;689;13470;3575;148;number of demand (read+write) misses 
system.cpu30.icache.demand_misses::total;23744;121663;689;13470;3575;148;number of demand (read+write) misses 
system.cpu30.icache.overall_misses::cpu30.inst;23744;121663;689;13470;3575;148;number of overall misses 
system.cpu30.icache.overall_misses::total;23744;121663;689;13470;3575;148;number of overall misses 
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst;2425397500;12638520247;71993500;1359047249;388133498;15740000;number of ReadReq miss cycles 
system.cpu30.icache.ReadReq_miss_latency::total;2425397500;12638520247;71993500;1359047249;388133498;15740000;number of ReadReq miss cycles 
system.cpu30.icache.demand_miss_latency::cpu30.inst;2425397500;12638520247;71993500;1359047249;388133498;15740000;number of demand (read+write) miss cycles 
system.cpu30.icache.demand_miss_latency::total;2425397500;12638520247;71993500;1359047249;388133498;15740000;number of demand (read+write) miss cycles 
system.cpu30.icache.overall_miss_latency::cpu30.inst;2425397500;12638520247;71993500;1359047249;388133498;15740000;number of overall miss cycles 
system.cpu30.icache.overall_miss_latency::total;2425397500;12638520247;71993500;1359047249;388133498;15740000;number of overall miss cycles 
system.cpu30.icache.ReadReq_accesses::cpu30.inst;16212653;48053774;327658;3438817;2213925;109000;number of ReadReq accesses(hits+misses) 
system.cpu30.icache.ReadReq_accesses::total;16212653;48053774;327658;3438817;2213925;109000;number of ReadReq accesses(hits+misses) 
system.cpu30.icache.demand_accesses::cpu30.inst;16212653;48053774;327658;3438817;2213925;109000;number of demand (read+write) accesses 
system.cpu30.icache.demand_accesses::total;16212653;48053774;327658;3438817;2213925;109000;number of demand (read+write) accesses 
system.cpu30.icache.overall_accesses::cpu30.inst;16212653;48053774;327658;3438817;2213925;109000;number of overall (read+write) accesses 
system.cpu30.icache.overall_accesses::total;16212653;48053774;327658;3438817;2213925;109000;number of overall (read+write) accesses 
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;miss rate for ReadReq accesses 
system.cpu30.icache.ReadReq_miss_rate::total;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;miss rate for ReadReq accesses 
system.cpu30.icache.demand_miss_rate::cpu30.inst;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;miss rate for demand accesses 
system.cpu30.icache.demand_miss_rate::total;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;miss rate for demand accesses 
system.cpu30.icache.overall_miss_rate::cpu30.inst;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;miss rate for overall accesses 
system.cpu30.icache.overall_miss_rate::total;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;miss rate for overall accesses 
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst;102147.805761;103881.379277;104489.840348;100894.376318;108568.810629;106351.351351;average ReadReq miss latency 
system.cpu30.icache.ReadReq_avg_miss_latency::total;102147.805761;103881.379277;104489.840348;100894.376318;108568.810629;106351.351351;average ReadReq miss latency 
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst;102147.805761;103881.379277;104489.840348;100894.376318;108568.810629;106351.351351;average overall miss latency 
system.cpu30.icache.demand_avg_miss_latency::total;102147.805761;103881.379277;104489.840348;100894.376318;108568.810629;106351.351351;average overall miss latency 
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst;102147.805761;103881.379277;104489.840348;100894.376318;108568.810629;106351.351351;average overall miss latency 
system.cpu30.icache.overall_avg_miss_latency::total;102147.805761;103881.379277;104489.840348;100894.376318;108568.810629;106351.351351;average overall miss latency 
system.cpu30.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu30.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst;23744;121663;689;13470;3575;148;number of ReadReq MSHR misses 
system.cpu30.icache.ReadReq_mshr_misses::total;23744;121663;689;13470;3575;148;number of ReadReq MSHR misses 
system.cpu30.icache.demand_mshr_misses::cpu30.inst;23744;121663;689;13470;3575;148;number of demand (read+write) MSHR misses 
system.cpu30.icache.demand_mshr_misses::total;23744;121663;689;13470;3575;148;number of demand (read+write) MSHR misses 
system.cpu30.icache.overall_mshr_misses::cpu30.inst;23744;121663;689;13470;3575;148;number of overall MSHR misses 
system.cpu30.icache.overall_mshr_misses::total;23744;121663;689;13470;3575;148;number of overall MSHR misses 
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst;1814755500;9498955753;54212500;1012652751;296534502;11883000;number of ReadReq MSHR miss cycles 
system.cpu30.icache.ReadReq_mshr_miss_latency::total;1814755500;9498955753;54212500;1012652751;296534502;11883000;number of ReadReq MSHR miss cycles 
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst;1814755500;9498955753;54212500;1012652751;296534502;11883000;number of demand (read+write) MSHR miss cycles 
system.cpu30.icache.demand_mshr_miss_latency::total;1814755500;9498955753;54212500;1012652751;296534502;11883000;number of demand (read+write) MSHR miss cycles 
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst;1814755500;9498955753;54212500;1012652751;296534502;11883000;number of overall MSHR miss cycles 
system.cpu30.icache.overall_mshr_miss_latency::total;1814755500;9498955753;54212500;1012652751;296534502;11883000;number of overall MSHR miss cycles 
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;mshr miss rate for ReadReq accesses 
system.cpu30.icache.ReadReq_mshr_miss_rate::total;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;mshr miss rate for ReadReq accesses 
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;mshr miss rate for demand accesses 
system.cpu30.icache.demand_mshr_miss_rate::total;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;mshr miss rate for demand accesses 
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;mshr miss rate for overall accesses 
system.cpu30.icache.overall_mshr_miss_rate::total;0.001465;0.002532;0.002103;0.003917;0.001615;0.001358;mshr miss rate for overall accesses 
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst;76430.066543;78075.961903;78682.873730;75178.377951;82946.713846;80290.540541;average ReadReq mshr miss latency 
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total;76430.066543;78075.961903;78682.873730;75178.377951;82946.713846;80290.540541;average ReadReq mshr miss latency 
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst;76430.066543;78075.961903;78682.873730;75178.377951;82946.713846;80290.540541;average overall mshr miss latency 
system.cpu30.icache.demand_avg_mshr_miss_latency::total;76430.066543;78075.961903;78682.873730;75178.377951;82946.713846;80290.540541;average overall mshr miss latency 
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst;76430.066543;78075.961903;78682.873730;75178.377951;82946.713846;80290.540541;average overall mshr miss latency 
system.cpu30.icache.overall_avg_mshr_miss_latency::total;76430.066543;78075.961903;78682.873730;75178.377951;82946.713846;80290.540541;average overall mshr miss latency 
system.cpu30.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu30.dcache.tags.replacements;119499;489509;3541;37646;21557;947;number of replacements 
system.cpu30.dcache.tags.tagsinuse;439.947917;655.743863;639.852861;619.784913;644.833013;657.784891;Cycle average of tags in use 
system.cpu30.dcache.tags.total_refs;990045;9944423;18327;715379;535650;6842483;Total number of references to valid blocks. 
system.cpu30.dcache.tags.sampled_refs;119499;489509;3541;37646;21557;1601;Sample count of references to valid blocks. 
system.cpu30.dcache.tags.avg_refs;8.284965;20.315097;5.175657;19.002789;24.848077;4273.880700;Average number of references to valid blocks. 
system.cpu30.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu30.dcache.tags.occ_blocks::cpu30.data;439.947917;655.743863;639.852861;619.784913;644.833013;657.784891;Average occupied blocks per requestor 
system.cpu30.dcache.tags.occ_percent::cpu30.data;0.429637;0.640375;0.624856;0.605259;0.629720;0.642368;Average percentage of cache occupancy 
system.cpu30.dcache.tags.occ_percent::total;0.429637;0.640375;0.624856;0.605259;0.629720;0.642368;Average percentage of cache occupancy 
system.cpu30.dcache.tags.occ_task_id_blocks::1024;602;633;627;592;658;654;Occupied blocks per task id 
system.cpu30.dcache.tags.age_task_id_blocks_1024::3;10;12;11;12;6;6;Occupied blocks per task id 
system.cpu30.dcache.tags.age_task_id_blocks_1024::4;592;621;616;580;646;642;Occupied blocks per task id 
system.cpu30.dcache.tags.occ_task_id_percent::1024;0.587891;0.618164;0.612305;0.578125;0.642578;0.638672;Percentage of cache occupancy per task id 
system.cpu30.dcache.tags.tag_accesses;10130248;27943447;189274;2006960;1276505;69054;Number of tag accesses 
system.cpu30.dcache.tags.data_accesses;10130248;27943447;189274;2006960;1276505;69054;Number of data accesses 
system.cpu30.dcache.ReadReq_hits::cpu30.data;3308141;9454345;63160;678044;428079;24519;number of ReadReq hits 
system.cpu30.dcache.ReadReq_hits::total;3308141;9454345;63160;678044;428079;24519;number of ReadReq hits 
system.cpu30.dcache.WriteReq_hits::cpu30.data;1371121;3515114;23966;246978;157033;7381;number of WriteReq hits 
system.cpu30.dcache.WriteReq_hits::total;1371121;3515114;23966;246978;157033;7381;number of WriteReq hits 
system.cpu30.dcache.LoadLockedReq_hits::cpu30.data;40898;37700;369;2965;3437;226;number of LoadLockedReq hits 
system.cpu30.dcache.LoadLockedReq_hits::total;40898;37700;369;2965;3437;226;number of LoadLockedReq hits 
system.cpu30.dcache.StoreCondReq_hits::cpu30.data;14171;23628;175;1821;1123;62;number of StoreCondReq hits 
system.cpu30.dcache.StoreCondReq_hits::total;14171;23628;175;1821;1123;62;number of StoreCondReq hits 
system.cpu30.dcache.demand_hits::cpu30.data;4679262;12969459;87126;925022;585112;31900;number of demand (read+write) hits 
system.cpu30.dcache.demand_hits::total;4679262;12969459;87126;925022;585112;31900;number of demand (read+write) hits 
system.cpu30.dcache.overall_hits::cpu30.data;4679262;12969459;87126;925022;585112;31900;number of overall hits 
system.cpu30.dcache.overall_hits::total;4679262;12969459;87126;925022;585112;31900;number of overall hits 
system.cpu30.dcache.ReadReq_misses::cpu30.data;206560;583734;4417;44895;30203;1489;number of ReadReq misses 
system.cpu30.dcache.ReadReq_misses::total;206560;583734;4417;44895;30203;1489;number of ReadReq misses 
system.cpu30.dcache.WriteReq_misses::cpu30.data;10138;39272;182;3280;1654;48;number of WriteReq misses 
system.cpu30.dcache.WriteReq_misses::total;10138;39272;182;3280;1654;48;number of WriteReq misses 
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data;2230;4343;31;786;295;12;number of LoadLockedReq misses 
system.cpu30.dcache.LoadLockedReq_misses::total;2230;4343;31;786;295;12;number of LoadLockedReq misses 
system.cpu30.dcache.StoreCondReq_misses::cpu30.data;6500;15026;86;1378;767;32;number of StoreCondReq misses 
system.cpu30.dcache.StoreCondReq_misses::total;6500;15026;86;1378;767;32;number of StoreCondReq misses 
system.cpu30.dcache.demand_misses::cpu30.data;216698;623006;4599;48175;31857;1537;number of demand (read+write) misses 
system.cpu30.dcache.demand_misses::total;216698;623006;4599;48175;31857;1537;number of demand (read+write) misses 
system.cpu30.dcache.overall_misses::cpu30.data;216698;623006;4599;48175;31857;1537;number of overall misses 
system.cpu30.dcache.overall_misses::total;216698;623006;4599;48175;31857;1537;number of overall misses 
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data;17233227205;43532175390;394401703;3529874243;2634940061;136423662;number of ReadReq miss cycles 
system.cpu30.dcache.ReadReq_miss_latency::total;17233227205;43532175390;394401703;3529874243;2634940061;136423662;number of ReadReq miss cycles 
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data;606407513;2324876255;11232367;207743789;109976866;2914714;number of WriteReq miss cycles 
system.cpu30.dcache.WriteReq_miss_latency::total;606407513;2324876255;11232367;207743789;109976866;2914714;number of WriteReq miss cycles 
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data;187288428;361456599;3190498;54337736;24278616;988497;number of LoadLockedReq miss cycles 
system.cpu30.dcache.LoadLockedReq_miss_latency::total;187288428;361456599;3190498;54337736;24278616;988497;number of LoadLockedReq miss cycles 
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data;318983009;814396124;4463938;80345514;39156583;1520983;number of StoreCondReq miss cycles 
system.cpu30.dcache.StoreCondReq_miss_latency::total;318983009;814396124;4463938;80345514;39156583;1520983;number of StoreCondReq miss cycles 
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data;62992000;26446997;360000;1306000;5994999;360000;number of StoreCondFailReq miss cycles 
system.cpu30.dcache.StoreCondFailReq_miss_latency::total;62992000;26446997;360000;1306000;5994999;360000;number of StoreCondFailReq miss cycles 
system.cpu30.dcache.demand_miss_latency::cpu30.data;17839634718;45857051645;405634070;3737618032;2744916927;139338376;number of demand (read+write) miss cycles 
system.cpu30.dcache.demand_miss_latency::total;17839634718;45857051645;405634070;3737618032;2744916927;139338376;number of demand (read+write) miss cycles 
system.cpu30.dcache.overall_miss_latency::cpu30.data;17839634718;45857051645;405634070;3737618032;2744916927;139338376;number of overall miss cycles 
system.cpu30.dcache.overall_miss_latency::total;17839634718;45857051645;405634070;3737618032;2744916927;139338376;number of overall miss cycles 
system.cpu30.dcache.ReadReq_accesses::cpu30.data;3514701;10038079;67577;722939;458282;26008;number of ReadReq accesses(hits+misses) 
system.cpu30.dcache.ReadReq_accesses::total;3514701;10038079;67577;722939;458282;26008;number of ReadReq accesses(hits+misses) 
system.cpu30.dcache.WriteReq_accesses::cpu30.data;1381259;3554386;24148;250258;158687;7429;number of WriteReq accesses(hits+misses) 
system.cpu30.dcache.WriteReq_accesses::total;1381259;3554386;24148;250258;158687;7429;number of WriteReq accesses(hits+misses) 
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data;43128;42043;400;3751;3732;238;number of LoadLockedReq accesses(hits+misses) 
system.cpu30.dcache.LoadLockedReq_accesses::total;43128;42043;400;3751;3732;238;number of LoadLockedReq accesses(hits+misses) 
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data;20671;38654;261;3199;1890;94;number of StoreCondReq accesses(hits+misses) 
system.cpu30.dcache.StoreCondReq_accesses::total;20671;38654;261;3199;1890;94;number of StoreCondReq accesses(hits+misses) 
system.cpu30.dcache.demand_accesses::cpu30.data;4895960;13592465;91725;973197;616969;33437;number of demand (read+write) accesses 
system.cpu30.dcache.demand_accesses::total;4895960;13592465;91725;973197;616969;33437;number of demand (read+write) accesses 
system.cpu30.dcache.overall_accesses::cpu30.data;4895960;13592465;91725;973197;616969;33437;number of overall (read+write) accesses 
system.cpu30.dcache.overall_accesses::total;4895960;13592465;91725;973197;616969;33437;number of overall (read+write) accesses 
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data;0.058770;0.058152;0.065362;0.062101;0.065905;0.057252;miss rate for ReadReq accesses 
system.cpu30.dcache.ReadReq_miss_rate::total;0.058770;0.058152;0.065362;0.062101;0.065905;0.057252;miss rate for ReadReq accesses 
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data;0.007340;0.011049;0.007537;0.013106;0.010423;0.006461;miss rate for WriteReq accesses 
system.cpu30.dcache.WriteReq_miss_rate::total;0.007340;0.011049;0.007537;0.013106;0.010423;0.006461;miss rate for WriteReq accesses 
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data;0.051707;0.103299;0.077500;0.209544;0.079046;0.050420;miss rate for LoadLockedReq accesses 
system.cpu30.dcache.LoadLockedReq_miss_rate::total;0.051707;0.103299;0.077500;0.209544;0.079046;0.050420;miss rate for LoadLockedReq accesses 
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data;0.314450;0.388731;0.329502;0.430760;0.405820;0.340426;miss rate for StoreCondReq accesses 
system.cpu30.dcache.StoreCondReq_miss_rate::total;0.314450;0.388731;0.329502;0.430760;0.405820;0.340426;miss rate for StoreCondReq accesses 
system.cpu30.dcache.demand_miss_rate::cpu30.data;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;miss rate for demand accesses 
system.cpu30.dcache.demand_miss_rate::total;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;miss rate for demand accesses 
system.cpu30.dcache.overall_miss_rate::cpu30.data;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;miss rate for overall accesses 
system.cpu30.dcache.overall_miss_rate::total;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;miss rate for overall accesses 
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data;83429.643711;74575.363762;89291.759792;78625.108431;87241.004569;91620.995299;average ReadReq miss latency 
system.cpu30.dcache.ReadReq_avg_miss_latency::total;83429.643711;74575.363762;89291.759792;78625.108431;87241.004569;91620.995299;average ReadReq miss latency 
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data;59815.300158;59199.334259;61716.302198;63336.521037;66491.454655;60723.208333;average WriteReq miss latency 
system.cpu30.dcache.WriteReq_avg_miss_latency::total;59815.300158;59199.334259;61716.302198;63336.521037;66491.454655;60723.208333;average WriteReq miss latency 
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data;83985.842152;83227.400184;102919.290323;69131.979644;82300.393220;82374.750000;average LoadLockedReq miss latency 
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total;83985.842152;83227.400184;102919.290323;69131.979644;82300.393220;82374.750000;average LoadLockedReq miss latency 
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data;49074.309077;54199.129775;51906.255814;58305.888244;51051.607562;47530.718750;average StoreCondReq miss latency 
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total;49074.309077;54199.129775;51906.255814;58305.888244;51051.607562;47530.718750;average StoreCondReq miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data;82324.870179;73606.115583;88200.493586;77584.183332;86163.697994;90656.067664;average overall miss latency 
system.cpu30.dcache.demand_avg_miss_latency::total;82324.870179;73606.115583;88200.493586;77584.183332;86163.697994;90656.067664;average overall miss latency 
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data;82324.870179;73606.115583;88200.493586;77584.183332;86163.697994;90656.067664;average overall miss latency 
system.cpu30.dcache.overall_avg_miss_latency::total;82324.870179;73606.115583;88200.493586;77584.183332;86163.697994;90656.067664;average overall miss latency 
system.cpu30.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu30.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu30.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu30.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu30.dcache.writebacks::writebacks;2863;13166;89;1688;616;24;number of writebacks 
system.cpu30.dcache.writebacks::total;2863;13166;89;1688;616;24;number of writebacks 
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data;206560;583734;4417;44895;30203;1489;number of ReadReq MSHR misses 
system.cpu30.dcache.ReadReq_mshr_misses::total;206560;583734;4417;44895;30203;1489;number of ReadReq MSHR misses 
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data;10138;39272;182;3280;1654;48;number of WriteReq MSHR misses 
system.cpu30.dcache.WriteReq_mshr_misses::total;10138;39272;182;3280;1654;48;number of WriteReq MSHR misses 
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data;2230;4343;31;786;295;12;number of LoadLockedReq MSHR misses 
system.cpu30.dcache.LoadLockedReq_mshr_misses::total;2230;4343;31;786;295;12;number of LoadLockedReq MSHR misses 
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data;6499;15024;86;1378;767;32;number of StoreCondReq MSHR misses 
system.cpu30.dcache.StoreCondReq_mshr_misses::total;6499;15024;86;1378;767;32;number of StoreCondReq MSHR misses 
system.cpu30.dcache.demand_mshr_misses::cpu30.data;216698;623006;4599;48175;31857;1537;number of demand (read+write) MSHR misses 
system.cpu30.dcache.demand_mshr_misses::total;216698;623006;4599;48175;31857;1537;number of demand (read+write) MSHR misses 
system.cpu30.dcache.overall_mshr_misses::cpu30.data;216698;623006;4599;48175;31857;1537;number of overall MSHR misses 
system.cpu30.dcache.overall_mshr_misses::total;216698;623006;4599;48175;31857;1537;number of overall MSHR misses 
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data;11835800795;29899784610;283988297;2463839757;1869301939;96970338;number of ReadReq MSHR miss cycles 
system.cpu30.dcache.ReadReq_mshr_miss_latency::total;11835800795;29899784610;283988297;2463839757;1869301939;96970338;number of ReadReq MSHR miss cycles 
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data;292021487;1183353745;5751633;118269211;63539134;1473286;number of WriteReq MSHR miss cycles 
system.cpu30.dcache.WriteReq_mshr_miss_latency::total;292021487;1183353745;5751633;118269211;63539134;1473286;number of WriteReq MSHR miss cycles 
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data;131768572;257964401;2411502;36518264;16992384;679503;number of LoadLockedReq MSHR miss cycles 
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total;131768572;257964401;2411502;36518264;16992384;679503;number of LoadLockedReq MSHR miss cycles 
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data;151567991;376495876;2033062;45223486;19538417;747017;number of StoreCondReq MSHR miss cycles 
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total;151567991;376495876;2033062;45223486;19538417;747017;number of StoreCondReq MSHR miss cycles 
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data;45700000;18890003;250000;910000;4290001;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total;45700000;18890003;250000;910000;4290001;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data;12127822282;31083138355;289739930;2582108968;1932841073;98443624;number of demand (read+write) MSHR miss cycles 
system.cpu30.dcache.demand_mshr_miss_latency::total;12127822282;31083138355;289739930;2582108968;1932841073;98443624;number of demand (read+write) MSHR miss cycles 
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data;12127822282;31083138355;289739930;2582108968;1932841073;98443624;number of overall MSHR miss cycles 
system.cpu30.dcache.overall_mshr_miss_latency::total;12127822282;31083138355;289739930;2582108968;1932841073;98443624;number of overall MSHR miss cycles 
system.cpu30.dcache.ReadReq_mshr_uncacheable_latency::cpu30.data;22849000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu30.dcache.ReadReq_mshr_uncacheable_latency::total;22849000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu30.dcache.WriteReq_mshr_uncacheable_latency::cpu30.data;3720604000;4724142000;43440000;314966000;273259000;15972000;number of WriteReq MSHR uncacheable cycles 
system.cpu30.dcache.WriteReq_mshr_uncacheable_latency::total;3720604000;4724142000;43440000;314966000;273259000;15972000;number of WriteReq MSHR uncacheable cycles 
system.cpu30.dcache.overall_mshr_uncacheable_latency::cpu30.data;3743453000;4724142000;43440000;314966000;273259000;15972000;number of overall MSHR uncacheable cycles 
system.cpu30.dcache.overall_mshr_uncacheable_latency::total;3743453000;4724142000;43440000;314966000;273259000;15972000;number of overall MSHR uncacheable cycles 
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data;0.058770;0.058152;0.065362;0.062101;0.065905;0.057252;mshr miss rate for ReadReq accesses 
system.cpu30.dcache.ReadReq_mshr_miss_rate::total;0.058770;0.058152;0.065362;0.062101;0.065905;0.057252;mshr miss rate for ReadReq accesses 
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data;0.007340;0.011049;0.007537;0.013106;0.010423;0.006461;mshr miss rate for WriteReq accesses 
system.cpu30.dcache.WriteReq_mshr_miss_rate::total;0.007340;0.011049;0.007537;0.013106;0.010423;0.006461;mshr miss rate for WriteReq accesses 
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data;0.051707;0.103299;0.077500;0.209544;0.079046;0.050420;mshr miss rate for LoadLockedReq accesses 
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total;0.051707;0.103299;0.077500;0.209544;0.079046;0.050420;mshr miss rate for LoadLockedReq accesses 
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data;0.314402;0.388679;0.329502;0.430760;0.405820;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total;0.314402;0.388679;0.329502;0.430760;0.405820;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;mshr miss rate for demand accesses 
system.cpu30.dcache.demand_mshr_miss_rate::total;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;mshr miss rate for demand accesses 
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;mshr miss rate for overall accesses 
system.cpu30.dcache.overall_mshr_miss_rate::total;0.044261;0.045835;0.050139;0.049502;0.051635;0.045967;mshr miss rate for overall accesses 
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data;57299.577822;51221.591701;64294.384650;54880.048045;61891.267060;65124.471457;average ReadReq mshr miss latency 
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total;57299.577822;51221.591701;64294.384650;54880.048045;61891.267060;65124.471457;average ReadReq mshr miss latency 
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data;28804.644604;30132.250586;31602.379121;36057.686280;38415.437727;30693.458333;average WriteReq mshr miss latency 
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total;28804.644604;30132.250586;31602.379121;36057.686280;38415.437727;30693.458333;average WriteReq mshr miss latency 
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data;59089.045740;59397.743726;77790.387097;46460.895674;57601.301695;56625.250000;average LoadLockedReq mshr miss latency 
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59089.045740;59397.743726;77790.387097;46460.895674;57601.301695;56625.250000;average LoadLockedReq mshr miss latency 
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data;23321.740422;25059.629659;23640.255814;32818.204644;25473.816167;23344.281250;average StoreCondReq mshr miss latency 
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total;23321.740422;25059.629659;23640.255814;32818.204644;25473.816167;23344.281250;average StoreCondReq mshr miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data;55966.470766;49892.197435;63000.637095;53598.525542;60672.413379;64049.202342;average overall mshr miss latency 
system.cpu30.dcache.demand_avg_mshr_miss_latency::total;55966.470766;49892.197435;63000.637095;53598.525542;60672.413379;64049.202342;average overall mshr miss latency 
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data;55966.470766;49892.197435;63000.637095;53598.525542;60672.413379;64049.202342;average overall mshr miss latency 
system.cpu30.dcache.overall_avg_mshr_miss_latency::total;55966.470766;49892.197435;63000.637095;53598.525542;60672.413379;64049.202342;average overall mshr miss latency 
system.cpu30.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu30.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu30.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu30.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu30.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu30.dcache.overall_avg_mshr_uncacheable_latency::cpu30.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu30.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu30.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu31.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu31.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu31.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu31.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu31.dtb.read_hits;2923930;9277927;68944;473592;625936;27380;DTB read hits 
system.cpu31.dtb.read_misses;0;0;0;0;664;0;DTB read misses 
system.cpu31.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu31.dtb.read_accesses;0;0;0;0;159412;0;DTB read accesses 
system.cpu31.dtb.write_hits;1259943;3293515;24689;165373;222236;7652;DTB write hits 
system.cpu31.dtb.write_misses;0;0;0;0;6175;0;DTB write misses 
system.cpu31.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu31.dtb.write_accesses;0;0;0;0;49553;0;DTB write accesses 
system.cpu31.dtb.data_hits;4183873;12571442;93633;638965;848172;35032;DTB hits 
system.cpu31.dtb.data_misses;0;0;0;0;6839;0;DTB misses 
system.cpu31.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu31.dtb.data_accesses;0;0;0;0;208965;0;DTB accesses 
system.cpu31.itb.fetch_hits;1252878;2181450;15556;111820;649358;5395;ITB hits 
system.cpu31.itb.fetch_misses;0;0;0;0;7;0;ITB misses 
system.cpu31.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu31.itb.fetch_accesses;1252878;2181450;15556;111820;649365;5395;ITB accesses 
system.cpu31.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu31.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu31.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu31.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu31.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu31.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu31.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu31.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu31.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu31.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu31.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu31.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu31.numCycles;644632500;1014355483;7031234;49902357;44531387;2441392;number of cpu cycles simulated 
system.cpu31.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu31.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu31.committedInsts;13045401;44049613;329905;2208594;2717221;111120;Number of instructions committed 
system.cpu31.committedOps;13045401;44049613;329905;2208594;2717221;111120;Number of ops (including micro ops) committed 
system.cpu31.num_int_alu_accesses;12568749;42994655;321914;2155313;2647407;108551;Number of integer alu accesses 
system.cpu31.num_fp_alu_accesses;1746;2010;134;0;2706;0;Number of float alu accesses 
system.cpu31.num_func_calls;509285;1626500;12244;80690;76807;3650;number of times a function call or return occured 
system.cpu31.num_conditional_control_insts;1251084;4485985;32977;233186;289202;16594;number of instructions that are conditional controls 
system.cpu31.num_int_insts;12568749;42994655;321914;2155313;2647407;108551;number of integer instructions 
system.cpu31.num_fp_insts;1746;2010;134;0;2706;0;number of float instructions 
system.cpu31.num_int_register_reads;17079029;59791337;447944;2982980;3630262;145076;number of times the integer registers were read 
system.cpu31.num_int_register_writes;9940605;34608336;259753;1727090;2101084;83100;number of times the integer registers were written 
system.cpu31.num_fp_register_reads;890;990;66;0;1347;0;number of times the floating registers were read 
system.cpu31.num_fp_register_writes;896;1020;68;0;1380;0;number of times the floating registers were written 
system.cpu31.num_mem_refs;4190106;12582156;93723;639543;856535;35058;number of memory refs 
system.cpu31.num_load_insts;2924064;9278077;68954;473592;627451;27380;Number of load instructions 
system.cpu31.num_store_insts;1266042;3304079;24769;165951;229084;7678;Number of store instructions 
system.cpu31.num_idle_cycles;608689739.001293;896389835.377514;6135312.358450;43933991.968583;36972573.060493;2140548.589502;Number of idle cycles 
system.cpu31.num_busy_cycles;35942760.998707;117965647.622486;895921.641550;5968365.031417;7558813.939507;300843.410498;Number of busy cycles 
system.cpu31.not_idle_fraction;0.055757;0.116296;0.127420;0.119601;0.169741;0.123226;Percentage of non-idle cycles 
system.cpu31.idle_fraction;0.944243;0.883704;0.872580;0.880399;0.830259;0.876774;Percentage of idle cycles 
system.cpu31.Branches;2026568;6802521;50586;348523;399648;21904;Number of branches fetched 
system.cpu31.op_class::No_OpClass;54551;103802;718;5126;22263;243;Class of executed instruction 
system.cpu31.op_class::IntAlu;8283400;30372534;228273;1513722;1727055;73399;Class of executed instruction 
system.cpu31.op_class::IntMult;49174;181298;1355;8934;8259;392;Class of executed instruction 
system.cpu31.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatAdd;88;60;4;0;93;0;Class of executed instruction 
system.cpu31.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatCvt;0;0;0;0;5;0;Class of executed instruction 
system.cpu31.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::MemRead;2965632;9345592;69482;477455;631990;27570;Class of executed instruction 
system.cpu31.op_class::MemWrite;1266057;3304109;24771;165951;229121;7678;Class of executed instruction 
system.cpu31.op_class::IprAccess;426491;742218;5302;37406;105274;1838;Class of executed instruction 
system.cpu31.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu31.op_class::total;13045401;44049613;329905;2208594;2724060;111120;Class of executed instruction 
system.cpu31.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu31.kern.inst.quiesce;9341;10457;74;567;503;25;number of quiesce instructions executed 
system.cpu31.kern.inst.hwrei;104898;183058;1300;9078;15599;451;number of hwrei instructions executed 
system.cpu31.kern.ipl_count::0;23878;42018;297;2105;2059;101;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::22;5932;10388;72;511;456;25;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::30;87;87;2;67;88;1;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::31;63093;109420;783;5368;5129;274;number of times we switched to this ipl 
system.cpu31.kern.ipl_count::total;92990;161913;1154;8051;7732;401;number of times we switched to this ipl 
system.cpu31.kern.ipl_good::0;23878;42018;297;2105;2059;101;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::22;5932;10388;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::30;87;87;2;67;88;1;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::31;23791;41932;295;2038;1973;100;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_good::total;53688;94425;666;4721;4576;227;number of times we switched to this ipl from a different ipl 
system.cpu31.kern.ipl_ticks::0;5596781240000;9768941850000;67508580000;479919230000;418936850000;23144120000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::22;20335100000;34379610000;243330000;1730430000;1563810000;86250000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::30;866160000;861970000;20180000;668320000;825340000;10250000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::31;828342220000;339371400000;2540250000;16705590000;23987870000;1173300000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_ticks::total;6446324720000;10143554830000;70312340000;499023570000;445313870000;24413920000;number of cycles we spent at this ipl 
system.cpu31.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::31;0.377078;0.383221;0.376756;0.379657;0.384675;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.ipl_used::total;0.577352;0.583184;0.577123;0.586387;0.591826;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu31.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::swpctx;26;30;2;;41;;number of callpals executed 
system.cpu31.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu31.kern.callpal::swpipl;80951;140965;1006;6895;6595;349;number of callpals executed 
system.cpu31.kern.callpal::rdps;11866;21115;144;1027;917;50;number of callpals executed 
system.cpu31.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu31.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu31.kern.callpal::rti;6019;10474;74;578;593;26;number of callpals executed 
system.cpu31.kern.callpal::rdunique;1;;;;16;;number of callpals executed 
system.cpu31.kern.callpal::total;98877;172584;1226;8500;8209;425;number of callpals executed 
system.cpu31.kern.mode_switch::kernel;6047;10504;76;578;634;26;number of protection mode switches 
system.cpu31.kern.mode_switch::user;0;0;0;0;69;0;number of protection mode switches 
system.cpu31.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu31.kern.mode_switch_good::kernel;0;0;0;0;0.108833;0;fraction of useful protection mode switches 
system.cpu31.kern.mode_switch_good::user;nan;nan;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu31.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu31.kern.mode_switch_good::total;0;0;0;0;0.196302;0;fraction of useful protection mode switches 
system.cpu31.kern.mode_ticks::kernel;0;0;0;0;17471258150000;0;number of ticks spent at the given mode 
system.cpu31.kern.mode_ticks::user;0;0;0;0;15745440000;0;number of ticks spent at the given mode 
system.cpu31.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu31.kern.swap_context;27;30;2;0;41;0;number of times the context was actually changed 
system.cpu31.icache.tags.replacements;19647;80400;636;3778;6270;162;number of replacements 
system.cpu31.icache.tags.tagsinuse;386.112029;450.627642;452;452;473.904013;503;Cycle average of tags in use 
system.cpu31.icache.tags.total_refs;6227130;30026266;1467165;959551;11799451;11877712;Total number of references to valid blocks. 
system.cpu31.icache.tags.sampled_refs;19647;80400;636;3778;6270;665;Sample count of references to valid blocks. 
system.cpu31.icache.tags.avg_refs;316.950679;373.461020;2306.863208;253.983854;1881.890112;17861.221053;Average number of references to valid blocks. 
system.cpu31.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu31.icache.tags.occ_blocks::cpu31.inst;386.112029;450.627642;452;452;473.904013;503;Average occupied blocks per requestor 
system.cpu31.icache.tags.occ_percent::cpu31.inst;0.754125;0.880132;0.882812;0.882812;0.925594;0.982422;Average percentage of cache occupancy 
system.cpu31.icache.tags.occ_percent::total;0.754125;0.880132;0.882812;0.882812;0.925594;0.982422;Average percentage of cache occupancy 
system.cpu31.icache.tags.occ_task_id_blocks::1024;440;452;452;452;503;503;Occupied blocks per task id 
system.cpu31.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu31.icache.tags.age_task_id_blocks_1024::3;14;15;12;15;5;5;Occupied blocks per task id 
system.cpu31.icache.tags.age_task_id_blocks_1024::4;424;435;438;435;489;489;Occupied blocks per task id 
system.cpu31.icache.tags.occ_task_id_percent::1024;0.859375;0.882812;0.882812;0.882812;0.982422;0.982422;Percentage of cache occupancy per task id 
system.cpu31.icache.tags.tag_accesses;26110896;88179638;660446;4420966;5454441;222402;Number of tag accesses 
system.cpu31.icache.tags.data_accesses;26110896;88179638;660446;4420966;5454441;222402;Number of data accesses 
system.cpu31.icache.ReadReq_hits::cpu31.inst;13025307;43969201;329269;2204816;2717739;110958;number of ReadReq hits 
system.cpu31.icache.ReadReq_hits::total;13025307;43969201;329269;2204816;2717739;110958;number of ReadReq hits 
system.cpu31.icache.demand_hits::cpu31.inst;13025307;43969201;329269;2204816;2717739;110958;number of demand (read+write) hits 
system.cpu31.icache.demand_hits::total;13025307;43969201;329269;2204816;2717739;110958;number of demand (read+write) hits 
system.cpu31.icache.overall_hits::cpu31.inst;13025307;43969201;329269;2204816;2717739;110958;number of overall hits 
system.cpu31.icache.overall_hits::total;13025307;43969201;329269;2204816;2717739;110958;number of overall hits 
system.cpu31.icache.ReadReq_misses::cpu31.inst;20094;80412;636;3778;6321;162;number of ReadReq misses 
system.cpu31.icache.ReadReq_misses::total;20094;80412;636;3778;6321;162;number of ReadReq misses 
system.cpu31.icache.demand_misses::cpu31.inst;20094;80412;636;3778;6321;162;number of demand (read+write) misses 
system.cpu31.icache.demand_misses::total;20094;80412;636;3778;6321;162;number of demand (read+write) misses 
system.cpu31.icache.overall_misses::cpu31.inst;20094;80412;636;3778;6321;162;number of overall misses 
system.cpu31.icache.overall_misses::total;20094;80412;636;3778;6321;162;number of overall misses 
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst;2036607750;8560362249;66821750;411936750;672058745;16887750;number of ReadReq miss cycles 
system.cpu31.icache.ReadReq_miss_latency::total;2036607750;8560362249;66821750;411936750;672058745;16887750;number of ReadReq miss cycles 
system.cpu31.icache.demand_miss_latency::cpu31.inst;2036607750;8560362249;66821750;411936750;672058745;16887750;number of demand (read+write) miss cycles 
system.cpu31.icache.demand_miss_latency::total;2036607750;8560362249;66821750;411936750;672058745;16887750;number of demand (read+write) miss cycles 
system.cpu31.icache.overall_miss_latency::cpu31.inst;2036607750;8560362249;66821750;411936750;672058745;16887750;number of overall miss cycles 
system.cpu31.icache.overall_miss_latency::total;2036607750;8560362249;66821750;411936750;672058745;16887750;number of overall miss cycles 
system.cpu31.icache.ReadReq_accesses::cpu31.inst;13045401;44049613;329905;2208594;2724060;111120;number of ReadReq accesses(hits+misses) 
system.cpu31.icache.ReadReq_accesses::total;13045401;44049613;329905;2208594;2724060;111120;number of ReadReq accesses(hits+misses) 
system.cpu31.icache.demand_accesses::cpu31.inst;13045401;44049613;329905;2208594;2724060;111120;number of demand (read+write) accesses 
system.cpu31.icache.demand_accesses::total;13045401;44049613;329905;2208594;2724060;111120;number of demand (read+write) accesses 
system.cpu31.icache.overall_accesses::cpu31.inst;13045401;44049613;329905;2208594;2724060;111120;number of overall (read+write) accesses 
system.cpu31.icache.overall_accesses::total;13045401;44049613;329905;2208594;2724060;111120;number of overall (read+write) accesses 
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;miss rate for ReadReq accesses 
system.cpu31.icache.ReadReq_miss_rate::total;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;miss rate for ReadReq accesses 
system.cpu31.icache.demand_miss_rate::cpu31.inst;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;miss rate for demand accesses 
system.cpu31.icache.demand_miss_rate::total;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;miss rate for demand accesses 
system.cpu31.icache.overall_miss_rate::cpu31.inst;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;miss rate for overall accesses 
system.cpu31.icache.overall_miss_rate::total;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;miss rate for overall accesses 
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst;101354.023589;106456.278279;105065.644654;109035.667020;106321.585983;104245.370370;average ReadReq miss latency 
system.cpu31.icache.ReadReq_avg_miss_latency::total;101354.023589;106456.278279;105065.644654;109035.667020;106321.585983;104245.370370;average ReadReq miss latency 
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst;101354.023589;106456.278279;105065.644654;109035.667020;106321.585983;104245.370370;average overall miss latency 
system.cpu31.icache.demand_avg_miss_latency::total;101354.023589;106456.278279;105065.644654;109035.667020;106321.585983;104245.370370;average overall miss latency 
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst;101354.023589;106456.278279;105065.644654;109035.667020;106321.585983;104245.370370;average overall miss latency 
system.cpu31.icache.overall_avg_miss_latency::total;101354.023589;106456.278279;105065.644654;109035.667020;106321.585983;104245.370370;average overall miss latency 
system.cpu31.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu31.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst;20094;80412;636;3778;6321;162;number of ReadReq MSHR misses 
system.cpu31.icache.ReadReq_mshr_misses::total;20094;80412;636;3778;6321;162;number of ReadReq MSHR misses 
system.cpu31.icache.demand_mshr_misses::cpu31.inst;20094;80412;636;3778;6321;162;number of demand (read+write) MSHR misses 
system.cpu31.icache.demand_mshr_misses::total;20094;80412;636;3778;6321;162;number of demand (read+write) MSHR misses 
system.cpu31.icache.overall_mshr_misses::cpu31.inst;20094;80412;636;3778;6321;162;number of overall MSHR misses 
system.cpu31.icache.overall_mshr_misses::total;20094;80412;636;3778;6321;162;number of overall MSHR misses 
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst;1507776250;6480394751;50446250;314046250;508138255;12615250;number of ReadReq MSHR miss cycles 
system.cpu31.icache.ReadReq_mshr_miss_latency::total;1507776250;6480394751;50446250;314046250;508138255;12615250;number of ReadReq MSHR miss cycles 
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst;1507776250;6480394751;50446250;314046250;508138255;12615250;number of demand (read+write) MSHR miss cycles 
system.cpu31.icache.demand_mshr_miss_latency::total;1507776250;6480394751;50446250;314046250;508138255;12615250;number of demand (read+write) MSHR miss cycles 
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst;1507776250;6480394751;50446250;314046250;508138255;12615250;number of overall MSHR miss cycles 
system.cpu31.icache.overall_mshr_miss_latency::total;1507776250;6480394751;50446250;314046250;508138255;12615250;number of overall MSHR miss cycles 
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;mshr miss rate for ReadReq accesses 
system.cpu31.icache.ReadReq_mshr_miss_rate::total;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;mshr miss rate for ReadReq accesses 
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;mshr miss rate for demand accesses 
system.cpu31.icache.demand_mshr_miss_rate::total;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;mshr miss rate for demand accesses 
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;mshr miss rate for overall accesses 
system.cpu31.icache.overall_mshr_miss_rate::total;0.001540;0.001825;0.001928;0.001711;0.002320;0.001458;mshr miss rate for overall accesses 
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst;75036.142630;80589.896421;79318.003145;83125;80388.902863;77871.913580;average ReadReq mshr miss latency 
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total;75036.142630;80589.896421;79318.003145;83125;80388.902863;77871.913580;average ReadReq mshr miss latency 
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst;75036.142630;80589.896421;79318.003145;83125;80388.902863;77871.913580;average overall mshr miss latency 
system.cpu31.icache.demand_avg_mshr_miss_latency::total;75036.142630;80589.896421;79318.003145;83125;80388.902863;77871.913580;average overall mshr miss latency 
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst;75036.142630;80589.896421;79318.003145;83125;80388.902863;77871.913580;average overall mshr miss latency 
system.cpu31.icache.overall_avg_mshr_miss_latency::total;75036.142630;80589.896421;79318.003145;83125;80388.902863;77871.913580;average overall mshr miss latency 
system.cpu31.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu31.dcache.tags.replacements;70167;436489;3488;22209;28844;944;number of replacements 
system.cpu31.dcache.tags.tagsinuse;450.328066;641.089687;595.272355;585.374057;711.848238;750.284408;Cycle average of tags in use 
system.cpu31.dcache.tags.total_refs;746128;3499668;19933;97335;13026606;182062;Total number of references to valid blocks. 
system.cpu31.dcache.tags.sampled_refs;70167;436489;3488;22209;28844;1683;Sample count of references to valid blocks. 
system.cpu31.dcache.tags.avg_refs;10.633603;8.017769;5.714736;4.382683;451.622729;108.177065;Average number of references to valid blocks. 
system.cpu31.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu31.dcache.tags.occ_blocks::cpu31.data;450.328066;641.089687;595.272355;585.374057;711.848238;750.284408;Average occupied blocks per requestor 
system.cpu31.dcache.tags.occ_percent::cpu31.data;0.439774;0.626064;0.581321;0.571654;0.695164;0.732700;Average percentage of cache occupancy 
system.cpu31.dcache.tags.occ_percent::total;0.439774;0.626064;0.581321;0.571654;0.695164;0.732700;Average percentage of cache occupancy 
system.cpu31.dcache.tags.occ_task_id_blocks::1024;596;590;592;577;745;739;Occupied blocks per task id 
system.cpu31.dcache.tags.age_task_id_blocks_1024::3;10;11;9;10;8;7;Occupied blocks per task id 
system.cpu31.dcache.tags.age_task_id_blocks_1024::4;586;579;583;567;731;726;Occupied blocks per task id 
system.cpu31.dcache.tags.occ_task_id_percent::1024;0.582031;0.576172;0.578125;0.563477;0.727539;0.721680;Percentage of cache occupancy per task id 
system.cpu31.dcache.tags.tag_accesses;8466933;25646892;191421;1303225;1734074;71218;Number of tag accesses 
system.cpu31.dcache.tags.data_accesses;8466933;25646892;191421;1303225;1734074;71218;Number of data accesses 
system.cpu31.dcache.ReadReq_hits::cpu31.data;2735318;8720385;63864;444362;590638;25820;number of ReadReq hits 
system.cpu31.dcache.ReadReq_hits::total;2735318;8720385;63864;444362;590638;25820;number of ReadReq hits 
system.cpu31.dcache.WriteReq_hits::cpu31.data;1204082;3217187;23972;161267;209408;7367;number of WriteReq hits 
system.cpu31.dcache.WriteReq_hits::total;1204082;3217187;23972;161267;209408;7367;number of WriteReq hits 
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data;40152;34204;445;2147;3357;190;number of LoadLockedReq hits 
system.cpu31.dcache.LoadLockedReq_hits::total;40152;34204;445;2147;3357;190;number of LoadLockedReq hits 
system.cpu31.dcache.StoreCondReq_hits::cpu31.data;14159;21201;172;1220;1332;62;number of StoreCondReq hits 
system.cpu31.dcache.StoreCondReq_hits::total;14159;21201;172;1220;1332;62;number of StoreCondReq hits 
system.cpu31.dcache.demand_hits::cpu31.data;3939400;11937572;87836;605629;800046;33187;number of demand (read+write) hits 
system.cpu31.dcache.demand_hits::total;3939400;11937572;87836;605629;800046;33187;number of demand (read+write) hits 
system.cpu31.dcache.overall_hits::cpu31.data;3939400;11937572;87836;605629;800046;33187;number of overall hits 
system.cpu31.dcache.overall_hits::total;3939400;11937572;87836;605629;800046;33187;number of overall hits 
system.cpu31.dcache.ReadReq_misses::cpu31.data;146458;521620;4610;26892;32277;1359;number of ReadReq misses 
system.cpu31.dcache.ReadReq_misses::total;146458;521620;4610;26892;32277;1359;number of ReadReq misses 
system.cpu31.dcache.WriteReq_misses::cpu31.data;9772;30217;174;1213;8572;62;number of WriteReq misses 
system.cpu31.dcache.WriteReq_misses::total;9772;30217;174;1213;8572;62;number of WriteReq misses 
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data;2033;1868;35;191;515;11;number of LoadLockedReq misses 
system.cpu31.dcache.LoadLockedReq_misses::total;2033;1868;35;191;515;11;number of LoadLockedReq misses 
system.cpu31.dcache.StoreCondReq_misses::cpu31.data;6481;11639;91;638;980;37;number of StoreCondReq misses 
system.cpu31.dcache.StoreCondReq_misses::total;6481;11639;91;638;980;37;number of StoreCondReq misses 
system.cpu31.dcache.demand_misses::cpu31.data;156230;551837;4784;28105;40849;1421;number of demand (read+write) misses 
system.cpu31.dcache.demand_misses::total;156230;551837;4784;28105;40849;1421;number of demand (read+write) misses 
system.cpu31.dcache.overall_misses::cpu31.data;156230;551837;4784;28105;40849;1421;number of overall misses 
system.cpu31.dcache.overall_misses::total;156230;551837;4784;28105;40849;1421;number of overall misses 
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data;10637681397;39242367198;407028597;2319894982;2908461893;123850152;number of ReadReq miss cycles 
system.cpu31.dcache.ReadReq_miss_latency::total;10637681397;39242367198;407028597;2319894982;2908461893;123850152;number of ReadReq miss cycles 
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data;566679984;1776274588;10391617;73511558;840115003;4640212;number of WriteReq miss cycles 
system.cpu31.dcache.WriteReq_miss_latency::total;566679984;1776274588;10391617;73511558;840115003;4640212;number of WriteReq miss cycles 
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data;146964439;212848667;3299742;17489244;38862303;883500;number of LoadLockedReq miss cycles 
system.cpu31.dcache.LoadLockedReq_miss_latency::total;146964439;212848667;3299742;17489244;38862303;883500;number of LoadLockedReq miss cycles 
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data;319284003;604390325;4516937;34098557;53504590;1520983;number of StoreCondReq miss cycles 
system.cpu31.dcache.StoreCondReq_miss_latency::total;319284003;604390325;4516937;34098557;53504590;1520983;number of StoreCondReq miss cycles 
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data;58798999;26558997;638000;1820000;5370000;740000;number of StoreCondFailReq miss cycles 
system.cpu31.dcache.StoreCondFailReq_miss_latency::total;58798999;26558997;638000;1820000;5370000;740000;number of StoreCondFailReq miss cycles 
system.cpu31.dcache.demand_miss_latency::cpu31.data;11204361381;41018641786;417420214;2393406540;3748576896;128490364;number of demand (read+write) miss cycles 
system.cpu31.dcache.demand_miss_latency::total;11204361381;41018641786;417420214;2393406540;3748576896;128490364;number of demand (read+write) miss cycles 
system.cpu31.dcache.overall_miss_latency::cpu31.data;11204361381;41018641786;417420214;2393406540;3748576896;128490364;number of overall miss cycles 
system.cpu31.dcache.overall_miss_latency::total;11204361381;41018641786;417420214;2393406540;3748576896;128490364;number of overall miss cycles 
system.cpu31.dcache.ReadReq_accesses::cpu31.data;2881776;9242005;68474;471254;622915;27179;number of ReadReq accesses(hits+misses) 
system.cpu31.dcache.ReadReq_accesses::total;2881776;9242005;68474;471254;622915;27179;number of ReadReq accesses(hits+misses) 
system.cpu31.dcache.WriteReq_accesses::cpu31.data;1213854;3247404;24146;162480;217980;7429;number of WriteReq accesses(hits+misses) 
system.cpu31.dcache.WriteReq_accesses::total;1213854;3247404;24146;162480;217980;7429;number of WriteReq accesses(hits+misses) 
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data;42185;36072;480;2338;3872;201;number of LoadLockedReq accesses(hits+misses) 
system.cpu31.dcache.LoadLockedReq_accesses::total;42185;36072;480;2338;3872;201;number of LoadLockedReq accesses(hits+misses) 
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data;20640;32840;263;1858;2312;99;number of StoreCondReq accesses(hits+misses) 
system.cpu31.dcache.StoreCondReq_accesses::total;20640;32840;263;1858;2312;99;number of StoreCondReq accesses(hits+misses) 
system.cpu31.dcache.demand_accesses::cpu31.data;4095630;12489409;92620;633734;840895;34608;number of demand (read+write) accesses 
system.cpu31.dcache.demand_accesses::total;4095630;12489409;92620;633734;840895;34608;number of demand (read+write) accesses 
system.cpu31.dcache.overall_accesses::cpu31.data;4095630;12489409;92620;633734;840895;34608;number of overall (read+write) accesses 
system.cpu31.dcache.overall_accesses::total;4095630;12489409;92620;633734;840895;34608;number of overall (read+write) accesses 
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data;0.050822;0.056440;0.067325;0.057065;0.051816;0.050002;miss rate for ReadReq accesses 
system.cpu31.dcache.ReadReq_miss_rate::total;0.050822;0.056440;0.067325;0.057065;0.051816;0.050002;miss rate for ReadReq accesses 
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data;0.008050;0.009305;0.007206;0.007466;0.039325;0.008346;miss rate for WriteReq accesses 
system.cpu31.dcache.WriteReq_miss_rate::total;0.008050;0.009305;0.007206;0.007466;0.039325;0.008346;miss rate for WriteReq accesses 
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data;0.048192;0.051785;0.072917;0.081694;0.133006;0.054726;miss rate for LoadLockedReq accesses 
system.cpu31.dcache.LoadLockedReq_miss_rate::total;0.048192;0.051785;0.072917;0.081694;0.133006;0.054726;miss rate for LoadLockedReq accesses 
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data;0.314002;0.354415;0.346008;0.343380;0.423875;0.373737;miss rate for StoreCondReq accesses 
system.cpu31.dcache.StoreCondReq_miss_rate::total;0.314002;0.354415;0.346008;0.343380;0.423875;0.373737;miss rate for StoreCondReq accesses 
system.cpu31.dcache.demand_miss_rate::cpu31.data;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;miss rate for demand accesses 
system.cpu31.dcache.demand_miss_rate::total;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;miss rate for demand accesses 
system.cpu31.dcache.overall_miss_rate::cpu31.data;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;miss rate for overall accesses 
system.cpu31.dcache.overall_miss_rate::total;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;miss rate for overall accesses 
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data;72632.982814;75231.715038;88292.537310;86267.104790;90109.424451;91133.298013;average ReadReq miss latency 
system.cpu31.dcache.ReadReq_avg_miss_latency::total;72632.982814;75231.715038;88292.537310;86267.104790;90109.424451;91133.298013;average ReadReq miss latency 
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data;57990.174376;58783.949035;59721.936782;60603.098104;98006.883224;74842.129032;average WriteReq miss latency 
system.cpu31.dcache.WriteReq_avg_miss_latency::total;57990.174376;58783.949035;59721.936782;60603.098104;98006.883224;74842.129032;average WriteReq miss latency 
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data;72289.443679;113944.682548;94278.342857;91566.722513;75460.782524;80318.181818;average LoadLockedReq miss latency 
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total;72289.443679;113944.682548;94278.342857;91566.722513;75460.782524;80318.181818;average LoadLockedReq miss latency 
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data;49264.620120;51928.028611;49636.670330;53446.014107;54596.520408;41107.648649;average StoreCondReq miss latency 
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total;49264.620120;51928.028611;49636.670330;53446.014107;54596.520408;41107.648649;average StoreCondReq miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data;71717.092626;74331.082885;87253.389214;85159.457036;91766.674729;90422.494018;average overall miss latency 
system.cpu31.dcache.demand_avg_miss_latency::total;71717.092626;74331.082885;87253.389214;85159.457036;91766.674729;90422.494018;average overall miss latency 
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data;71717.092626;74331.082885;87253.389214;85159.457036;91766.674729;90422.494018;average overall miss latency 
system.cpu31.dcache.overall_avg_miss_latency::total;71717.092626;74331.082885;87253.389214;85159.457036;91766.674729;90422.494018;average overall miss latency 
system.cpu31.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu31.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu31.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu31.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu31.dcache.writebacks::writebacks;1625;8490;67;400;5572;27;number of writebacks 
system.cpu31.dcache.writebacks::total;1625;8490;67;400;5572;27;number of writebacks 
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data;146458;521620;4610;26892;32277;1359;number of ReadReq MSHR misses 
system.cpu31.dcache.ReadReq_mshr_misses::total;146458;521620;4610;26892;32277;1359;number of ReadReq MSHR misses 
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data;9772;30217;174;1213;8572;62;number of WriteReq MSHR misses 
system.cpu31.dcache.WriteReq_mshr_misses::total;9772;30217;174;1213;8572;62;number of WriteReq MSHR misses 
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data;2033;1868;35;191;515;11;number of LoadLockedReq MSHR misses 
system.cpu31.dcache.LoadLockedReq_mshr_misses::total;2033;1868;35;191;515;11;number of LoadLockedReq MSHR misses 
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data;6480;11636;91;638;978;37;number of StoreCondReq MSHR misses 
system.cpu31.dcache.StoreCondReq_mshr_misses::total;6480;11636;91;638;978;37;number of StoreCondReq MSHR misses 
system.cpu31.dcache.demand_mshr_misses::cpu31.data;156230;551837;4784;28105;40849;1421;number of demand (read+write) MSHR misses 
system.cpu31.dcache.demand_mshr_misses::total;156230;551837;4784;28105;40849;1421;number of demand (read+write) MSHR misses 
system.cpu31.dcache.overall_mshr_misses::cpu31.data;156230;551837;4784;28105;40849;1421;number of overall MSHR misses 
system.cpu31.dcache.overall_mshr_misses::total;156230;551837;4784;28105;40849;1421;number of overall MSHR misses 
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data;6847980603;27024579802;290358403;1663599018;2093256107;88851848;number of ReadReq MSHR miss cycles 
system.cpu31.dcache.ReadReq_mshr_miss_latency::total;6847980603;27024579802;290358403;1663599018;2093256107;88851848;number of ReadReq MSHR miss cycles 
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data;258933016;864693412;5104383;36648442;613823997;2793788;number of WriteReq MSHR miss cycles 
system.cpu31.dcache.WriteReq_mshr_miss_latency::total;258933016;864693412;5104383;36648442;613823997;2793788;number of WriteReq MSHR miss cycles 
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data;99105561;163694333;2437258;12916756;26771697;624500;number of LoadLockedReq MSHR miss cycles 
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total;99105561;163694333;2437258;12916756;26771697;624500;number of LoadLockedReq MSHR miss cycles 
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data;150202997;243303675;2039063;15907443;28924410;742017;number of StoreCondReq MSHR miss cycles 
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total;150202997;243303675;2039063;15907443;28924410;742017;number of StoreCondReq MSHR miss cycles 
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data;41980001;18980003;440000;1270000;4050000;520000;number of StoreCondFailReq MSHR miss cycles 
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total;41980001;18980003;440000;1270000;4050000;520000;number of StoreCondFailReq MSHR miss cycles 
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data;7106913619;27889273214;295462786;1700247460;2707080104;91645636;number of demand (read+write) MSHR miss cycles 
system.cpu31.dcache.demand_mshr_miss_latency::total;7106913619;27889273214;295462786;1700247460;2707080104;91645636;number of demand (read+write) MSHR miss cycles 
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data;7106913619;27889273214;295462786;1700247460;2707080104;91645636;number of overall MSHR miss cycles 
system.cpu31.dcache.overall_mshr_miss_latency::total;7106913619;27889273214;295462786;1700247460;2707080104;91645636;number of overall MSHR miss cycles 
system.cpu31.dcache.ReadReq_mshr_uncacheable_latency::cpu31.data;23064000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu31.dcache.ReadReq_mshr_uncacheable_latency::total;23064000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu31.dcache.WriteReq_mshr_uncacheable_latency::cpu31.data;3642380000;4571170000;37923000;290996000;271412000;15540000;number of WriteReq MSHR uncacheable cycles 
system.cpu31.dcache.WriteReq_mshr_uncacheable_latency::total;3642380000;4571170000;37923000;290996000;271412000;15540000;number of WriteReq MSHR uncacheable cycles 
system.cpu31.dcache.overall_mshr_uncacheable_latency::cpu31.data;3665444000;4571170000;37923000;290996000;271412000;15540000;number of overall MSHR uncacheable cycles 
system.cpu31.dcache.overall_mshr_uncacheable_latency::total;3665444000;4571170000;37923000;290996000;271412000;15540000;number of overall MSHR uncacheable cycles 
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data;0.050822;0.056440;0.067325;0.057065;0.051816;0.050002;mshr miss rate for ReadReq accesses 
system.cpu31.dcache.ReadReq_mshr_miss_rate::total;0.050822;0.056440;0.067325;0.057065;0.051816;0.050002;mshr miss rate for ReadReq accesses 
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data;0.008050;0.009305;0.007206;0.007466;0.039325;0.008346;mshr miss rate for WriteReq accesses 
system.cpu31.dcache.WriteReq_mshr_miss_rate::total;0.008050;0.009305;0.007206;0.007466;0.039325;0.008346;mshr miss rate for WriteReq accesses 
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data;0.048192;0.051785;0.072917;0.081694;0.133006;0.054726;mshr miss rate for LoadLockedReq accesses 
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total;0.048192;0.051785;0.072917;0.081694;0.133006;0.054726;mshr miss rate for LoadLockedReq accesses 
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data;0.313953;0.354324;0.346008;0.343380;0.423010;0.373737;mshr miss rate for StoreCondReq accesses 
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total;0.313953;0.354324;0.346008;0.343380;0.423010;0.373737;mshr miss rate for StoreCondReq accesses 
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;mshr miss rate for demand accesses 
system.cpu31.dcache.demand_mshr_miss_rate::total;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;mshr miss rate for demand accesses 
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;mshr miss rate for overall accesses 
system.cpu31.dcache.overall_mshr_miss_rate::total;0.038146;0.044184;0.051652;0.044348;0.048578;0.041060;mshr miss rate for overall accesses 
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data;46757.299724;51808.940995;62984.469197;61862.227354;64852.870682;65380.314937;average ReadReq mshr miss latency 
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total;46757.299724;51808.940995;62984.469197;61862.227354;64852.870682;65380.314937;average ReadReq mshr miss latency 
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data;26497.443307;28616.123771;29335.534483;30213.060181;71608.025782;45061.096774;average WriteReq mshr miss latency 
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total;26497.443307;28616.123771;29335.534483;30213.060181;71608.025782;45061.096774;average WriteReq mshr miss latency 
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data;48748.431382;87630.799251;69635.942857;67626.994764;51983.877670;56772.727273;average LoadLockedReq mshr miss latency 
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total;48748.431382;87630.799251;69635.942857;67626.994764;51983.877670;56772.727273;average LoadLockedReq mshr miss latency 
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data;23179.474846;20909.562994;22407.285714;24933.296238;29575.061350;20054.513514;average StoreCondReq mshr miss latency 
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total;23179.474846;20909.562994;22407.285714;24933.296238;29575.061350;20054.513514;average StoreCondReq mshr miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data;45490.069891;50538.969322;61760.615803;60496.262587;66270.413082;64493.762139;average overall mshr miss latency 
system.cpu31.dcache.demand_avg_mshr_miss_latency::total;45490.069891;50538.969322;61760.615803;60496.262587;66270.413082;64493.762139;average overall mshr miss latency 
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data;45490.069891;50538.969322;61760.615803;60496.262587;66270.413082;64493.762139;average overall mshr miss latency 
system.cpu31.dcache.overall_avg_mshr_miss_latency::total;45490.069891;50538.969322;61760.615803;60496.262587;66270.413082;64493.762139;average overall mshr miss latency 
system.cpu31.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu31.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu31.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu31.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu31.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu31.dcache.overall_avg_mshr_uncacheable_latency::cpu31.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu31.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu31.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu32.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu32.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu32.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu32.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu32.dtb.read_hits;3539056;10625987;67877;805614;828870;8977;DTB read hits 
system.cpu32.dtb.read_misses;0;129;0;22;1375;0;DTB read misses 
system.cpu32.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu32.dtb.read_accesses;0;27819;0;7342;338124;0;DTB read accesses 
system.cpu32.dtb.write_hits;1425555;3785132;24607;295773;299389;4415;DTB write hits 
system.cpu32.dtb.write_misses;0;87;0;4;12537;0;DTB write misses 
system.cpu32.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu32.dtb.write_accesses;0;9128;0;3918;112999;0;DTB write accesses 
system.cpu32.dtb.data_hits;4964611;14411119;92484;1101387;1128259;13392;DTB hits 
system.cpu32.dtb.data_misses;0;216;0;26;13912;0;DTB misses 
system.cpu32.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu32.dtb.data_accesses;0;36947;0;11260;451123;0;DTB accesses 
system.cpu32.itb.fetch_hits;1255839;2460836;15574;198790;1288645;5305;ITB hits 
system.cpu32.itb.fetch_misses;0;13;0;10;7;0;ITB misses 
system.cpu32.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu32.itb.fetch_accesses;1255839;2460849;15574;198800;1288652;5305;ITB accesses 
system.cpu32.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu32.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu32.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu32.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu32.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu32.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu32.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu32.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu32.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu32.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu32.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu32.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu32.numCycles;644632487;1014355497;7031234;49902346;44531243;2441406;number of cpu cycles simulated 
system.cpu32.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu32.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu32.committedInsts;16153955;50455142;327464;3924724;3404733;37441;Number of instructions committed 
system.cpu32.committedOps;16153955;50455142;327464;3924724;3404733;37441;Number of ops (including micro ops) committed 
system.cpu32.num_int_alu_accesses;15635391;49264891;319553;3832096;3315316;35702;Number of integer alu accesses 
system.cpu32.num_fp_alu_accesses;1746;98321;134;24728;4601;0;Number of float alu accesses 
system.cpu32.num_func_calls;619867;1856407;12244;144542;77298;1498;number of times a function call or return occured 
system.cpu32.num_conditional_control_insts;1577189;5200244;31825;396292;362422;3604;number of instructions that are conditional controls 
system.cpu32.num_int_insts;15635391;49264891;319553;3832096;3315316;35702;number of integer instructions 
system.cpu32.num_fp_insts;1746;98321;134;24728;4601;0;number of float instructions 
system.cpu32.num_int_register_reads;21410631;68687323;445518;5393218;4488265;47383;number of times the integer registers were read 
system.cpu32.num_int_register_writes;12460943;39531020;258544;3073056;2611591;27530;number of times the integer registers were written 
system.cpu32.num_fp_register_reads;890;70672;66;14223;2287;0;number of times the floating registers were read 
system.cpu32.num_fp_register_writes;896;61661;68;14418;2348;0;number of times the floating registers were written 
system.cpu32.num_mem_refs;4970840;14430623;92574;1103772;1144637;13418;number of memory refs 
system.cpu32.num_load_insts;3539190;10631140;67887;806668;831936;8977;Number of load instructions 
system.cpu32.num_store_insts;1431650;3799483;24687;297104;312701;4441;Number of store instructions 
system.cpu32.num_idle_cycles;600400893.177716;878652490.122291;6142563.908961;39285141.890514;34840576.845811;2337575.292074;Number of idle cycles 
system.cpu32.num_busy_cycles;44231593.822284;135703006.877709;888670.091039;10617204.109486;9690666.154189;103830.707926;Number of busy cycles 
system.cpu32.not_idle_fraction;0.068615;0.133782;0.126389;0.212760;0.217615;0.042529;Percentage of non-idle cycles 
system.cpu32.idle_fraction;0.931385;0.866218;0.873611;0.787240;0.782385;0.957471;Percentage of idle cycles 
system.cpu32.Branches;2504095;7827091;49352;598184;473816;5966;Number of branches fetched 
system.cpu32.op_class::No_OpClass;55075;115638;718;10844;40144;227;Class of executed instruction 
system.cpu32.op_class::IntAlu;10595315;34813494;226973;2727900;2041770;21692;Class of executed instruction 
system.cpu32.op_class::IntMult;62970;202891;1355;16169;8140;125;Class of executed instruction 
system.cpu32.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::FloatAdd;88;14078;4;4218;158;0;Class of executed instruction 
system.cpu32.op_class::FloatCmp;0;1233;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::FloatCvt;0;391;0;2274;10;0;Class of executed instruction 
system.cpu32.op_class::FloatMult;0;3466;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::FloatDiv;8;620;0;725;0;0;Class of executed instruction 
system.cpu32.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::MemRead;3580940;10713200;68415;813851;837237;9158;Class of executed instruction 
system.cpu32.op_class::MemWrite;1431664;3800601;24689;297262;312778;4441;Class of executed instruction 
system.cpu32.op_class::IprAccess;427895;789746;5310;51507;178408;1798;Class of executed instruction 
system.cpu32.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu32.op_class::total;16153955;50455358;327464;3924750;3418645;37441;Class of executed instruction 
system.cpu32.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu32.kern.inst.quiesce;9357;10634;74;580;486;26;number of quiesce instructions executed 
system.cpu32.kern.inst.hwrei;105249;191292;1302;11596;23127;441;number of hwrei instructions executed 
system.cpu32.kern.ipl_count::0;23861;44832;298;2998;2213;100;number of times we switched to this ipl 
system.cpu32.kern.ipl_count::22;5928;10387;72;511;457;25;number of times we switched to this ipl 
system.cpu32.kern.ipl_count::30;87;565;2;160;98;1;number of times we switched to this ipl 
system.cpu32.kern.ipl_count::31;63474;111949;784;6277;5292;265;number of times we switched to this ipl 
system.cpu32.kern.ipl_count::total;93350;167733;1156;9946;8060;391;number of times we switched to this ipl 
system.cpu32.kern.ipl_good::0;23861;44832;298;2998;2213;100;number of times we switched to this ipl from a different ipl 
system.cpu32.kern.ipl_good::22;5928;10387;72;511;457;25;number of times we switched to this ipl from a different ipl 
system.cpu32.kern.ipl_good::30;87;565;2;160;98;1;number of times we switched to this ipl from a different ipl 
system.cpu32.kern.ipl_good::31;23774;44269;296;2838;2118;99;number of times we switched to this ipl from a different ipl 
system.cpu32.kern.ipl_good::total;53650;100053;668;6507;4886;225;number of times we switched to this ipl from a different ipl 
system.cpu32.kern.ipl_ticks::0;5593108260000;9541542280000;67505840000;435357650000;413433460000;23601960000;number of cycles we spent at this ipl 
system.cpu32.kern.ipl_ticks::22;19578470000;34547740000;239160000;1726210000;1538540000;81950000;number of cycles we spent at this ipl 
system.cpu32.kern.ipl_ticks::30;868550000;4161800000;20300000;1331720000;899750000;9860000;number of cycles we spent at this ipl 
system.cpu32.kern.ipl_ticks::31;832769310000;563303150000;2547040000;60607880000;29440680000;720290000;number of cycles we spent at this ipl 
system.cpu32.kern.ipl_ticks::total;6446324590000;10143554970000;70312340000;499023460000;445312430000;24414060000;number of cycles we spent at this ipl 
system.cpu32.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu32.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu32.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu32.kern.ipl_used::31;0.374547;0.395439;0.377551;0.452127;0.400227;0.373585;fraction of swpipl calls that actually changed the ipl 
system.cpu32.kern.ipl_used::total;0.574719;0.596502;0.577855;0.654233;0.606203;0.575448;fraction of swpipl calls that actually changed the ipl 
system.cpu32.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu32.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu32.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu32.kern.callpal::swpctx;26;986;2;202;69;;number of callpals executed 
system.cpu32.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu32.kern.callpal::swpipl;81319;145095;1008;8300;6845;339;number of callpals executed 
system.cpu32.kern.callpal::rdps;11857;21195;144;1052;918;50;number of callpals executed 
system.cpu32.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu32.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu32.kern.callpal::rti;6015;11687;74;975;661;26;number of callpals executed 
system.cpu32.kern.callpal::rdunique;1;58;;6;60;;number of callpals executed 
system.cpu32.kern.callpal::total;99232;180112;1228;10889;8654;415;number of callpals executed 
system.cpu32.kern.mode_switch::kernel;6043;12673;76;1177;730;26;number of protection mode switches 
system.cpu32.kern.mode_switch::user;0;740;0;305;143;0;number of protection mode switches 
system.cpu32.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu32.kern.mode_switch_good::kernel;0;0.058392;0;0.259133;0.195890;0;fraction of useful protection mode switches 
system.cpu32.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu32.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu32.kern.mode_switch_good::total;0;0.110341;0;0.411606;0.327606;0;fraction of useful protection mode switches 
system.cpu32.kern.mode_ticks::kernel;0;16486487930000;0;561337340000;398790980000;0;number of ticks spent at the given mode 
system.cpu32.kern.mode_ticks::user;0;4256420000;0;1307760000;34306930000;0;number of ticks spent at the given mode 
system.cpu32.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu32.kern.swap_context;27;986;2;202;69;0;number of times the context was actually changed 
system.cpu32.icache.tags.replacements;23262;144236;696;16746;8948;51;number of replacements 
system.cpu32.icache.tags.tagsinuse;385.378339;463.998791;502;502;503.424303;505;Cycle average of tags in use 
system.cpu32.icache.tags.total_refs;7930613;47075451;342644;9967967;3424295;5382177;Total number of references to valid blocks. 
system.cpu32.icache.tags.sampled_refs;23262;144236;696;16746;8948;556;Sample count of references to valid blocks. 
system.cpu32.icache.tags.avg_refs;340.925673;326.377957;492.304598;595.244655;382.688310;9680.174460;Average number of references to valid blocks. 
system.cpu32.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu32.icache.tags.occ_blocks::cpu32.inst;385.378339;463.998791;502;502;503.424303;505;Average occupied blocks per requestor 
system.cpu32.icache.tags.occ_percent::cpu32.inst;0.752692;0.906248;0.980469;0.980469;0.983251;0.986328;Average percentage of cache occupancy 
system.cpu32.icache.tags.occ_percent::total;0.752692;0.906248;0.980469;0.980469;0.983251;0.986328;Average percentage of cache occupancy 
system.cpu32.icache.tags.occ_task_id_blocks::1024;440;502;502;502;505;505;Occupied blocks per task id 
system.cpu32.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu32.icache.tags.age_task_id_blocks_1024::3;15;15;12;12;1;;Occupied blocks per task id 
system.cpu32.icache.tags.age_task_id_blocks_1024::4;423;485;488;488;502;503;Occupied blocks per task id 
system.cpu32.icache.tags.occ_task_id_percent::1024;0.859375;0.980469;0.980469;0.980469;0.986328;0.986328;Percentage of cache occupancy per task id 
system.cpu32.icache.tags.tag_accesses;32331619;101055014;655624;7866246;6846241;74933;Number of tag accesses 
system.cpu32.icache.tags.data_accesses;32331619;101055014;655624;7866246;6846241;74933;Number of data accesses 
system.cpu32.icache.ReadReq_hits::cpu32.inst;16130246;50311060;326768;3908004;3409694;37390;number of ReadReq hits 
system.cpu32.icache.ReadReq_hits::total;16130246;50311060;326768;3908004;3409694;37390;number of ReadReq hits 
system.cpu32.icache.demand_hits::cpu32.inst;16130246;50311060;326768;3908004;3409694;37390;number of demand (read+write) hits 
system.cpu32.icache.demand_hits::total;16130246;50311060;326768;3908004;3409694;37390;number of demand (read+write) hits 
system.cpu32.icache.overall_hits::cpu32.inst;16130246;50311060;326768;3908004;3409694;37390;number of overall hits 
system.cpu32.icache.overall_hits::total;16130246;50311060;326768;3908004;3409694;37390;number of overall hits 
system.cpu32.icache.ReadReq_misses::cpu32.inst;23709;144298;696;16746;8951;51;number of ReadReq misses 
system.cpu32.icache.ReadReq_misses::total;23709;144298;696;16746;8951;51;number of ReadReq misses 
system.cpu32.icache.demand_misses::cpu32.inst;23709;144298;696;16746;8951;51;number of demand (read+write) misses 
system.cpu32.icache.demand_misses::total;23709;144298;696;16746;8951;51;number of demand (read+write) misses 
system.cpu32.icache.overall_misses::cpu32.inst;23709;144298;696;16746;8951;51;number of overall misses 
system.cpu32.icache.overall_misses::total;23709;144298;696;16746;8951;51;number of overall misses 
system.cpu32.icache.ReadReq_miss_latency::cpu32.inst;2654773750;14789540998;75397750;1699462250;988909997;5843500;number of ReadReq miss cycles 
system.cpu32.icache.ReadReq_miss_latency::total;2654773750;14789540998;75397750;1699462250;988909997;5843500;number of ReadReq miss cycles 
system.cpu32.icache.demand_miss_latency::cpu32.inst;2654773750;14789540998;75397750;1699462250;988909997;5843500;number of demand (read+write) miss cycles 
system.cpu32.icache.demand_miss_latency::total;2654773750;14789540998;75397750;1699462250;988909997;5843500;number of demand (read+write) miss cycles 
system.cpu32.icache.overall_miss_latency::cpu32.inst;2654773750;14789540998;75397750;1699462250;988909997;5843500;number of overall miss cycles 
system.cpu32.icache.overall_miss_latency::total;2654773750;14789540998;75397750;1699462250;988909997;5843500;number of overall miss cycles 
system.cpu32.icache.ReadReq_accesses::cpu32.inst;16153955;50455358;327464;3924750;3418645;37441;number of ReadReq accesses(hits+misses) 
system.cpu32.icache.ReadReq_accesses::total;16153955;50455358;327464;3924750;3418645;37441;number of ReadReq accesses(hits+misses) 
system.cpu32.icache.demand_accesses::cpu32.inst;16153955;50455358;327464;3924750;3418645;37441;number of demand (read+write) accesses 
system.cpu32.icache.demand_accesses::total;16153955;50455358;327464;3924750;3418645;37441;number of demand (read+write) accesses 
system.cpu32.icache.overall_accesses::cpu32.inst;16153955;50455358;327464;3924750;3418645;37441;number of overall (read+write) accesses 
system.cpu32.icache.overall_accesses::total;16153955;50455358;327464;3924750;3418645;37441;number of overall (read+write) accesses 
system.cpu32.icache.ReadReq_miss_rate::cpu32.inst;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;miss rate for ReadReq accesses 
system.cpu32.icache.ReadReq_miss_rate::total;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;miss rate for ReadReq accesses 
system.cpu32.icache.demand_miss_rate::cpu32.inst;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;miss rate for demand accesses 
system.cpu32.icache.demand_miss_rate::total;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;miss rate for demand accesses 
system.cpu32.icache.overall_miss_rate::cpu32.inst;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;miss rate for overall accesses 
system.cpu32.icache.overall_miss_rate::total;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;miss rate for overall accesses 
system.cpu32.icache.ReadReq_avg_miss_latency::cpu32.inst;111973.248555;102493.042163;108330.100575;101484.667980;110480.392917;114578.431373;average ReadReq miss latency 
system.cpu32.icache.ReadReq_avg_miss_latency::total;111973.248555;102493.042163;108330.100575;101484.667980;110480.392917;114578.431373;average ReadReq miss latency 
system.cpu32.icache.demand_avg_miss_latency::cpu32.inst;111973.248555;102493.042163;108330.100575;101484.667980;110480.392917;114578.431373;average overall miss latency 
system.cpu32.icache.demand_avg_miss_latency::total;111973.248555;102493.042163;108330.100575;101484.667980;110480.392917;114578.431373;average overall miss latency 
system.cpu32.icache.overall_avg_miss_latency::cpu32.inst;111973.248555;102493.042163;108330.100575;101484.667980;110480.392917;114578.431373;average overall miss latency 
system.cpu32.icache.overall_avg_miss_latency::total;111973.248555;102493.042163;108330.100575;101484.667980;110480.392917;114578.431373;average overall miss latency 
system.cpu32.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu32.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu32.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu32.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu32.icache.ReadReq_mshr_misses::cpu32.inst;23709;144298;696;16746;8951;51;number of ReadReq MSHR misses 
system.cpu32.icache.ReadReq_mshr_misses::total;23709;144298;696;16746;8951;51;number of ReadReq MSHR misses 
system.cpu32.icache.demand_mshr_misses::cpu32.inst;23709;144298;696;16746;8951;51;number of demand (read+write) MSHR misses 
system.cpu32.icache.demand_mshr_misses::total;23709;144298;696;16746;8951;51;number of demand (read+write) MSHR misses 
system.cpu32.icache.overall_mshr_misses::cpu32.inst;23709;144298;696;16746;8951;51;number of overall MSHR misses 
system.cpu32.icache.overall_mshr_misses::total;23709;144298;696;16746;8951;51;number of overall MSHR misses 
system.cpu32.icache.ReadReq_mshr_miss_latency::cpu32.inst;2041879250;11068951002;57448250;1266280750;756194003;4532500;number of ReadReq MSHR miss cycles 
system.cpu32.icache.ReadReq_mshr_miss_latency::total;2041879250;11068951002;57448250;1266280750;756194003;4532500;number of ReadReq MSHR miss cycles 
system.cpu32.icache.demand_mshr_miss_latency::cpu32.inst;2041879250;11068951002;57448250;1266280750;756194003;4532500;number of demand (read+write) MSHR miss cycles 
system.cpu32.icache.demand_mshr_miss_latency::total;2041879250;11068951002;57448250;1266280750;756194003;4532500;number of demand (read+write) MSHR miss cycles 
system.cpu32.icache.overall_mshr_miss_latency::cpu32.inst;2041879250;11068951002;57448250;1266280750;756194003;4532500;number of overall MSHR miss cycles 
system.cpu32.icache.overall_mshr_miss_latency::total;2041879250;11068951002;57448250;1266280750;756194003;4532500;number of overall MSHR miss cycles 
system.cpu32.icache.ReadReq_mshr_miss_rate::cpu32.inst;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;mshr miss rate for ReadReq accesses 
system.cpu32.icache.ReadReq_mshr_miss_rate::total;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;mshr miss rate for ReadReq accesses 
system.cpu32.icache.demand_mshr_miss_rate::cpu32.inst;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;mshr miss rate for demand accesses 
system.cpu32.icache.demand_mshr_miss_rate::total;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;mshr miss rate for demand accesses 
system.cpu32.icache.overall_mshr_miss_rate::cpu32.inst;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;mshr miss rate for overall accesses 
system.cpu32.icache.overall_mshr_miss_rate::total;0.001468;0.002860;0.002125;0.004267;0.002618;0.001362;mshr miss rate for overall accesses 
system.cpu32.icache.ReadReq_avg_mshr_miss_latency::cpu32.inst;86122.537855;76708.970339;82540.589080;75616.908515;84481.510781;88872.549020;average ReadReq mshr miss latency 
system.cpu32.icache.ReadReq_avg_mshr_miss_latency::total;86122.537855;76708.970339;82540.589080;75616.908515;84481.510781;88872.549020;average ReadReq mshr miss latency 
system.cpu32.icache.demand_avg_mshr_miss_latency::cpu32.inst;86122.537855;76708.970339;82540.589080;75616.908515;84481.510781;88872.549020;average overall mshr miss latency 
system.cpu32.icache.demand_avg_mshr_miss_latency::total;86122.537855;76708.970339;82540.589080;75616.908515;84481.510781;88872.549020;average overall mshr miss latency 
system.cpu32.icache.overall_avg_mshr_miss_latency::cpu32.inst;86122.537855;76708.970339;82540.589080;75616.908515;84481.510781;88872.549020;average overall mshr miss latency 
system.cpu32.icache.overall_avg_mshr_miss_latency::total;86122.537855;76708.970339;82540.589080;75616.908515;84481.510781;88872.549020;average overall mshr miss latency 
system.cpu32.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu32.dcache.tags.replacements;118848;512656;3494;46073;42710;4;number of replacements 
system.cpu32.dcache.tags.tagsinuse;438.340281;653.771252;582.597888;595.570477;759.773348;815.034746;Cycle average of tags in use 
system.cpu32.dcache.tags.total_refs;1088626;11583665;12028;924692;6958973;143476;Total number of references to valid blocks. 
system.cpu32.dcache.tags.sampled_refs;118848;512656;3494;46073;42710;802;Sample count of references to valid blocks. 
system.cpu32.dcache.tags.avg_refs;9.159818;22.595395;3.442473;20.070150;162.935448;178.897756;Average number of references to valid blocks. 
system.cpu32.dcache.tags.warmup_cycle;0;0;0;0;17462431228750;0;Cycle when the warmup percentage was hit. 
system.cpu32.dcache.tags.occ_blocks::cpu32.data;438.340281;653.771252;582.597888;595.570477;759.773348;815.034746;Average occupied blocks per requestor 
system.cpu32.dcache.tags.occ_percent::cpu32.data;0.428067;0.638448;0.568943;0.581612;0.741966;0.795932;Average percentage of cache occupancy 
system.cpu32.dcache.tags.occ_percent::total;0.428067;0.638448;0.568943;0.581612;0.741966;0.795932;Average percentage of cache occupancy 
system.cpu32.dcache.tags.occ_task_id_blocks::1024;590;584;575;594;816;798;Occupied blocks per task id 
system.cpu32.dcache.tags.age_task_id_blocks_1024::3;10;10;11;13;4;3;Occupied blocks per task id 
system.cpu32.dcache.tags.age_task_id_blocks_1024::4;580;574;564;581;812;795;Occupied blocks per task id 
system.cpu32.dcache.tags.occ_task_id_percent::1024;0.576172;0.570312;0.561523;0.580078;0.796875;0.779297;Percentage of cache occupancy per task id 
system.cpu32.dcache.tags.tag_accesses;10083896;29442481;189069;2259638;2311695;26888;Number of tag accesses 
system.cpu32.dcache.tags.data_accesses;10083896;29442481;189069;2259638;2311695;26888;Number of data accesses 
system.cpu32.dcache.ReadReq_hits::cpu32.data;3295032;9969244;63105;748868;785957;8460;number of ReadReq hits 
system.cpu32.dcache.ReadReq_hits::total;3295032;9969244;63105;748868;785957;8460;number of ReadReq hits 
system.cpu32.dcache.WriteReq_hits::cpu32.data;1368996;3684528;23969;286621;277297;4164;number of WriteReq hits 
system.cpu32.dcache.WriteReq_hits::total;1368996;3684528;23969;286621;277297;4164;number of WriteReq hits 
system.cpu32.dcache.LoadLockedReq_hits::cpu32.data;39664;40310;363;3258;3910;179;number of LoadLockedReq hits 
system.cpu32.dcache.LoadLockedReq_hits::total;39664;40310;363;3258;3910;179;number of LoadLockedReq hits 
system.cpu32.dcache.StoreCondReq_hits::cpu32.data;14148;25348;177;2112;1575;60;number of StoreCondReq hits 
system.cpu32.dcache.StoreCondReq_hits::total;14148;25348;177;2112;1575;60;number of StoreCondReq hits 
system.cpu32.dcache.demand_hits::cpu32.data;4664028;13653772;87074;1035489;1063254;12624;number of demand (read+write) hits 
system.cpu32.dcache.demand_hits::total;4664028;13653772;87074;1035489;1063254;12624;number of demand (read+write) hits 
system.cpu32.dcache.overall_hits::cpu32.data;4664028;13653772;87074;1035489;1063254;12624;number of overall hits 
system.cpu32.dcache.overall_hits::total;4664028;13653772;87074;1035489;1063254;12624;number of overall hits 
system.cpu32.dcache.ReadReq_misses::cpu32.data;202172;615514;4384;53419;39903;330;number of ReadReq misses 
system.cpu32.dcache.ReadReq_misses::total;202172;615514;4384;53419;39903;330;number of ReadReq misses 
system.cpu32.dcache.WriteReq_misses::cpu32.data;10125;46533;179;4580;17055;42;number of WriteReq misses 
system.cpu32.dcache.WriteReq_misses::total;10125;46533;179;4580;17055;42;number of WriteReq misses 
system.cpu32.dcache.LoadLockedReq_misses::cpu32.data;2218;5943;35;1101;791;8;number of LoadLockedReq misses 
system.cpu32.dcache.LoadLockedReq_misses::total;2218;5943;35;1101;791;8;number of LoadLockedReq misses 
system.cpu32.dcache.StoreCondReq_misses::cpu32.data;6464;17075;85;1737;1315;28;number of StoreCondReq misses 
system.cpu32.dcache.StoreCondReq_misses::total;6464;17075;85;1737;1315;28;number of StoreCondReq misses 
system.cpu32.dcache.demand_misses::cpu32.data;212297;662047;4563;57999;56958;372;number of demand (read+write) misses 
system.cpu32.dcache.demand_misses::total;212297;662047;4563;57999;56958;372;number of demand (read+write) misses 
system.cpu32.dcache.overall_misses::cpu32.data;212297;662047;4563;57999;56958;372;number of overall misses 
system.cpu32.dcache.overall_misses::total;212297;662047;4563;57999;56958;372;number of overall misses 
system.cpu32.dcache.ReadReq_miss_latency::cpu32.data;16664797156;45847465746;397773524;4141066973;3758610424;25682291;number of ReadReq miss cycles 
system.cpu32.dcache.ReadReq_miss_latency::total;16664797156;45847465746;397773524;4141066973;3758610424;25682291;number of ReadReq miss cycles 
system.cpu32.dcache.WriteReq_miss_latency::cpu32.data;616135732;2819021693;12120871;306291149;1745344526;3451714;number of WriteReq miss cycles 
system.cpu32.dcache.WriteReq_miss_latency::total;616135732;2819021693;12120871;306291149;1745344526;3451714;number of WriteReq miss cycles 
system.cpu32.dcache.LoadLockedReq_miss_latency::cpu32.data;185376620;455654864;3346230;73093716;56651194;527992;number of LoadLockedReq miss cycles 
system.cpu32.dcache.LoadLockedReq_miss_latency::total;185376620;455654864;3346230;73093716;56651194;527992;number of LoadLockedReq miss cycles 
system.cpu32.dcache.StoreCondReq_miss_latency::cpu32.data;318911008;944060144;4339938;102844532;73240572;1458983;number of StoreCondReq miss cycles 
system.cpu32.dcache.StoreCondReq_miss_latency::total;318911008;944060144;4339938;102844532;73240572;1458983;number of StoreCondReq miss cycles 
system.cpu32.dcache.StoreCondFailReq_miss_latency::cpu32.data;60572000;24212000;432000;1324000;6652000;154000;number of StoreCondFailReq miss cycles 
system.cpu32.dcache.StoreCondFailReq_miss_latency::total;60572000;24212000;432000;1324000;6652000;154000;number of StoreCondFailReq miss cycles 
system.cpu32.dcache.demand_miss_latency::cpu32.data;17280932888;48666487439;409894395;4447358122;5503954950;29134005;number of demand (read+write) miss cycles 
system.cpu32.dcache.demand_miss_latency::total;17280932888;48666487439;409894395;4447358122;5503954950;29134005;number of demand (read+write) miss cycles 
system.cpu32.dcache.overall_miss_latency::cpu32.data;17280932888;48666487439;409894395;4447358122;5503954950;29134005;number of overall miss cycles 
system.cpu32.dcache.overall_miss_latency::total;17280932888;48666487439;409894395;4447358122;5503954950;29134005;number of overall miss cycles 
system.cpu32.dcache.ReadReq_accesses::cpu32.data;3497204;10584758;67489;802287;825860;8790;number of ReadReq accesses(hits+misses) 
system.cpu32.dcache.ReadReq_accesses::total;3497204;10584758;67489;802287;825860;8790;number of ReadReq accesses(hits+misses) 
system.cpu32.dcache.WriteReq_accesses::cpu32.data;1379121;3731061;24148;291201;294352;4206;number of WriteReq accesses(hits+misses) 
system.cpu32.dcache.WriteReq_accesses::total;1379121;3731061;24148;291201;294352;4206;number of WriteReq accesses(hits+misses) 
system.cpu32.dcache.LoadLockedReq_accesses::cpu32.data;41882;46253;398;4359;4701;187;number of LoadLockedReq accesses(hits+misses) 
system.cpu32.dcache.LoadLockedReq_accesses::total;41882;46253;398;4359;4701;187;number of LoadLockedReq accesses(hits+misses) 
system.cpu32.dcache.StoreCondReq_accesses::cpu32.data;20612;42423;262;3849;2890;88;number of StoreCondReq accesses(hits+misses) 
system.cpu32.dcache.StoreCondReq_accesses::total;20612;42423;262;3849;2890;88;number of StoreCondReq accesses(hits+misses) 
system.cpu32.dcache.demand_accesses::cpu32.data;4876325;14315819;91637;1093488;1120212;12996;number of demand (read+write) accesses 
system.cpu32.dcache.demand_accesses::total;4876325;14315819;91637;1093488;1120212;12996;number of demand (read+write) accesses 
system.cpu32.dcache.overall_accesses::cpu32.data;4876325;14315819;91637;1093488;1120212;12996;number of overall (read+write) accesses 
system.cpu32.dcache.overall_accesses::total;4876325;14315819;91637;1093488;1120212;12996;number of overall (read+write) accesses 
system.cpu32.dcache.ReadReq_miss_rate::cpu32.data;0.057810;0.058151;0.064959;0.066583;0.048317;0.037543;miss rate for ReadReq accesses 
system.cpu32.dcache.ReadReq_miss_rate::total;0.057810;0.058151;0.064959;0.066583;0.048317;0.037543;miss rate for ReadReq accesses 
system.cpu32.dcache.WriteReq_miss_rate::cpu32.data;0.007342;0.012472;0.007413;0.015728;0.057941;0.009986;miss rate for WriteReq accesses 
system.cpu32.dcache.WriteReq_miss_rate::total;0.007342;0.012472;0.007413;0.015728;0.057941;0.009986;miss rate for WriteReq accesses 
system.cpu32.dcache.LoadLockedReq_miss_rate::cpu32.data;0.052958;0.128489;0.087940;0.252581;0.168262;0.042781;miss rate for LoadLockedReq accesses 
system.cpu32.dcache.LoadLockedReq_miss_rate::total;0.052958;0.128489;0.087940;0.252581;0.168262;0.042781;miss rate for LoadLockedReq accesses 
system.cpu32.dcache.StoreCondReq_miss_rate::cpu32.data;0.313604;0.402494;0.324427;0.451286;0.455017;0.318182;miss rate for StoreCondReq accesses 
system.cpu32.dcache.StoreCondReq_miss_rate::total;0.313604;0.402494;0.324427;0.451286;0.455017;0.318182;miss rate for StoreCondReq accesses 
system.cpu32.dcache.demand_miss_rate::cpu32.data;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;miss rate for demand accesses 
system.cpu32.dcache.demand_miss_rate::total;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;miss rate for demand accesses 
system.cpu32.dcache.overall_miss_rate::cpu32.data;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;miss rate for overall accesses 
system.cpu32.dcache.overall_miss_rate::total;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;miss rate for overall accesses 
system.cpu32.dcache.ReadReq_avg_miss_latency::cpu32.data;82428.808915;74486.471057;90733.011861;77520.488459;94193.680275;77825.124242;average ReadReq miss latency 
system.cpu32.dcache.ReadReq_avg_miss_latency::total;82428.808915;74486.471057;90733.011861;77520.488459;94193.680275;77825.124242;average ReadReq miss latency 
system.cpu32.dcache.WriteReq_avg_miss_latency::cpu32.data;60852.911802;60581.129371;67714.363128;66875.796725;102336.237232;82183.666667;average WriteReq miss latency 
system.cpu32.dcache.WriteReq_avg_miss_latency::total;60852.911802;60581.129371;67714.363128;66875.796725;102336.237232;82183.666667;average WriteReq miss latency 
system.cpu32.dcache.LoadLockedReq_avg_miss_latency::cpu32.data;83578.277728;76670.850412;95606.571429;66388.479564;71619.714286;65999;average LoadLockedReq miss latency 
system.cpu32.dcache.LoadLockedReq_avg_miss_latency::total;83578.277728;76670.850412;95606.571429;66388.479564;71619.714286;65999;average LoadLockedReq miss latency 
system.cpu32.dcache.StoreCondReq_avg_miss_latency::cpu32.data;49336.480198;55289.027467;51058.094118;59208.135866;55696.252471;52106.535714;average StoreCondReq miss latency 
system.cpu32.dcache.StoreCondReq_avg_miss_latency::total;49336.480198;55289.027467;51058.094118;59208.135866;55696.252471;52106.535714;average StoreCondReq miss latency 
system.cpu32.dcache.StoreCondFailReq_avg_miss_latency::cpu32.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu32.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu32.dcache.demand_avg_miss_latency::cpu32.data;81399.797868;73509.112554;89830.023011;76679.910378;96631.815548;78317.217742;average overall miss latency 
system.cpu32.dcache.demand_avg_miss_latency::total;81399.797868;73509.112554;89830.023011;76679.910378;96631.815548;78317.217742;average overall miss latency 
system.cpu32.dcache.overall_avg_miss_latency::cpu32.data;81399.797868;73509.112554;89830.023011;76679.910378;96631.815548;78317.217742;average overall miss latency 
system.cpu32.dcache.overall_avg_miss_latency::total;81399.797868;73509.112554;89830.023011;76679.910378;96631.815548;78317.217742;average overall miss latency 
system.cpu32.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu32.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu32.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu32.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu32.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu32.dcache.writebacks::writebacks;2315;15454;71;3276;14023;3;number of writebacks 
system.cpu32.dcache.writebacks::total;2315;15454;71;3276;14023;3;number of writebacks 
system.cpu32.dcache.ReadReq_mshr_misses::cpu32.data;202172;615514;4384;53419;39903;330;number of ReadReq MSHR misses 
system.cpu32.dcache.ReadReq_mshr_misses::total;202172;615514;4384;53419;39903;330;number of ReadReq MSHR misses 
system.cpu32.dcache.WriteReq_mshr_misses::cpu32.data;10125;46533;179;4580;17055;42;number of WriteReq MSHR misses 
system.cpu32.dcache.WriteReq_mshr_misses::total;10125;46533;179;4580;17055;42;number of WriteReq MSHR misses 
system.cpu32.dcache.LoadLockedReq_mshr_misses::cpu32.data;2218;5943;35;1101;791;8;number of LoadLockedReq MSHR misses 
system.cpu32.dcache.LoadLockedReq_mshr_misses::total;2218;5943;35;1101;791;8;number of LoadLockedReq MSHR misses 
system.cpu32.dcache.StoreCondReq_mshr_misses::cpu32.data;6463;17069;85;1736;1313;28;number of StoreCondReq MSHR misses 
system.cpu32.dcache.StoreCondReq_mshr_misses::total;6463;17069;85;1736;1313;28;number of StoreCondReq MSHR misses 
system.cpu32.dcache.demand_mshr_misses::cpu32.data;212297;662047;4563;57999;56958;372;number of demand (read+write) MSHR misses 
system.cpu32.dcache.demand_mshr_misses::total;212297;662047;4563;57999;56958;372;number of demand (read+write) MSHR misses 
system.cpu32.dcache.overall_mshr_misses::cpu32.data;212297;662047;4563;57999;56958;372;number of overall MSHR misses 
system.cpu32.dcache.overall_mshr_misses::total;212297;662047;4563;57999;56958;372;number of overall MSHR misses 
system.cpu32.dcache.ReadReq_mshr_miss_latency::cpu32.data;11368966844;31441843254;287390476;2876939027;2734939576;15749709;number of ReadReq MSHR miss cycles 
system.cpu32.dcache.ReadReq_mshr_miss_latency::total;11368966844;31441843254;287390476;2876939027;2734939576;15749709;number of ReadReq MSHR miss cycles 
system.cpu32.dcache.WriteReq_mshr_miss_latency::cpu32.data;299540268;1496446307;6725129;184162851;1298726474;2118286;number of WriteReq MSHR miss cycles 
system.cpu32.dcache.WriteReq_mshr_miss_latency::total;299540268;1496446307;6725129;184162851;1298726474;2118286;number of WriteReq MSHR miss cycles 
system.cpu32.dcache.LoadLockedReq_mshr_miss_latency::cpu32.data;128349380;316414136;2421770;48381284;38257806;330008;number of LoadLockedReq MSHR miss cycles 
system.cpu32.dcache.LoadLockedReq_mshr_miss_latency::total;128349380;316414136;2421770;48381284;38257806;330008;number of LoadLockedReq MSHR miss cycles 
system.cpu32.dcache.StoreCondReq_mshr_miss_latency::cpu32.data;150696992;460375856;1948062;60034468;41672428;713017;number of StoreCondReq MSHR miss cycles 
system.cpu32.dcache.StoreCondReq_mshr_miss_latency::total;150696992;460375856;1948062;60034468;41672428;713017;number of StoreCondReq MSHR miss cycles 
system.cpu32.dcache.StoreCondFailReq_mshr_miss_latency::cpu32.data;44050000;17480000;300000;950000;4870000;110000;number of StoreCondFailReq MSHR miss cycles 
system.cpu32.dcache.StoreCondFailReq_mshr_miss_latency::total;44050000;17480000;300000;950000;4870000;110000;number of StoreCondFailReq MSHR miss cycles 
system.cpu32.dcache.demand_mshr_miss_latency::cpu32.data;11668507112;32938289561;294115605;3061101878;4033666050;17867995;number of demand (read+write) MSHR miss cycles 
system.cpu32.dcache.demand_mshr_miss_latency::total;11668507112;32938289561;294115605;3061101878;4033666050;17867995;number of demand (read+write) MSHR miss cycles 
system.cpu32.dcache.overall_mshr_miss_latency::cpu32.data;11668507112;32938289561;294115605;3061101878;4033666050;17867995;number of overall MSHR miss cycles 
system.cpu32.dcache.overall_mshr_miss_latency::total;11668507112;32938289561;294115605;3061101878;4033666050;17867995;number of overall MSHR miss cycles 
system.cpu32.dcache.ReadReq_mshr_uncacheable_latency::cpu32.data;23265000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu32.dcache.ReadReq_mshr_uncacheable_latency::total;23265000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu32.dcache.WriteReq_mshr_uncacheable_latency::cpu32.data;2725764000;4669827000;32962000;267360000;223455000;11286000;number of WriteReq MSHR uncacheable cycles 
system.cpu32.dcache.WriteReq_mshr_uncacheable_latency::total;2725764000;4669827000;32962000;267360000;223455000;11286000;number of WriteReq MSHR uncacheable cycles 
system.cpu32.dcache.overall_mshr_uncacheable_latency::cpu32.data;2749029000;4669827000;32962000;267360000;223455000;11286000;number of overall MSHR uncacheable cycles 
system.cpu32.dcache.overall_mshr_uncacheable_latency::total;2749029000;4669827000;32962000;267360000;223455000;11286000;number of overall MSHR uncacheable cycles 
system.cpu32.dcache.ReadReq_mshr_miss_rate::cpu32.data;0.057810;0.058151;0.064959;0.066583;0.048317;0.037543;mshr miss rate for ReadReq accesses 
system.cpu32.dcache.ReadReq_mshr_miss_rate::total;0.057810;0.058151;0.064959;0.066583;0.048317;0.037543;mshr miss rate for ReadReq accesses 
system.cpu32.dcache.WriteReq_mshr_miss_rate::cpu32.data;0.007342;0.012472;0.007413;0.015728;0.057941;0.009986;mshr miss rate for WriteReq accesses 
system.cpu32.dcache.WriteReq_mshr_miss_rate::total;0.007342;0.012472;0.007413;0.015728;0.057941;0.009986;mshr miss rate for WriteReq accesses 
system.cpu32.dcache.LoadLockedReq_mshr_miss_rate::cpu32.data;0.052958;0.128489;0.087940;0.252581;0.168262;0.042781;mshr miss rate for LoadLockedReq accesses 
system.cpu32.dcache.LoadLockedReq_mshr_miss_rate::total;0.052958;0.128489;0.087940;0.252581;0.168262;0.042781;mshr miss rate for LoadLockedReq accesses 
system.cpu32.dcache.StoreCondReq_mshr_miss_rate::cpu32.data;0.313555;0.402352;0.324427;0.451026;0.454325;0.318182;mshr miss rate for StoreCondReq accesses 
system.cpu32.dcache.StoreCondReq_mshr_miss_rate::total;0.313555;0.402352;0.324427;0.451026;0.454325;0.318182;mshr miss rate for StoreCondReq accesses 
system.cpu32.dcache.demand_mshr_miss_rate::cpu32.data;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;mshr miss rate for demand accesses 
system.cpu32.dcache.demand_mshr_miss_rate::total;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;mshr miss rate for demand accesses 
system.cpu32.dcache.overall_mshr_miss_rate::cpu32.data;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;mshr miss rate for overall accesses 
system.cpu32.dcache.overall_mshr_miss_rate::total;0.043536;0.046246;0.049794;0.053040;0.050846;0.028624;mshr miss rate for overall accesses 
system.cpu32.dcache.ReadReq_avg_mshr_miss_latency::cpu32.data;56234.131551;51082.255244;65554.396898;53856.100395;68539.698168;47726.390909;average ReadReq mshr miss latency 
system.cpu32.dcache.ReadReq_avg_mshr_miss_latency::total;56234.131551;51082.255244;65554.396898;53856.100395;68539.698168;47726.390909;average ReadReq mshr miss latency 
system.cpu32.dcache.WriteReq_avg_mshr_miss_latency::cpu32.data;29584.224000;32158.818623;37570.553073;40210.229476;76149.309528;50435.380952;average WriteReq mshr miss latency 
system.cpu32.dcache.WriteReq_avg_mshr_miss_latency::total;29584.224000;32158.818623;37570.553073;40210.229476;76149.309528;50435.380952;average WriteReq mshr miss latency 
system.cpu32.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu32.data;57867.168620;53241.483426;69193.428571;43943.037239;48366.379267;41251;average LoadLockedReq mshr miss latency 
system.cpu32.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57867.168620;53241.483426;69193.428571;43943.037239;48366.379267;41251;average LoadLockedReq mshr miss latency 
system.cpu32.dcache.StoreCondReq_avg_mshr_miss_latency::cpu32.data;23316.879468;26971.460308;22918.376471;34582.066820;31738.330541;25464.892857;average StoreCondReq mshr miss latency 
system.cpu32.dcache.StoreCondReq_avg_mshr_miss_latency::total;23316.879468;26971.460308;22918.376471;34582.066820;31738.330541;25464.892857;average StoreCondReq mshr miss latency 
system.cpu32.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu32.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu32.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu32.dcache.demand_avg_mshr_miss_latency::cpu32.data;54963.127656;49752.192157;64456.630506;52778.528561;70818.252923;48032.244624;average overall mshr miss latency 
system.cpu32.dcache.demand_avg_mshr_miss_latency::total;54963.127656;49752.192157;64456.630506;52778.528561;70818.252923;48032.244624;average overall mshr miss latency 
system.cpu32.dcache.overall_avg_mshr_miss_latency::cpu32.data;54963.127656;49752.192157;64456.630506;52778.528561;70818.252923;48032.244624;average overall mshr miss latency 
system.cpu32.dcache.overall_avg_mshr_miss_latency::total;54963.127656;49752.192157;64456.630506;52778.528561;70818.252923;48032.244624;average overall mshr miss latency 
system.cpu32.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu32.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu32.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu32.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu32.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu32.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu32.dcache.overall_avg_mshr_uncacheable_latency::cpu32.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu32.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu32.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu33.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu33.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu33.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu33.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu33.dtb.read_hits;3537533;21675571;66137;670522;590417;27575;DTB read hits 
system.cpu33.dtb.read_misses;0;474;0;18;647;0;DTB read misses 
system.cpu33.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu33.dtb.read_accesses;0;208509;0;4776;113092;0;DTB read accesses 
system.cpu33.dtb.write_hits;1424410;7599901;24024;221954;197511;7655;DTB write hits 
system.cpu33.dtb.write_misses;0;293;0;5;6229;0;DTB write misses 
system.cpu33.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu33.dtb.write_accesses;0;73152;0;2510;35116;0;DTB write accesses 
system.cpu33.dtb.data_hits;4961943;29275472;90161;892476;787928;35230;DTB hits 
system.cpu33.dtb.data_misses;0;767;0;23;6876;0;DTB misses 
system.cpu33.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu33.dtb.data_accesses;0;281661;0;7286;148208;0;DTB accesses 
system.cpu33.itb.fetch_hits;1255005;4480352;15599;169616;502745;5395;ITB hits 
system.cpu33.itb.fetch_misses;0;51;0;10;7;0;ITB misses 
system.cpu33.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu33.itb.fetch_accesses;1255005;4480403;15599;169626;502752;5395;ITB accesses 
system.cpu33.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu33.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu33.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu33.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu33.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu33.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu33.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu33.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu33.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu33.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu33.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu33.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu33.numCycles;644632487;1014383988;7002741;49920246;44513497;2441387;number of cpu cycles simulated 
system.cpu33.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu33.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu33.committedInsts;16140945;100718210;317131;2918985;2639413;111522;Number of instructions committed 
system.cpu33.committedOps;16140945;100718210;317131;2918985;2639413;111522;Number of ops (including micro ops) committed 
system.cpu33.num_int_alu_accesses;15622729;98488546;309336;2846937;2570338;108950;Number of integer alu accesses 
system.cpu33.num_fp_alu_accesses;1746;777661;134;15714;1898;0;Number of float alu accesses 
system.cpu33.num_func_calls;619131;3635205;11852;101960;80206;3650;number of times a function call or return occured 
system.cpu33.num_conditional_control_insts;1578322;11301758;31035;369855;278291;16792;number of instructions that are conditional controls 
system.cpu33.num_int_insts;15622729;98488546;309336;2846937;2570338;108950;number of integer instructions 
system.cpu33.num_fp_insts;1746;777661;134;15714;1898;0;number of float instructions 
system.cpu33.num_int_register_reads;21391231;137708614;430625;3901707;3534931;145478;number of times the integer registers were read 
system.cpu33.num_int_register_writes;12448812;77775009;249923;2211758;2058088;83301;number of times the integer registers were written 
system.cpu33.num_fp_register_reads;890;554120;66;9034;943;0;number of times the floating registers were read 
system.cpu33.num_fp_register_writes;896;483225;68;9156;968;0;number of times the floating registers were written 
system.cpu33.num_mem_refs;4968168;29359681;90252;894270;796220;35256;number of memory refs 
system.cpu33.num_load_insts;3537667;21716921;66148;671206;591850;27575;Number of load instructions 
system.cpu33.num_store_insts;1430501;7642760;24104;223064;204370;7681;Number of store instructions 
system.cpu33.num_idle_cycles;600417578.212554;739381964.678188;6145816.368838;41907104.123586;37249703.174990;2139479.318815;Number of idle cycles 
system.cpu33.num_busy_cycles;44214908.787446;275002023.321812;856924.631162;8013141.876414;7263793.825010;301907.681185;Number of busy cycles 
system.cpu33.not_idle_fraction;0.068589;0.271102;0.122370;0.160519;0.163182;0.123662;Percentage of non-idle cycles 
system.cpu33.idle_fraction;0.931411;0.728898;0.877630;0.839481;0.836818;0.876338;Percentage of idle cycles 
system.cpu33.Branches;2504257;16332453;48055;513728;393442;22105;Number of branches fetched 
system.cpu33.op_class::No_OpClass;55040;204812;715;8900;20597;243;Class of executed instruction 
system.cpu33.op_class::IntAlu;10585402;69267189;219011;1946531;1711483;73603;Class of executed instruction 
system.cpu33.op_class::IntMult;62889;367911;1305;10923;8760;392;Class of executed instruction 
system.cpu33.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::FloatAdd;88;108334;4;2669;65;0;Class of executed instruction 
system.cpu33.op_class::FloatCmp;0;10645;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::FloatCvt;0;3864;0;1437;5;0;Class of executed instruction 
system.cpu33.op_class::FloatMult;0;25761;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::FloatDiv;8;5068;0;457;0;0;Class of executed instruction 
system.cpu33.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::MemRead;3579392;21916368;66675;677616;596158;27765;Class of executed instruction 
system.cpu33.op_class::MemWrite;1430515;7655405;24106;223336;204389;7681;Class of executed instruction 
system.cpu33.op_class::IprAccess;427611;1153620;5315;47139;104832;1838;Class of executed instruction 
system.cpu33.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu33.op_class::total;16140945;100718977;317131;2919008;2646289;111522;Class of executed instruction 
system.cpu33.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu33.kern.inst.quiesce;9374;11614;75;567;510;25;number of quiesce instructions executed 
system.cpu33.kern.inst.hwrei;105179;257643;1304;10883;15513;451;number of hwrei instructions executed 
system.cpu33.kern.ipl_count::0;23845;66893;299;2736;2001;101;number of times we switched to this ipl 
system.cpu33.kern.ipl_count::22;5924;10403;72;511;456;25;number of times we switched to this ipl 
system.cpu33.kern.ipl_count::30;87;3963;2;126;82;1;number of times we switched to this ipl 
system.cpu33.kern.ipl_count::31;63432;135254;784;6039;5102;274;number of times we switched to this ipl 
system.cpu33.kern.ipl_count::total;93288;216513;1157;9412;7641;401;number of times we switched to this ipl 
system.cpu33.kern.ipl_good::0;23845;66893;299;2736;2001;101;number of times we switched to this ipl from a different ipl 
system.cpu33.kern.ipl_good::22;5924;10403;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu33.kern.ipl_good::30;87;3963;2;126;82;1;number of times we switched to this ipl from a different ipl 
system.cpu33.kern.ipl_good::31;23758;62947;297;2610;1919;100;number of times we switched to this ipl from a different ipl 
system.cpu33.kern.ipl_good::total;53614;144206;670;5983;4458;227;number of times we switched to this ipl from a different ipl 
system.cpu33.kern.ipl_ticks::0;5589333720000;7868744290000;67507880000;448711380000;421404090000;23135780000;number of cycles we spent at this ipl 
system.cpu33.kern.ipl_ticks::22;19545570000;36160100000;238500000;1718050000;1514200000;83270000;number of cycles we spent at this ipl 
system.cpu33.kern.ipl_ticks::30;867590000;27633200000;20300000;1086820000;782370000;10360000;number of cycles we spent at this ipl 
system.cpu33.kern.ipl_ticks::31;836577710000;2211013440000;2549580000;47503280000;21617240000;1184460000;number of cycles we spent at this ipl 
system.cpu33.kern.ipl_ticks::total;6446324590000;10143551030000;70316260000;499019530000;445317900000;24413870000;number of cycles we spent at this ipl 
system.cpu33.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu33.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu33.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu33.kern.ipl_used::31;0.374543;0.465398;0.378827;0.432191;0.376127;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu33.kern.ipl_used::total;0.574715;0.666039;0.579084;0.635678;0.583431;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu33.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu33.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu33.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu33.kern.callpal::swpctx;26;8040;2;130;29;;number of callpals executed 
system.cpu33.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu33.kern.callpal::swpipl;81265;181502;1008;7942;6539;349;number of callpals executed 
system.cpu33.kern.callpal::rdps;11849;21368;145;1029;921;50;number of callpals executed 
system.cpu33.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu33.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu33.kern.callpal::rti;6011;20661;75;833;564;26;number of callpals executed 
system.cpu33.kern.callpal::rdunique;1;509;;4;9;;number of callpals executed 
system.cpu33.kern.callpal::total;99166;242475;1230;10213;8092;425;number of callpals executed 
system.cpu33.kern.mode_switch::kernel;6039;28702;76;964;592;26;number of protection mode switches 
system.cpu33.kern.mode_switch::user;0;6359;0;199;39;0;number of protection mode switches 
system.cpu33.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu33.kern.mode_switch_good::kernel;0;0.221553;0;0.206432;0.065878;0;fraction of useful protection mode switches 
system.cpu33.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu33.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu33.kern.mode_switch_good::total;0;0.362739;0;0.342218;0.123613;0;fraction of useful protection mode switches 
system.cpu33.kern.mode_ticks::kernel;0;16459583210000;0;561518450000;421464700000;0;number of ticks spent at the given mode 
system.cpu33.kern.mode_ticks::user;0;32114150000;0;838370000;11593210000;0;number of ticks spent at the given mode 
system.cpu33.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu33.kern.swap_context;27;8040;2;130;29;0;number of times the context was actually changed 
system.cpu33.icache.tags.replacements;23222;570389;684;11453;5460;161;number of replacements 
system.cpu33.icache.tags.tagsinuse;385.251792;499.825984;506;506;506.345731;507;Cycle average of tags in use 
system.cpu33.icache.tags.total_refs;8085082;98163771;369717;6898846;2178065;6546508;Total number of references to valid blocks. 
system.cpu33.icache.tags.sampled_refs;23222;570389;684;11453;5460;668;Sample count of references to valid blocks. 
system.cpu33.icache.tags.avg_refs;348.164758;172.099692;540.521930;602.361477;398.913004;9800.161677;Average number of references to valid blocks. 
system.cpu33.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu33.icache.tags.occ_blocks::cpu33.inst;385.251792;499.825984;506;506;506.345731;507;Average occupied blocks per requestor 
system.cpu33.icache.tags.occ_percent::cpu33.inst;0.752445;0.976223;0.988281;0.988281;0.988957;0.990234;Average percentage of cache occupancy 
system.cpu33.icache.tags.occ_percent::total;0.752445;0.976223;0.988281;0.988281;0.988957;0.990234;Average percentage of cache occupancy 
system.cpu33.icache.tags.occ_task_id_blocks::1024;439;506;506;506;507;507;Occupied blocks per task id 
system.cpu33.icache.tags.age_task_id_blocks_1024::2;2;11;;8;9;9;Occupied blocks per task id 
system.cpu33.icache.tags.age_task_id_blocks_1024::3;15;16;12;6;5;5;Occupied blocks per task id 
system.cpu33.icache.tags.age_task_id_blocks_1024::4;422;479;492;492;493;493;Occupied blocks per task id 
system.cpu33.icache.tags.occ_task_id_percent::1024;0.857422;0.988281;0.988281;0.988281;0.990234;0.990234;Percentage of cache occupancy per task id 
system.cpu33.icache.tags.tag_accesses;32305558;202008412;634944;5849471;5298037;223205;Number of tag accesses 
system.cpu33.icache.tags.data_accesses;32305558;202008412;634944;5849471;5298037;223205;Number of data accesses 
system.cpu33.icache.ReadReq_hits::cpu33.inst;16117277;100148522;316446;2907556;2640827;111361;number of ReadReq hits 
system.cpu33.icache.ReadReq_hits::total;16117277;100148522;316446;2907556;2640827;111361;number of ReadReq hits 
system.cpu33.icache.demand_hits::cpu33.inst;16117277;100148522;316446;2907556;2640827;111361;number of demand (read+write) hits 
system.cpu33.icache.demand_hits::total;16117277;100148522;316446;2907556;2640827;111361;number of demand (read+write) hits 
system.cpu33.icache.overall_hits::cpu33.inst;16117277;100148522;316446;2907556;2640827;111361;number of overall hits 
system.cpu33.icache.overall_hits::total;16117277;100148522;316446;2907556;2640827;111361;number of overall hits 
system.cpu33.icache.ReadReq_misses::cpu33.inst;23668;570456;684;11453;5461;161;number of ReadReq misses 
system.cpu33.icache.ReadReq_misses::total;23668;570456;684;11453;5461;161;number of ReadReq misses 
system.cpu33.icache.demand_misses::cpu33.inst;23668;570456;684;11453;5461;161;number of demand (read+write) misses 
system.cpu33.icache.demand_misses::total;23668;570456;684;11453;5461;161;number of demand (read+write) misses 
system.cpu33.icache.overall_misses::cpu33.inst;23668;570456;684;11453;5461;161;number of overall misses 
system.cpu33.icache.overall_misses::total;23668;570456;684;11453;5461;161;number of overall misses 
system.cpu33.icache.ReadReq_miss_latency::cpu33.inst;2685742250;56559676741;72880500;1177674250;602117499;18127500;number of ReadReq miss cycles 
system.cpu33.icache.ReadReq_miss_latency::total;2685742250;56559676741;72880500;1177674250;602117499;18127500;number of ReadReq miss cycles 
system.cpu33.icache.demand_miss_latency::cpu33.inst;2685742250;56559676741;72880500;1177674250;602117499;18127500;number of demand (read+write) miss cycles 
system.cpu33.icache.demand_miss_latency::total;2685742250;56559676741;72880500;1177674250;602117499;18127500;number of demand (read+write) miss cycles 
system.cpu33.icache.overall_miss_latency::cpu33.inst;2685742250;56559676741;72880500;1177674250;602117499;18127500;number of overall miss cycles 
system.cpu33.icache.overall_miss_latency::total;2685742250;56559676741;72880500;1177674250;602117499;18127500;number of overall miss cycles 
system.cpu33.icache.ReadReq_accesses::cpu33.inst;16140945;100718978;317130;2919009;2646288;111522;number of ReadReq accesses(hits+misses) 
system.cpu33.icache.ReadReq_accesses::total;16140945;100718978;317130;2919009;2646288;111522;number of ReadReq accesses(hits+misses) 
system.cpu33.icache.demand_accesses::cpu33.inst;16140945;100718978;317130;2919009;2646288;111522;number of demand (read+write) accesses 
system.cpu33.icache.demand_accesses::total;16140945;100718978;317130;2919009;2646288;111522;number of demand (read+write) accesses 
system.cpu33.icache.overall_accesses::cpu33.inst;16140945;100718978;317130;2919009;2646288;111522;number of overall (read+write) accesses 
system.cpu33.icache.overall_accesses::total;16140945;100718978;317130;2919009;2646288;111522;number of overall (read+write) accesses 
system.cpu33.icache.ReadReq_miss_rate::cpu33.inst;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;miss rate for ReadReq accesses 
system.cpu33.icache.ReadReq_miss_rate::total;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;miss rate for ReadReq accesses 
system.cpu33.icache.demand_miss_rate::cpu33.inst;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;miss rate for demand accesses 
system.cpu33.icache.demand_miss_rate::total;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;miss rate for demand accesses 
system.cpu33.icache.overall_miss_rate::cpu33.inst;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;miss rate for overall accesses 
system.cpu33.icache.overall_miss_rate::total;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;miss rate for overall accesses 
system.cpu33.icache.ReadReq_avg_miss_latency::cpu33.inst;113475.673906;99148.184507;106550.438596;102826.704794;110257.736495;112593.167702;average ReadReq miss latency 
system.cpu33.icache.ReadReq_avg_miss_latency::total;113475.673906;99148.184507;106550.438596;102826.704794;110257.736495;112593.167702;average ReadReq miss latency 
system.cpu33.icache.demand_avg_miss_latency::cpu33.inst;113475.673906;99148.184507;106550.438596;102826.704794;110257.736495;112593.167702;average overall miss latency 
system.cpu33.icache.demand_avg_miss_latency::total;113475.673906;99148.184507;106550.438596;102826.704794;110257.736495;112593.167702;average overall miss latency 
system.cpu33.icache.overall_avg_miss_latency::cpu33.inst;113475.673906;99148.184507;106550.438596;102826.704794;110257.736495;112593.167702;average overall miss latency 
system.cpu33.icache.overall_avg_miss_latency::total;113475.673906;99148.184507;106550.438596;102826.704794;110257.736495;112593.167702;average overall miss latency 
system.cpu33.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu33.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu33.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu33.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu33.icache.ReadReq_mshr_misses::cpu33.inst;23668;570456;684;11453;5461;161;number of ReadReq MSHR misses 
system.cpu33.icache.ReadReq_mshr_misses::total;23668;570456;684;11453;5461;161;number of ReadReq MSHR misses 
system.cpu33.icache.demand_mshr_misses::cpu33.inst;23668;570456;684;11453;5461;161;number of demand (read+write) MSHR misses 
system.cpu33.icache.demand_mshr_misses::total;23668;570456;684;11453;5461;161;number of demand (read+write) MSHR misses 
system.cpu33.icache.overall_mshr_misses::cpu33.inst;23668;570456;684;11453;5461;161;number of overall MSHR misses 
system.cpu33.icache.overall_mshr_misses::total;23668;570456;684;11453;5461;161;number of overall MSHR misses 
system.cpu33.icache.ReadReq_mshr_miss_latency::cpu33.inst;2052973750;41850473259;55253500;881174750;460435501;13954500;number of ReadReq MSHR miss cycles 
system.cpu33.icache.ReadReq_mshr_miss_latency::total;2052973750;41850473259;55253500;881174750;460435501;13954500;number of ReadReq MSHR miss cycles 
system.cpu33.icache.demand_mshr_miss_latency::cpu33.inst;2052973750;41850473259;55253500;881174750;460435501;13954500;number of demand (read+write) MSHR miss cycles 
system.cpu33.icache.demand_mshr_miss_latency::total;2052973750;41850473259;55253500;881174750;460435501;13954500;number of demand (read+write) MSHR miss cycles 
system.cpu33.icache.overall_mshr_miss_latency::cpu33.inst;2052973750;41850473259;55253500;881174750;460435501;13954500;number of overall MSHR miss cycles 
system.cpu33.icache.overall_mshr_miss_latency::total;2052973750;41850473259;55253500;881174750;460435501;13954500;number of overall MSHR miss cycles 
system.cpu33.icache.ReadReq_mshr_miss_rate::cpu33.inst;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;mshr miss rate for ReadReq accesses 
system.cpu33.icache.ReadReq_mshr_miss_rate::total;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;mshr miss rate for ReadReq accesses 
system.cpu33.icache.demand_mshr_miss_rate::cpu33.inst;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;mshr miss rate for demand accesses 
system.cpu33.icache.demand_mshr_miss_rate::total;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;mshr miss rate for demand accesses 
system.cpu33.icache.overall_mshr_miss_rate::cpu33.inst;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;mshr miss rate for overall accesses 
system.cpu33.icache.overall_mshr_miss_rate::total;0.001466;0.005664;0.002157;0.003924;0.002064;0.001444;mshr miss rate for overall accesses 
system.cpu33.icache.ReadReq_avg_mshr_miss_latency::cpu33.inst;86740.482931;73363.192357;80779.970760;76938.334934;84313.404322;86673.913043;average ReadReq mshr miss latency 
system.cpu33.icache.ReadReq_avg_mshr_miss_latency::total;86740.482931;73363.192357;80779.970760;76938.334934;84313.404322;86673.913043;average ReadReq mshr miss latency 
system.cpu33.icache.demand_avg_mshr_miss_latency::cpu33.inst;86740.482931;73363.192357;80779.970760;76938.334934;84313.404322;86673.913043;average overall mshr miss latency 
system.cpu33.icache.demand_avg_mshr_miss_latency::total;86740.482931;73363.192357;80779.970760;76938.334934;84313.404322;86673.913043;average overall mshr miss latency 
system.cpu33.icache.overall_avg_mshr_miss_latency::cpu33.inst;86740.482931;73363.192357;80779.970760;76938.334934;84313.404322;86673.913043;average overall mshr miss latency 
system.cpu33.icache.overall_avg_mshr_miss_latency::total;86740.482931;73363.192357;80779.970760;76938.334934;84313.404322;86673.913043;average overall mshr miss latency 
system.cpu33.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu33.dcache.tags.replacements;118876;1109278;3355;27068;29190;946;number of replacements 
system.cpu33.dcache.tags.tagsinuse;428.796366;828.907697;699.490473;660.092581;756.756895;823.313589;Cycle average of tags in use 
system.cpu33.dcache.tags.total_refs;1055061;27775963;52978;536461;4719713;204146;Total number of references to valid blocks. 
system.cpu33.dcache.tags.sampled_refs;118876;1109278;3355;27068;29190;1747;Sample count of references to valid blocks. 
system.cpu33.dcache.tags.avg_refs;8.875307;25.039677;15.790760;19.819011;161.689380;116.855180;Average number of references to valid blocks. 
system.cpu33.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu33.dcache.tags.occ_blocks::cpu33.data;428.796366;828.907697;699.490473;660.092581;756.756895;823.313589;Average occupied blocks per requestor 
system.cpu33.dcache.tags.occ_percent::cpu33.data;0.418746;0.809480;0.683096;0.644622;0.739020;0.804017;Average percentage of cache occupancy 
system.cpu33.dcache.tags.occ_percent::total;0.418746;0.809480;0.683096;0.644622;0.739020;0.804017;Average percentage of cache occupancy 
system.cpu33.dcache.tags.occ_task_id_blocks::1024;578;724;678;660;819;801;Occupied blocks per task id 
system.cpu33.dcache.tags.age_task_id_blocks_1024::3;10;2;12;1;9;8;Occupied blocks per task id 
system.cpu33.dcache.tags.age_task_id_blocks_1024::4;568;690;666;627;804;787;Occupied blocks per task id 
system.cpu33.dcache.tags.occ_task_id_percent::1024;0.564453;0.707031;0.662109;0.644531;0.799805;0.782227;Percentage of cache occupancy per task id 
system.cpu33.dcache.tags.tag_accesses;10078538;60059671;184261;1819523;1613756;71607;Number of tag accesses 
system.cpu33.dcache.tags.data_accesses;10078538;60059671;184261;1819523;1613756;71607;Number of data accesses 
system.cpu33.dcache.ReadReq_hits::cpu33.data;3292977;20246990;61446;634049;553503;25998;number of ReadReq hits 
system.cpu33.dcache.ReadReq_hits::total;3292977;20246990;61446;634049;553503;25998;number of ReadReq hits 
system.cpu33.dcache.WriteReq_hits::cpu33.data;1367648;7318130;23355;214323;186266;7368;number of WriteReq hits 
system.cpu33.dcache.WriteReq_hits::total;1367648;7318130;23355;214323;186266;7368;number of WriteReq hits 
system.cpu33.dcache.LoadLockedReq_hits::cpu33.data;39704;85708;390;3007;3336;193;number of LoadLockedReq hits 
system.cpu33.dcache.LoadLockedReq_hits::total;39704;85708;390;3007;3336;193;number of LoadLockedReq hits 
system.cpu33.dcache.StoreCondReq_hits::cpu33.data;14147;57959;179;1873;1266;62;number of StoreCondReq hits 
system.cpu33.dcache.StoreCondReq_hits::total;14147;57959;179;1873;1266;62;number of StoreCondReq hits 
system.cpu33.dcache.demand_hits::cpu33.data;4660625;27565120;84801;848372;739769;33366;number of demand (read+write) hits 
system.cpu33.dcache.demand_hits::total;4660625;27565120;84801;848372;739769;33366;number of demand (read+write) hits 
system.cpu33.dcache.overall_hits::cpu33.data;4660625;27565120;84801;848372;739769;33366;number of overall hits 
system.cpu33.dcache.overall_hits::total;4660625;27565120;84801;848372;739769;33366;number of overall hits 
system.cpu33.dcache.ReadReq_misses::cpu33.data;202638;1345154;4277;33281;33939;1373;number of ReadReq misses 
system.cpu33.dcache.ReadReq_misses::total;202638;1345154;4277;33281;33939;1373;number of ReadReq misses 
system.cpu33.dcache.WriteReq_misses::cpu33.data;10115;166222;183;3459;7091;61;number of WriteReq misses 
system.cpu33.dcache.WriteReq_misses::total;10115;166222;183;3459;7091;61;number of WriteReq misses 
system.cpu33.dcache.LoadLockedReq_misses::cpu33.data;2242;38596;34;851;425;11;number of LoadLockedReq misses 
system.cpu33.dcache.LoadLockedReq_misses::total;2242;38596;34;851;425;11;number of LoadLockedReq misses 
system.cpu33.dcache.StoreCondReq_misses::cpu33.data;6419;60029;81;1457;879;32;number of StoreCondReq misses 
system.cpu33.dcache.StoreCondReq_misses::total;6419;60029;81;1457;879;32;number of StoreCondReq misses 
system.cpu33.dcache.demand_misses::cpu33.data;212753;1511376;4460;36740;41030;1434;number of demand (read+write) misses 
system.cpu33.dcache.demand_misses::total;212753;1511376;4460;36740;41030;1434;number of demand (read+write) misses 
system.cpu33.dcache.overall_misses::cpu33.data;212753;1511376;4460;36740;41030;1434;number of overall misses 
system.cpu33.dcache.overall_misses::total;212753;1511376;4460;36740;41030;1434;number of overall misses 
system.cpu33.dcache.ReadReq_miss_latency::cpu33.data;16843306587;96158945827;371293631;2683307861;3038182256;124782025;number of ReadReq miss cycles 
system.cpu33.dcache.ReadReq_miss_latency::total;16843306587;96158945827;371293631;2683307861;3038182256;124782025;number of ReadReq miss cycles 
system.cpu33.dcache.WriteReq_miss_latency::cpu33.data;618175796;10353519365;12143873;215934072;675708513;5835213;number of WriteReq miss cycles 
system.cpu33.dcache.WriteReq_miss_latency::total;618175796;10353519365;12143873;215934072;675708513;5835213;number of WriteReq miss cycles 
system.cpu33.dcache.LoadLockedReq_miss_latency::cpu33.data;188506773;2454728211;3291961;57096482;33309442;904748;number of LoadLockedReq miss cycles 
system.cpu33.dcache.LoadLockedReq_miss_latency::total;188506773;2454728211;3291961;57096482;33309442;904748;number of LoadLockedReq miss cycles 
system.cpu33.dcache.StoreCondReq_miss_latency::cpu33.data;318479029;3624962844;4261942;85187536;47239594;1520983;number of StoreCondReq miss cycles 
system.cpu33.dcache.StoreCondReq_miss_latency::total;318479029;3624962844;4261942;85187536;47239594;1520983;number of StoreCondReq miss cycles 
system.cpu33.dcache.StoreCondFailReq_miss_latency::cpu33.data;58354000;9464000;288000;1440000;4452000;360000;number of StoreCondFailReq miss cycles 
system.cpu33.dcache.StoreCondFailReq_miss_latency::total;58354000;9464000;288000;1440000;4452000;360000;number of StoreCondFailReq miss cycles 
system.cpu33.dcache.demand_miss_latency::cpu33.data;17461482383;106512465192;383437504;2899241933;3713890769;130617238;number of demand (read+write) miss cycles 
system.cpu33.dcache.demand_miss_latency::total;17461482383;106512465192;383437504;2899241933;3713890769;130617238;number of demand (read+write) miss cycles 
system.cpu33.dcache.overall_miss_latency::cpu33.data;17461482383;106512465192;383437504;2899241933;3713890769;130617238;number of overall miss cycles 
system.cpu33.dcache.overall_miss_latency::total;17461482383;106512465192;383437504;2899241933;3713890769;130617238;number of overall miss cycles 
system.cpu33.dcache.ReadReq_accesses::cpu33.data;3495615;21592144;65723;667330;587442;27371;number of ReadReq accesses(hits+misses) 
system.cpu33.dcache.ReadReq_accesses::total;3495615;21592144;65723;667330;587442;27371;number of ReadReq accesses(hits+misses) 
system.cpu33.dcache.WriteReq_accesses::cpu33.data;1377763;7484352;23538;217782;193357;7429;number of WriteReq accesses(hits+misses) 
system.cpu33.dcache.WriteReq_accesses::total;1377763;7484352;23538;217782;193357;7429;number of WriteReq accesses(hits+misses) 
system.cpu33.dcache.LoadLockedReq_accesses::cpu33.data;41946;124304;424;3858;3761;204;number of LoadLockedReq accesses(hits+misses) 
system.cpu33.dcache.LoadLockedReq_accesses::total;41946;124304;424;3858;3761;204;number of LoadLockedReq accesses(hits+misses) 
system.cpu33.dcache.StoreCondReq_accesses::cpu33.data;20566;117988;260;3330;2145;94;number of StoreCondReq accesses(hits+misses) 
system.cpu33.dcache.StoreCondReq_accesses::total;20566;117988;260;3330;2145;94;number of StoreCondReq accesses(hits+misses) 
system.cpu33.dcache.demand_accesses::cpu33.data;4873378;29076496;89261;885112;780799;34800;number of demand (read+write) accesses 
system.cpu33.dcache.demand_accesses::total;4873378;29076496;89261;885112;780799;34800;number of demand (read+write) accesses 
system.cpu33.dcache.overall_accesses::cpu33.data;4873378;29076496;89261;885112;780799;34800;number of overall (read+write) accesses 
system.cpu33.dcache.overall_accesses::total;4873378;29076496;89261;885112;780799;34800;number of overall (read+write) accesses 
system.cpu33.dcache.ReadReq_miss_rate::cpu33.data;0.057969;0.062298;0.065076;0.049872;0.057774;0.050163;miss rate for ReadReq accesses 
system.cpu33.dcache.ReadReq_miss_rate::total;0.057969;0.062298;0.065076;0.049872;0.057774;0.050163;miss rate for ReadReq accesses 
system.cpu33.dcache.WriteReq_miss_rate::cpu33.data;0.007342;0.022209;0.007775;0.015883;0.036673;0.008211;miss rate for WriteReq accesses 
system.cpu33.dcache.WriteReq_miss_rate::total;0.007342;0.022209;0.007775;0.015883;0.036673;0.008211;miss rate for WriteReq accesses 
system.cpu33.dcache.LoadLockedReq_miss_rate::cpu33.data;0.053450;0.310497;0.080189;0.220581;0.113002;0.053922;miss rate for LoadLockedReq accesses 
system.cpu33.dcache.LoadLockedReq_miss_rate::total;0.053450;0.310497;0.080189;0.220581;0.113002;0.053922;miss rate for LoadLockedReq accesses 
system.cpu33.dcache.StoreCondReq_miss_rate::cpu33.data;0.312117;0.508772;0.311538;0.437538;0.409790;0.340426;miss rate for StoreCondReq accesses 
system.cpu33.dcache.StoreCondReq_miss_rate::total;0.312117;0.508772;0.311538;0.437538;0.409790;0.340426;miss rate for StoreCondReq accesses 
system.cpu33.dcache.demand_miss_rate::cpu33.data;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;miss rate for demand accesses 
system.cpu33.dcache.demand_miss_rate::total;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;miss rate for demand accesses 
system.cpu33.dcache.overall_miss_rate::cpu33.data;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;miss rate for overall accesses 
system.cpu33.dcache.overall_miss_rate::total;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;miss rate for overall accesses 
system.cpu33.dcache.ReadReq_avg_miss_latency::cpu33.data;83120.177790;71485.455068;86811.697685;80625.818365;89518.909102;90882.756737;average ReadReq miss latency 
system.cpu33.dcache.ReadReq_avg_miss_latency::total;83120.177790;71485.455068;86811.697685;80625.818365;89518.909102;90882.756737;average ReadReq miss latency 
system.cpu33.dcache.WriteReq_avg_miss_latency::cpu33.data;61114.759862;62287.298703;66359.961749;62426.733738;95291.004513;95659.229508;average WriteReq miss latency 
system.cpu33.dcache.WriteReq_avg_miss_latency::total;61114.759862;62287.298703;66359.961749;62426.733738;95291.004513;95659.229508;average WriteReq miss latency 
system.cpu33.dcache.LoadLockedReq_avg_miss_latency::cpu33.data;84079.738180;63600.585838;96822.382353;67093.398355;78375.157647;82249.818182;average LoadLockedReq miss latency 
system.cpu33.dcache.LoadLockedReq_avg_miss_latency::total;84079.738180;63600.585838;96822.382353;67093.398355;78375.157647;82249.818182;average LoadLockedReq miss latency 
system.cpu33.dcache.StoreCondReq_avg_miss_latency::cpu33.data;49615.053591;60386.860417;52616.567901;58467.766644;53742.427759;47530.718750;average StoreCondReq miss latency 
system.cpu33.dcache.StoreCondReq_avg_miss_latency::total;49615.053591;60386.860417;52616.567901;58467.766644;53742.427759;47530.718750;average StoreCondReq miss latency 
system.cpu33.dcache.StoreCondFailReq_avg_miss_latency::cpu33.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu33.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu33.dcache.demand_avg_miss_latency::cpu33.data;82073.965505;70473.836552;85972.534529;78912.409717;90516.470119;91085.940028;average overall miss latency 
system.cpu33.dcache.demand_avg_miss_latency::total;82073.965505;70473.836552;85972.534529;78912.409717;90516.470119;91085.940028;average overall miss latency 
system.cpu33.dcache.overall_avg_miss_latency::cpu33.data;82073.965505;70473.836552;85972.534529;78912.409717;90516.470119;91085.940028;average overall miss latency 
system.cpu33.dcache.overall_avg_miss_latency::total;82073.965505;70473.836552;85972.534529;78912.409717;90516.470119;91085.940028;average overall miss latency 
system.cpu33.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu33.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu33.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu33.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu33.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu33.dcache.writebacks::writebacks;2381;86949;75;1481;4929;24;number of writebacks 
system.cpu33.dcache.writebacks::total;2381;86949;75;1481;4929;24;number of writebacks 
system.cpu33.dcache.ReadReq_mshr_misses::cpu33.data;202638;1345154;4277;33281;33939;1373;number of ReadReq MSHR misses 
system.cpu33.dcache.ReadReq_mshr_misses::total;202638;1345154;4277;33281;33939;1373;number of ReadReq MSHR misses 
system.cpu33.dcache.WriteReq_mshr_misses::cpu33.data;10115;166222;183;3459;7091;61;number of WriteReq MSHR misses 
system.cpu33.dcache.WriteReq_mshr_misses::total;10115;166222;183;3459;7091;61;number of WriteReq MSHR misses 
system.cpu33.dcache.LoadLockedReq_mshr_misses::cpu33.data;2242;38596;34;851;425;11;number of LoadLockedReq MSHR misses 
system.cpu33.dcache.LoadLockedReq_mshr_misses::total;2242;38596;34;851;425;11;number of LoadLockedReq MSHR misses 
system.cpu33.dcache.StoreCondReq_mshr_misses::cpu33.data;6418;60008;81;1457;878;32;number of StoreCondReq MSHR misses 
system.cpu33.dcache.StoreCondReq_mshr_misses::total;6418;60008;81;1457;878;32;number of StoreCondReq MSHR misses 
system.cpu33.dcache.demand_mshr_misses::cpu33.data;212753;1511376;4460;36740;41030;1434;number of demand (read+write) MSHR misses 
system.cpu33.dcache.demand_mshr_misses::total;212753;1511376;4460;36740;41030;1434;number of demand (read+write) MSHR misses 
system.cpu33.dcache.overall_mshr_misses::cpu33.data;212753;1511376;4460;36740;41030;1434;number of overall MSHR misses 
system.cpu33.dcache.overall_mshr_misses::total;212753;1511376;4460;36740;41030;1434;number of overall MSHR misses 
system.cpu33.dcache.ReadReq_mshr_miss_latency::cpu33.data;11547272413;65045431173;263966369;1884756139;2181000744;88957975;number of ReadReq MSHR miss cycles 
system.cpu33.dcache.ReadReq_mshr_miss_latency::total;11547272413;65045431173;263966369;1884756139;2181000744;88957975;number of ReadReq MSHR miss cycles 
system.cpu33.dcache.WriteReq_mshr_miss_latency::cpu33.data;303345204;5988881635;6654127;123177928;490514487;4023787;number of WriteReq MSHR miss cycles 
system.cpu33.dcache.WriteReq_mshr_miss_latency::total;303345204;5988881635;6654127;123177928;490514487;4023787;number of WriteReq MSHR miss cycles 
system.cpu33.dcache.LoadLockedReq_mshr_miss_latency::cpu33.data;129664227;1599935789;2410039;37888518;22956558;623252;number of LoadLockedReq MSHR miss cycles 
system.cpu33.dcache.LoadLockedReq_mshr_miss_latency::total;129664227;1599935789;2410039;37888518;22956558;623252;number of LoadLockedReq MSHR miss cycles 
system.cpu33.dcache.StoreCondReq_mshr_miss_latency::cpu33.data;151680971;2177010156;1959058;48631464;25097406;749017;number of StoreCondReq MSHR miss cycles 
system.cpu33.dcache.StoreCondReq_mshr_miss_latency::total;151680971;2177010156;1959058;48631464;25097406;749017;number of StoreCondReq MSHR miss cycles 
system.cpu33.dcache.StoreCondFailReq_mshr_miss_latency::cpu33.data;42580000;6780000;200000;1000000;3110000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu33.dcache.StoreCondFailReq_mshr_miss_latency::total;42580000;6780000;200000;1000000;3110000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu33.dcache.demand_mshr_miss_latency::cpu33.data;11850617617;71034312808;270620496;2007934067;2671515231;92981762;number of demand (read+write) MSHR miss cycles 
system.cpu33.dcache.demand_mshr_miss_latency::total;11850617617;71034312808;270620496;2007934067;2671515231;92981762;number of demand (read+write) MSHR miss cycles 
system.cpu33.dcache.overall_mshr_miss_latency::cpu33.data;11850617617;71034312808;270620496;2007934067;2671515231;92981762;number of overall MSHR miss cycles 
system.cpu33.dcache.overall_mshr_miss_latency::total;11850617617;71034312808;270620496;2007934067;2671515231;92981762;number of overall MSHR miss cycles 
system.cpu33.dcache.ReadReq_mshr_uncacheable_latency::cpu33.data;23652000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu33.dcache.ReadReq_mshr_uncacheable_latency::total;23652000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu33.dcache.WriteReq_mshr_uncacheable_latency::cpu33.data;2712591000;6028230000;32822000;270169000;217589000;11625000;number of WriteReq MSHR uncacheable cycles 
system.cpu33.dcache.WriteReq_mshr_uncacheable_latency::total;2712591000;6028230000;32822000;270169000;217589000;11625000;number of WriteReq MSHR uncacheable cycles 
system.cpu33.dcache.overall_mshr_uncacheable_latency::cpu33.data;2736243000;6028230000;32822000;270169000;217589000;11625000;number of overall MSHR uncacheable cycles 
system.cpu33.dcache.overall_mshr_uncacheable_latency::total;2736243000;6028230000;32822000;270169000;217589000;11625000;number of overall MSHR uncacheable cycles 
system.cpu33.dcache.ReadReq_mshr_miss_rate::cpu33.data;0.057969;0.062298;0.065076;0.049872;0.057774;0.050163;mshr miss rate for ReadReq accesses 
system.cpu33.dcache.ReadReq_mshr_miss_rate::total;0.057969;0.062298;0.065076;0.049872;0.057774;0.050163;mshr miss rate for ReadReq accesses 
system.cpu33.dcache.WriteReq_mshr_miss_rate::cpu33.data;0.007342;0.022209;0.007775;0.015883;0.036673;0.008211;mshr miss rate for WriteReq accesses 
system.cpu33.dcache.WriteReq_mshr_miss_rate::total;0.007342;0.022209;0.007775;0.015883;0.036673;0.008211;mshr miss rate for WriteReq accesses 
system.cpu33.dcache.LoadLockedReq_mshr_miss_rate::cpu33.data;0.053450;0.310497;0.080189;0.220581;0.113002;0.053922;mshr miss rate for LoadLockedReq accesses 
system.cpu33.dcache.LoadLockedReq_mshr_miss_rate::total;0.053450;0.310497;0.080189;0.220581;0.113002;0.053922;mshr miss rate for LoadLockedReq accesses 
system.cpu33.dcache.StoreCondReq_mshr_miss_rate::cpu33.data;0.312068;0.508594;0.311538;0.437538;0.409324;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu33.dcache.StoreCondReq_mshr_miss_rate::total;0.312068;0.508594;0.311538;0.437538;0.409324;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu33.dcache.demand_mshr_miss_rate::cpu33.data;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;mshr miss rate for demand accesses 
system.cpu33.dcache.demand_mshr_miss_rate::total;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;mshr miss rate for demand accesses 
system.cpu33.dcache.overall_mshr_miss_rate::cpu33.data;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;mshr miss rate for overall accesses 
system.cpu33.dcache.overall_mshr_miss_rate::total;0.043656;0.051979;0.049966;0.041509;0.052549;0.041207;mshr miss rate for overall accesses 
system.cpu33.dcache.ReadReq_avg_mshr_miss_latency::cpu33.data;56984.733431;48355.378769;61717.645312;56631.595775;64262.374967;64790.950473;average ReadReq mshr miss latency 
system.cpu33.dcache.ReadReq_avg_mshr_miss_latency::total;56984.733431;48355.378769;61717.645312;56631.595775;64262.374967;64790.950473;average ReadReq mshr miss latency 
system.cpu33.dcache.WriteReq_avg_mshr_miss_latency::cpu33.data;29989.639545;36029.416293;36361.349727;35610.849378;69174.233112;65963.721311;average WriteReq mshr miss latency 
system.cpu33.dcache.WriteReq_avg_mshr_miss_latency::total;29989.639545;36029.416293;36361.349727;35610.849378;69174.233112;65963.721311;average WriteReq mshr miss latency 
system.cpu33.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu33.data;57834.177966;41453.409395;70883.500000;44522.347826;54015.430588;56659.272727;average LoadLockedReq mshr miss latency 
system.cpu33.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57834.177966;41453.409395;70883.500000;44522.347826;54015.430588;56659.272727;average LoadLockedReq mshr miss latency 
system.cpu33.dcache.StoreCondReq_avg_mshr_miss_latency::cpu33.data;23633.681988;36278.665445;24185.901235;33377.806452;28584.744875;23406.781250;average StoreCondReq mshr miss latency 
system.cpu33.dcache.StoreCondReq_avg_mshr_miss_latency::total;23633.681988;36278.665445;24185.901235;33377.806452;28584.744875;23406.781250;average StoreCondReq mshr miss latency 
system.cpu33.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu33.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu33.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu33.dcache.demand_avg_mshr_miss_latency::cpu33.data;55701.295009;46999.762341;60677.241256;54652.533125;65111.265684;64840.838215;average overall mshr miss latency 
system.cpu33.dcache.demand_avg_mshr_miss_latency::total;55701.295009;46999.762341;60677.241256;54652.533125;65111.265684;64840.838215;average overall mshr miss latency 
system.cpu33.dcache.overall_avg_mshr_miss_latency::cpu33.data;55701.295009;46999.762341;60677.241256;54652.533125;65111.265684;64840.838215;average overall mshr miss latency 
system.cpu33.dcache.overall_avg_mshr_miss_latency::total;55701.295009;46999.762341;60677.241256;54652.533125;65111.265684;64840.838215;average overall mshr miss latency 
system.cpu33.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu33.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu33.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu33.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu33.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu33.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu33.dcache.overall_avg_mshr_uncacheable_latency::cpu33.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu33.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu33.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu34.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu34.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu34.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu34.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu34.dtb.read_hits;2927929;9227861;68280;462879;920251;24777;DTB read hits 
system.cpu34.dtb.read_misses;0;0;0;0;1393;0;DTB read misses 
system.cpu34.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu34.dtb.read_accesses;0;0;0;0;364341;0;DTB read accesses 
system.cpu34.dtb.write_hits;1257495;3291217;24636;166151;340949;7663;DTB write hits 
system.cpu34.dtb.write_misses;0;0;0;0;12597;0;DTB write misses 
system.cpu34.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu34.dtb.write_accesses;0;0;0;0;124685;0;DTB write accesses 
system.cpu34.dtb.data_hits;4185424;12519078;92916;629030;1261200;32440;DTB hits 
system.cpu34.dtb.data_misses;0;0;0;0;13990;0;DTB misses 
system.cpu34.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu34.dtb.data_accesses;0;0;0;0;489026;0;DTB accesses 
system.cpu34.itb.fetch_hits;1250495;2180823;15556;112210;1383489;5395;ITB hits 
system.cpu34.itb.fetch_misses;0;0;0;0;13;0;ITB misses 
system.cpu34.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu34.itb.fetch_accesses;1250495;2180823;15556;112210;1383502;5395;ITB accesses 
system.cpu34.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu34.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu34.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu34.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu34.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu34.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu34.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu34.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu34.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu34.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu34.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu34.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu34.numCycles;644632486;1014355498;7031234;49902346;44531387;2441396;number of cpu cycles simulated 
system.cpu34.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu34.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu34.committedInsts;13029580;43932048;328366;2197228;3822689;105958;Number of instructions committed 
system.cpu34.committedOps;13029580;43932048;328366;2197228;3822689;105958;Number of ops (including micro ops) committed 
system.cpu34.num_int_alu_accesses;12553247;42877967;320428;2143815;3724498;103378;Number of integer alu accesses 
system.cpu34.num_fp_alu_accesses;1813;2010;134;0;3934;0;Number of float alu accesses 
system.cpu34.num_func_calls;507565;1625458;12244;81084;89956;3650;number of times a function call or return occured 
system.cpu34.num_conditional_control_insts;1260962;4438127;32259;222593;403381;14002;number of instructions that are conditional controls 
system.cpu34.num_int_insts;12553247;42877967;320428;2143815;3724498;103378;number of integer instructions 
system.cpu34.num_fp_insts;1813;2010;134;0;3934;0;number of float instructions 
system.cpu34.num_int_register_reads;17046573;59664376;446405;2979150;5059006;139914;number of times the integer registers were read 
system.cpu34.num_int_register_writes;9919260;34541921;258985;1725106;2933435;80519;number of times the integer registers were written 
system.cpu34.num_fp_register_reads;923;990;66;0;1960;0;number of times the floating registers were read 
system.cpu34.num_fp_register_writes;930;1020;68;0;2008;0;number of times the floating registers were written 
system.cpu34.num_mem_refs;4191654;12529792;93006;629608;1277719;32466;number of memory refs 
system.cpu34.num_load_insts;2928068;9228011;68290;462879;923319;24777;Number of load instructions 
system.cpu34.num_store_insts;1263586;3301781;24716;166729;354400;7689;Number of store instructions 
system.cpu34.num_idle_cycles;608771540.715324;896764375.988844;6140035.698213;43982028.348537;33653041.881431;2155592.083469;Number of idle cycles 
system.cpu34.num_busy_cycles;35860945.284676;117591122.011156;891198.301787;5920317.651463;10878345.118569;285803.916531;Number of busy cycles 
system.cpu34.not_idle_fraction;0.055630;0.115927;0.126748;0.118638;0.244285;0.117066;Percentage of non-idle cycles 
system.cpu34.idle_fraction;0.944370;0.884073;0.873252;0.881362;0.755715;0.882934;Percentage of idle cycles 
system.cpu34.Branches;2034756;6752928;49815;338295;532202;19323;Number of branches fetched 
system.cpu34.op_class::No_OpClass;54432;103768;718;5194;42036;243;Class of executed instruction 
system.cpu34.op_class::IntAlu;8267241;30307822;227451;1511971;2319363;70829;Class of executed instruction 
system.cpu34.op_class::IntMult;48976;181185;1355;8985;9231;392;Class of executed instruction 
system.cpu34.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::FloatAdd;90;60;4;0;138;0;Class of executed instruction 
system.cpu34.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::FloatCvt;0;0;0;0;10;0;Class of executed instruction 
system.cpu34.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::MemRead;2969568;9295448;68818;466783;929757;24967;Class of executed instruction 
system.cpu34.op_class::MemWrite;1263599;3301811;24718;166729;354858;7689;Class of executed instruction 
system.cpu34.op_class::IprAccess;425666;741954;5302;37566;181286;1838;Class of executed instruction 
system.cpu34.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu34.op_class::total;13029580;43932048;328366;2197228;3836679;105958;Class of executed instruction 
system.cpu34.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu34.kern.inst.quiesce;9386;10462;74;569;473;25;number of quiesce instructions executed 
system.cpu34.kern.inst.hwrei;104691;182981;1300;9128;23861;451;number of hwrei instructions executed 
system.cpu34.kern.ipl_count::0;23830;42015;297;2114;2329;101;number of times we switched to this ipl 
system.cpu34.kern.ipl_count::22;5920;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu34.kern.ipl_count::30;88;87;2;67;92;1;number of times we switched to this ipl 
system.cpu34.kern.ipl_count::31;62968;109358;783;5399;5708;274;number of times we switched to this ipl 
system.cpu34.kern.ipl_count::total;92806;161847;1154;8091;8585;401;number of times we switched to this ipl 
system.cpu34.kern.ipl_good::0;23830;42015;297;2114;2329;101;number of times we switched to this ipl from a different ipl 
system.cpu34.kern.ipl_good::22;5920;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu34.kern.ipl_good::30;88;87;2;67;92;1;number of times we switched to this ipl from a different ipl 
system.cpu34.kern.ipl_good::31;23742;41928;295;2047;2239;100;number of times we switched to this ipl from a different ipl 
system.cpu34.kern.ipl_good::total;53580;94417;666;4739;5116;227;number of times we switched to this ipl from a different ipl 
system.cpu34.kern.ipl_ticks::0;5586045380000;9772087490000;67511920000;480489400000;411095840000;23327070000;number of cycles we spent at this ipl 
system.cpu34.kern.ipl_ticks::22;19492580000;34160900000;238170000;1687710000;1532810000;83200000;number of cycles we spent at this ipl 
system.cpu34.kern.ipl_ticks::30;874090000;860570000;20240000;668100000;858290000;10070000;number of cycles we spent at this ipl 
system.cpu34.kern.ipl_ticks::31;839912530000;336446020000;2542010000;16178250000;31826930000;993620000;number of cycles we spent at this ipl 
system.cpu34.kern.ipl_ticks::total;6446324580000;10143554980000;70312340000;499023460000;445313870000;24413960000;number of cycles we spent at this ipl 
system.cpu34.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu34.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu34.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu34.kern.ipl_used::31;0.377049;0.383401;0.376756;0.379144;0.392256;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu34.kern.ipl_used::total;0.577333;0.583372;0.577123;0.585713;0.595923;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu34.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu34.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu34.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu34.kern.callpal::swpctx;27;30;2;;59;;number of callpals executed 
system.cpu34.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu34.kern.callpal::swpipl;80789;140899;1006;6935;7376;349;number of callpals executed 
system.cpu34.kern.callpal::rdps;11842;21104;144;1037;915;50;number of callpals executed 
system.cpu34.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu34.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu34.kern.callpal::rti;6008;10474;74;578;661;26;number of callpals executed 
system.cpu34.kern.callpal::rdunique;1;;;;82;;number of callpals executed 
system.cpu34.kern.callpal::total;98681;172507;1226;8550;9310;425;number of callpals executed 
system.cpu34.kern.mode_switch::kernel;6037;10504;76;578;720;26;number of protection mode switches 
system.cpu34.kern.mode_switch::user;0;0;0;0;160;0;number of protection mode switches 
system.cpu34.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu34.kern.mode_switch_good::kernel;0;0;0;0;0.222222;0;fraction of useful protection mode switches 
system.cpu34.kern.mode_switch_good::user;nan;nan;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu34.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu34.kern.mode_switch_good::total;0;0;0;0;0.363636;0;fraction of useful protection mode switches 
system.cpu34.kern.mode_ticks::kernel;0;0;0;0;17451194040000;0;number of ticks spent at the given mode 
system.cpu34.kern.mode_ticks::user;0;0;0;0;37156190000;0;number of ticks spent at the given mode 
system.cpu34.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu34.kern.swap_context;28;30;2;0;59;0;number of times the context was actually changed 
system.cpu34.icache.tags.replacements;19523;80057;638;3962;8881;166;number of replacements 
system.cpu34.icache.tags.tagsinuse;384.452873;445.010813;446;446;470.979665;503;Cycle average of tags in use 
system.cpu34.icache.tags.total_refs;6114636;29761001;1745333;921543;17902758;6870836;Total number of references to valid blocks. 
system.cpu34.icache.tags.sampled_refs;19523;80057;638;3962;8881;669;Sample count of references to valid blocks. 
system.cpu34.icache.tags.avg_refs;313.201660;371.747642;2735.631661;232.595406;2015.849341;10270.307922;Average number of references to valid blocks. 
system.cpu34.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu34.icache.tags.occ_blocks::cpu34.inst;384.452873;445.010813;446;446;470.979665;503;Average occupied blocks per requestor 
system.cpu34.icache.tags.occ_percent::cpu34.inst;0.750885;0.869162;0.871094;0.871094;0.919882;0.982422;Average percentage of cache occupancy 
system.cpu34.icache.tags.occ_percent::total;0.750885;0.869162;0.871094;0.871094;0.919882;0.982422;Average percentage of cache occupancy 
system.cpu34.icache.tags.occ_task_id_blocks::1024;439;446;446;446;503;503;Occupied blocks per task id 
system.cpu34.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu34.icache.tags.age_task_id_blocks_1024::3;14;15;12;15;5;5;Occupied blocks per task id 
system.cpu34.icache.tags.age_task_id_blocks_1024::4;423;429;432;429;489;489;Occupied blocks per task id 
system.cpu34.icache.tags.occ_task_id_percent::1024;0.857422;0.871094;0.871094;0.871094;0.982422;0.982422;Percentage of cache occupancy per task id 
system.cpu34.icache.tags.tag_accesses;26079129;87944160;657370;4398418;7682296;212082;Number of tag accesses 
system.cpu34.icache.tags.data_accesses;26079129;87944160;657370;4398418;7682296;212082;Number of data accesses 
system.cpu34.icache.ReadReq_hits::cpu34.inst;13009611;43851984;327728;2193266;3827741;105792;number of ReadReq hits 
system.cpu34.icache.ReadReq_hits::total;13009611;43851984;327728;2193266;3827741;105792;number of ReadReq hits 
system.cpu34.icache.demand_hits::cpu34.inst;13009611;43851984;327728;2193266;3827741;105792;number of demand (read+write) hits 
system.cpu34.icache.demand_hits::total;13009611;43851984;327728;2193266;3827741;105792;number of demand (read+write) hits 
system.cpu34.icache.overall_hits::cpu34.inst;13009611;43851984;327728;2193266;3827741;105792;number of overall hits 
system.cpu34.icache.overall_hits::total;13009611;43851984;327728;2193266;3827741;105792;number of overall hits 
system.cpu34.icache.ReadReq_misses::cpu34.inst;19969;80064;638;3962;8938;166;number of ReadReq misses 
system.cpu34.icache.ReadReq_misses::total;19969;80064;638;3962;8938;166;number of ReadReq misses 
system.cpu34.icache.demand_misses::cpu34.inst;19969;80064;638;3962;8938;166;number of demand (read+write) misses 
system.cpu34.icache.demand_misses::total;19969;80064;638;3962;8938;166;number of demand (read+write) misses 
system.cpu34.icache.overall_misses::cpu34.inst;19969;80064;638;3962;8938;166;number of overall misses 
system.cpu34.icache.overall_misses::total;19969;80064;638;3962;8938;166;number of overall misses 
system.cpu34.icache.ReadReq_miss_latency::cpu34.inst;2194348000;8425479747;67945750;443206000;958527499;18445250;number of ReadReq miss cycles 
system.cpu34.icache.ReadReq_miss_latency::total;2194348000;8425479747;67945750;443206000;958527499;18445250;number of ReadReq miss cycles 
system.cpu34.icache.demand_miss_latency::cpu34.inst;2194348000;8425479747;67945750;443206000;958527499;18445250;number of demand (read+write) miss cycles 
system.cpu34.icache.demand_miss_latency::total;2194348000;8425479747;67945750;443206000;958527499;18445250;number of demand (read+write) miss cycles 
system.cpu34.icache.overall_miss_latency::cpu34.inst;2194348000;8425479747;67945750;443206000;958527499;18445250;number of overall miss cycles 
system.cpu34.icache.overall_miss_latency::total;2194348000;8425479747;67945750;443206000;958527499;18445250;number of overall miss cycles 
system.cpu34.icache.ReadReq_accesses::cpu34.inst;13029580;43932048;328366;2197228;3836679;105958;number of ReadReq accesses(hits+misses) 
system.cpu34.icache.ReadReq_accesses::total;13029580;43932048;328366;2197228;3836679;105958;number of ReadReq accesses(hits+misses) 
system.cpu34.icache.demand_accesses::cpu34.inst;13029580;43932048;328366;2197228;3836679;105958;number of demand (read+write) accesses 
system.cpu34.icache.demand_accesses::total;13029580;43932048;328366;2197228;3836679;105958;number of demand (read+write) accesses 
system.cpu34.icache.overall_accesses::cpu34.inst;13029580;43932048;328366;2197228;3836679;105958;number of overall (read+write) accesses 
system.cpu34.icache.overall_accesses::total;13029580;43932048;328366;2197228;3836679;105958;number of overall (read+write) accesses 
system.cpu34.icache.ReadReq_miss_rate::cpu34.inst;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;miss rate for ReadReq accesses 
system.cpu34.icache.ReadReq_miss_rate::total;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;miss rate for ReadReq accesses 
system.cpu34.icache.demand_miss_rate::cpu34.inst;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;miss rate for demand accesses 
system.cpu34.icache.demand_miss_rate::total;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;miss rate for demand accesses 
system.cpu34.icache.overall_miss_rate::cpu34.inst;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;miss rate for overall accesses 
system.cpu34.icache.overall_miss_rate::total;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;miss rate for overall accesses 
system.cpu34.icache.ReadReq_avg_miss_latency::cpu34.inst;109887.725975;105234.309390;106498.040752;111864.209995;107241.832513;111115.963855;average ReadReq miss latency 
system.cpu34.icache.ReadReq_avg_miss_latency::total;109887.725975;105234.309390;106498.040752;111864.209995;107241.832513;111115.963855;average ReadReq miss latency 
system.cpu34.icache.demand_avg_miss_latency::cpu34.inst;109887.725975;105234.309390;106498.040752;111864.209995;107241.832513;111115.963855;average overall miss latency 
system.cpu34.icache.demand_avg_miss_latency::total;109887.725975;105234.309390;106498.040752;111864.209995;107241.832513;111115.963855;average overall miss latency 
system.cpu34.icache.overall_avg_miss_latency::cpu34.inst;109887.725975;105234.309390;106498.040752;111864.209995;107241.832513;111115.963855;average overall miss latency 
system.cpu34.icache.overall_avg_miss_latency::total;109887.725975;105234.309390;106498.040752;111864.209995;107241.832513;111115.963855;average overall miss latency 
system.cpu34.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu34.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu34.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu34.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu34.icache.ReadReq_mshr_misses::cpu34.inst;19969;80064;638;3962;8938;166;number of ReadReq MSHR misses 
system.cpu34.icache.ReadReq_mshr_misses::total;19969;80064;638;3962;8938;166;number of ReadReq MSHR misses 
system.cpu34.icache.demand_mshr_misses::cpu34.inst;19969;80064;638;3962;8938;166;number of demand (read+write) MSHR misses 
system.cpu34.icache.demand_mshr_misses::total;19969;80064;638;3962;8938;166;number of demand (read+write) MSHR misses 
system.cpu34.icache.overall_mshr_misses::cpu34.inst;19969;80064;638;3962;8938;166;number of overall MSHR misses 
system.cpu34.icache.overall_mshr_misses::total;19969;80064;638;3962;8938;166;number of overall MSHR misses 
system.cpu34.icache.ReadReq_mshr_miss_latency::cpu34.inst;1678039000;6356456253;51422250;341328000;726558501;14104750;number of ReadReq MSHR miss cycles 
system.cpu34.icache.ReadReq_mshr_miss_latency::total;1678039000;6356456253;51422250;341328000;726558501;14104750;number of ReadReq MSHR miss cycles 
system.cpu34.icache.demand_mshr_miss_latency::cpu34.inst;1678039000;6356456253;51422250;341328000;726558501;14104750;number of demand (read+write) MSHR miss cycles 
system.cpu34.icache.demand_mshr_miss_latency::total;1678039000;6356456253;51422250;341328000;726558501;14104750;number of demand (read+write) MSHR miss cycles 
system.cpu34.icache.overall_mshr_miss_latency::cpu34.inst;1678039000;6356456253;51422250;341328000;726558501;14104750;number of overall MSHR miss cycles 
system.cpu34.icache.overall_mshr_miss_latency::total;1678039000;6356456253;51422250;341328000;726558501;14104750;number of overall MSHR miss cycles 
system.cpu34.icache.ReadReq_mshr_miss_rate::cpu34.inst;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;mshr miss rate for ReadReq accesses 
system.cpu34.icache.ReadReq_mshr_miss_rate::total;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;mshr miss rate for ReadReq accesses 
system.cpu34.icache.demand_mshr_miss_rate::cpu34.inst;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;mshr miss rate for demand accesses 
system.cpu34.icache.demand_mshr_miss_rate::total;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;mshr miss rate for demand accesses 
system.cpu34.icache.overall_mshr_miss_rate::cpu34.inst;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;mshr miss rate for overall accesses 
system.cpu34.icache.overall_mshr_miss_rate::total;0.001533;0.001822;0.001943;0.001803;0.002330;0.001567;mshr miss rate for overall accesses 
system.cpu34.icache.ReadReq_avg_mshr_miss_latency::cpu34.inst;84032.199910;79392.189411;80599.137931;86150.429076;81288.711233;84968.373494;average ReadReq mshr miss latency 
system.cpu34.icache.ReadReq_avg_mshr_miss_latency::total;84032.199910;79392.189411;80599.137931;86150.429076;81288.711233;84968.373494;average ReadReq mshr miss latency 
system.cpu34.icache.demand_avg_mshr_miss_latency::cpu34.inst;84032.199910;79392.189411;80599.137931;86150.429076;81288.711233;84968.373494;average overall mshr miss latency 
system.cpu34.icache.demand_avg_mshr_miss_latency::total;84032.199910;79392.189411;80599.137931;86150.429076;81288.711233;84968.373494;average overall mshr miss latency 
system.cpu34.icache.overall_avg_mshr_miss_latency::cpu34.inst;84032.199910;79392.189411;80599.137931;86150.429076;81288.711233;84968.373494;average overall mshr miss latency 
system.cpu34.icache.overall_avg_mshr_miss_latency::total;84032.199910;79392.189411;80599.137931;86150.429076;81288.711233;84968.373494;average overall mshr miss latency 
system.cpu34.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu34.dcache.tags.replacements;69838;438175;3503;22286;52196;946;number of replacements 
system.cpu34.dcache.tags.tagsinuse;427.391200;631.611565;588.394697;574.613860;712.473131;743.226151;Cycle average of tags in use 
system.cpu34.dcache.tags.total_refs;1283634;6588538;18545;156337;9678181;158534;Total number of references to valid blocks. 
system.cpu34.dcache.tags.sampled_refs;69838;438175;3503;22286;52196;1674;Sample count of references to valid blocks. 
system.cpu34.dcache.tags.avg_refs;18.380166;15.036317;5.294034;7.015032;185.419975;94.703704;Average number of references to valid blocks. 
system.cpu34.dcache.tags.warmup_cycle;0;0;0;0;17405509710000;0;Cycle when the warmup percentage was hit. 
system.cpu34.dcache.tags.occ_blocks::cpu34.data;427.391200;631.611565;588.394697;574.613860;712.473131;743.226151;Average occupied blocks per requestor 
system.cpu34.dcache.tags.occ_percent::cpu34.data;0.417374;0.616808;0.574604;0.561146;0.695775;0.725807;Average percentage of cache occupancy 
system.cpu34.dcache.tags.occ_percent::total;0.417374;0.616808;0.574604;0.561146;0.695775;0.725807;Average percentage of cache occupancy 
system.cpu34.dcache.tags.occ_task_id_blocks::1024;579;585;585;561;737;728;Occupied blocks per task id 
system.cpu34.dcache.tags.age_task_id_blocks_1024::3;10;11;9;10;9;8;Occupied blocks per task id 
system.cpu34.dcache.tags.age_task_id_blocks_1024::4;569;574;576;551;722;714;Occupied blocks per task id 
system.cpu34.dcache.tags.occ_task_id_percent::1024;0.565430;0.571289;0.571289;0.547852;0.719727;0.710938;Percentage of cache occupancy per task id 
system.cpu34.dcache.tags.tag_accesses;8470669;25542003;189939;1283329;2587683;66043;Number of tag accesses 
system.cpu34.dcache.tags.data_accesses;8470669;25542003;189939;1283329;2587683;66043;Number of data accesses 
system.cpu34.dcache.ReadReq_hits::cpu34.data;2735845;8671286;63405;434165;867880;23151;number of ReadReq hits 
system.cpu34.dcache.ReadReq_hits::total;2735845;8671286;63405;434165;867880;23151;number of ReadReq hits 
system.cpu34.dcache.WriteReq_hits::cpu34.data;1200695;3215520;23969;162165;315569;7367;number of WriteReq hits 
system.cpu34.dcache.WriteReq_hits::total;1200695;3215520;23969;162165;315569;7367;number of WriteReq hits 
system.cpu34.dcache.LoadLockedReq_hits::cpu34.data;40899;33864;392;2003;4371;201;number of LoadLockedReq hits 
system.cpu34.dcache.LoadLockedReq_hits::total;40899;33864;392;2003;4371;201;number of LoadLockedReq hits 
system.cpu34.dcache.StoreCondReq_hits::cpu34.data;14131;21204;172;1225;1833;62;number of StoreCondReq hits 
system.cpu34.dcache.StoreCondReq_hits::total;14131;21204;172;1225;1833;62;number of StoreCondReq hits 
system.cpu34.dcache.demand_hits::cpu34.data;3936540;11886806;87374;596330;1183449;30518;number of demand (read+write) hits 
system.cpu34.dcache.demand_hits::total;3936540;11886806;87374;596330;1183449;30518;number of demand (read+write) hits 
system.cpu34.dcache.overall_hits::cpu34.data;3936540;11886806;87374;596330;1183449;30518;number of overall hits 
system.cpu34.dcache.overall_hits::total;3936540;11886806;87374;596330;1183449;30518;number of overall hits 
system.cpu34.dcache.ReadReq_misses::cpu34.data;149186;520988;4458;26527;48635;1414;number of ReadReq misses 
system.cpu34.dcache.ReadReq_misses::total;149186;520988;4458;26527;48635;1414;number of ReadReq misses 
system.cpu34.dcache.WriteReq_misses::cpu34.data;9767;29913;177;1247;19600;62;number of WriteReq misses 
system.cpu34.dcache.WriteReq_misses::total;9767;29913;177;1247;19600;62;number of WriteReq misses 
system.cpu34.dcache.LoadLockedReq_misses::cpu34.data;2031;1873;35;184;1040;11;number of LoadLockedReq misses 
system.cpu34.dcache.LoadLockedReq_misses::total;2031;1873;35;184;1040;11;number of LoadLockedReq misses 
system.cpu34.dcache.StoreCondReq_misses::cpu34.data;6425;11562;90;639;1563;29;number of StoreCondReq misses 
system.cpu34.dcache.StoreCondReq_misses::total;6425;11562;90;639;1563;29;number of StoreCondReq misses 
system.cpu34.dcache.demand_misses::cpu34.data;158953;550901;4635;27774;68235;1476;number of demand (read+write) misses 
system.cpu34.dcache.demand_misses::total;158953;550901;4635;27774;68235;1476;number of demand (read+write) misses 
system.cpu34.dcache.overall_misses::cpu34.data;158953;550901;4635;27774;68235;1476;number of overall misses 
system.cpu34.dcache.overall_misses::total;158953;550901;4635;27774;68235;1476;number of overall misses 
system.cpu34.dcache.ReadReq_miss_latency::cpu34.data;10922736198;39221299486;405646868;2275806403;4509869814;128719135;number of ReadReq miss cycles 
system.cpu34.dcache.ReadReq_miss_latency::total;10922736198;39221299486;405646868;2275806403;4509869814;128719135;number of ReadReq miss cycles 
system.cpu34.dcache.WriteReq_miss_latency::cpu34.data;568683756;1752521648;11038366;75739070;1972922469;5559211;number of WriteReq miss cycles 
system.cpu34.dcache.WriteReq_miss_latency::total;568683756;1752521648;11038366;75739070;1972922469;5559211;number of WriteReq miss cycles 
system.cpu34.dcache.LoadLockedReq_miss_latency::cpu34.data;157026376;210177622;3468991;16732988;79147206;974247;number of LoadLockedReq miss cycles 
system.cpu34.dcache.LoadLockedReq_miss_latency::total;157026376;210177622;3468991;16732988;79147206;974247;number of LoadLockedReq miss cycles 
system.cpu34.dcache.StoreCondReq_miss_latency::cpu34.data;318993009;603180340;4516937;34632553;89935578;1520983;number of StoreCondReq miss cycles 
system.cpu34.dcache.StoreCondReq_miss_latency::total;318993009;603180340;4516937;34632553;89935578;1520983;number of StoreCondReq miss cycles 
system.cpu34.dcache.StoreCondFailReq_miss_latency::cpu34.data;57164999;22270999;494000;1332000;5732000;144000;number of StoreCondFailReq miss cycles 
system.cpu34.dcache.StoreCondFailReq_miss_latency::total;57164999;22270999;494000;1332000;5732000;144000;number of StoreCondFailReq miss cycles 
system.cpu34.dcache.demand_miss_latency::cpu34.data;11491419954;40973821134;416685234;2351545473;6482792283;134278346;number of demand (read+write) miss cycles 
system.cpu34.dcache.demand_miss_latency::total;11491419954;40973821134;416685234;2351545473;6482792283;134278346;number of demand (read+write) miss cycles 
system.cpu34.dcache.overall_miss_latency::cpu34.data;11491419954;40973821134;416685234;2351545473;6482792283;134278346;number of overall miss cycles 
system.cpu34.dcache.overall_miss_latency::total;11491419954;40973821134;416685234;2351545473;6482792283;134278346;number of overall miss cycles 
system.cpu34.dcache.ReadReq_accesses::cpu34.data;2885031;9192274;67863;460692;916515;24565;number of ReadReq accesses(hits+misses) 
system.cpu34.dcache.ReadReq_accesses::total;2885031;9192274;67863;460692;916515;24565;number of ReadReq accesses(hits+misses) 
system.cpu34.dcache.WriteReq_accesses::cpu34.data;1210462;3245433;24146;163412;335169;7429;number of WriteReq accesses(hits+misses) 
system.cpu34.dcache.WriteReq_accesses::total;1210462;3245433;24146;163412;335169;7429;number of WriteReq accesses(hits+misses) 
system.cpu34.dcache.LoadLockedReq_accesses::cpu34.data;42930;35737;427;2187;5411;212;number of LoadLockedReq accesses(hits+misses) 
system.cpu34.dcache.LoadLockedReq_accesses::total;42930;35737;427;2187;5411;212;number of LoadLockedReq accesses(hits+misses) 
system.cpu34.dcache.StoreCondReq_accesses::cpu34.data;20556;32766;262;1864;3396;91;number of StoreCondReq accesses(hits+misses) 
system.cpu34.dcache.StoreCondReq_accesses::total;20556;32766;262;1864;3396;91;number of StoreCondReq accesses(hits+misses) 
system.cpu34.dcache.demand_accesses::cpu34.data;4095493;12437707;92009;624104;1251684;31994;number of demand (read+write) accesses 
system.cpu34.dcache.demand_accesses::total;4095493;12437707;92009;624104;1251684;31994;number of demand (read+write) accesses 
system.cpu34.dcache.overall_accesses::cpu34.data;4095493;12437707;92009;624104;1251684;31994;number of overall (read+write) accesses 
system.cpu34.dcache.overall_accesses::total;4095493;12437707;92009;624104;1251684;31994;number of overall (read+write) accesses 
system.cpu34.dcache.ReadReq_miss_rate::cpu34.data;0.051710;0.056677;0.065691;0.057581;0.053065;0.057562;miss rate for ReadReq accesses 
system.cpu34.dcache.ReadReq_miss_rate::total;0.051710;0.056677;0.065691;0.057581;0.053065;0.057562;miss rate for ReadReq accesses 
system.cpu34.dcache.WriteReq_miss_rate::cpu34.data;0.008069;0.009217;0.007330;0.007631;0.058478;0.008346;miss rate for WriteReq accesses 
system.cpu34.dcache.WriteReq_miss_rate::total;0.008069;0.009217;0.007330;0.007631;0.058478;0.008346;miss rate for WriteReq accesses 
system.cpu34.dcache.LoadLockedReq_miss_rate::cpu34.data;0.047310;0.052411;0.081967;0.084134;0.192201;0.051887;miss rate for LoadLockedReq accesses 
system.cpu34.dcache.LoadLockedReq_miss_rate::total;0.047310;0.052411;0.081967;0.084134;0.192201;0.051887;miss rate for LoadLockedReq accesses 
system.cpu34.dcache.StoreCondReq_miss_rate::cpu34.data;0.312561;0.352866;0.343511;0.342811;0.460247;0.318681;miss rate for StoreCondReq accesses 
system.cpu34.dcache.StoreCondReq_miss_rate::total;0.312561;0.352866;0.343511;0.342811;0.460247;0.318681;miss rate for StoreCondReq accesses 
system.cpu34.dcache.demand_miss_rate::cpu34.data;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;miss rate for demand accesses 
system.cpu34.dcache.demand_miss_rate::total;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;miss rate for demand accesses 
system.cpu34.dcache.overall_miss_rate::cpu34.data;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;miss rate for overall accesses 
system.cpu34.dcache.overall_miss_rate::total;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;miss rate for overall accesses 
system.cpu34.dcache.ReadReq_avg_miss_latency::cpu34.data;73215.557747;75282.539110;90993.016599;85792.076111;92728.895117;91031.920085;average ReadReq miss latency 
system.cpu34.dcache.ReadReq_avg_miss_latency::total;73215.557747;75282.539110;90993.016599;85792.076111;92728.895117;91031.920085;average ReadReq miss latency 
system.cpu34.dcache.WriteReq_avg_miss_latency::cpu34.data;58225.018532;58587.291412;62363.649718;60737.024860;100659.309643;89664.693548;average WriteReq miss latency 
system.cpu34.dcache.WriteReq_avg_miss_latency::total;58225.018532;58587.291412;62363.649718;60737.024860;100659.309643;89664.693548;average WriteReq miss latency 
system.cpu34.dcache.LoadLockedReq_avg_miss_latency::cpu34.data;77314.808469;112214.427122;99114.028571;90940.152174;76103.082692;88567.909091;average LoadLockedReq miss latency 
system.cpu34.dcache.LoadLockedReq_avg_miss_latency::total;77314.808469;112214.427122;99114.028571;90940.152174;76103.082692;88567.909091;average LoadLockedReq miss latency 
system.cpu34.dcache.StoreCondReq_avg_miss_latency::cpu34.data;49648.717354;52169.204290;50188.188889;54198.048513;57540.357006;52447.689655;average StoreCondReq miss latency 
system.cpu34.dcache.StoreCondReq_avg_miss_latency::total;49648.717354;52169.204290;50188.188889;54198.048513;57540.357006;52447.689655;average StoreCondReq miss latency 
system.cpu34.dcache.StoreCondFailReq_avg_miss_latency::cpu34.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu34.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu34.dcache.demand_avg_miss_latency::cpu34.data;72294.451530;74376.015172;89899.726861;84667.151761;95006.848142;90974.489160;average overall miss latency 
system.cpu34.dcache.demand_avg_miss_latency::total;72294.451530;74376.015172;89899.726861;84667.151761;95006.848142;90974.489160;average overall miss latency 
system.cpu34.dcache.overall_avg_miss_latency::cpu34.data;72294.451530;74376.015172;89899.726861;84667.151761;95006.848142;90974.489160;average overall miss latency 
system.cpu34.dcache.overall_avg_miss_latency::total;72294.451530;74376.015172;89899.726861;84667.151761;95006.848142;90974.489160;average overall miss latency 
system.cpu34.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu34.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu34.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu34.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu34.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu34.dcache.writebacks::writebacks;1612;8858;70;434;17587;22;number of writebacks 
system.cpu34.dcache.writebacks::total;1612;8858;70;434;17587;22;number of writebacks 
system.cpu34.dcache.ReadReq_mshr_misses::cpu34.data;149186;520988;4458;26527;48635;1414;number of ReadReq MSHR misses 
system.cpu34.dcache.ReadReq_mshr_misses::total;149186;520988;4458;26527;48635;1414;number of ReadReq MSHR misses 
system.cpu34.dcache.WriteReq_mshr_misses::cpu34.data;9767;29913;177;1247;19600;62;number of WriteReq MSHR misses 
system.cpu34.dcache.WriteReq_mshr_misses::total;9767;29913;177;1247;19600;62;number of WriteReq MSHR misses 
system.cpu34.dcache.LoadLockedReq_mshr_misses::cpu34.data;2031;1873;35;184;1040;11;number of LoadLockedReq MSHR misses 
system.cpu34.dcache.LoadLockedReq_mshr_misses::total;2031;1873;35;184;1040;11;number of LoadLockedReq MSHR misses 
system.cpu34.dcache.StoreCondReq_mshr_misses::cpu34.data;6425;11556;89;639;1563;29;number of StoreCondReq MSHR misses 
system.cpu34.dcache.StoreCondReq_mshr_misses::total;6425;11556;89;639;1563;29;number of StoreCondReq MSHR misses 
system.cpu34.dcache.demand_mshr_misses::cpu34.data;158953;550901;4635;27774;68235;1476;number of demand (read+write) MSHR misses 
system.cpu34.dcache.demand_mshr_misses::total;158953;550901;4635;27774;68235;1476;number of demand (read+write) MSHR misses 
system.cpu34.dcache.overall_mshr_misses::cpu34.data;158953;550901;4635;27774;68235;1476;number of overall MSHR misses 
system.cpu34.dcache.overall_mshr_misses::total;158953;550901;4635;27774;68235;1476;number of overall MSHR misses 
system.cpu34.dcache.ReadReq_mshr_miss_latency::cpu34.data;7004810802;27010011514;292507132;1630724597;3267227186;91297865;number of ReadReq MSHR miss cycles 
system.cpu34.dcache.ReadReq_mshr_miss_latency::total;7004810802;27010011514;292507132;1630724597;3267227186;91297865;number of ReadReq MSHR miss cycles 
system.cpu34.dcache.WriteReq_mshr_miss_latency::cpu34.data;262045244;852135352;5674634;38323930;1463408531;3693789;number of WriteReq MSHR miss cycles 
system.cpu34.dcache.WriteReq_mshr_miss_latency::total;262045244;852135352;5674634;38323930;1463408531;3693789;number of WriteReq MSHR miss cycles 
system.cpu34.dcache.LoadLockedReq_mshr_miss_latency::cpu34.data;103493624;160038378;2595009;12206012;54740794;705753;number of LoadLockedReq MSHR miss cycles 
system.cpu34.dcache.LoadLockedReq_mshr_miss_latency::total;103493624;160038378;2595009;12206012;54740794;705753;number of LoadLockedReq MSHR miss cycles 
system.cpu34.dcache.StoreCondReq_mshr_miss_latency::cpu34.data;151076991;242395660;2059063;16196447;52786422;756017;number of StoreCondReq MSHR miss cycles 
system.cpu34.dcache.StoreCondReq_mshr_miss_latency::total;151076991;242395660;2059063;16196447;52786422;756017;number of StoreCondReq MSHR miss cycles 
system.cpu34.dcache.StoreCondFailReq_mshr_miss_latency::cpu34.data;41490001;15990001;340000;980000;4170000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu34.dcache.StoreCondFailReq_mshr_miss_latency::total;41490001;15990001;340000;980000;4170000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu34.dcache.demand_mshr_miss_latency::cpu34.data;7266856046;27862146866;298181766;1669048527;4730635717;94991654;number of demand (read+write) MSHR miss cycles 
system.cpu34.dcache.demand_mshr_miss_latency::total;7266856046;27862146866;298181766;1669048527;4730635717;94991654;number of demand (read+write) MSHR miss cycles 
system.cpu34.dcache.overall_mshr_miss_latency::cpu34.data;7266856046;27862146866;298181766;1669048527;4730635717;94991654;number of overall MSHR miss cycles 
system.cpu34.dcache.overall_mshr_miss_latency::total;7266856046;27862146866;298181766;1669048527;4730635717;94991654;number of overall MSHR miss cycles 
system.cpu34.dcache.ReadReq_mshr_uncacheable_latency::cpu34.data;23817000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu34.dcache.ReadReq_mshr_uncacheable_latency::total;23817000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu34.dcache.WriteReq_mshr_uncacheable_latency::cpu34.data;2699260000;4392883000;32672000;241189000;248288000;11562000;number of WriteReq MSHR uncacheable cycles 
system.cpu34.dcache.WriteReq_mshr_uncacheable_latency::total;2699260000;4392883000;32672000;241189000;248288000;11562000;number of WriteReq MSHR uncacheable cycles 
system.cpu34.dcache.overall_mshr_uncacheable_latency::cpu34.data;2723077000;4392883000;32672000;241189000;248288000;11562000;number of overall MSHR uncacheable cycles 
system.cpu34.dcache.overall_mshr_uncacheable_latency::total;2723077000;4392883000;32672000;241189000;248288000;11562000;number of overall MSHR uncacheable cycles 
system.cpu34.dcache.ReadReq_mshr_miss_rate::cpu34.data;0.051710;0.056677;0.065691;0.057581;0.053065;0.057562;mshr miss rate for ReadReq accesses 
system.cpu34.dcache.ReadReq_mshr_miss_rate::total;0.051710;0.056677;0.065691;0.057581;0.053065;0.057562;mshr miss rate for ReadReq accesses 
system.cpu34.dcache.WriteReq_mshr_miss_rate::cpu34.data;0.008069;0.009217;0.007330;0.007631;0.058478;0.008346;mshr miss rate for WriteReq accesses 
system.cpu34.dcache.WriteReq_mshr_miss_rate::total;0.008069;0.009217;0.007330;0.007631;0.058478;0.008346;mshr miss rate for WriteReq accesses 
system.cpu34.dcache.LoadLockedReq_mshr_miss_rate::cpu34.data;0.047310;0.052411;0.081967;0.084134;0.192201;0.051887;mshr miss rate for LoadLockedReq accesses 
system.cpu34.dcache.LoadLockedReq_mshr_miss_rate::total;0.047310;0.052411;0.081967;0.084134;0.192201;0.051887;mshr miss rate for LoadLockedReq accesses 
system.cpu34.dcache.StoreCondReq_mshr_miss_rate::cpu34.data;0.312561;0.352683;0.339695;0.342811;0.460247;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu34.dcache.StoreCondReq_mshr_miss_rate::total;0.312561;0.352683;0.339695;0.342811;0.460247;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu34.dcache.demand_mshr_miss_rate::cpu34.data;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;mshr miss rate for demand accesses 
system.cpu34.dcache.demand_mshr_miss_rate::total;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;mshr miss rate for demand accesses 
system.cpu34.dcache.overall_mshr_miss_rate::cpu34.data;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;mshr miss rate for overall accesses 
system.cpu34.dcache.overall_mshr_miss_rate::total;0.038812;0.044293;0.050376;0.044502;0.054515;0.046134;mshr miss rate for overall accesses 
system.cpu34.dcache.ReadReq_avg_mshr_miss_latency::cpu34.data;46953.539890;51843.826564;65613.982055;61474.143213;67178.517241;64567.089816;average ReadReq mshr miss latency 
system.cpu34.dcache.ReadReq_avg_mshr_miss_latency::total;46953.539890;51843.826564;65613.982055;61474.143213;67178.517241;64567.089816;average ReadReq mshr miss latency 
system.cpu34.dcache.WriteReq_avg_mshr_miss_latency::cpu34.data;26829.655370;28487.124394;32060.079096;30732.902967;74663.700561;59577.241935;average WriteReq mshr miss latency 
system.cpu34.dcache.WriteReq_avg_mshr_miss_latency::total;26829.655370;28487.124394;32060.079096;30732.902967;74663.700561;59577.241935;average WriteReq mshr miss latency 
system.cpu34.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu34.data;50956.978828;85444.942872;74143.114286;66337.021739;52635.378846;64159.363636;average LoadLockedReq mshr miss latency 
system.cpu34.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50956.978828;85444.942872;74143.114286;66337.021739;52635.378846;64159.363636;average LoadLockedReq mshr miss latency 
system.cpu34.dcache.StoreCondReq_avg_mshr_miss_latency::cpu34.data;23513.928560;20975.740741;23135.539326;25346.552426;33772.502879;26069.551724;average StoreCondReq mshr miss latency 
system.cpu34.dcache.StoreCondReq_avg_mshr_miss_latency::total;23513.928560;20975.740741;23135.539326;25346.552426;33772.502879;26069.551724;average StoreCondReq mshr miss latency 
system.cpu34.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu34.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu34.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu34.dcache.demand_avg_mshr_miss_latency::cpu34.data;45717.010978;50575.596824;64332.635599;60093.919745;69328.580890;64357.489160;average overall mshr miss latency 
system.cpu34.dcache.demand_avg_mshr_miss_latency::total;45717.010978;50575.596824;64332.635599;60093.919745;69328.580890;64357.489160;average overall mshr miss latency 
system.cpu34.dcache.overall_avg_mshr_miss_latency::cpu34.data;45717.010978;50575.596824;64332.635599;60093.919745;69328.580890;64357.489160;average overall mshr miss latency 
system.cpu34.dcache.overall_avg_mshr_miss_latency::total;45717.010978;50575.596824;64332.635599;60093.919745;69328.580890;64357.489160;average overall mshr miss latency 
system.cpu34.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu34.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu34.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu34.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu34.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu34.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu34.dcache.overall_avg_mshr_uncacheable_latency::cpu34.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu34.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu34.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu35.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu35.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu35.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu35.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu35.dtb.read_hits;3531612;9353812;68194;472794;613122;21719;DTB read hits 
system.cpu35.dtb.read_misses;0;0;0;0;675;0;DTB read misses 
system.cpu35.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu35.dtb.read_accesses;0;0;0;0;165683;0;DTB read accesses 
system.cpu35.dtb.write_hits;1422174;3312410;24625;167173;218042;7625;DTB write hits 
system.cpu35.dtb.write_misses;0;0;0;0;6276;0;DTB write misses 
system.cpu35.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu35.dtb.write_accesses;0;0;0;0;51702;0;DTB write accesses 
system.cpu35.dtb.data_hits;4953786;12666222;92819;639967;831164;29344;DTB hits 
system.cpu35.dtb.data_misses;0;0;0;0;6951;0;DTB misses 
system.cpu35.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu35.dtb.data_accesses;0;0;0;0;217385;0;DTB accesses 
system.cpu35.itb.fetch_hits;1253337;2181711;15556;112279;672485;5398;ITB hits 
system.cpu35.itb.fetch_misses;0;0;0;0;7;0;ITB misses 
system.cpu35.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu35.itb.fetch_accesses;1253337;2181711;15556;112279;672492;5398;ITB accesses 
system.cpu35.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu35.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu35.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu35.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu35.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu35.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu35.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu35.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu35.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu35.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu35.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu35.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu35.numCycles;644632486;1014355496;7031233;49902348;44531243;2441406;number of cpu cycles simulated 
system.cpu35.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu35.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu35.committedInsts;16113660;44422280;328152;2226063;2613908;99490;Number of instructions committed 
system.cpu35.committedOps;16113660;44422280;328152;2226063;2613908;99490;Number of ops (including micro ops) committed 
system.cpu35.num_int_alu_accesses;15596304;43362410;320224;2172270;2545082;96932;Number of integer alu accesses 
system.cpu35.num_fp_alu_accesses;1746;2010;134;0;2574;0;Number of float alu accesses 
system.cpu35.num_func_calls;618155;1639024;12244;81612;71069;3642;number of times a function call or return occured 
system.cpu35.num_conditional_control_insts;1575144;4530863;32165;231070;290070;10879;number of instructions that are conditional controls 
system.cpu35.num_int_insts;15596304;43362410;320224;2172270;2545082;96932;number of integer instructions 
system.cpu35.num_fp_insts;1746;2010;134;0;2574;0;number of float instructions 
system.cpu35.num_int_register_reads;21355237;60309279;446190;3013278;3473547;133281;number of times the integer registers were read 
system.cpu35.num_int_register_writes;12427982;34906216;258875;1743983;2005406;77212;number of times the integer registers were written 
system.cpu35.num_fp_register_reads;890;990;66;0;1281;0;number of times the floating registers were read 
system.cpu35.num_fp_register_writes;896;1020;68;0;1312;0;number of times the floating registers were written 
system.cpu35.num_mem_refs;4960003;12676936;92909;640545;839692;29370;number of memory refs 
system.cpu35.num_load_insts;3531746;9353962;68204;472794;614646;21719;Number of load instructions 
system.cpu35.num_store_insts;1428257;3322974;24705;167751;225046;7651;Number of store instructions 
system.cpu35.num_idle_cycles;600513529.493326;895439405.293882;6141141.418635;43902098.365241;37217069.506703;2175959.547993;Number of idle cycles 
system.cpu35.num_busy_cycles;44118956.506674;118916090.706118;890091.581365;6000249.634759;7314173.493297;265446.452007;Number of busy cycles 
system.cpu35.not_idle_fraction;0.068440;0.117233;0.126591;0.120240;0.164248;0.108727;Percentage of non-idle cycles 
system.cpu35.idle_fraction;0.931560;0.882767;0.873409;0.879760;0.835752;0.891273;Percentage of idle cycles 
system.cpu35.Branches;2499484;6864697;49711;347676;393060;16168;Number of branches fetched 
system.cpu35.op_class::No_OpClass;54964;103912;718;5189;22784;244;Class of executed instruction 
system.cpu35.op_class::IntAlu;10567077;30648597;227334;1529774;1639680;67457;Class of executed instruction 
system.cpu35.op_class::IntMult;62791;182893;1355;9048;7527;392;Class of executed instruction 
system.cpu35.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::FloatAdd;88;60;4;0;90;0;Class of executed instruction 
system.cpu35.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::FloatCvt;0;0;0;0;5;0;Class of executed instruction 
system.cpu35.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::MemRead;3573419;9421476;68732;476703;619282;21908;Class of executed instruction 
system.cpu35.op_class::MemWrite;1428270;3323004;24707;167751;225148;7651;Class of executed instruction 
system.cpu35.op_class::IprAccess;427043;742338;5302;37598;106343;1838;Class of executed instruction 
system.cpu35.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu35.op_class::total;16113660;44422280;328152;2226063;2620859;99490;Class of executed instruction 
system.cpu35.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu35.kern.inst.quiesce;9402;10459;74;566;504;26;number of quiesce instructions executed 
system.cpu35.kern.inst.hwrei;105039;183085;1300;9135;15761;452;number of hwrei instructions executed 
system.cpu35.kern.ipl_count::0;23812;42028;297;2114;2063;101;number of times we switched to this ipl 
system.cpu35.kern.ipl_count::22;5916;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu35.kern.ipl_count::30;87;87;2;67;86;1;number of times we switched to this ipl 
system.cpu35.kern.ipl_count::31;63349;109441;783;5407;5116;274;number of times we switched to this ipl 
system.cpu35.kern.ipl_count::total;93164;161943;1154;8099;7721;401;number of times we switched to this ipl 
system.cpu35.kern.ipl_good::0;23812;42028;297;2114;2063;101;number of times we switched to this ipl from a different ipl 
system.cpu35.kern.ipl_good::22;5916;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu35.kern.ipl_good::30;87;87;2;67;86;1;number of times we switched to this ipl from a different ipl 
system.cpu35.kern.ipl_good::31;23725;41941;295;2047;1979;100;number of times we switched to this ipl from a different ipl 
system.cpu35.kern.ipl_good::total;53540;94443;666;4739;4584;227;number of times we switched to this ipl from a different ipl 
system.cpu35.kern.ipl_ticks::0;5581655290000;9769072050000;67512340000;480176740000;418822740000;23508820000;number of cycles we spent at this ipl 
system.cpu35.kern.ipl_ticks::22;19475220000;34070080000;237930000;1686470000;1516040000;81820000;number of cycles we spent at this ipl 
system.cpu35.kern.ipl_ticks::30;868360000;864960000;20430000;667400000;807240000;10090000;number of cycles we spent at this ipl 
system.cpu35.kern.ipl_ticks::31;844325710000;339547870000;2541630000;16492870000;24166410000;813330000;number of cycles we spent at this ipl 
system.cpu35.kern.ipl_ticks::total;6446324580000;10143554960000;70312330000;499023480000;445312430000;24414060000;number of cycles we spent at this ipl 
system.cpu35.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu35.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu35.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu35.kern.ipl_used::31;0.374513;0.383229;0.376756;0.378583;0.386826;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu35.kern.ipl_used::total;0.574686;0.583187;0.577123;0.585134;0.593705;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu35.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu35.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu35.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu35.kern.callpal::swpctx;26;30;2;;39;;number of callpals executed 
system.cpu35.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu35.kern.callpal::swpipl;81157;140995;1006;6943;6585;349;number of callpals executed 
system.cpu35.kern.callpal::rdps;11833;21112;144;1036;917;51;number of callpals executed 
system.cpu35.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu35.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu35.kern.callpal::rti;6003;10474;74;578;594;26;number of callpals executed 
system.cpu35.kern.callpal::rdunique;1;;;;16;;number of callpals executed 
system.cpu35.kern.callpal::total;99034;172611;1226;8557;8261;426;number of callpals executed 
system.cpu35.kern.mode_switch::kernel;6031;10504;76;578;633;26;number of protection mode switches 
system.cpu35.kern.mode_switch::user;0;0;0;0;73;0;number of protection mode switches 
system.cpu35.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu35.kern.mode_switch_good::kernel;0;0;0;0;0.115324;0;fraction of useful protection mode switches 
system.cpu35.kern.mode_switch_good::user;nan;nan;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu35.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu35.kern.mode_switch_good::total;0;0;0;0;0.206799;0;fraction of useful protection mode switches 
system.cpu35.kern.mode_ticks::kernel;0;0;0;0;17469149570000;0;number of ticks spent at the given mode 
system.cpu35.kern.mode_ticks::user;0;0;0;0;16381680000;0;number of ticks spent at the given mode 
system.cpu35.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu35.kern.swap_context;27;30;2;0;39;0;number of times the context was actually changed 
system.cpu35.icache.tags.replacements;23190;80686;639;4013;6011;158;number of replacements 
system.cpu35.icache.tags.tagsinuse;384.875721;443.372038;444;444;469.614207;504;Cycle average of tags in use 
system.cpu35.icache.tags.total_refs;8237558;29222488;3000688;846946;15363847;9023754;Total number of references to valid blocks. 
system.cpu35.icache.tags.sampled_refs;23190;80686;639;4013;6011;662;Sample count of references to valid blocks. 
system.cpu35.icache.tags.avg_refs;355.220267;362.175446;4695.912363;211.050586;2555.955249;13631.048338;Average number of references to valid blocks. 
system.cpu35.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu35.icache.tags.occ_blocks::cpu35.inst;384.875721;443.372038;444;444;469.614207;504;Average occupied blocks per requestor 
system.cpu35.icache.tags.occ_percent::cpu35.inst;0.751710;0.865961;0.867188;0.867188;0.917215;0.984375;Average percentage of cache occupancy 
system.cpu35.icache.tags.occ_percent::total;0.751710;0.865961;0.867188;0.867188;0.917215;0.984375;Average percentage of cache occupancy 
system.cpu35.icache.tags.occ_task_id_blocks::1024;440;444;444;444;504;504;Occupied blocks per task id 
system.cpu35.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu35.icache.tags.age_task_id_blocks_1024::3;15;13;12;12;14;12;Occupied blocks per task id 
system.cpu35.icache.tags.age_task_id_blocks_1024::4;423;429;430;430;488;490;Occupied blocks per task id 
system.cpu35.icache.tags.occ_task_id_percent::1024;0.859375;0.867188;0.867188;0.867188;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu35.icache.tags.tag_accesses;32250957;88925250;656943;4456139;5247789;199138;Number of tag accesses 
system.cpu35.icache.tags.data_accesses;32250957;88925250;656943;4456139;5247789;199138;Number of data accesses 
system.cpu35.icache.ReadReq_hits::cpu35.inst;16090023;44341590;327513;2222050;2614788;99332;number of ReadReq hits 
system.cpu35.icache.ReadReq_hits::total;16090023;44341590;327513;2222050;2614788;99332;number of ReadReq hits 
system.cpu35.icache.demand_hits::cpu35.inst;16090023;44341590;327513;2222050;2614788;99332;number of demand (read+write) hits 
system.cpu35.icache.demand_hits::total;16090023;44341590;327513;2222050;2614788;99332;number of demand (read+write) hits 
system.cpu35.icache.overall_hits::cpu35.inst;16090023;44341590;327513;2222050;2614788;99332;number of overall hits 
system.cpu35.icache.overall_hits::total;16090023;44341590;327513;2222050;2614788;99332;number of overall hits 
system.cpu35.icache.ReadReq_misses::cpu35.inst;23637;80690;639;4013;6071;158;number of ReadReq misses 
system.cpu35.icache.ReadReq_misses::total;23637;80690;639;4013;6071;158;number of ReadReq misses 
system.cpu35.icache.demand_misses::cpu35.inst;23637;80690;639;4013;6071;158;number of demand (read+write) misses 
system.cpu35.icache.demand_misses::total;23637;80690;639;4013;6071;158;number of demand (read+write) misses 
system.cpu35.icache.overall_misses::cpu35.inst;23637;80690;639;4013;6071;158;number of overall misses 
system.cpu35.icache.overall_misses::total;23637;80690;639;4013;6071;158;number of overall misses 
system.cpu35.icache.ReadReq_miss_latency::cpu35.inst;2639865500;8480313999;68122500;445712250;677314247;16939000;number of ReadReq miss cycles 
system.cpu35.icache.ReadReq_miss_latency::total;2639865500;8480313999;68122500;445712250;677314247;16939000;number of ReadReq miss cycles 
system.cpu35.icache.demand_miss_latency::cpu35.inst;2639865500;8480313999;68122500;445712250;677314247;16939000;number of demand (read+write) miss cycles 
system.cpu35.icache.demand_miss_latency::total;2639865500;8480313999;68122500;445712250;677314247;16939000;number of demand (read+write) miss cycles 
system.cpu35.icache.overall_miss_latency::cpu35.inst;2639865500;8480313999;68122500;445712250;677314247;16939000;number of overall miss cycles 
system.cpu35.icache.overall_miss_latency::total;2639865500;8480313999;68122500;445712250;677314247;16939000;number of overall miss cycles 
system.cpu35.icache.ReadReq_accesses::cpu35.inst;16113660;44422280;328152;2226063;2620859;99490;number of ReadReq accesses(hits+misses) 
system.cpu35.icache.ReadReq_accesses::total;16113660;44422280;328152;2226063;2620859;99490;number of ReadReq accesses(hits+misses) 
system.cpu35.icache.demand_accesses::cpu35.inst;16113660;44422280;328152;2226063;2620859;99490;number of demand (read+write) accesses 
system.cpu35.icache.demand_accesses::total;16113660;44422280;328152;2226063;2620859;99490;number of demand (read+write) accesses 
system.cpu35.icache.overall_accesses::cpu35.inst;16113660;44422280;328152;2226063;2620859;99490;number of overall (read+write) accesses 
system.cpu35.icache.overall_accesses::total;16113660;44422280;328152;2226063;2620859;99490;number of overall (read+write) accesses 
system.cpu35.icache.ReadReq_miss_rate::cpu35.inst;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;miss rate for ReadReq accesses 
system.cpu35.icache.ReadReq_miss_rate::total;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;miss rate for ReadReq accesses 
system.cpu35.icache.demand_miss_rate::cpu35.inst;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;miss rate for demand accesses 
system.cpu35.icache.demand_miss_rate::total;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;miss rate for demand accesses 
system.cpu35.icache.overall_miss_rate::cpu35.inst;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;miss rate for overall accesses 
system.cpu35.icache.overall_miss_rate::total;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;miss rate for overall accesses 
system.cpu35.icache.ReadReq_avg_miss_latency::cpu35.inst;111683.610441;105097.459400;106607.981221;111067.094443;111565.515895;107208.860759;average ReadReq miss latency 
system.cpu35.icache.ReadReq_avg_miss_latency::total;111683.610441;105097.459400;106607.981221;111067.094443;111565.515895;107208.860759;average ReadReq miss latency 
system.cpu35.icache.demand_avg_miss_latency::cpu35.inst;111683.610441;105097.459400;106607.981221;111067.094443;111565.515895;107208.860759;average overall miss latency 
system.cpu35.icache.demand_avg_miss_latency::total;111683.610441;105097.459400;106607.981221;111067.094443;111565.515895;107208.860759;average overall miss latency 
system.cpu35.icache.overall_avg_miss_latency::cpu35.inst;111683.610441;105097.459400;106607.981221;111067.094443;111565.515895;107208.860759;average overall miss latency 
system.cpu35.icache.overall_avg_miss_latency::total;111683.610441;105097.459400;106607.981221;111067.094443;111565.515895;107208.860759;average overall miss latency 
system.cpu35.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu35.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu35.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu35.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu35.icache.ReadReq_mshr_misses::cpu35.inst;23637;80690;639;4013;6071;158;number of ReadReq MSHR misses 
system.cpu35.icache.ReadReq_mshr_misses::total;23637;80690;639;4013;6071;158;number of ReadReq MSHR misses 
system.cpu35.icache.demand_mshr_misses::cpu35.inst;23637;80690;639;4013;6071;158;number of demand (read+write) MSHR misses 
system.cpu35.icache.demand_mshr_misses::total;23637;80690;639;4013;6071;158;number of demand (read+write) MSHR misses 
system.cpu35.icache.overall_mshr_misses::cpu35.inst;23637;80690;639;4013;6071;158;number of overall MSHR misses 
system.cpu35.icache.overall_mshr_misses::total;23637;80690;639;4013;6071;158;number of overall MSHR misses 
system.cpu35.icache.ReadReq_mshr_miss_latency::cpu35.inst;2007729500;6392027001;51611500;341461750;518755753;12771000;number of ReadReq MSHR miss cycles 
system.cpu35.icache.ReadReq_mshr_miss_latency::total;2007729500;6392027001;51611500;341461750;518755753;12771000;number of ReadReq MSHR miss cycles 
system.cpu35.icache.demand_mshr_miss_latency::cpu35.inst;2007729500;6392027001;51611500;341461750;518755753;12771000;number of demand (read+write) MSHR miss cycles 
system.cpu35.icache.demand_mshr_miss_latency::total;2007729500;6392027001;51611500;341461750;518755753;12771000;number of demand (read+write) MSHR miss cycles 
system.cpu35.icache.overall_mshr_miss_latency::cpu35.inst;2007729500;6392027001;51611500;341461750;518755753;12771000;number of overall MSHR miss cycles 
system.cpu35.icache.overall_mshr_miss_latency::total;2007729500;6392027001;51611500;341461750;518755753;12771000;number of overall MSHR miss cycles 
system.cpu35.icache.ReadReq_mshr_miss_rate::cpu35.inst;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;mshr miss rate for ReadReq accesses 
system.cpu35.icache.ReadReq_mshr_miss_rate::total;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;mshr miss rate for ReadReq accesses 
system.cpu35.icache.demand_mshr_miss_rate::cpu35.inst;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;mshr miss rate for demand accesses 
system.cpu35.icache.demand_mshr_miss_rate::total;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;mshr miss rate for demand accesses 
system.cpu35.icache.overall_mshr_miss_rate::cpu35.inst;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;mshr miss rate for overall accesses 
system.cpu35.icache.overall_mshr_miss_rate::total;0.001467;0.001816;0.001947;0.001803;0.002316;0.001588;mshr miss rate for overall accesses 
system.cpu35.icache.ReadReq_avg_mshr_miss_latency::cpu35.inst;84940.115074;79217.090110;80769.170579;85088.898580;85448.155658;80829.113924;average ReadReq mshr miss latency 
system.cpu35.icache.ReadReq_avg_mshr_miss_latency::total;84940.115074;79217.090110;80769.170579;85088.898580;85448.155658;80829.113924;average ReadReq mshr miss latency 
system.cpu35.icache.demand_avg_mshr_miss_latency::cpu35.inst;84940.115074;79217.090110;80769.170579;85088.898580;85448.155658;80829.113924;average overall mshr miss latency 
system.cpu35.icache.demand_avg_mshr_miss_latency::total;84940.115074;79217.090110;80769.170579;85088.898580;85448.155658;80829.113924;average overall mshr miss latency 
system.cpu35.icache.overall_avg_mshr_miss_latency::cpu35.inst;84940.115074;79217.090110;80769.170579;85088.898580;85448.155658;80829.113924;average overall mshr miss latency 
system.cpu35.icache.overall_avg_mshr_miss_latency::total;84940.115074;79217.090110;80769.170579;85088.898580;85448.155658;80829.113924;average overall mshr miss latency 
system.cpu35.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu35.dcache.tags.replacements;118320;442016;3492;22436;26665;949;number of replacements 
system.cpu35.dcache.tags.tagsinuse;428.415620;623.779966;583.529723;567.441390;724.748120;788.304038;Cycle average of tags in use 
system.cpu35.dcache.tags.total_refs;993118;3649242;19990;187680;13190674;261551;Total number of references to valid blocks. 
system.cpu35.dcache.tags.sampled_refs;118320;442016;3492;22436;26665;1725;Sample count of references to valid blocks. 
system.cpu35.dcache.tags.avg_refs;8.393492;8.255905;5.724513;8.365127;494.681193;151.623768;Average number of references to valid blocks. 
system.cpu35.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu35.dcache.tags.occ_blocks::cpu35.data;428.415620;623.779966;583.529723;567.441390;724.748120;788.304038;Average occupied blocks per requestor 
system.cpu35.dcache.tags.occ_percent::cpu35.data;0.418375;0.609160;0.569853;0.554142;0.707762;0.769828;Average percentage of cache occupancy 
system.cpu35.dcache.tags.occ_percent::total;0.418375;0.609160;0.569853;0.554142;0.707762;0.769828;Average percentage of cache occupancy 
system.cpu35.dcache.tags.occ_task_id_blocks::1024;572;583;579;554;785;776;Occupied blocks per task id 
system.cpu35.dcache.tags.age_task_id_blocks_1024::3;11;13;9;9;14;13;Occupied blocks per task id 
system.cpu35.dcache.tags.age_task_id_blocks_1024::4;561;570;570;545;771;763;Occupied blocks per task id 
system.cpu35.dcache.tags.occ_task_id_percent::1024;0.558594;0.569336;0.565430;0.541016;0.766602;0.757812;Percentage of cache occupancy per task id 
system.cpu35.dcache.tags.tag_accesses;10061824;25842750;189740;1305593;1698367;59836;Number of tag accesses 
system.cpu35.dcache.tags.data_accesses;10061824;25842750;189740;1305593;1698367;59836;Number of data accesses 
system.cpu35.dcache.ReadReq_hits::cpu35.data;3288026;8789659;63356;443191;578981;20189;number of ReadReq hits 
system.cpu35.dcache.ReadReq_hits::total;3288026;8789659;63356;443191;578981;20189;number of ReadReq hits 
system.cpu35.dcache.WriteReq_hits::cpu35.data;1365580;3235948;23969;163003;204042;7366;number of WriteReq hits 
system.cpu35.dcache.WriteReq_hits::total;1365580;3235948;23969;163003;204042;7366;number of WriteReq hits 
system.cpu35.dcache.LoadLockedReq_hits::cpu35.data;39512;34288;383;2180;3788;172;number of LoadLockedReq hits 
system.cpu35.dcache.LoadLockedReq_hits::total;39512;34288;383;2180;3788;172;number of LoadLockedReq hits 
system.cpu35.dcache.StoreCondReq_hits::cpu35.data;14114;21189;172;1222;1334;62;number of StoreCondReq hits 
system.cpu35.dcache.StoreCondReq_hits::total;14114;21189;172;1222;1334;62;number of StoreCondReq hits 
system.cpu35.dcache.demand_hits::cpu35.data;4653606;12025607;87325;606194;783023;27555;number of demand (read+write) hits 
system.cpu35.dcache.demand_hits::total;4653606;12025607;87325;606194;783023;27555;number of demand (read+write) hits 
system.cpu35.dcache.overall_hits::cpu35.data;4653606;12025607;87325;606194;783023;27555;number of overall hits 
system.cpu35.dcache.overall_hits::total;4653606;12025607;87325;606194;783023;27555;number of overall hits 
system.cpu35.dcache.ReadReq_misses::cpu35.data;201879;528117;4431;27241;30601;1346;number of ReadReq misses 
system.cpu35.dcache.ReadReq_misses::total;201879;528117;4431;27241;30601;1346;number of ReadReq misses 
system.cpu35.dcache.WriteReq_misses::cpu35.data;10130;30218;177;1253;9237;52;number of WriteReq misses 
system.cpu35.dcache.WriteReq_misses::total;10130;30218;177;1253;9237;52;number of WriteReq misses 
system.cpu35.dcache.LoadLockedReq_misses::cpu35.data;2221;1898;34;182;601;12;number of LoadLockedReq misses 
system.cpu35.dcache.LoadLockedReq_misses::total;2221;1898;34;182;601;12;number of LoadLockedReq misses 
system.cpu35.dcache.StoreCondReq_misses::cpu35.data;6461;11636;90;655;1077;31;number of StoreCondReq misses 
system.cpu35.dcache.StoreCondReq_misses::total;6461;11636;90;655;1077;31;number of StoreCondReq misses 
system.cpu35.dcache.demand_misses::cpu35.data;212009;558335;4608;28494;39838;1398;number of demand (read+write) misses 
system.cpu35.dcache.demand_misses::total;212009;558335;4608;28494;39838;1398;number of demand (read+write) misses 
system.cpu35.dcache.overall_misses::cpu35.data;212009;558335;4608;28494;39838;1398;number of overall misses 
system.cpu35.dcache.overall_misses::total;212009;558335;4608;28494;39838;1398;number of overall misses 
system.cpu35.dcache.ReadReq_miss_latency::cpu35.data;16631971106;39827005765;400383016;2290178098;2826649082;114179325;number of ReadReq miss cycles 
system.cpu35.dcache.ReadReq_miss_latency::total;16631971106;39827005765;400383016;2290178098;2826649082;114179325;number of ReadReq miss cycles 
system.cpu35.dcache.WriteReq_miss_latency::cpu35.data;614191248;1777956428;10838367;75102812;891955756;3972964;number of WriteReq miss cycles 
system.cpu35.dcache.WriteReq_miss_latency::total;614191248;1777956428;10838367;75102812;891955756;3972964;number of WriteReq miss cycles 
system.cpu35.dcache.LoadLockedReq_miss_latency::cpu35.data;183391940;211976145;3297495;16621946;45899217;946745;number of LoadLockedReq miss cycles 
system.cpu35.dcache.LoadLockedReq_miss_latency::total;183391940;211976145;3297495;16621946;45899217;946745;number of LoadLockedReq miss cycles 
system.cpu35.dcache.StoreCondReq_miss_latency::cpu35.data;318897007;605223300;4535938;34769550;57374577;1520983;number of StoreCondReq miss cycles 
system.cpu35.dcache.StoreCondReq_miss_latency::total;318897007;605223300;4535938;34769550;57374577;1520983;number of StoreCondReq miss cycles 
system.cpu35.dcache.StoreCondFailReq_miss_latency::cpu35.data;62062000;25400999;544000;2180000;7672000;288000;number of StoreCondFailReq miss cycles 
system.cpu35.dcache.StoreCondFailReq_miss_latency::total;62062000;25400999;544000;2180000;7672000;288000;number of StoreCondFailReq miss cycles 
system.cpu35.dcache.demand_miss_latency::cpu35.data;17246162354;41604962193;411221383;2365280910;3718604838;118152289;number of demand (read+write) miss cycles 
system.cpu35.dcache.demand_miss_latency::total;17246162354;41604962193;411221383;2365280910;3718604838;118152289;number of demand (read+write) miss cycles 
system.cpu35.dcache.overall_miss_latency::cpu35.data;17246162354;41604962193;411221383;2365280910;3718604838;118152289;number of overall miss cycles 
system.cpu35.dcache.overall_miss_latency::total;17246162354;41604962193;411221383;2365280910;3718604838;118152289;number of overall miss cycles 
system.cpu35.dcache.ReadReq_accesses::cpu35.data;3489905;9317776;67787;470432;609582;21535;number of ReadReq accesses(hits+misses) 
system.cpu35.dcache.ReadReq_accesses::total;3489905;9317776;67787;470432;609582;21535;number of ReadReq accesses(hits+misses) 
system.cpu35.dcache.WriteReq_accesses::cpu35.data;1375710;3266166;24146;164256;213279;7418;number of WriteReq accesses(hits+misses) 
system.cpu35.dcache.WriteReq_accesses::total;1375710;3266166;24146;164256;213279;7418;number of WriteReq accesses(hits+misses) 
system.cpu35.dcache.LoadLockedReq_accesses::cpu35.data;41733;36186;417;2362;4389;184;number of LoadLockedReq accesses(hits+misses) 
system.cpu35.dcache.LoadLockedReq_accesses::total;41733;36186;417;2362;4389;184;number of LoadLockedReq accesses(hits+misses) 
system.cpu35.dcache.StoreCondReq_accesses::cpu35.data;20575;32825;262;1877;2411;93;number of StoreCondReq accesses(hits+misses) 
system.cpu35.dcache.StoreCondReq_accesses::total;20575;32825;262;1877;2411;93;number of StoreCondReq accesses(hits+misses) 
system.cpu35.dcache.demand_accesses::cpu35.data;4865615;12583942;91933;634688;822861;28953;number of demand (read+write) accesses 
system.cpu35.dcache.demand_accesses::total;4865615;12583942;91933;634688;822861;28953;number of demand (read+write) accesses 
system.cpu35.dcache.overall_accesses::cpu35.data;4865615;12583942;91933;634688;822861;28953;number of overall (read+write) accesses 
system.cpu35.dcache.overall_accesses::total;4865615;12583942;91933;634688;822861;28953;number of overall (read+write) accesses 
system.cpu35.dcache.ReadReq_miss_rate::cpu35.data;0.057847;0.056678;0.065367;0.057906;0.050200;0.062503;miss rate for ReadReq accesses 
system.cpu35.dcache.ReadReq_miss_rate::total;0.057847;0.056678;0.065367;0.057906;0.050200;0.062503;miss rate for ReadReq accesses 
system.cpu35.dcache.WriteReq_miss_rate::cpu35.data;0.007363;0.009252;0.007330;0.007628;0.043309;0.007010;miss rate for WriteReq accesses 
system.cpu35.dcache.WriteReq_miss_rate::total;0.007363;0.009252;0.007330;0.007628;0.043309;0.007010;miss rate for WriteReq accesses 
system.cpu35.dcache.LoadLockedReq_miss_rate::cpu35.data;0.053219;0.052451;0.081535;0.077053;0.136933;0.065217;miss rate for LoadLockedReq accesses 
system.cpu35.dcache.LoadLockedReq_miss_rate::total;0.053219;0.052451;0.081535;0.077053;0.136933;0.065217;miss rate for LoadLockedReq accesses 
system.cpu35.dcache.StoreCondReq_miss_rate::cpu35.data;0.314022;0.354486;0.343511;0.348961;0.446703;0.333333;miss rate for StoreCondReq accesses 
system.cpu35.dcache.StoreCondReq_miss_rate::total;0.314022;0.354486;0.343511;0.348961;0.446703;0.333333;miss rate for StoreCondReq accesses 
system.cpu35.dcache.demand_miss_rate::cpu35.data;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;miss rate for demand accesses 
system.cpu35.dcache.demand_miss_rate::total;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;miss rate for demand accesses 
system.cpu35.dcache.overall_miss_rate::cpu35.data;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;miss rate for overall accesses 
system.cpu35.dcache.overall_miss_rate::total;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;miss rate for overall accesses 
system.cpu35.dcache.ReadReq_avg_miss_latency::cpu35.data;82385.840558;75413.224276;90359.516136;84070.999523;92371.134342;84828.621842;average ReadReq miss latency 
system.cpu35.dcache.ReadReq_avg_miss_latency::total;82385.840558;75413.224276;90359.516136;84070.999523;92371.134342;84828.621842;average ReadReq miss latency 
system.cpu35.dcache.WriteReq_avg_miss_latency::cpu35.data;60630.922804;58837.660600;61233.711864;59938.397446;96563.359965;76403.153846;average WriteReq miss latency 
system.cpu35.dcache.WriteReq_avg_miss_latency::total;60630.922804;58837.660600;61233.711864;59938.397446;96563.359965;76403.153846;average WriteReq miss latency 
system.cpu35.dcache.LoadLockedReq_avg_miss_latency::cpu35.data;82571.787483;111683.954162;96985.147059;91329.373626;76371.409318;78895.416667;average LoadLockedReq miss latency 
system.cpu35.dcache.LoadLockedReq_avg_miss_latency::total;82571.787483;111683.954162;96985.147059;91329.373626;76371.409318;78895.416667;average LoadLockedReq miss latency 
system.cpu35.dcache.StoreCondReq_avg_miss_latency::cpu35.data;49357.221328;52013.002750;50399.311111;53083.282443;53272.587744;49063.967742;average StoreCondReq miss latency 
system.cpu35.dcache.StoreCondReq_avg_miss_latency::total;49357.221328;52013.002750;50399.311111;53083.282443;53272.587744;49063.967742;average StoreCondReq miss latency 
system.cpu35.dcache.StoreCondFailReq_avg_miss_latency::cpu35.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu35.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu35.dcache.demand_avg_miss_latency::cpu35.data;81346.369041;74516.127760;89240.751519;83009.788377;93343.160751;84515.228183;average overall miss latency 
system.cpu35.dcache.demand_avg_miss_latency::total;81346.369041;74516.127760;89240.751519;83009.788377;93343.160751;84515.228183;average overall miss latency 
system.cpu35.dcache.overall_avg_miss_latency::cpu35.data;81346.369041;74516.127760;89240.751519;83009.788377;93343.160751;84515.228183;average overall miss latency 
system.cpu35.dcache.overall_avg_miss_latency::total;81346.369041;74516.127760;89240.751519;83009.788377;93343.160751;84515.228183;average overall miss latency 
system.cpu35.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu35.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu35.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu35.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu35.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu35.dcache.writebacks::writebacks;2332;8542;71;434;5976;19;number of writebacks 
system.cpu35.dcache.writebacks::total;2332;8542;71;434;5976;19;number of writebacks 
system.cpu35.dcache.ReadReq_mshr_misses::cpu35.data;201879;528117;4431;27241;30601;1346;number of ReadReq MSHR misses 
system.cpu35.dcache.ReadReq_mshr_misses::total;201879;528117;4431;27241;30601;1346;number of ReadReq MSHR misses 
system.cpu35.dcache.WriteReq_mshr_misses::cpu35.data;10130;30218;177;1253;9237;52;number of WriteReq MSHR misses 
system.cpu35.dcache.WriteReq_mshr_misses::total;10130;30218;177;1253;9237;52;number of WriteReq MSHR misses 
system.cpu35.dcache.LoadLockedReq_mshr_misses::cpu35.data;2221;1898;34;182;601;12;number of LoadLockedReq MSHR misses 
system.cpu35.dcache.LoadLockedReq_mshr_misses::total;2221;1898;34;182;601;12;number of LoadLockedReq MSHR misses 
system.cpu35.dcache.StoreCondReq_mshr_misses::cpu35.data;6460;11633;89;655;1077;31;number of StoreCondReq MSHR misses 
system.cpu35.dcache.StoreCondReq_mshr_misses::total;6460;11633;89;655;1077;31;number of StoreCondReq MSHR misses 
system.cpu35.dcache.demand_mshr_misses::cpu35.data;212009;558335;4608;28494;39838;1398;number of demand (read+write) MSHR misses 
system.cpu35.dcache.demand_mshr_misses::total;212009;558335;4608;28494;39838;1398;number of demand (read+write) MSHR misses 
system.cpu35.dcache.overall_mshr_misses::cpu35.data;212009;558335;4608;28494;39838;1398;number of overall MSHR misses 
system.cpu35.dcache.overall_mshr_misses::total;212009;558335;4608;28494;39838;1398;number of overall MSHR misses 
system.cpu35.dcache.ReadReq_mshr_miss_latency::cpu35.data;11363192894;27440564235;288198984;1629758902;2035936918;79958675;number of ReadReq MSHR miss cycles 
system.cpu35.dcache.ReadReq_mshr_miss_latency::total;11363192894;27440564235;288198984;1629758902;2035936918;79958675;number of ReadReq MSHR miss cycles 
system.cpu35.dcache.WriteReq_mshr_miss_latency::cpu35.data;297427752;869002572;5489633;37386188;650813244;2407036;number of WriteReq MSHR miss cycles 
system.cpu35.dcache.WriteReq_mshr_miss_latency::total;297427752;869002572;5489633;37386188;650813244;2407036;number of WriteReq MSHR miss cycles 
system.cpu35.dcache.LoadLockedReq_mshr_miss_latency::cpu35.data;125464060;160749855;2423505;12028054;31571783;640255;number of LoadLockedReq MSHR miss cycles 
system.cpu35.dcache.LoadLockedReq_mshr_miss_latency::total;125464060;160749855;2423505;12028054;31571783;640255;number of LoadLockedReq MSHR miss cycles 
system.cpu35.dcache.StoreCondReq_mshr_miss_latency::cpu35.data;151972993;243577700;2082062;16294450;31383423;743017;number of StoreCondReq MSHR miss cycles 
system.cpu35.dcache.StoreCondReq_mshr_miss_latency::total;151972993;243577700;2082062;16294450;31383423;743017;number of StoreCondReq MSHR miss cycles 
system.cpu35.dcache.StoreCondFailReq_mshr_miss_latency::cpu35.data;45540000;18240001;390000;1520000;5560000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu35.dcache.StoreCondFailReq_mshr_miss_latency::total;45540000;18240001;390000;1520000;5560000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu35.dcache.demand_mshr_miss_latency::cpu35.data;11660620646;28309566807;293688617;1667145090;2686750162;82365711;number of demand (read+write) MSHR miss cycles 
system.cpu35.dcache.demand_mshr_miss_latency::total;11660620646;28309566807;293688617;1667145090;2686750162;82365711;number of demand (read+write) MSHR miss cycles 
system.cpu35.dcache.overall_mshr_miss_latency::cpu35.data;11660620646;28309566807;293688617;1667145090;2686750162;82365711;number of overall MSHR miss cycles 
system.cpu35.dcache.overall_mshr_miss_latency::total;11660620646;28309566807;293688617;1667145090;2686750162;82365711;number of overall MSHR miss cycles 
system.cpu35.dcache.ReadReq_mshr_uncacheable_latency::cpu35.data;24039000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu35.dcache.ReadReq_mshr_uncacheable_latency::total;24039000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu35.dcache.WriteReq_mshr_uncacheable_latency::cpu35.data;2685882000;4311722000;32524000;240162000;232565000;11140000;number of WriteReq MSHR uncacheable cycles 
system.cpu35.dcache.WriteReq_mshr_uncacheable_latency::total;2685882000;4311722000;32524000;240162000;232565000;11140000;number of WriteReq MSHR uncacheable cycles 
system.cpu35.dcache.overall_mshr_uncacheable_latency::cpu35.data;2709921000;4311722000;32524000;240162000;232565000;11140000;number of overall MSHR uncacheable cycles 
system.cpu35.dcache.overall_mshr_uncacheable_latency::total;2709921000;4311722000;32524000;240162000;232565000;11140000;number of overall MSHR uncacheable cycles 
system.cpu35.dcache.ReadReq_mshr_miss_rate::cpu35.data;0.057847;0.056678;0.065367;0.057906;0.050200;0.062503;mshr miss rate for ReadReq accesses 
system.cpu35.dcache.ReadReq_mshr_miss_rate::total;0.057847;0.056678;0.065367;0.057906;0.050200;0.062503;mshr miss rate for ReadReq accesses 
system.cpu35.dcache.WriteReq_mshr_miss_rate::cpu35.data;0.007363;0.009252;0.007330;0.007628;0.043309;0.007010;mshr miss rate for WriteReq accesses 
system.cpu35.dcache.WriteReq_mshr_miss_rate::total;0.007363;0.009252;0.007330;0.007628;0.043309;0.007010;mshr miss rate for WriteReq accesses 
system.cpu35.dcache.LoadLockedReq_mshr_miss_rate::cpu35.data;0.053219;0.052451;0.081535;0.077053;0.136933;0.065217;mshr miss rate for LoadLockedReq accesses 
system.cpu35.dcache.LoadLockedReq_mshr_miss_rate::total;0.053219;0.052451;0.081535;0.077053;0.136933;0.065217;mshr miss rate for LoadLockedReq accesses 
system.cpu35.dcache.StoreCondReq_mshr_miss_rate::cpu35.data;0.313973;0.354395;0.339695;0.348961;0.446703;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu35.dcache.StoreCondReq_mshr_miss_rate::total;0.313973;0.354395;0.339695;0.348961;0.446703;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu35.dcache.demand_mshr_miss_rate::cpu35.data;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;mshr miss rate for demand accesses 
system.cpu35.dcache.demand_mshr_miss_rate::total;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;mshr miss rate for demand accesses 
system.cpu35.dcache.overall_mshr_miss_rate::cpu35.data;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;mshr miss rate for overall accesses 
system.cpu35.dcache.overall_mshr_miss_rate::total;0.043573;0.044369;0.050123;0.044894;0.048414;0.048285;mshr miss rate for overall accesses 
system.cpu35.dcache.ReadReq_avg_mshr_miss_latency::cpu35.data;56287.146727;51959.251899;65041.522004;59827.425645;66531.711970;59404.661961;average ReadReq mshr miss latency 
system.cpu35.dcache.ReadReq_avg_mshr_miss_latency::total;56287.146727;51959.251899;65041.522004;59827.425645;66531.711970;59404.661961;average ReadReq mshr miss latency 
system.cpu35.dcache.WriteReq_avg_mshr_miss_latency::cpu35.data;29361.081145;28757.779204;31014.875706;29837.340782;70457.209484;46289.153846;average WriteReq mshr miss latency 
system.cpu35.dcache.WriteReq_avg_mshr_miss_latency::total;29361.081145;28757.779204;31014.875706;29837.340782;70457.209484;46289.153846;average WriteReq mshr miss latency 
system.cpu35.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu35.data;56489.896443;84694.338778;71279.558824;66088.208791;52532.084859;53354.583333;average LoadLockedReq mshr miss latency 
system.cpu35.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56489.896443;84694.338778;71279.558824;66088.208791;52532.084859;53354.583333;average LoadLockedReq mshr miss latency 
system.cpu35.dcache.StoreCondReq_avg_mshr_miss_latency::cpu35.data;23525.231115;20938.511132;23393.955056;24877.022901;29139.668524;23968.290323;average StoreCondReq mshr miss latency 
system.cpu35.dcache.StoreCondReq_avg_mshr_miss_latency::total;23525.231115;20938.511132;23393.955056;24877.022901;29139.668524;23968.290323;average StoreCondReq mshr miss latency 
system.cpu35.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu35.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu35.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu35.dcache.demand_avg_mshr_miss_latency::cpu35.data;55000.592645;50703.550390;63734.508898;58508.636555;67441.893720;58916.817597;average overall mshr miss latency 
system.cpu35.dcache.demand_avg_mshr_miss_latency::total;55000.592645;50703.550390;63734.508898;58508.636555;67441.893720;58916.817597;average overall mshr miss latency 
system.cpu35.dcache.overall_avg_mshr_miss_latency::cpu35.data;55000.592645;50703.550390;63734.508898;58508.636555;67441.893720;58916.817597;average overall mshr miss latency 
system.cpu35.dcache.overall_avg_mshr_miss_latency::total;55000.592645;50703.550390;63734.508898;58508.636555;67441.893720;58916.817597;average overall mshr miss latency 
system.cpu35.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu35.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu35.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu35.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu35.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu35.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu35.dcache.overall_avg_mshr_uncacheable_latency::cpu35.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu35.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu35.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu36.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu36.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu36.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu36.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu36.dtb.read_hits;3533918;9366070;69197;464917;458935;23293;DTB read hits 
system.cpu36.dtb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu36.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu36.dtb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu36.dtb.write_hits;1421213;3317987;24706;164522;162616;7646;DTB write hits 
system.cpu36.dtb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu36.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu36.dtb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu36.dtb.data_hits;4955131;12684057;93903;629439;621551;30939;DTB hits 
system.cpu36.dtb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu36.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu36.dtb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu36.itb.fetch_hits;1252503;2182275;15556;111841;103011;5395;ITB hits 
system.cpu36.itb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu36.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu36.itb.fetch_accesses;1252503;2182275;15556;111841;103011;5395;ITB accesses 
system.cpu36.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu36.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu36.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu36.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu36.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu36.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu36.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu36.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu36.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu36.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu36.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu36.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu36.numCycles;644632485;1014355498;7031234;49902346;44531394;2441401;number of cpu cycles simulated 
system.cpu36.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu36.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu36.committedInsts;16108404;44500487;330479;2182299;2206608;102922;Number of instructions committed 
system.cpu36.committedOps;16108404;44500487;330479;2182299;2206608;102922;Number of ops (including micro ops) committed 
system.cpu36.num_int_alu_accesses;15591142;43439250;322471;2129317;2154459;100359;Number of integer alu accesses 
system.cpu36.num_fp_alu_accesses;1746;2010;134;0;134;0;Number of float alu accesses 
system.cpu36.num_func_calls;617395;1642480;12244;80180;78326;3650;number of times a function call or return occured 
system.cpu36.num_conditional_control_insts;1580375;4532313;33245;225741;242705;12501;number of instructions that are conditional controls 
system.cpu36.num_int_insts;15591142;43439250;322471;2129317;2154459;100359;number of integer instructions 
system.cpu36.num_fp_insts;1746;2010;134;0;134;0;number of float instructions 
system.cpu36.num_int_register_reads;21342801;60422167;448518;2951204;3009843;136878;number of times the integer registers were read 
system.cpu36.num_int_register_writes;12419355;34974217;260041;1709529;1720855;79001;number of times the integer registers were written 
system.cpu36.num_fp_register_reads;890;990;66;0;66;0;number of times the floating registers were read 
system.cpu36.num_fp_register_writes;896;1020;68;0;68;0;number of times the floating registers were written 
system.cpu36.num_mem_refs;4961344;12694771;93993;630017;622093;30965;number of memory refs 
system.cpu36.num_load_insts;3534052;9366220;69207;464917;458945;23293;Number of load instructions 
system.cpu36.num_store_insts;1427292;3328551;24786;165100;163148;7672;Number of store instructions 
system.cpu36.num_idle_cycles;600503224.491700;895232123.274766;6132511.261462;44014105.130131;38595286.610442;2165198.200887;Number of idle cycles 
system.cpu36.num_busy_cycles;44129260.508300;119123374.725234;898722.738538;5888240.869869;5936107.389558;276202.799113;Number of busy cycles 
system.cpu36.not_idle_fraction;0.068456;0.117438;0.127819;0.117995;0.133302;0.113133;Percentage of non-idle cycles 
system.cpu36.idle_fraction;0.931544;0.882562;0.872181;0.882005;0.866698;0.886867;Percentage of idle cycles 
system.cpu36.Branches;2503976;6870842;50871;340264;355244;17805;Number of branches fetched 
system.cpu36.op_class::No_OpClass;54926;103923;718;5128;5104;243;Class of executed instruction 
system.cpu36.op_class::IntAlu;10560923;30708161;228577;1497005;1532199;69294;Class of executed instruction 
system.cpu36.op_class::IntMult;62694;183403;1355;8871;8689;392;Class of executed instruction 
system.cpu36.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::FloatAdd;88;60;4;0;4;0;Class of executed instruction 
system.cpu36.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::FloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::MemRead;3575701;9433781;69735;468781;462858;23483;Class of executed instruction 
system.cpu36.op_class::MemWrite;1427305;3328581;24788;165100;163152;7672;Class of executed instruction 
system.cpu36.op_class::IprAccess;426759;742578;5302;37414;34602;1838;Class of executed instruction 
system.cpu36.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu36.op_class::total;16108404;44500487;330479;2182299;2206608;102922;Class of executed instruction 
system.cpu36.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu36.kern.inst.quiesce;9419;10461;74;566;522;25;number of quiesce instructions executed 
system.cpu36.kern.inst.hwrei;104969;183153;1300;9081;8389;451;number of hwrei instructions executed 
system.cpu36.kern.ipl_count::0;23797;42030;297;2105;1911;101;number of times we switched to this ipl 
system.cpu36.kern.ipl_count::22;5912;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu36.kern.ipl_count::30;87;87;2;67;70;1;number of times we switched to this ipl 
system.cpu36.kern.ipl_count::31;63306;109499;783;5370;5025;274;number of times we switched to this ipl 
system.cpu36.kern.ipl_count::total;93102;162003;1154;8053;7462;401;number of times we switched to this ipl 
system.cpu36.kern.ipl_good::0;23797;42030;297;2105;1911;101;number of times we switched to this ipl from a different ipl 
system.cpu36.kern.ipl_good::22;5912;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu36.kern.ipl_good::30;87;87;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu36.kern.ipl_good::31;23710;41943;295;2038;1841;100;number of times we switched to this ipl from a different ipl 
system.cpu36.kern.ipl_good::total;53506;94447;666;4721;4278;227;number of times we switched to this ipl from a different ipl 
system.cpu36.kern.ipl_ticks::0;5578067660000;9768925570000;67511560000;480225390000;428004290000;23415500000;number of cycles we spent at this ipl 
system.cpu36.kern.ipl_ticks::22;19421910000;33989550000;237630000;1682650000;1487650000;82170000;number of cycles we spent at this ipl 
system.cpu36.kern.ipl_ticks::30;867470000;860710000;20200000;667300000;693490000;10070000;number of cycles we spent at this ipl 
system.cpu36.kern.ipl_ticks::31;847967530000;339779150000;2542950000;16448120000;15128510000;906270000;number of cycles we spent at this ipl 
system.cpu36.kern.ipl_ticks::total;6446324570000;10143554980000;70312340000;499023460000;445313940000;24414010000;number of cycles we spent at this ipl 
system.cpu36.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu36.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu36.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu36.kern.ipl_used::31;0.374530;0.383045;0.376756;0.379516;0.366368;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu36.kern.ipl_used::total;0.574703;0.582995;0.577123;0.586241;0.573305;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu36.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu36.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu36.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu36.kern.callpal::swpctx;26;30;2;;2;;number of callpals executed 
system.cpu36.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu36.kern.callpal::swpipl;81103;141055;1006;6897;6410;349;number of callpals executed 
system.cpu36.kern.callpal::rdps;11825;21120;144;1028;925;50;number of callpals executed 
system.cpu36.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu36.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu36.kern.callpal::rti;5999;10474;74;578;526;26;number of callpals executed 
system.cpu36.kern.callpal::rdunique;1;;;;;;number of callpals executed 
system.cpu36.kern.callpal::total;98968;172679;1226;8503;7863;425;number of callpals executed 
system.cpu36.kern.mode_switch::kernel;6027;10504;76;578;528;26;number of protection mode switches 
system.cpu36.kern.mode_switch::user;0;0;0;0;0;0;number of protection mode switches 
system.cpu36.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu36.kern.mode_switch_good::kernel;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu36.kern.mode_switch_good::user;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu36.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu36.kern.mode_switch_good::total;0;0;0;0;0;0;fraction of useful protection mode switches 
system.cpu36.kern.mode_ticks::kernel;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu36.kern.mode_ticks::user;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu36.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu36.kern.swap_context;27;30;2;0;2;0;number of times the context was actually changed 
system.cpu36.icache.tags.replacements;23138;80948;638;3738;3544;149;number of replacements 
system.cpu36.icache.tags.tagsinuse;384.446261;450.896236;453;453;453;453;Cycle average of tags in use 
system.cpu36.icache.tags.total_refs;8041338;30392733;1776220;1051676;2217974;21838595;Total number of references to valid blocks. 
system.cpu36.icache.tags.sampled_refs;23138;80948;638;3738;3544;602;Sample count of references to valid blocks. 
system.cpu36.icache.tags.avg_refs;347.538162;375.459962;2784.043887;281.347245;625.839165;36276.735880;Average number of references to valid blocks. 
system.cpu36.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu36.icache.tags.occ_blocks::cpu36.inst;384.446261;450.896236;453;453;453;453;Average occupied blocks per requestor 
system.cpu36.icache.tags.occ_percent::cpu36.inst;0.750872;0.880657;0.884766;0.884766;0.884766;0.884766;Average percentage of cache occupancy 
system.cpu36.icache.tags.occ_percent::total;0.750872;0.880657;0.884766;0.884766;0.884766;0.884766;Average percentage of cache occupancy 
system.cpu36.icache.tags.occ_task_id_blocks::1024;439;453;453;453;453;453;Occupied blocks per task id 
system.cpu36.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu36.icache.tags.age_task_id_blocks_1024::3;15;15;12;15;5;5;Occupied blocks per task id 
system.cpu36.icache.tags.age_task_id_blocks_1024::4;422;436;439;436;439;439;Occupied blocks per task id 
system.cpu36.icache.tags.occ_task_id_percent::1024;0.857422;0.884766;0.884766;0.884766;0.884766;0.884766;Percentage of cache occupancy per task id 
system.cpu36.icache.tags.tag_accesses;32240392;89081936;661596;4368336;4416760;205993;Number of tag accesses 
system.cpu36.icache.tags.data_accesses;32240392;89081936;661596;4368336;4416760;205993;Number of data accesses 
system.cpu36.icache.ReadReq_hits::cpu36.inst;16084820;44419525;329841;2178561;2203064;102773;number of ReadReq hits 
system.cpu36.icache.ReadReq_hits::total;16084820;44419525;329841;2178561;2203064;102773;number of ReadReq hits 
system.cpu36.icache.demand_hits::cpu36.inst;16084820;44419525;329841;2178561;2203064;102773;number of demand (read+write) hits 
system.cpu36.icache.demand_hits::total;16084820;44419525;329841;2178561;2203064;102773;number of demand (read+write) hits 
system.cpu36.icache.overall_hits::cpu36.inst;16084820;44419525;329841;2178561;2203064;102773;number of overall hits 
system.cpu36.icache.overall_hits::total;16084820;44419525;329841;2178561;2203064;102773;number of overall hits 
system.cpu36.icache.ReadReq_misses::cpu36.inst;23584;80962;638;3738;3544;149;number of ReadReq misses 
system.cpu36.icache.ReadReq_misses::total;23584;80962;638;3738;3544;149;number of ReadReq misses 
system.cpu36.icache.demand_misses::cpu36.inst;23584;80962;638;3738;3544;149;number of demand (read+write) misses 
system.cpu36.icache.demand_misses::total;23584;80962;638;3738;3544;149;number of demand (read+write) misses 
system.cpu36.icache.overall_misses::cpu36.inst;23584;80962;638;3738;3544;149;number of overall misses 
system.cpu36.icache.overall_misses::total;23584;80962;638;3738;3544;149;number of overall misses 
system.cpu36.icache.ReadReq_miss_latency::cpu36.inst;2598737500;8455787748;68034250;415158250;399300750;16522250;number of ReadReq miss cycles 
system.cpu36.icache.ReadReq_miss_latency::total;2598737500;8455787748;68034250;415158250;399300750;16522250;number of ReadReq miss cycles 
system.cpu36.icache.demand_miss_latency::cpu36.inst;2598737500;8455787748;68034250;415158250;399300750;16522250;number of demand (read+write) miss cycles 
system.cpu36.icache.demand_miss_latency::total;2598737500;8455787748;68034250;415158250;399300750;16522250;number of demand (read+write) miss cycles 
system.cpu36.icache.overall_miss_latency::cpu36.inst;2598737500;8455787748;68034250;415158250;399300750;16522250;number of overall miss cycles 
system.cpu36.icache.overall_miss_latency::total;2598737500;8455787748;68034250;415158250;399300750;16522250;number of overall miss cycles 
system.cpu36.icache.ReadReq_accesses::cpu36.inst;16108404;44500487;330479;2182299;2206608;102922;number of ReadReq accesses(hits+misses) 
system.cpu36.icache.ReadReq_accesses::total;16108404;44500487;330479;2182299;2206608;102922;number of ReadReq accesses(hits+misses) 
system.cpu36.icache.demand_accesses::cpu36.inst;16108404;44500487;330479;2182299;2206608;102922;number of demand (read+write) accesses 
system.cpu36.icache.demand_accesses::total;16108404;44500487;330479;2182299;2206608;102922;number of demand (read+write) accesses 
system.cpu36.icache.overall_accesses::cpu36.inst;16108404;44500487;330479;2182299;2206608;102922;number of overall (read+write) accesses 
system.cpu36.icache.overall_accesses::total;16108404;44500487;330479;2182299;2206608;102922;number of overall (read+write) accesses 
system.cpu36.icache.ReadReq_miss_rate::cpu36.inst;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;miss rate for ReadReq accesses 
system.cpu36.icache.ReadReq_miss_rate::total;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;miss rate for ReadReq accesses 
system.cpu36.icache.demand_miss_rate::cpu36.inst;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;miss rate for demand accesses 
system.cpu36.icache.demand_miss_rate::total;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;miss rate for demand accesses 
system.cpu36.icache.overall_miss_rate::cpu36.inst;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;miss rate for overall accesses 
system.cpu36.icache.overall_miss_rate::total;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;miss rate for overall accesses 
system.cpu36.icache.ReadReq_avg_miss_latency::cpu36.inst;110190.701323;104441.438551;106636.755486;111064.272338;112669.511851;110887.583893;average ReadReq miss latency 
system.cpu36.icache.ReadReq_avg_miss_latency::total;110190.701323;104441.438551;106636.755486;111064.272338;112669.511851;110887.583893;average ReadReq miss latency 
system.cpu36.icache.demand_avg_miss_latency::cpu36.inst;110190.701323;104441.438551;106636.755486;111064.272338;112669.511851;110887.583893;average overall miss latency 
system.cpu36.icache.demand_avg_miss_latency::total;110190.701323;104441.438551;106636.755486;111064.272338;112669.511851;110887.583893;average overall miss latency 
system.cpu36.icache.overall_avg_miss_latency::cpu36.inst;110190.701323;104441.438551;106636.755486;111064.272338;112669.511851;110887.583893;average overall miss latency 
system.cpu36.icache.overall_avg_miss_latency::total;110190.701323;104441.438551;106636.755486;111064.272338;112669.511851;110887.583893;average overall miss latency 
system.cpu36.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu36.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu36.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu36.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu36.icache.ReadReq_mshr_misses::cpu36.inst;23584;80962;638;3738;3544;149;number of ReadReq MSHR misses 
system.cpu36.icache.ReadReq_mshr_misses::total;23584;80962;638;3738;3544;149;number of ReadReq MSHR misses 
system.cpu36.icache.demand_mshr_misses::cpu36.inst;23584;80962;638;3738;3544;149;number of demand (read+write) MSHR misses 
system.cpu36.icache.demand_mshr_misses::total;23584;80962;638;3738;3544;149;number of demand (read+write) MSHR misses 
system.cpu36.icache.overall_mshr_misses::cpu36.inst;23584;80962;638;3738;3544;149;number of overall MSHR misses 
system.cpu36.icache.overall_mshr_misses::total;23584;80962;638;3738;3544;149;number of overall MSHR misses 
system.cpu36.icache.ReadReq_mshr_miss_latency::cpu36.inst;1987437500;6363845252;51526750;318518750;307273250;12696750;number of ReadReq MSHR miss cycles 
system.cpu36.icache.ReadReq_mshr_miss_latency::total;1987437500;6363845252;51526750;318518750;307273250;12696750;number of ReadReq MSHR miss cycles 
system.cpu36.icache.demand_mshr_miss_latency::cpu36.inst;1987437500;6363845252;51526750;318518750;307273250;12696750;number of demand (read+write) MSHR miss cycles 
system.cpu36.icache.demand_mshr_miss_latency::total;1987437500;6363845252;51526750;318518750;307273250;12696750;number of demand (read+write) MSHR miss cycles 
system.cpu36.icache.overall_mshr_miss_latency::cpu36.inst;1987437500;6363845252;51526750;318518750;307273250;12696750;number of overall MSHR miss cycles 
system.cpu36.icache.overall_mshr_miss_latency::total;1987437500;6363845252;51526750;318518750;307273250;12696750;number of overall MSHR miss cycles 
system.cpu36.icache.ReadReq_mshr_miss_rate::cpu36.inst;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;mshr miss rate for ReadReq accesses 
system.cpu36.icache.ReadReq_mshr_miss_rate::total;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;mshr miss rate for ReadReq accesses 
system.cpu36.icache.demand_mshr_miss_rate::cpu36.inst;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;mshr miss rate for demand accesses 
system.cpu36.icache.demand_mshr_miss_rate::total;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;mshr miss rate for demand accesses 
system.cpu36.icache.overall_mshr_miss_rate::cpu36.inst;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;mshr miss rate for overall accesses 
system.cpu36.icache.overall_mshr_miss_rate::total;0.001464;0.001819;0.001931;0.001713;0.001606;0.001448;mshr miss rate for overall accesses 
system.cpu36.icache.ReadReq_avg_mshr_miss_latency::cpu36.inst;84270.585991;78602.866184;80762.931034;85211.008561;86702.384312;85213.087248;average ReadReq mshr miss latency 
system.cpu36.icache.ReadReq_avg_mshr_miss_latency::total;84270.585991;78602.866184;80762.931034;85211.008561;86702.384312;85213.087248;average ReadReq mshr miss latency 
system.cpu36.icache.demand_avg_mshr_miss_latency::cpu36.inst;84270.585991;78602.866184;80762.931034;85211.008561;86702.384312;85213.087248;average overall mshr miss latency 
system.cpu36.icache.demand_avg_mshr_miss_latency::total;84270.585991;78602.866184;80762.931034;85211.008561;86702.384312;85213.087248;average overall mshr miss latency 
system.cpu36.icache.overall_avg_mshr_miss_latency::cpu36.inst;84270.585991;78602.866184;80762.931034;85211.008561;86702.384312;85213.087248;average overall mshr miss latency 
system.cpu36.icache.overall_avg_mshr_miss_latency::total;84270.585991;78602.866184;80762.931034;85211.008561;86702.384312;85213.087248;average overall mshr miss latency 
system.cpu36.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu36.dcache.tags.replacements;118730;445473;3501;21985;21263;938;number of replacements 
system.cpu36.dcache.tags.tagsinuse;436.522778;633.291652;586.389142;572.198590;613.135707;620.446009;Cycle average of tags in use 
system.cpu36.dcache.tags.total_refs;1438269;4581186;18684;93611;469915;11232901;Total number of references to valid blocks. 
system.cpu36.dcache.tags.sampled_refs;118730;445473;3501;21985;21263;1554;Sample count of references to valid blocks. 
system.cpu36.dcache.tags.avg_refs;12.113779;10.283869;5.336761;4.257949;22.100127;7228.379022;Average number of references to valid blocks. 
system.cpu36.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu36.dcache.tags.occ_blocks::cpu36.data;436.522778;633.291652;586.389142;572.198590;613.135707;620.446009;Average occupied blocks per requestor 
system.cpu36.dcache.tags.occ_percent::cpu36.data;0.426292;0.618449;0.572646;0.558788;0.598765;0.605904;Average percentage of cache occupancy 
system.cpu36.dcache.tags.occ_percent::total;0.426292;0.618449;0.572646;0.558788;0.598765;0.605904;Average percentage of cache occupancy 
system.cpu36.dcache.tags.occ_task_id_blocks::1024;586;583;584;560;621;616;Occupied blocks per task id 
system.cpu36.dcache.tags.age_task_id_blocks_1024::3;11;10;10;10;5;5;Occupied blocks per task id 
system.cpu36.dcache.tags.age_task_id_blocks_1024::4;575;573;574;550;610;604;Occupied blocks per task id 
system.cpu36.dcache.tags.occ_task_id_percent::1024;0.572266;0.569336;0.570312;0.546875;0.606445;0.601562;Percentage of cache occupancy per task id 
system.cpu36.dcache.tags.tag_accesses;10064946;25880445;191997;1283800;1269251;63029;Number of tag accesses 
system.cpu36.dcache.tags.data_accesses;10064946;25880445;191997;1283800;1269251;63029;Number of data accesses 
system.cpu36.dcache.ReadReq_hits::cpu36.data;3288559;8800336;64046;436400;426434;21731;number of ReadReq hits 
system.cpu36.dcache.ReadReq_hits::total;3288559;8800336;64046;436400;426434;21731;number of ReadReq hits 
system.cpu36.dcache.WriteReq_hits::cpu36.data;1364159;3241645;23974;160555;157100;7381;number of WriteReq hits 
system.cpu36.dcache.WriteReq_hits::total;1364159;3241645;23974;160555;157100;7381;number of WriteReq hits 
system.cpu36.dcache.LoadLockedReq_hits::cpu36.data;39846;34156;462;2031;3134;183;number of LoadLockedReq hits 
system.cpu36.dcache.LoadLockedReq_hits::total;39846;34156;462;2031;3134;183;number of LoadLockedReq hits 
system.cpu36.dcache.StoreCondReq_hits::cpu36.data;14110;21202;173;1222;1129;62;number of StoreCondReq hits 
system.cpu36.dcache.StoreCondReq_hits::total;14110;21202;173;1222;1129;62;number of StoreCondReq hits 
system.cpu36.dcache.demand_hits::cpu36.data;4652718;12041981;88020;596955;583534;29112;number of demand (read+write) hits 
system.cpu36.dcache.demand_hits::total;4652718;12041981;88020;596955;583534;29112;number of demand (read+write) hits 
system.cpu36.dcache.overall_hits::cpu36.data;4652718;12041981;88020;596955;583534;29112;number of overall hits 
system.cpu36.dcache.overall_hits::total;4652718;12041981;88020;596955;583534;29112;number of overall hits 
system.cpu36.dcache.ReadReq_misses::cpu36.data;203312;529848;4664;26300;29086;1367;number of ReadReq misses 
system.cpu36.dcache.ReadReq_misses::total;203312;529848;4664;26300;29086;1367;number of ReadReq misses 
system.cpu36.dcache.WriteReq_misses::cpu36.data;10103;30250;173;1193;1638;48;number of WriteReq misses 
system.cpu36.dcache.WriteReq_misses::total;10103;30250;173;1193;1638;48;number of WriteReq misses 
system.cpu36.dcache.LoadLockedReq_misses::cpu36.data;2225;1880;35;186;291;12;number of LoadLockedReq misses 
system.cpu36.dcache.LoadLockedReq_misses::total;2225;1880;35;186;291;12;number of LoadLockedReq misses 
system.cpu36.dcache.StoreCondReq_misses::cpu36.data;6452;11640;94;631;739;33;number of StoreCondReq misses 
system.cpu36.dcache.StoreCondReq_misses::total;6452;11640;94;631;739;33;number of StoreCondReq misses 
system.cpu36.dcache.demand_misses::cpu36.data;213415;560098;4837;27493;30724;1415;number of demand (read+write) misses 
system.cpu36.dcache.demand_misses::total;213415;560098;4837;27493;30724;1415;number of demand (read+write) misses 
system.cpu36.dcache.overall_misses::cpu36.data;213415;560098;4837;27493;30724;1415;number of overall misses 
system.cpu36.dcache.overall_misses::total;213415;560098;4837;27493;30724;1415;number of overall misses 
system.cpu36.dcache.ReadReq_miss_latency::cpu36.data;16894544220;40100779302;422509096;2273502127;2502921579;124523869;number of ReadReq miss cycles 
system.cpu36.dcache.ReadReq_miss_latency::total;16894544220;40100779302;422509096;2273502127;2502921579;124523869;number of ReadReq miss cycles 
system.cpu36.dcache.WriteReq_miss_latency::cpu36.data;609700027;1775950114;10846372;72142327;109314357;2944464;number of WriteReq miss cycles 
system.cpu36.dcache.WriteReq_miss_latency::total;609700027;1775950114;10846372;72142327;109314357;2944464;number of WriteReq miss cycles 
system.cpu36.dcache.LoadLockedReq_miss_latency::cpu36.data;183775401;207905149;3380244;17672982;23979568;967747;number of LoadLockedReq miss cycles 
system.cpu36.dcache.LoadLockedReq_miss_latency::total;183775401;207905149;3380244;17672982;23979568;967747;number of LoadLockedReq miss cycles 
system.cpu36.dcache.StoreCondReq_miss_latency::cpu36.data;318437013;604801320;4473938;34003558;38872587;1520983;number of StoreCondReq miss cycles 
system.cpu36.dcache.StoreCondReq_miss_latency::total;318437013;604801320;4473938;34003558;38872587;1520983;number of StoreCondReq miss cycles 
system.cpu36.dcache.StoreCondFailReq_miss_latency::cpu36.data;60568999;26205998;864000;1480000;4528000;432000;number of StoreCondFailReq miss cycles 
system.cpu36.dcache.StoreCondFailReq_miss_latency::total;60568999;26205998;864000;1480000;4528000;432000;number of StoreCondFailReq miss cycles 
system.cpu36.dcache.demand_miss_latency::cpu36.data;17504244247;41876729416;433355468;2345644454;2612235936;127468333;number of demand (read+write) miss cycles 
system.cpu36.dcache.demand_miss_latency::total;17504244247;41876729416;433355468;2345644454;2612235936;127468333;number of demand (read+write) miss cycles 
system.cpu36.dcache.overall_miss_latency::cpu36.data;17504244247;41876729416;433355468;2345644454;2612235936;127468333;number of overall miss cycles 
system.cpu36.dcache.overall_miss_latency::total;17504244247;41876729416;433355468;2345644454;2612235936;127468333;number of overall miss cycles 
system.cpu36.dcache.ReadReq_accesses::cpu36.data;3491871;9330184;68710;462700;455520;23098;number of ReadReq accesses(hits+misses) 
system.cpu36.dcache.ReadReq_accesses::total;3491871;9330184;68710;462700;455520;23098;number of ReadReq accesses(hits+misses) 
system.cpu36.dcache.WriteReq_accesses::cpu36.data;1374262;3271895;24147;161748;158738;7429;number of WriteReq accesses(hits+misses) 
system.cpu36.dcache.WriteReq_accesses::total;1374262;3271895;24147;161748;158738;7429;number of WriteReq accesses(hits+misses) 
system.cpu36.dcache.LoadLockedReq_accesses::cpu36.data;42071;36036;497;2217;3425;195;number of LoadLockedReq accesses(hits+misses) 
system.cpu36.dcache.LoadLockedReq_accesses::total;42071;36036;497;2217;3425;195;number of LoadLockedReq accesses(hits+misses) 
system.cpu36.dcache.StoreCondReq_accesses::cpu36.data;20562;32842;267;1853;1868;95;number of StoreCondReq accesses(hits+misses) 
system.cpu36.dcache.StoreCondReq_accesses::total;20562;32842;267;1853;1868;95;number of StoreCondReq accesses(hits+misses) 
system.cpu36.dcache.demand_accesses::cpu36.data;4866133;12602079;92857;624448;614258;30527;number of demand (read+write) accesses 
system.cpu36.dcache.demand_accesses::total;4866133;12602079;92857;624448;614258;30527;number of demand (read+write) accesses 
system.cpu36.dcache.overall_accesses::cpu36.data;4866133;12602079;92857;624448;614258;30527;number of overall (read+write) accesses 
system.cpu36.dcache.overall_accesses::total;4866133;12602079;92857;624448;614258;30527;number of overall (read+write) accesses 
system.cpu36.dcache.ReadReq_miss_rate::cpu36.data;0.058224;0.056789;0.067879;0.056840;0.063852;0.059183;miss rate for ReadReq accesses 
system.cpu36.dcache.ReadReq_miss_rate::total;0.058224;0.056789;0.067879;0.056840;0.063852;0.059183;miss rate for ReadReq accesses 
system.cpu36.dcache.WriteReq_miss_rate::cpu36.data;0.007352;0.009245;0.007164;0.007376;0.010319;0.006461;miss rate for WriteReq accesses 
system.cpu36.dcache.WriteReq_miss_rate::total;0.007352;0.009245;0.007164;0.007376;0.010319;0.006461;miss rate for WriteReq accesses 
system.cpu36.dcache.LoadLockedReq_miss_rate::cpu36.data;0.052887;0.052170;0.070423;0.083897;0.084964;0.061538;miss rate for LoadLockedReq accesses 
system.cpu36.dcache.LoadLockedReq_miss_rate::total;0.052887;0.052170;0.070423;0.083897;0.084964;0.061538;miss rate for LoadLockedReq accesses 
system.cpu36.dcache.StoreCondReq_miss_rate::cpu36.data;0.313783;0.354424;0.352060;0.340529;0.395610;0.347368;miss rate for StoreCondReq accesses 
system.cpu36.dcache.StoreCondReq_miss_rate::total;0.313783;0.354424;0.352060;0.340529;0.395610;0.347368;miss rate for StoreCondReq accesses 
system.cpu36.dcache.demand_miss_rate::cpu36.data;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;miss rate for demand accesses 
system.cpu36.dcache.demand_miss_rate::total;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;miss rate for demand accesses 
system.cpu36.dcache.overall_miss_rate::cpu36.data;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;miss rate for overall accesses 
system.cpu36.dcache.overall_miss_rate::total;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;miss rate for overall accesses 
system.cpu36.dcache.ReadReq_avg_miss_latency::cpu36.data;83096.640730;75683.553211;90589.428816;86444.947795;86052.450629;91092.808339;average ReadReq miss latency 
system.cpu36.dcache.ReadReq_avg_miss_latency::total;83096.640730;75683.553211;90589.428816;86444.947795;86052.450629;91092.808339;average ReadReq miss latency 
system.cpu36.dcache.WriteReq_avg_miss_latency::cpu36.data;60348.414035;58709.094678;62695.791908;60471.355407;66736.481685;61343;average WriteReq miss latency 
system.cpu36.dcache.WriteReq_avg_miss_latency::total;60348.414035;58709.094678;62695.791908;60471.355407;66736.481685;61343;average WriteReq miss latency 
system.cpu36.dcache.LoadLockedReq_avg_miss_latency::cpu36.data;82595.685843;110587.845213;96578.400000;95016.032258;82404.013746;80645.583333;average LoadLockedReq miss latency 
system.cpu36.dcache.LoadLockedReq_avg_miss_latency::total;82595.685843;110587.845213;96578.400000;95016.032258;82404.013746;80645.583333;average LoadLockedReq miss latency 
system.cpu36.dcache.StoreCondReq_avg_miss_latency::cpu36.data;49354.775728;51958.876289;47595.085106;53888.364501;52601.606225;46090.393939;average StoreCondReq miss latency 
system.cpu36.dcache.StoreCondReq_avg_miss_latency::total;49354.775728;51958.876289;47595.085106;53888.364501;52601.606225;46090.393939;average StoreCondReq miss latency 
system.cpu36.dcache.StoreCondFailReq_avg_miss_latency::cpu36.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu36.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu36.dcache.demand_avg_miss_latency::cpu36.data;82019.746724;74766.789769;89591.785818;85317.879242;85022.651217;90083.627562;average overall miss latency 
system.cpu36.dcache.demand_avg_miss_latency::total;82019.746724;74766.789769;89591.785818;85317.879242;85022.651217;90083.627562;average overall miss latency 
system.cpu36.dcache.overall_avg_miss_latency::cpu36.data;82019.746724;74766.789769;89591.785818;85317.879242;85022.651217;90083.627562;average overall miss latency 
system.cpu36.dcache.overall_avg_miss_latency::total;82019.746724;74766.789769;89591.785818;85317.879242;85022.651217;90083.627562;average overall miss latency 
system.cpu36.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu36.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu36.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu36.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu36.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu36.dcache.writebacks::writebacks;2396;8710;74;406;480;16;number of writebacks 
system.cpu36.dcache.writebacks::total;2396;8710;74;406;480;16;number of writebacks 
system.cpu36.dcache.ReadReq_mshr_misses::cpu36.data;203312;529848;4664;26300;29086;1367;number of ReadReq MSHR misses 
system.cpu36.dcache.ReadReq_mshr_misses::total;203312;529848;4664;26300;29086;1367;number of ReadReq MSHR misses 
system.cpu36.dcache.WriteReq_mshr_misses::cpu36.data;10103;30250;173;1193;1638;48;number of WriteReq MSHR misses 
system.cpu36.dcache.WriteReq_mshr_misses::total;10103;30250;173;1193;1638;48;number of WriteReq MSHR misses 
system.cpu36.dcache.LoadLockedReq_mshr_misses::cpu36.data;2225;1880;35;186;291;12;number of LoadLockedReq MSHR misses 
system.cpu36.dcache.LoadLockedReq_mshr_misses::total;2225;1880;35;186;291;12;number of LoadLockedReq MSHR misses 
system.cpu36.dcache.StoreCondReq_mshr_misses::cpu36.data;6451;11639;93;631;739;33;number of StoreCondReq MSHR misses 
system.cpu36.dcache.StoreCondReq_mshr_misses::total;6451;11639;93;631;739;33;number of StoreCondReq MSHR misses 
system.cpu36.dcache.demand_mshr_misses::cpu36.data;213415;560098;4837;27493;30724;1415;number of demand (read+write) MSHR misses 
system.cpu36.dcache.demand_mshr_misses::total;213415;560098;4837;27493;30724;1415;number of demand (read+write) MSHR misses 
system.cpu36.dcache.overall_mshr_misses::cpu36.data;213415;560098;4837;27493;30724;1415;number of overall MSHR misses 
system.cpu36.dcache.overall_mshr_misses::total;213415;560098;4837;27493;30724;1415;number of overall MSHR misses 
system.cpu36.dcache.ReadReq_mshr_miss_latency::cpu36.data;11542833780;27668398698;303524904;1629364873;1769326421;88936131;number of ReadReq MSHR miss cycles 
system.cpu36.dcache.ReadReq_mshr_miss_latency::total;11542833780;27668398698;303524904;1629364873;1769326421;88936131;number of ReadReq MSHR miss cycles 
system.cpu36.dcache.WriteReq_mshr_miss_latency::cpu36.data;295156973;865693886;5656628;36039673;63132643;1500536;number of WriteReq MSHR miss cycles 
system.cpu36.dcache.WriteReq_mshr_miss_latency::total;295156973;865693886;5656628;36039673;63132643;1500536;number of WriteReq MSHR miss cycles 
system.cpu36.dcache.LoadLockedReq_mshr_miss_latency::cpu36.data;128052599;157334851;2494756;12999018;16818432;668253;number of LoadLockedReq MSHR miss cycles 
system.cpu36.dcache.LoadLockedReq_mshr_miss_latency::total;128052599;157334851;2494756;12999018;16818432;668253;number of LoadLockedReq MSHR miss cycles 
system.cpu36.dcache.StoreCondReq_mshr_miss_latency::cpu36.data;151333987;243067680;2042062;15879442;19512413;748017;number of StoreCondReq MSHR miss cycles 
system.cpu36.dcache.StoreCondReq_mshr_miss_latency::total;151333987;243067680;2042062;15879442;19512413;748017;number of StoreCondReq MSHR miss cycles 
system.cpu36.dcache.StoreCondFailReq_mshr_miss_latency::cpu36.data;44080001;18770002;600000;1040000;3340000;300000;number of StoreCondFailReq MSHR miss cycles 
system.cpu36.dcache.StoreCondFailReq_mshr_miss_latency::total;44080001;18770002;600000;1040000;3340000;300000;number of StoreCondFailReq MSHR miss cycles 
system.cpu36.dcache.demand_mshr_miss_latency::cpu36.data;11837990753;28534092584;309181532;1665404546;1832459064;90436667;number of demand (read+write) MSHR miss cycles 
system.cpu36.dcache.demand_mshr_miss_latency::total;11837990753;28534092584;309181532;1665404546;1832459064;90436667;number of demand (read+write) MSHR miss cycles 
system.cpu36.dcache.overall_mshr_miss_latency::cpu36.data;11837990753;28534092584;309181532;1665404546;1832459064;90436667;number of overall MSHR miss cycles 
system.cpu36.dcache.overall_mshr_miss_latency::total;11837990753;28534092584;309181532;1665404546;1832459064;90436667;number of overall MSHR miss cycles 
system.cpu36.dcache.ReadReq_mshr_uncacheable_latency::cpu36.data;24479000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu36.dcache.ReadReq_mshr_uncacheable_latency::total;24479000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu36.dcache.WriteReq_mshr_uncacheable_latency::cpu36.data;2670484000;4242448000;32380000;238431000;206865000;11472000;number of WriteReq MSHR uncacheable cycles 
system.cpu36.dcache.WriteReq_mshr_uncacheable_latency::total;2670484000;4242448000;32380000;238431000;206865000;11472000;number of WriteReq MSHR uncacheable cycles 
system.cpu36.dcache.overall_mshr_uncacheable_latency::cpu36.data;2694963000;4242448000;32380000;238431000;206865000;11472000;number of overall MSHR uncacheable cycles 
system.cpu36.dcache.overall_mshr_uncacheable_latency::total;2694963000;4242448000;32380000;238431000;206865000;11472000;number of overall MSHR uncacheable cycles 
system.cpu36.dcache.ReadReq_mshr_miss_rate::cpu36.data;0.058224;0.056789;0.067879;0.056840;0.063852;0.059183;mshr miss rate for ReadReq accesses 
system.cpu36.dcache.ReadReq_mshr_miss_rate::total;0.058224;0.056789;0.067879;0.056840;0.063852;0.059183;mshr miss rate for ReadReq accesses 
system.cpu36.dcache.WriteReq_mshr_miss_rate::cpu36.data;0.007352;0.009245;0.007164;0.007376;0.010319;0.006461;mshr miss rate for WriteReq accesses 
system.cpu36.dcache.WriteReq_mshr_miss_rate::total;0.007352;0.009245;0.007164;0.007376;0.010319;0.006461;mshr miss rate for WriteReq accesses 
system.cpu36.dcache.LoadLockedReq_mshr_miss_rate::cpu36.data;0.052887;0.052170;0.070423;0.083897;0.084964;0.061538;mshr miss rate for LoadLockedReq accesses 
system.cpu36.dcache.LoadLockedReq_mshr_miss_rate::total;0.052887;0.052170;0.070423;0.083897;0.084964;0.061538;mshr miss rate for LoadLockedReq accesses 
system.cpu36.dcache.StoreCondReq_mshr_miss_rate::cpu36.data;0.313734;0.354394;0.348315;0.340529;0.395610;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu36.dcache.StoreCondReq_mshr_miss_rate::total;0.313734;0.354394;0.348315;0.340529;0.395610;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu36.dcache.demand_mshr_miss_rate::cpu36.data;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;mshr miss rate for demand accesses 
system.cpu36.dcache.demand_mshr_miss_rate::total;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;mshr miss rate for demand accesses 
system.cpu36.dcache.overall_mshr_miss_rate::cpu36.data;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;mshr miss rate for overall accesses 
system.cpu36.dcache.overall_mshr_miss_rate::total;0.043857;0.044445;0.052091;0.044028;0.050018;0.046352;mshr miss rate for overall accesses 
system.cpu36.dcache.ReadReq_avg_mshr_miss_latency::cpu36.data;56773.991599;52219.502004;65078.238422;61953.036996;60830.860930;65059.349671;average ReadReq mshr miss latency 
system.cpu36.dcache.ReadReq_avg_mshr_miss_latency::total;56773.991599;52219.502004;65078.238422;61953.036996;60830.860930;65059.349671;average ReadReq mshr miss latency 
system.cpu36.dcache.WriteReq_avg_mshr_miss_latency::cpu36.data;29214.785014;28617.979702;32697.271676;30209.281643;38542.517094;31261.166667;average WriteReq mshr miss latency 
system.cpu36.dcache.WriteReq_avg_mshr_miss_latency::total;29214.785014;28617.979702;32697.271676;30209.281643;38542.517094;31261.166667;average WriteReq mshr miss latency 
system.cpu36.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu36.data;57551.729888;83688.750532;71278.742857;69887.193548;57795.298969;55687.750000;average LoadLockedReq mshr miss latency 
system.cpu36.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57551.729888;83688.750532;71278.742857;69887.193548;57795.298969;55687.750000;average LoadLockedReq mshr miss latency 
system.cpu36.dcache.StoreCondReq_avg_mshr_miss_latency::cpu36.data;23458.996590;20883.897242;21957.655914;25165.518225;26403.806495;22667.181818;average StoreCondReq mshr miss latency 
system.cpu36.dcache.StoreCondReq_avg_mshr_miss_latency::total;23458.996590;20883.897242;21957.655914;25165.518225;26403.806495;22667.181818;average StoreCondReq mshr miss latency 
system.cpu36.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu36.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu36.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu36.dcache.demand_avg_mshr_miss_latency::cpu36.data;55469.347295;50944.821413;63920.101716;60575.584549;59642.594193;63912.838869;average overall mshr miss latency 
system.cpu36.dcache.demand_avg_mshr_miss_latency::total;55469.347295;50944.821413;63920.101716;60575.584549;59642.594193;63912.838869;average overall mshr miss latency 
system.cpu36.dcache.overall_avg_mshr_miss_latency::cpu36.data;55469.347295;50944.821413;63920.101716;60575.584549;59642.594193;63912.838869;average overall mshr miss latency 
system.cpu36.dcache.overall_avg_mshr_miss_latency::total;55469.347295;50944.821413;63920.101716;60575.584549;59642.594193;63912.838869;average overall mshr miss latency 
system.cpu36.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu36.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu36.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu36.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu36.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu36.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu36.dcache.overall_avg_mshr_uncacheable_latency::cpu36.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu36.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu36.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu37.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu37.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu37.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu37.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu37.dtb.read_hits;2915777;9217266;67382;471015;706908;22527;DTB read hits 
system.cpu37.dtb.read_misses;0;0;0;0;698;0;DTB read misses 
system.cpu37.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu37.dtb.read_accesses;0;0;0;0;197098;0;DTB read accesses 
system.cpu37.dtb.write_hits;1253602;3282603;24564;167157;253433;7652;DTB write hits 
system.cpu37.dtb.write_misses;0;0;0;0;6280;0;DTB write misses 
system.cpu37.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu37.dtb.write_accesses;0;0;0;0;66478;0;DTB write accesses 
system.cpu37.dtb.data_hits;4169379;12499869;91946;638172;960341;30179;DTB hits 
system.cpu37.dtb.data_misses;0;0;0;0;6978;0;DTB misses 
system.cpu37.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu37.dtb.data_accesses;0;0;0;0;263576;0;DTB accesses 
system.cpu37.itb.fetch_hits;1247874;2180634;15556;112261;783403;5398;ITB hits 
system.cpu37.itb.fetch_misses;0;0;0;0;7;0;ITB misses 
system.cpu37.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu37.itb.fetch_accesses;1247874;2180634;15556;112261;783410;5398;ITB accesses 
system.cpu37.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu37.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu37.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu37.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu37.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu37.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu37.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu37.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu37.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu37.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu37.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu37.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu37.numCycles;644632485;1014355496;7031233;49902348;44531390;2441259;number of cpu cycles simulated 
system.cpu37.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu37.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu37.committedInsts;12977557;43798660;326285;2222396;2982807;101214;Number of instructions committed 
system.cpu37.committedOps;12977557;43798660;326285;2222396;2982807;101214;Number of ops (including micro ops) committed 
system.cpu37.num_int_alu_accesses;12502832;42746621;318418;2168635;2909728;98629;Number of integer alu accesses 
system.cpu37.num_fp_alu_accesses;1746;2010;134;0;2706;0;Number of float alu accesses 
system.cpu37.num_func_calls;505823;1619416;12244;81608;78445;3642;number of times a function call or return occured 
system.cpu37.num_conditional_control_insts;1253953;4439432;31293;229247;341289;11714;number of instructions that are conditional controls 
system.cpu37.num_int_insts;12502832;42746621;318418;2168635;2909728;98629;number of integer instructions 
system.cpu37.num_fp_insts;1746;2010;134;0;2706;0;number of float instructions 
system.cpu37.num_int_register_reads;16978716;59456544;444323;3009661;3967964;135005;number of times the integer registers were read 
system.cpu37.num_int_register_writes;9880131;34421064;257941;1742159;2279967;78074;number of times the integer registers were written 
system.cpu37.num_fp_register_reads;890;990;66;0;1347;0;number of times the floating registers were read 
system.cpu37.num_fp_register_writes;896;1020;68;0;1380;0;number of times the floating registers were written 
system.cpu37.num_mem_refs;4175588;12510583;92036;638750;968881;30205;number of memory refs 
system.cpu37.num_load_insts;2915911;9217416;67392;471015;708494;22527;Number of load instructions 
system.cpu37.num_store_insts;1259677;3293167;24644;167735;260387;7678;Number of store instructions 
system.cpu37.num_idle_cycles;608919647.159913;897069058.401139;6147451.912026;43915878.735481;36144383.025065;2170547.557996;Number of idle cycles 
system.cpu37.num_busy_cycles;35712837.840087;117286437.598861;883781.087974;5986469.264519;8387006.974935;270711.442004;Number of busy cycles 
system.cpu37.not_idle_fraction;0.055400;0.115627;0.125694;0.119964;0.188339;0.110890;Percentage of non-idle cycles 
system.cpu37.idle_fraction;0.944600;0.884373;0.874306;0.880036;0.811661;0.889110;Percentage of idle cycles 
system.cpu37.Branches;2024765;6746329;48778;345822;454506;17030;Number of branches fetched 
system.cpu37.op_class::No_OpClass;54316;103625;718;5189;24047;244;Class of executed instruction 
system.cpu37.op_class::IntAlu;8232551;30194491;226340;1527909;1876232;68346;Class of executed instruction 
system.cpu37.op_class::IntMult;48790;180571;1355;9051;8452;392;Class of executed instruction 
system.cpu37.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::FloatAdd;88;60;4;0;93;0;Class of executed instruction 
system.cpu37.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::FloatCvt;0;0;0;0;5;0;Class of executed instruction 
system.cpu37.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::MemRead;2957327;9284841;67920;474922;713273;22716;Class of executed instruction 
system.cpu37.op_class::MemWrite;1259690;3293198;24646;167735;260444;7678;Class of executed instruction 
system.cpu37.op_class::IprAccess;424787;741874;5302;37590;107239;1838;Class of executed instruction 
system.cpu37.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu37.op_class::total;12977557;43798660;326285;2222396;2989785;101214;Class of executed instruction 
system.cpu37.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu37.kern.inst.quiesce;9433;10459;74;565;496;26;number of quiesce instructions executed 
system.cpu37.kern.inst.hwrei;104478;182958;1300;9133;15863;452;number of hwrei instructions executed 
system.cpu37.kern.ipl_count::0;23780;42014;297;2113;2093;101;number of times we switched to this ipl 
system.cpu37.kern.ipl_count::22;5908;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu37.kern.ipl_count::30;87;87;2;67;89;1;number of times we switched to this ipl 
system.cpu37.kern.ipl_count::31;62843;109339;783;5406;5183;274;number of times we switched to this ipl 
system.cpu37.kern.ipl_count::total;92618;161827;1154;8097;7821;401;number of times we switched to this ipl 
system.cpu37.kern.ipl_good::0;23780;42014;297;2113;2093;101;number of times we switched to this ipl from a different ipl 
system.cpu37.kern.ipl_good::22;5908;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu37.kern.ipl_good::30;87;87;2;67;89;1;number of times we switched to this ipl from a different ipl 
system.cpu37.kern.ipl_good::31;23693;41927;295;2046;2008;100;number of times we switched to this ipl from a different ipl 
system.cpu37.kern.ipl_good::total;53468;94415;666;4737;4646;227;number of times we switched to this ipl from a different ipl 
system.cpu37.kern.ipl_ticks::0;5574827540000;9771380920000;67512640000;480284460000;417867530000;23476600000;number of cycles we spent at this ipl 
system.cpu37.kern.ipl_ticks::22;19404140000;33871370000;237320000;1680000000;1519930000;81660000;number of cycles we spent at this ipl 
system.cpu37.kern.ipl_ticks::30;867830000;858730000;20190000;667840000;829840000;10330000;number of cycles we spent at this ipl 
system.cpu37.kern.ipl_ticks::31;851225060000;337443940000;2542180000;16391180000;25096600000;844000000;number of cycles we spent at this ipl 
system.cpu37.kern.ipl_ticks::total;6446324570000;10143554960000;70312330000;499023480000;445313900000;24412590000;number of cycles we spent at this ipl 
system.cpu37.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu37.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu37.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu37.kern.ipl_used::31;0.377019;0.383459;0.376756;0.378468;0.387420;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu37.kern.ipl_used::total;0.577296;0.583432;0.577123;0.585031;0.594042;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu37.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu37.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu37.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu37.kern.callpal::swpctx;26;30;2;;41;;number of callpals executed 
system.cpu37.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu37.kern.callpal::swpipl;80627;140879;1006;6941;6666;349;number of callpals executed 
system.cpu37.kern.callpal::rdps;11818;21101;144;1036;916;51;number of callpals executed 
system.cpu37.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu37.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu37.kern.callpal::rti;5995;10474;74;578;611;26;number of callpals executed 
system.cpu37.kern.callpal::rdunique;1;;;;43;;number of callpals executed 
system.cpu37.kern.callpal::total;98481;172484;1226;8555;8334;426;number of callpals executed 
system.cpu37.kern.mode_switch::kernel;6023;10504;76;578;652;26;number of protection mode switches 
system.cpu37.kern.mode_switch::user;0;0;0;0;90;0;number of protection mode switches 
system.cpu37.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu37.kern.mode_switch_good::kernel;0;0;0;0;0.138037;0;fraction of useful protection mode switches 
system.cpu37.kern.mode_switch_good::user;nan;nan;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu37.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu37.kern.mode_switch_good::total;0;0;0;0;0.242588;0;fraction of useful protection mode switches 
system.cpu37.kern.mode_ticks::kernel;0;0;0;0;17466582000000;0;number of ticks spent at the given mode 
system.cpu37.kern.mode_ticks::user;0;0;0;0;19831180000;0;number of ticks spent at the given mode 
system.cpu37.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu37.kern.swap_context;27;30;2;0;41;0;number of times the context was actually changed 
system.cpu37.icache.tags.replacements;19496;79602;644;4022;6920;154;number of replacements 
system.cpu37.icache.tags.tagsinuse;386.101325;447.883156;451;451;474.533323;503;Cycle average of tags in use 
system.cpu37.icache.tags.total_refs;6180916;28717059;2856674;792561;15744555;8012769;Total number of references to valid blocks. 
system.cpu37.icache.tags.sampled_refs;19496;79602;644;4022;6920;657;Sample count of references to valid blocks. 
system.cpu37.icache.tags.avg_refs;317.035084;360.758009;4435.829193;197.056440;2275.224711;12195.995434;Average number of references to valid blocks. 
system.cpu37.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu37.icache.tags.occ_blocks::cpu37.inst;386.101325;447.883156;451;451;474.533323;503;Average occupied blocks per requestor 
system.cpu37.icache.tags.occ_percent::cpu37.inst;0.754104;0.874772;0.880859;0.880859;0.926823;0.982422;Average percentage of cache occupancy 
system.cpu37.icache.tags.occ_percent::total;0.754104;0.874772;0.880859;0.880859;0.926823;0.982422;Average percentage of cache occupancy 
system.cpu37.icache.tags.occ_task_id_blocks::1024;441;451;451;451;503;503;Occupied blocks per task id 
system.cpu37.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu37.icache.tags.age_task_id_blocks_1024::3;14;13;12;12;5;12;Occupied blocks per task id 
system.cpu37.icache.tags.age_task_id_blocks_1024::4;425;436;437;437;489;489;Occupied blocks per task id 
system.cpu37.icache.tags.occ_task_id_percent::1024;0.861328;0.880859;0.880859;0.880859;0.982422;0.982422;Percentage of cache occupancy per task id 
system.cpu37.icache.tags.tag_accesses;25975058;87676932;653214;4448814;5986542;202582;Number of tag accesses 
system.cpu37.icache.tags.data_accesses;25975058;87676932;653214;4448814;5986542;202582;Number of data accesses 
system.cpu37.icache.ReadReq_hits::cpu37.inst;12957613;43719048;325641;2218374;2982813;101060;number of ReadReq hits 
system.cpu37.icache.ReadReq_hits::total;12957613;43719048;325641;2218374;2982813;101060;number of ReadReq hits 
system.cpu37.icache.demand_hits::cpu37.inst;12957613;43719048;325641;2218374;2982813;101060;number of demand (read+write) hits 
system.cpu37.icache.demand_hits::total;12957613;43719048;325641;2218374;2982813;101060;number of demand (read+write) hits 
system.cpu37.icache.overall_hits::cpu37.inst;12957613;43719048;325641;2218374;2982813;101060;number of overall hits 
system.cpu37.icache.overall_hits::total;12957613;43719048;325641;2218374;2982813;101060;number of overall hits 
system.cpu37.icache.ReadReq_misses::cpu37.inst;19944;79612;644;4022;6972;154;number of ReadReq misses 
system.cpu37.icache.ReadReq_misses::total;19944;79612;644;4022;6972;154;number of ReadReq misses 
system.cpu37.icache.demand_misses::cpu37.inst;19944;79612;644;4022;6972;154;number of demand (read+write) misses 
system.cpu37.icache.demand_misses::total;19944;79612;644;4022;6972;154;number of demand (read+write) misses 
system.cpu37.icache.overall_misses::cpu37.inst;19944;79612;644;4022;6972;154;number of overall misses 
system.cpu37.icache.overall_misses::total;19944;79612;644;4022;6972;154;number of overall misses 
system.cpu37.icache.ReadReq_miss_latency::cpu37.inst;2157262250;8283749250;68881250;437645500;765119999;16505750;number of ReadReq miss cycles 
system.cpu37.icache.ReadReq_miss_latency::total;2157262250;8283749250;68881250;437645500;765119999;16505750;number of ReadReq miss cycles 
system.cpu37.icache.demand_miss_latency::cpu37.inst;2157262250;8283749250;68881250;437645500;765119999;16505750;number of demand (read+write) miss cycles 
system.cpu37.icache.demand_miss_latency::total;2157262250;8283749250;68881250;437645500;765119999;16505750;number of demand (read+write) miss cycles 
system.cpu37.icache.overall_miss_latency::cpu37.inst;2157262250;8283749250;68881250;437645500;765119999;16505750;number of overall miss cycles 
system.cpu37.icache.overall_miss_latency::total;2157262250;8283749250;68881250;437645500;765119999;16505750;number of overall miss cycles 
system.cpu37.icache.ReadReq_accesses::cpu37.inst;12977557;43798660;326285;2222396;2989785;101214;number of ReadReq accesses(hits+misses) 
system.cpu37.icache.ReadReq_accesses::total;12977557;43798660;326285;2222396;2989785;101214;number of ReadReq accesses(hits+misses) 
system.cpu37.icache.demand_accesses::cpu37.inst;12977557;43798660;326285;2222396;2989785;101214;number of demand (read+write) accesses 
system.cpu37.icache.demand_accesses::total;12977557;43798660;326285;2222396;2989785;101214;number of demand (read+write) accesses 
system.cpu37.icache.overall_accesses::cpu37.inst;12977557;43798660;326285;2222396;2989785;101214;number of overall (read+write) accesses 
system.cpu37.icache.overall_accesses::total;12977557;43798660;326285;2222396;2989785;101214;number of overall (read+write) accesses 
system.cpu37.icache.ReadReq_miss_rate::cpu37.inst;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;miss rate for ReadReq accesses 
system.cpu37.icache.ReadReq_miss_rate::total;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;miss rate for ReadReq accesses 
system.cpu37.icache.demand_miss_rate::cpu37.inst;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;miss rate for demand accesses 
system.cpu37.icache.demand_miss_rate::total;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;miss rate for demand accesses 
system.cpu37.icache.overall_miss_rate::cpu37.inst;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;miss rate for overall accesses 
system.cpu37.icache.overall_miss_rate::total;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;miss rate for overall accesses 
system.cpu37.icache.ReadReq_avg_miss_latency::cpu37.inst;108165.977236;104051.515475;106958.462733;108812.904028;109741.824297;107180.194805;average ReadReq miss latency 
system.cpu37.icache.ReadReq_avg_miss_latency::total;108165.977236;104051.515475;106958.462733;108812.904028;109741.824297;107180.194805;average ReadReq miss latency 
system.cpu37.icache.demand_avg_miss_latency::cpu37.inst;108165.977236;104051.515475;106958.462733;108812.904028;109741.824297;107180.194805;average overall miss latency 
system.cpu37.icache.demand_avg_miss_latency::total;108165.977236;104051.515475;106958.462733;108812.904028;109741.824297;107180.194805;average overall miss latency 
system.cpu37.icache.overall_avg_miss_latency::cpu37.inst;108165.977236;104051.515475;106958.462733;108812.904028;109741.824297;107180.194805;average overall miss latency 
system.cpu37.icache.overall_avg_miss_latency::total;108165.977236;104051.515475;106958.462733;108812.904028;109741.824297;107180.194805;average overall miss latency 
system.cpu37.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu37.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu37.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu37.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu37.icache.ReadReq_mshr_misses::cpu37.inst;19944;79612;644;4022;6972;154;number of ReadReq MSHR misses 
system.cpu37.icache.ReadReq_mshr_misses::total;19944;79612;644;4022;6972;154;number of ReadReq MSHR misses 
system.cpu37.icache.demand_mshr_misses::cpu37.inst;19944;79612;644;4022;6972;154;number of demand (read+write) MSHR misses 
system.cpu37.icache.demand_mshr_misses::total;19944;79612;644;4022;6972;154;number of demand (read+write) MSHR misses 
system.cpu37.icache.overall_mshr_misses::cpu37.inst;19944;79612;644;4022;6972;154;number of overall MSHR misses 
system.cpu37.icache.overall_mshr_misses::total;19944;79612;644;4022;6972;154;number of overall MSHR misses 
system.cpu37.icache.ReadReq_mshr_miss_latency::cpu37.inst;1623054750;6228162750;52299750;333236500;583031001;12496250;number of ReadReq MSHR miss cycles 
system.cpu37.icache.ReadReq_mshr_miss_latency::total;1623054750;6228162750;52299750;333236500;583031001;12496250;number of ReadReq MSHR miss cycles 
system.cpu37.icache.demand_mshr_miss_latency::cpu37.inst;1623054750;6228162750;52299750;333236500;583031001;12496250;number of demand (read+write) MSHR miss cycles 
system.cpu37.icache.demand_mshr_miss_latency::total;1623054750;6228162750;52299750;333236500;583031001;12496250;number of demand (read+write) MSHR miss cycles 
system.cpu37.icache.overall_mshr_miss_latency::cpu37.inst;1623054750;6228162750;52299750;333236500;583031001;12496250;number of overall MSHR miss cycles 
system.cpu37.icache.overall_mshr_miss_latency::total;1623054750;6228162750;52299750;333236500;583031001;12496250;number of overall MSHR miss cycles 
system.cpu37.icache.ReadReq_mshr_miss_rate::cpu37.inst;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;mshr miss rate for ReadReq accesses 
system.cpu37.icache.ReadReq_mshr_miss_rate::total;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;mshr miss rate for ReadReq accesses 
system.cpu37.icache.demand_mshr_miss_rate::cpu37.inst;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;mshr miss rate for demand accesses 
system.cpu37.icache.demand_mshr_miss_rate::total;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;mshr miss rate for demand accesses 
system.cpu37.icache.overall_mshr_miss_rate::cpu37.inst;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;mshr miss rate for overall accesses 
system.cpu37.icache.overall_mshr_miss_rate::total;0.001537;0.001818;0.001974;0.001810;0.002332;0.001522;mshr miss rate for overall accesses 
system.cpu37.icache.ReadReq_avg_mshr_miss_latency::cpu37.inst;81380.603189;78231.456941;81210.791925;82853.431129;83624.641566;81144.480519;average ReadReq mshr miss latency 
system.cpu37.icache.ReadReq_avg_mshr_miss_latency::total;81380.603189;78231.456941;81210.791925;82853.431129;83624.641566;81144.480519;average ReadReq mshr miss latency 
system.cpu37.icache.demand_avg_mshr_miss_latency::cpu37.inst;81380.603189;78231.456941;81210.791925;82853.431129;83624.641566;81144.480519;average overall mshr miss latency 
system.cpu37.icache.demand_avg_mshr_miss_latency::total;81380.603189;78231.456941;81210.791925;82853.431129;83624.641566;81144.480519;average overall mshr miss latency 
system.cpu37.icache.overall_avg_mshr_miss_latency::cpu37.inst;81380.603189;78231.456941;81210.791925;82853.431129;83624.641566;81144.480519;average overall mshr miss latency 
system.cpu37.icache.overall_avg_mshr_miss_latency::total;81380.603189;78231.456941;81210.791925;82853.431129;83624.641566;81144.480519;average overall mshr miss latency 
system.cpu37.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu37.dcache.tags.replacements;68934;433193;3499;22364;34602;948;number of replacements 
system.cpu37.dcache.tags.tagsinuse;434.108207;636.694723;594.890004;581.191147;694.634684;710.911608;Cycle average of tags in use 
system.cpu37.dcache.tags.total_refs;1456849;6098807;115341;132167;9588268;188361;Total number of references to valid blocks. 
system.cpu37.dcache.tags.sampled_refs;68934;433193;3499;22364;34602;1650;Sample count of references to valid blocks. 
system.cpu37.dcache.tags.avg_refs;21.133969;14.078729;32.963990;5.909810;277.101555;114.158182;Average number of references to valid blocks. 
system.cpu37.dcache.tags.warmup_cycle;0;0;0;0;17406484650000;0;Cycle when the warmup percentage was hit. 
system.cpu37.dcache.tags.occ_blocks::cpu37.data;434.108207;636.694723;594.890004;581.191147;694.634684;710.911608;Average occupied blocks per requestor 
system.cpu37.dcache.tags.occ_percent::cpu37.data;0.423934;0.621772;0.580947;0.567569;0.678354;0.694250;Average percentage of cache occupancy 
system.cpu37.dcache.tags.occ_percent::total;0.423934;0.621772;0.580947;0.567569;0.678354;0.694250;Average percentage of cache occupancy 
system.cpu37.dcache.tags.occ_task_id_blocks::1024;589;593;593;567;709;702;Occupied blocks per task id 
system.cpu37.dcache.tags.age_task_id_blocks_1024::3;10;13;9;9;9;11;Occupied blocks per task id 
system.cpu37.dcache.tags.age_task_id_blocks_1024::4;579;580;584;558;694;691;Occupied blocks per task id 
system.cpu37.dcache.tags.occ_task_id_percent::1024;0.575195;0.579102;0.579102;0.553711;0.692383;0.685547;Percentage of cache occupancy per task id 
system.cpu37.dcache.tags.tag_accesses;8437769;25500655;187924;1301973;1964457;61523;Number of tag accesses 
system.cpu37.dcache.tags.data_accesses;8437769;25500655;187924;1301973;1964457;61523;Number of data accesses 
system.cpu37.dcache.ReadReq_hits::cpu37.data;2725728;8663012;62776;441506;666230;20893;number of ReadReq hits 
system.cpu37.dcache.ReadReq_hits::total;2725728;8663012;62776;441506;666230;20893;number of ReadReq hits 
system.cpu37.dcache.WriteReq_hits::cpu37.data;1197158;3206597;23971;163021;237773;7365;number of WriteReq hits 
system.cpu37.dcache.WriteReq_hits::total;1197158;3206597;23971;163021;237773;7365;number of WriteReq hits 
system.cpu37.dcache.LoadLockedReq_hits::cpu37.data;40393;34091;324;2153;3932;199;number of LoadLockedReq hits 
system.cpu37.dcache.LoadLockedReq_hits::total;40393;34091;324;2153;3932;199;number of LoadLockedReq hits 
system.cpu37.dcache.StoreCondReq_hits::cpu37.data;14098;21239;175;1219;1411;62;number of StoreCondReq hits 
system.cpu37.dcache.StoreCondReq_hits::total;14098;21239;175;1219;1411;62;number of StoreCondReq hits 
system.cpu37.dcache.demand_hits::cpu37.data;3922886;11869609;86747;604527;904003;28258;number of demand (read+write) hits 
system.cpu37.dcache.demand_hits::total;3922886;11869609;86747;604527;904003;28258;number of demand (read+write) hits 
system.cpu37.dcache.overall_hits::cpu37.data;3922886;11869609;86747;604527;904003;28258;number of overall hits 
system.cpu37.dcache.overall_hits::total;3922886;11869609;86747;604527;904003;28258;number of overall hits 
system.cpu37.dcache.ReadReq_misses::cpu37.data;147660;518488;4260;27175;37002;1423;number of ReadReq misses 
system.cpu37.dcache.ReadReq_misses::total;147660;518488;4260;27175;37002;1423;number of ReadReq misses 
system.cpu37.dcache.WriteReq_misses::cpu37.data;9743;30040;175;1247;10701;53;number of WriteReq misses 
system.cpu37.dcache.WriteReq_misses::total;9743;30040;175;1247;10701;53;number of WriteReq misses 
system.cpu37.dcache.LoadLockedReq_misses::cpu37.data;2019;1825;32;181;632;12;number of LoadLockedReq misses 
system.cpu37.dcache.LoadLockedReq_misses::total;2019;1825;32;181;632;12;number of LoadLockedReq misses 
system.cpu37.dcache.StoreCondReq_misses::cpu37.data;6475;11564;81;652;1145;29;number of StoreCondReq misses 
system.cpu37.dcache.StoreCondReq_misses::total;6475;11564;81;652;1145;29;number of StoreCondReq misses 
system.cpu37.dcache.demand_misses::cpu37.data;157403;548528;4435;28422;47703;1476;number of demand (read+write) misses 
system.cpu37.dcache.demand_misses::total;157403;548528;4435;28422;47703;1476;number of demand (read+write) misses 
system.cpu37.dcache.overall_misses::cpu37.data;157403;548528;4435;28422;47703;1476;number of overall misses 
system.cpu37.dcache.overall_misses::total;157403;548528;4435;28422;47703;1476;number of overall misses 
system.cpu37.dcache.ReadReq_miss_latency::cpu37.data;10827634728;39601287414;389253221;2274374371;3400562523;119276941;number of ReadReq miss cycles 
system.cpu37.dcache.ReadReq_miss_latency::total;10827634728;39601287414;389253221;2274374371;3400562523;119276941;number of ReadReq miss cycles 
system.cpu37.dcache.WriteReq_miss_latency::cpu37.data;559525028;1761115647;10704367;73713064;1123960194;3566213;number of WriteReq miss cycles 
system.cpu37.dcache.WriteReq_miss_latency::total;559525028;1761115647;10704367;73713064;1123960194;3566213;number of WriteReq miss cycles 
system.cpu37.dcache.LoadLockedReq_miss_latency::cpu37.data;153867112;205286693;3286483;15876446;46856008;957249;number of LoadLockedReq miss cycles 
system.cpu37.dcache.LoadLockedReq_miss_latency::total;153867112;205286693;3286483;15876446;46856008;957249;number of LoadLockedReq miss cycles 
system.cpu37.dcache.StoreCondReq_miss_latency::cpu37.data;319151023;601039350;4369938;34914549;60636570;1520983;number of StoreCondReq miss cycles 
system.cpu37.dcache.StoreCondReq_miss_latency::total;319151023;601039350;4369938;34914549;60636570;1520983;number of StoreCondReq miss cycles 
system.cpu37.dcache.StoreCondFailReq_miss_latency::cpu37.data;62872999;25572000;144000;1728000;8508000;144000;number of StoreCondFailReq miss cycles 
system.cpu37.dcache.StoreCondFailReq_miss_latency::total;62872999;25572000;144000;1728000;8508000;144000;number of StoreCondFailReq miss cycles 
system.cpu37.dcache.demand_miss_latency::cpu37.data;11387159756;41362403061;399957588;2348087435;4524522717;122843154;number of demand (read+write) miss cycles 
system.cpu37.dcache.demand_miss_latency::total;11387159756;41362403061;399957588;2348087435;4524522717;122843154;number of demand (read+write) miss cycles 
system.cpu37.dcache.overall_miss_latency::cpu37.data;11387159756;41362403061;399957588;2348087435;4524522717;122843154;number of overall miss cycles 
system.cpu37.dcache.overall_miss_latency::total;11387159756;41362403061;399957588;2348087435;4524522717;122843154;number of overall miss cycles 
system.cpu37.dcache.ReadReq_accesses::cpu37.data;2873388;9181500;67036;468681;703232;22316;number of ReadReq accesses(hits+misses) 
system.cpu37.dcache.ReadReq_accesses::total;2873388;9181500;67036;468681;703232;22316;number of ReadReq accesses(hits+misses) 
system.cpu37.dcache.WriteReq_accesses::cpu37.data;1206901;3236637;24146;164268;248474;7418;number of WriteReq accesses(hits+misses) 
system.cpu37.dcache.WriteReq_accesses::total;1206901;3236637;24146;164268;248474;7418;number of WriteReq accesses(hits+misses) 
system.cpu37.dcache.LoadLockedReq_accesses::cpu37.data;42412;35916;356;2334;4564;211;number of LoadLockedReq accesses(hits+misses) 
system.cpu37.dcache.LoadLockedReq_accesses::total;42412;35916;356;2334;4564;211;number of LoadLockedReq accesses(hits+misses) 
system.cpu37.dcache.StoreCondReq_accesses::cpu37.data;20573;32803;256;1871;2556;91;number of StoreCondReq accesses(hits+misses) 
system.cpu37.dcache.StoreCondReq_accesses::total;20573;32803;256;1871;2556;91;number of StoreCondReq accesses(hits+misses) 
system.cpu37.dcache.demand_accesses::cpu37.data;4080289;12418137;91182;632949;951706;29734;number of demand (read+write) accesses 
system.cpu37.dcache.demand_accesses::total;4080289;12418137;91182;632949;951706;29734;number of demand (read+write) accesses 
system.cpu37.dcache.overall_accesses::cpu37.data;4080289;12418137;91182;632949;951706;29734;number of overall (read+write) accesses 
system.cpu37.dcache.overall_accesses::total;4080289;12418137;91182;632949;951706;29734;number of overall (read+write) accesses 
system.cpu37.dcache.ReadReq_miss_rate::cpu37.data;0.051389;0.056471;0.063548;0.057982;0.052617;0.063766;miss rate for ReadReq accesses 
system.cpu37.dcache.ReadReq_miss_rate::total;0.051389;0.056471;0.063548;0.057982;0.052617;0.063766;miss rate for ReadReq accesses 
system.cpu37.dcache.WriteReq_miss_rate::cpu37.data;0.008073;0.009281;0.007248;0.007591;0.043067;0.007145;miss rate for WriteReq accesses 
system.cpu37.dcache.WriteReq_miss_rate::total;0.008073;0.009281;0.007248;0.007591;0.043067;0.007145;miss rate for WriteReq accesses 
system.cpu37.dcache.LoadLockedReq_miss_rate::cpu37.data;0.047604;0.050813;0.089888;0.077549;0.138475;0.056872;miss rate for LoadLockedReq accesses 
system.cpu37.dcache.LoadLockedReq_miss_rate::total;0.047604;0.050813;0.089888;0.077549;0.138475;0.056872;miss rate for LoadLockedReq accesses 
system.cpu37.dcache.StoreCondReq_miss_rate::cpu37.data;0.314733;0.352529;0.316406;0.348477;0.447966;0.318681;miss rate for StoreCondReq accesses 
system.cpu37.dcache.StoreCondReq_miss_rate::total;0.314733;0.352529;0.316406;0.348477;0.447966;0.318681;miss rate for StoreCondReq accesses 
system.cpu37.dcache.demand_miss_rate::cpu37.data;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;miss rate for demand accesses 
system.cpu37.dcache.demand_miss_rate::total;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;miss rate for demand accesses 
system.cpu37.dcache.overall_miss_rate::cpu37.data;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;miss rate for overall accesses 
system.cpu37.dcache.overall_miss_rate::total;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;miss rate for overall accesses 
system.cpu37.dcache.ReadReq_avg_miss_latency::cpu37.data;73328.150670;76378.406856;91373.995540;83693.629108;91902.127534;83820.759663;average ReadReq miss latency 
system.cpu37.dcache.ReadReq_avg_miss_latency::total;73328.150670;76378.406856;91373.995540;83693.629108;91902.127534;83820.759663;average ReadReq miss latency 
system.cpu37.dcache.WriteReq_avg_miss_latency::cpu37.data;57428.413014;58625.687317;61167.811429;59112.320770;105033.192599;67287.037736;average WriteReq miss latency 
system.cpu37.dcache.WriteReq_avg_miss_latency::total;57428.413014;58625.687317;61167.811429;59112.320770;105033.192599;67287.037736;average WriteReq miss latency 
system.cpu37.dcache.LoadLockedReq_avg_miss_latency::cpu37.data;76209.565131;112485.859178;102702.593750;87715.171271;74139.253165;79770.750000;average LoadLockedReq miss latency 
system.cpu37.dcache.LoadLockedReq_avg_miss_latency::total;76209.565131;112485.859178;102702.593750;87715.171271;74139.253165;79770.750000;average LoadLockedReq miss latency 
system.cpu37.dcache.StoreCondReq_avg_miss_latency::cpu37.data;49289.733282;51975.038914;53949.851852;53549.921779;52957.703057;52447.689655;average StoreCondReq miss latency 
system.cpu37.dcache.StoreCondReq_avg_miss_latency::total;49289.733282;51975.038914;53949.851852;53549.921779;52957.703057;52447.689655;average StoreCondReq miss latency 
system.cpu37.dcache.StoreCondFailReq_avg_miss_latency::cpu37.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu37.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu37.dcache.demand_avg_miss_latency::cpu37.data;72343.981728;75406.183569;90182.094250;82615.137394;94847.760455;83227.069106;average overall miss latency 
system.cpu37.dcache.demand_avg_miss_latency::total;72343.981728;75406.183569;90182.094250;82615.137394;94847.760455;83227.069106;average overall miss latency 
system.cpu37.dcache.overall_avg_miss_latency::cpu37.data;72343.981728;75406.183569;90182.094250;82615.137394;94847.760455;83227.069106;average overall miss latency 
system.cpu37.dcache.overall_avg_miss_latency::total;72343.981728;75406.183569;90182.094250;82615.137394;94847.760455;83227.069106;average overall miss latency 
system.cpu37.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu37.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu37.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu37.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu37.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu37.dcache.writebacks::writebacks;1487;8525;72;408;8348;14;number of writebacks 
system.cpu37.dcache.writebacks::total;1487;8525;72;408;8348;14;number of writebacks 
system.cpu37.dcache.ReadReq_mshr_misses::cpu37.data;147660;518488;4260;27175;37002;1423;number of ReadReq MSHR misses 
system.cpu37.dcache.ReadReq_mshr_misses::total;147660;518488;4260;27175;37002;1423;number of ReadReq MSHR misses 
system.cpu37.dcache.WriteReq_mshr_misses::cpu37.data;9743;30040;175;1247;10701;53;number of WriteReq MSHR misses 
system.cpu37.dcache.WriteReq_mshr_misses::total;9743;30040;175;1247;10701;53;number of WriteReq MSHR misses 
system.cpu37.dcache.LoadLockedReq_mshr_misses::cpu37.data;2019;1825;32;181;632;12;number of LoadLockedReq MSHR misses 
system.cpu37.dcache.LoadLockedReq_mshr_misses::total;2019;1825;32;181;632;12;number of LoadLockedReq MSHR misses 
system.cpu37.dcache.StoreCondReq_mshr_misses::cpu37.data;6475;11562;81;651;1143;29;number of StoreCondReq MSHR misses 
system.cpu37.dcache.StoreCondReq_mshr_misses::total;6475;11562;81;651;1143;29;number of StoreCondReq MSHR misses 
system.cpu37.dcache.demand_mshr_misses::cpu37.data;157403;548528;4435;28422;47703;1476;number of demand (read+write) MSHR misses 
system.cpu37.dcache.demand_mshr_misses::total;157403;548528;4435;28422;47703;1476;number of demand (read+write) MSHR misses 
system.cpu37.dcache.overall_mshr_misses::cpu37.data;157403;548528;4435;28422;47703;1476;number of overall MSHR misses 
system.cpu37.dcache.overall_mshr_misses::total;157403;548528;4435;28422;47703;1476;number of overall MSHR misses 
system.cpu37.dcache.ReadReq_mshr_miss_latency::cpu37.data;6966919272;27389669586;282160779;1616647629;2453910477;82545059;number of ReadReq MSHR miss cycles 
system.cpu37.dcache.ReadReq_mshr_miss_latency::total;6966919272;27389669586;282160779;1616647629;2453910477;82545059;number of ReadReq MSHR miss cycles 
system.cpu37.dcache.WriteReq_mshr_miss_latency::cpu37.data;255056972;855108353;5436633;36304936;838105806;1980787;number of WriteReq MSHR miss cycles 
system.cpu37.dcache.WriteReq_mshr_miss_latency::total;255056972;855108353;5436633;36304936;838105806;1980787;number of WriteReq MSHR miss cycles 
system.cpu37.dcache.LoadLockedReq_mshr_miss_latency::cpu37.data;101439888;157522307;2483517;11403554;32010992;671751;number of LoadLockedReq MSHR miss cycles 
system.cpu37.dcache.LoadLockedReq_mshr_miss_latency::total;101439888;157522307;2483517;11403554;32010992;671751;number of LoadLockedReq MSHR miss cycles 
system.cpu37.dcache.StoreCondReq_mshr_miss_latency::cpu37.data;152168977;241107650;1978062;16386451;33411430;746017;number of StoreCondReq MSHR miss cycles 
system.cpu37.dcache.StoreCondReq_mshr_miss_latency::total;152168977;241107650;1978062;16386451;33411430;746017;number of StoreCondReq MSHR miss cycles 
system.cpu37.dcache.StoreCondFailReq_mshr_miss_latency::cpu37.data;45900001;18400000;100000;1200000;6110000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu37.dcache.StoreCondFailReq_mshr_miss_latency::total;45900001;18400000;100000;1200000;6110000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu37.dcache.demand_mshr_miss_latency::cpu37.data;7221976244;28244777939;287597412;1652952565;3292016283;84525846;number of demand (read+write) MSHR miss cycles 
system.cpu37.dcache.demand_mshr_miss_latency::total;7221976244;28244777939;287597412;1652952565;3292016283;84525846;number of demand (read+write) MSHR miss cycles 
system.cpu37.dcache.overall_mshr_miss_latency::cpu37.data;7221976244;28244777939;287597412;1652952565;3292016283;84525846;number of overall MSHR miss cycles 
system.cpu37.dcache.overall_mshr_miss_latency::total;7221976244;28244777939;287597412;1652952565;3292016283;84525846;number of overall MSHR miss cycles 
system.cpu37.dcache.ReadReq_mshr_uncacheable_latency::cpu37.data;24695000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu37.dcache.ReadReq_mshr_uncacheable_latency::total;24695000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu37.dcache.WriteReq_mshr_uncacheable_latency::cpu37.data;2658447000;4132811000;32280000;236002000;216766000;11042000;number of WriteReq MSHR uncacheable cycles 
system.cpu37.dcache.WriteReq_mshr_uncacheable_latency::total;2658447000;4132811000;32280000;236002000;216766000;11042000;number of WriteReq MSHR uncacheable cycles 
system.cpu37.dcache.overall_mshr_uncacheable_latency::cpu37.data;2683142000;4132811000;32280000;236002000;216766000;11042000;number of overall MSHR uncacheable cycles 
system.cpu37.dcache.overall_mshr_uncacheable_latency::total;2683142000;4132811000;32280000;236002000;216766000;11042000;number of overall MSHR uncacheable cycles 
system.cpu37.dcache.ReadReq_mshr_miss_rate::cpu37.data;0.051389;0.056471;0.063548;0.057982;0.052617;0.063766;mshr miss rate for ReadReq accesses 
system.cpu37.dcache.ReadReq_mshr_miss_rate::total;0.051389;0.056471;0.063548;0.057982;0.052617;0.063766;mshr miss rate for ReadReq accesses 
system.cpu37.dcache.WriteReq_mshr_miss_rate::cpu37.data;0.008073;0.009281;0.007248;0.007591;0.043067;0.007145;mshr miss rate for WriteReq accesses 
system.cpu37.dcache.WriteReq_mshr_miss_rate::total;0.008073;0.009281;0.007248;0.007591;0.043067;0.007145;mshr miss rate for WriteReq accesses 
system.cpu37.dcache.LoadLockedReq_mshr_miss_rate::cpu37.data;0.047604;0.050813;0.089888;0.077549;0.138475;0.056872;mshr miss rate for LoadLockedReq accesses 
system.cpu37.dcache.LoadLockedReq_mshr_miss_rate::total;0.047604;0.050813;0.089888;0.077549;0.138475;0.056872;mshr miss rate for LoadLockedReq accesses 
system.cpu37.dcache.StoreCondReq_mshr_miss_rate::cpu37.data;0.314733;0.352468;0.316406;0.347942;0.447183;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu37.dcache.StoreCondReq_mshr_miss_rate::total;0.314733;0.352468;0.316406;0.347942;0.447183;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu37.dcache.demand_mshr_miss_rate::cpu37.data;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;mshr miss rate for demand accesses 
system.cpu37.dcache.demand_mshr_miss_rate::total;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;mshr miss rate for demand accesses 
system.cpu37.dcache.overall_mshr_miss_rate::cpu37.data;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;mshr miss rate for overall accesses 
system.cpu37.dcache.overall_mshr_miss_rate::total;0.038576;0.044172;0.048639;0.044904;0.050124;0.049640;mshr miss rate for overall accesses 
system.cpu37.dcache.ReadReq_avg_mshr_miss_latency::cpu37.data;47182.170337;52826.043392;66234.924648;59490.253137;66318.320010;58007.771609;average ReadReq mshr miss latency 
system.cpu37.dcache.ReadReq_avg_mshr_miss_latency::total;47182.170337;52826.043392;66234.924648;59490.253137;66318.320010;58007.771609;average ReadReq mshr miss latency 
system.cpu37.dcache.WriteReq_avg_mshr_miss_latency::cpu37.data;26178.484245;28465.657557;31066.474286;29113.821973;78320.325764;37373.339623;average WriteReq mshr miss latency 
system.cpu37.dcache.WriteReq_avg_mshr_miss_latency::total;26178.484245;28465.657557;31066.474286;29113.821973;78320.325764;37373.339623;average WriteReq mshr miss latency 
system.cpu37.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu37.data;50242.638930;86313.592877;77609.906250;63003.060773;50650.303797;55979.250000;average LoadLockedReq mshr miss latency 
system.cpu37.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50242.638930;86313.592877;77609.906250;63003.060773;50650.303797;55979.250000;average LoadLockedReq mshr miss latency 
system.cpu37.dcache.StoreCondReq_avg_mshr_miss_latency::cpu37.data;23501.000309;20853.455285;24420.518519;25171.199693;29231.347332;25724.724138;average StoreCondReq mshr miss latency 
system.cpu37.dcache.StoreCondReq_avg_mshr_miss_latency::total;23501.000309;20853.455285;24420.518519;25171.199693;29231.347332;25724.724138;average StoreCondReq mshr miss latency 
system.cpu37.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu37.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu37.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu37.dcache.demand_avg_mshr_miss_latency::cpu37.data;45882.074954;51491.952898;64847.218038;58157.503518;69010.676121;57266.833333;average overall mshr miss latency 
system.cpu37.dcache.demand_avg_mshr_miss_latency::total;45882.074954;51491.952898;64847.218038;58157.503518;69010.676121;57266.833333;average overall mshr miss latency 
system.cpu37.dcache.overall_avg_mshr_miss_latency::cpu37.data;45882.074954;51491.952898;64847.218038;58157.503518;69010.676121;57266.833333;average overall mshr miss latency 
system.cpu37.dcache.overall_avg_mshr_miss_latency::total;45882.074954;51491.952898;64847.218038;58157.503518;69010.676121;57266.833333;average overall mshr miss latency 
system.cpu37.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu37.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu37.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu37.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu37.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu37.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu37.dcache.overall_avg_mshr_uncacheable_latency::cpu37.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu37.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu37.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu38.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu38.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu38.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu38.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu38.dtb.read_hits;3528045;14286293;33572;471293;468184;26893;DTB read hits 
system.cpu38.dtb.read_misses;0;364;0;0;0;0;DTB read misses 
system.cpu38.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu38.dtb.read_accesses;0;100294;0;0;0;0;DTB read accesses 
system.cpu38.dtb.write_hits;1419239;5234219;15140;167123;165101;7703;DTB write hits 
system.cpu38.dtb.write_misses;0;255;0;0;0;0;DTB write misses 
system.cpu38.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu38.dtb.write_accesses;0;34721;0;0;0;0;DTB write accesses 
system.cpu38.dtb.data_hits;4947284;19520512;48712;638416;633285;34596;DTB hits 
system.cpu38.dtb.data_misses;0;619;0;0;0;0;DTB misses 
system.cpu38.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu38.dtb.data_accesses;0;135015;0;0;0;0;DTB accesses 
system.cpu38.itb.fetch_hits;1250835;3270246;15358;112264;103059;5395;ITB hits 
system.cpu38.itb.fetch_misses;0;39;0;0;0;0;ITB misses 
system.cpu38.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu38.itb.fetch_accesses;1250835;3270285;15358;112264;103059;5395;ITB accesses 
system.cpu38.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu38.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu38.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu38.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu38.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu38.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu38.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu38.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu38.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu38.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu38.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu38.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu38.numCycles;644632484;1014355498;7031234;49902346;44531396;2441389;number of cpu cycles simulated 
system.cpu38.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu38.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu38.committedInsts;16081583;68124099;150414;2223177;2257173;110350;Number of instructions committed 
system.cpu38.committedOps;16081583;68124099;150414;2223177;2257173;110350;Number of ops (including micro ops) committed 
system.cpu38.num_int_alu_accesses;15564939;66545940;144883;2169421;2204445;107730;Number of integer alu accesses 
system.cpu38.num_fp_alu_accesses;1746;388242;134;0;134;0;Number of float alu accesses 
system.cpu38.num_func_calls;616405;2512308;5924;81612;79996;3650;number of times a function call or return occured 
system.cpu38.num_conditional_control_insts;1577440;6994265;13810;229561;248731;16158;number of instructions that are conditional controls 
system.cpu38.num_int_insts;15564939;66545940;144883;2169421;2204445;107730;number of integer instructions 
system.cpu38.num_fp_insts;1746;388242;134;0;134;0;number of float instructions 
system.cpu38.num_int_register_reads;21306680;93301801;197564;3010665;3081892;144306;number of times the integer registers were read 
system.cpu38.num_int_register_writes;12398503;53159337;114538;1742647;1761458;82715;number of times the integer registers were written 
system.cpu38.num_fp_register_reads;890;274400;66;0;66;0;number of times the floating registers were read 
system.cpu38.num_fp_register_writes;896;240284;68;0;68;0;number of times the floating registers were written 
system.cpu38.num_mem_refs;4953489;19567818;48802;638994;633827;34622;number of memory refs 
system.cpu38.num_load_insts;3528179;14307353;33582;471293;468194;26893;Number of load instructions 
system.cpu38.num_store_insts;1425310;5260465;15220;167701;165633;7729;Number of store instructions 
system.cpu38.num_idle_cycles;600597355.489162;829624489.368996;6614768.464947;43912795.731235;38463494.139507;2142731.677970;Number of idle cycles 
system.cpu38.num_busy_cycles;44035128.510838;184731008.631004;416465.535053;5989550.268765;6067901.860493;298657.322030;Number of busy cycles 
system.cpu38.not_idle_fraction;0.068310;0.182117;0.059231;0.120025;0.136261;0.122331;Percentage of non-idle cycles 
system.cpu38.idle_fraction;0.931690;0.817883;0.940769;0.879975;0.863739;0.877669;Percentage of idle cycles 
system.cpu38.Branches;2499676;10504745;22711;346128;363478;21519;Number of branches fetched 
system.cpu38.op_class::No_OpClass;54847;150624;680;5193;5142;243;Class of executed instruction 
system.cpu38.op_class::IntAlu;10542758;47003459;94632;1528439;1570766;73065;Class of executed instruction 
system.cpu38.op_class::IntMult;62591;263158;564;9054;8889;392;Class of executed instruction 
system.cpu38.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::FloatAdd;88;53301;4;0;4;0;Class of executed instruction 
system.cpu38.op_class::FloatCmp;0;5114;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::FloatCvt;0;1868;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::FloatMult;0;12431;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::FloatDiv;8;2431;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::MemRead;3569777;14433559;34098;475200;472111;27083;Class of executed instruction 
system.cpu38.op_class::MemWrite;1425323;5264454;15222;167701;165635;7729;Class of executed instruction 
system.cpu38.op_class::IprAccess;426191;934319;5214;37590;34626;1838;Class of executed instruction 
system.cpu38.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu38.op_class::total;16081583;68124718;150414;2223177;2257173;110350;Class of executed instruction 
system.cpu38.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu38.kern.inst.quiesce;9446;11159;74;567;519;25;number of quiesce instructions executed 
system.cpu38.kern.inst.hwrei;104829;215851;1278;9134;8393;451;number of hwrei instructions executed 
system.cpu38.kern.ipl_count::0;23764;53531;298;2114;1912;101;number of times we switched to this ipl 
system.cpu38.kern.ipl_count::22;5904;10395;72;511;456;25;number of times we switched to this ipl 
system.cpu38.kern.ipl_count::30;87;2101;2;67;70;1;number of times we switched to this ipl 
system.cpu38.kern.ipl_count::31;63223;119142;760;5405;5030;274;number of times we switched to this ipl 
system.cpu38.kern.ipl_count::total;92978;185169;1132;8097;7468;401;number of times we switched to this ipl 
system.cpu38.kern.ipl_good::0;23764;53531;298;2114;1912;101;number of times we switched to this ipl from a different ipl 
system.cpu38.kern.ipl_good::22;5904;10395;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu38.kern.ipl_good::30;87;2101;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu38.kern.ipl_good::31;23677;51441;296;2047;1842;100;number of times we switched to this ipl from a different ipl 
system.cpu38.kern.ipl_good::total;53432;117468;668;4739;4280;227;number of times we switched to this ipl from a different ipl 
system.cpu38.kern.ipl_ticks::0;5570687940000;8836362720000;67538290000;480250250000;427957770000;23224200000;number of cycles we spent at this ipl 
system.cpu38.kern.ipl_ticks::22;19335070000;34975170000;237020000;1676340000;1482900000;81950000;number of cycles we spent at this ipl 
system.cpu38.kern.ipl_ticks::30;867780000;14784840000;20030000;668070000;693910000;10070000;number of cycles we spent at this ipl 
system.cpu38.kern.ipl_ticks::31;855433770000;1257432250000;2517000000;16428800000;15179380000;1097670000;number of cycles we spent at this ipl 
system.cpu38.kern.ipl_ticks::total;6446324560000;10143554980000;70312340000;499023460000;445313960000;24413890000;number of cycles we spent at this ipl 
system.cpu38.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu38.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu38.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu38.kern.ipl_used::31;0.374500;0.431762;0.389474;0.378723;0.366203;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu38.kern.ipl_used::total;0.574674;0.634383;0.590106;0.585278;0.573112;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu38.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu38.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu38.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu38.kern.callpal::swpctx;26;4067;2;;2;;number of callpals executed 
system.cpu38.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu38.kern.callpal::swpipl;80995;157113;984;6941;6416;349;number of callpals executed 
system.cpu38.kern.callpal::rdps;11809;21339;144;1037;923;50;number of callpals executed 
system.cpu38.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu38.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu38.kern.callpal::rti;5991;15568;74;578;526;26;number of callpals executed 
system.cpu38.kern.callpal::rdunique;1;245;;;;;number of callpals executed 
system.cpu38.kern.callpal::total;98836;202705;1204;8556;7867;425;number of callpals executed 
system.cpu38.kern.mode_switch::kernel;6019;19635;76;578;528;26;number of protection mode switches 
system.cpu38.kern.mode_switch::user;0;3104;0;0;0;0;number of protection mode switches 
system.cpu38.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu38.kern.mode_switch_good::kernel;0;0.158085;0;0;0;0;fraction of useful protection mode switches 
system.cpu38.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu38.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu38.kern.mode_switch_good::total;0;0.273011;0;0;0;0;fraction of useful protection mode switches 
system.cpu38.kern.mode_ticks::kernel;0;16475484440000;0;0;0;0;number of ticks spent at the given mode 
system.cpu38.kern.mode_ticks::user;0;15693050000;0;0;0;0;number of ticks spent at the given mode 
system.cpu38.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu38.kern.swap_context;27;4067;2;0;2;0;number of times the context was actually changed 
system.cpu38.icache.tags.replacements;23078;344058;463;4031;3618;148;number of replacements 
system.cpu38.icache.tags.tagsinuse;384.062098;495.053972;504;504;504;504;Cycle average of tags in use 
system.cpu38.icache.tags.total_refs;7938265;64785032;316447;772918;1834279;12924552;Total number of references to valid blocks. 
system.cpu38.icache.tags.sampled_refs;23078;344058;463;4031;3618;652;Sample count of references to valid blocks. 
system.cpu38.icache.tags.avg_refs;343.975431;188.296834;683.470842;191.743488;506.987009;19822.932515;Average number of references to valid blocks. 
system.cpu38.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu38.icache.tags.occ_blocks::cpu38.inst;384.062098;495.053972;504;504;504;504;Average occupied blocks per requestor 
system.cpu38.icache.tags.occ_percent::cpu38.inst;0.750121;0.966902;0.984375;0.984375;0.984375;0.984375;Average percentage of cache occupancy 
system.cpu38.icache.tags.occ_percent::total;0.750121;0.966902;0.984375;0.984375;0.984375;0.984375;Average percentage of cache occupancy 
system.cpu38.icache.tags.occ_task_id_blocks::1024;439;504;504;504;504;504;Occupied blocks per task id 
system.cpu38.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu38.icache.tags.age_task_id_blocks_1024::3;15;;25;12;5;5;Occupied blocks per task id 
system.cpu38.icache.tags.age_task_id_blocks_1024::4;422;502;477;490;490;490;Occupied blocks per task id 
system.cpu38.icache.tags.occ_task_id_percent::1024;0.857422;0.984375;0.984375;0.984375;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu38.icache.tags.tag_accesses;32186690;136593559;301291;4450385;4517964;220848;Number of tag accesses 
system.cpu38.icache.tags.data_accesses;32186690;136593559;301291;4450385;4517964;220848;Number of data accesses 
system.cpu38.icache.ReadReq_hits::cpu38.inst;16058059;67780595;149951;2219146;2253555;110202;number of ReadReq hits 
system.cpu38.icache.ReadReq_hits::total;16058059;67780595;149951;2219146;2253555;110202;number of ReadReq hits 
system.cpu38.icache.demand_hits::cpu38.inst;16058059;67780595;149951;2219146;2253555;110202;number of demand (read+write) hits 
system.cpu38.icache.demand_hits::total;16058059;67780595;149951;2219146;2253555;110202;number of demand (read+write) hits 
system.cpu38.icache.overall_hits::cpu38.inst;16058059;67780595;149951;2219146;2253555;110202;number of overall hits 
system.cpu38.icache.overall_hits::total;16058059;67780595;149951;2219146;2253555;110202;number of overall hits 
system.cpu38.icache.ReadReq_misses::cpu38.inst;23524;344123;463;4031;3618;148;number of ReadReq misses 
system.cpu38.icache.ReadReq_misses::total;23524;344123;463;4031;3618;148;number of ReadReq misses 
system.cpu38.icache.demand_misses::cpu38.inst;23524;344123;463;4031;3618;148;number of demand (read+write) misses 
system.cpu38.icache.demand_misses::total;23524;344123;463;4031;3618;148;number of demand (read+write) misses 
system.cpu38.icache.overall_misses::cpu38.inst;23524;344123;463;4031;3618;148;number of overall misses 
system.cpu38.icache.overall_misses::total;23524;344123;463;4031;3618;148;number of overall misses 
system.cpu38.icache.ReadReq_miss_latency::cpu38.inst;2571950000;34228930997;48209500;437056250;402609500;16251500;number of ReadReq miss cycles 
system.cpu38.icache.ReadReq_miss_latency::total;2571950000;34228930997;48209500;437056250;402609500;16251500;number of ReadReq miss cycles 
system.cpu38.icache.demand_miss_latency::cpu38.inst;2571950000;34228930997;48209500;437056250;402609500;16251500;number of demand (read+write) miss cycles 
system.cpu38.icache.demand_miss_latency::total;2571950000;34228930997;48209500;437056250;402609500;16251500;number of demand (read+write) miss cycles 
system.cpu38.icache.overall_miss_latency::cpu38.inst;2571950000;34228930997;48209500;437056250;402609500;16251500;number of overall miss cycles 
system.cpu38.icache.overall_miss_latency::total;2571950000;34228930997;48209500;437056250;402609500;16251500;number of overall miss cycles 
system.cpu38.icache.ReadReq_accesses::cpu38.inst;16081583;68124718;150414;2223177;2257173;110350;number of ReadReq accesses(hits+misses) 
system.cpu38.icache.ReadReq_accesses::total;16081583;68124718;150414;2223177;2257173;110350;number of ReadReq accesses(hits+misses) 
system.cpu38.icache.demand_accesses::cpu38.inst;16081583;68124718;150414;2223177;2257173;110350;number of demand (read+write) accesses 
system.cpu38.icache.demand_accesses::total;16081583;68124718;150414;2223177;2257173;110350;number of demand (read+write) accesses 
system.cpu38.icache.overall_accesses::cpu38.inst;16081583;68124718;150414;2223177;2257173;110350;number of overall (read+write) accesses 
system.cpu38.icache.overall_accesses::total;16081583;68124718;150414;2223177;2257173;110350;number of overall (read+write) accesses 
system.cpu38.icache.ReadReq_miss_rate::cpu38.inst;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;miss rate for ReadReq accesses 
system.cpu38.icache.ReadReq_miss_rate::total;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;miss rate for ReadReq accesses 
system.cpu38.icache.demand_miss_rate::cpu38.inst;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;miss rate for demand accesses 
system.cpu38.icache.demand_miss_rate::total;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;miss rate for demand accesses 
system.cpu38.icache.overall_miss_rate::cpu38.inst;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;miss rate for overall accesses 
system.cpu38.icache.overall_miss_rate::total;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;miss rate for overall accesses 
system.cpu38.icache.ReadReq_avg_miss_latency::cpu38.inst;109333.021595;99467.141101;104124.190065;108423.778219;111279.574350;109807.432432;average ReadReq miss latency 
system.cpu38.icache.ReadReq_avg_miss_latency::total;109333.021595;99467.141101;104124.190065;108423.778219;111279.574350;109807.432432;average ReadReq miss latency 
system.cpu38.icache.demand_avg_miss_latency::cpu38.inst;109333.021595;99467.141101;104124.190065;108423.778219;111279.574350;109807.432432;average overall miss latency 
system.cpu38.icache.demand_avg_miss_latency::total;109333.021595;99467.141101;104124.190065;108423.778219;111279.574350;109807.432432;average overall miss latency 
system.cpu38.icache.overall_avg_miss_latency::cpu38.inst;109333.021595;99467.141101;104124.190065;108423.778219;111279.574350;109807.432432;average overall miss latency 
system.cpu38.icache.overall_avg_miss_latency::total;109333.021595;99467.141101;104124.190065;108423.778219;111279.574350;109807.432432;average overall miss latency 
system.cpu38.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu38.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu38.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu38.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu38.icache.ReadReq_mshr_misses::cpu38.inst;23524;344123;463;4031;3618;148;number of ReadReq MSHR misses 
system.cpu38.icache.ReadReq_mshr_misses::total;23524;344123;463;4031;3618;148;number of ReadReq MSHR misses 
system.cpu38.icache.demand_mshr_misses::cpu38.inst;23524;344123;463;4031;3618;148;number of demand (read+write) MSHR misses 
system.cpu38.icache.demand_mshr_misses::total;23524;344123;463;4031;3618;148;number of demand (read+write) MSHR misses 
system.cpu38.icache.overall_mshr_misses::cpu38.inst;23524;344123;463;4031;3618;148;number of overall MSHR misses 
system.cpu38.icache.overall_mshr_misses::total;23524;344123;463;4031;3618;148;number of overall MSHR misses 
system.cpu38.icache.ReadReq_mshr_miss_latency::cpu38.inst;1959375000;25373150003;36181500;333278750;308834500;12414500;number of ReadReq MSHR miss cycles 
system.cpu38.icache.ReadReq_mshr_miss_latency::total;1959375000;25373150003;36181500;333278750;308834500;12414500;number of ReadReq MSHR miss cycles 
system.cpu38.icache.demand_mshr_miss_latency::cpu38.inst;1959375000;25373150003;36181500;333278750;308834500;12414500;number of demand (read+write) MSHR miss cycles 
system.cpu38.icache.demand_mshr_miss_latency::total;1959375000;25373150003;36181500;333278750;308834500;12414500;number of demand (read+write) MSHR miss cycles 
system.cpu38.icache.overall_mshr_miss_latency::cpu38.inst;1959375000;25373150003;36181500;333278750;308834500;12414500;number of overall MSHR miss cycles 
system.cpu38.icache.overall_mshr_miss_latency::total;1959375000;25373150003;36181500;333278750;308834500;12414500;number of overall MSHR miss cycles 
system.cpu38.icache.ReadReq_mshr_miss_rate::cpu38.inst;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;mshr miss rate for ReadReq accesses 
system.cpu38.icache.ReadReq_mshr_miss_rate::total;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;mshr miss rate for ReadReq accesses 
system.cpu38.icache.demand_mshr_miss_rate::cpu38.inst;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;mshr miss rate for demand accesses 
system.cpu38.icache.demand_mshr_miss_rate::total;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;mshr miss rate for demand accesses 
system.cpu38.icache.overall_mshr_miss_rate::cpu38.inst;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;mshr miss rate for overall accesses 
system.cpu38.icache.overall_mshr_miss_rate::total;0.001463;0.005051;0.003078;0.001813;0.001603;0.001341;mshr miss rate for overall accesses 
system.cpu38.icache.ReadReq_avg_mshr_miss_latency::cpu38.inst;83292.594797;73732.793225;78145.788337;82678.925825;85360.558320;83881.756757;average ReadReq mshr miss latency 
system.cpu38.icache.ReadReq_avg_mshr_miss_latency::total;83292.594797;73732.793225;78145.788337;82678.925825;85360.558320;83881.756757;average ReadReq mshr miss latency 
system.cpu38.icache.demand_avg_mshr_miss_latency::cpu38.inst;83292.594797;73732.793225;78145.788337;82678.925825;85360.558320;83881.756757;average overall mshr miss latency 
system.cpu38.icache.demand_avg_mshr_miss_latency::total;83292.594797;73732.793225;78145.788337;82678.925825;85360.558320;83881.756757;average overall mshr miss latency 
system.cpu38.icache.overall_avg_mshr_miss_latency::cpu38.inst;83292.594797;73732.793225;78145.788337;82678.925825;85360.558320;83881.756757;average overall mshr miss latency 
system.cpu38.icache.overall_avg_mshr_miss_latency::total;83292.594797;73732.793225;78145.788337;82678.925825;85360.558320;83881.756757;average overall mshr miss latency 
system.cpu38.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu38.dcache.tags.replacements;118261;716652;721;22456;21965;931;number of replacements 
system.cpu38.dcache.tags.tagsinuse;428.820194;768.784017;661.682320;617.810367;668.025448;675.942024;Cycle average of tags in use 
system.cpu38.dcache.tags.total_refs;1649248;11398830;47275;159571;385232;8572029;Total number of references to valid blocks. 
system.cpu38.dcache.tags.sampled_refs;118261;716652;721;22456;21965;1603;Sample count of references to valid blocks. 
system.cpu38.dcache.tags.avg_refs;13.945832;15.905670;65.568655;7.105941;17.538448;5347.491578;Average number of references to valid blocks. 
system.cpu38.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu38.dcache.tags.occ_blocks::cpu38.data;428.820194;768.784017;661.682320;617.810367;668.025448;675.942024;Average occupied blocks per requestor 
system.cpu38.dcache.tags.occ_percent::cpu38.data;0.418770;0.750766;0.646174;0.603330;0.652369;0.660100;Average percentage of cache occupancy 
system.cpu38.dcache.tags.occ_percent::total;0.418770;0.750766;0.646174;0.603330;0.652369;0.660100;Average percentage of cache occupancy 
system.cpu38.dcache.tags.occ_task_id_blocks::1024;582;667;656;595;676;672;Occupied blocks per task id 
system.cpu38.dcache.tags.age_task_id_blocks_1024::3;11;1;9;9;5;6;Occupied blocks per task id 
system.cpu38.dcache.tags.age_task_id_blocks_1024::4;571;666;647;586;665;660;Occupied blocks per task id 
system.cpu38.dcache.tags.occ_task_id_percent::1024;0.568359;0.651367;0.640625;0.581055;0.660156;0.656250;Percentage of cache occupancy per task id 
system.cpu38.dcache.tags.tag_accesses;10048906;39983597;98433;1302455;1293590;70376;Number of tag accesses 
system.cpu38.dcache.tags.data_accesses;10048906;39983597;98433;1302455;1293590;70376;Number of data accesses 
system.cpu38.dcache.ReadReq_hits::cpu38.data;3282927;13356263;31704;441838;434998;25118;number of ReadReq hits 
system.cpu38.dcache.ReadReq_hits::total;3282927;13356263;31704;441838;434998;25118;number of ReadReq hits 
system.cpu38.dcache.WriteReq_hits::cpu38.data;1362223;5071208;14490;162993;159600;7381;number of WriteReq hits 
system.cpu38.dcache.WriteReq_hits::total;1362223;5071208;14490;162993;159600;7381;number of WriteReq hits 
system.cpu38.dcache.LoadLockedReq_hits::cpu38.data;39882;57525;423;2136;3089;240;number of LoadLockedReq hits 
system.cpu38.dcache.LoadLockedReq_hits::total;39882;57525;423;2136;3089;240;number of LoadLockedReq hits 
system.cpu38.dcache.StoreCondReq_hits::cpu38.data;14125;38417;177;1220;1119;62;number of StoreCondReq hits 
system.cpu38.dcache.StoreCondReq_hits::total;14125;38417;177;1220;1119;62;number of StoreCondReq hits 
system.cpu38.dcache.demand_hits::cpu38.data;4645150;18427471;46194;604831;594598;32499;number of demand (read+write) hits 
system.cpu38.dcache.demand_hits::total;4645150;18427471;46194;604831;594598;32499;number of demand (read+write) hits 
system.cpu38.dcache.overall_hits::cpu38.data;4645150;18427471;46194;604831;594598;32499;number of overall hits 
system.cpu38.dcache.overall_hits::total;4645150;18427471;46194;604831;594598;32499;number of overall hits 
system.cpu38.dcache.ReadReq_misses::cpu38.data;203036;874505;1435;27140;29807;1523;number of ReadReq misses 
system.cpu38.dcache.ReadReq_misses::total;203036;874505;1435;27140;29807;1523;number of ReadReq misses 
system.cpu38.dcache.WriteReq_misses::cpu38.data;9994;85993;145;1258;1664;48;number of WriteReq misses 
system.cpu38.dcache.WriteReq_misses::total;9994;85993;145;1258;1664;48;number of WriteReq misses 
system.cpu38.dcache.LoadLockedReq_misses::cpu38.data;2222;18696;20;179;300;12;number of LoadLockedReq misses 
system.cpu38.dcache.LoadLockedReq_misses::total;2222;18696;20;179;300;12;number of LoadLockedReq misses 
system.cpu38.dcache.StoreCondReq_misses::cpu38.data;6466;33665;84;650;755;30;number of StoreCondReq misses 
system.cpu38.dcache.StoreCondReq_misses::total;6466;33665;84;650;755;30;number of StoreCondReq misses 
system.cpu38.dcache.demand_misses::cpu38.data;213030;960498;1580;28398;31471;1571;number of demand (read+write) misses 
system.cpu38.dcache.demand_misses::total;213030;960498;1580;28398;31471;1571;number of demand (read+write) misses 
system.cpu38.dcache.overall_misses::cpu38.data;213030;960498;1580;28398;31471;1571;number of overall misses 
system.cpu38.dcache.overall_misses::total;213030;960498;1580;28398;31471;1571;number of overall misses 
system.cpu38.dcache.ReadReq_miss_latency::cpu38.data;16730578372;62714391934;102593525;2287516329;2585418293;135566803;number of ReadReq miss cycles 
system.cpu38.dcache.ReadReq_miss_latency::total;16730578372;62714391934;102593525;2287516329;2585418293;135566803;number of ReadReq miss cycles 
system.cpu38.dcache.WriteReq_miss_latency::cpu38.data;599267846;5212499745;8141872;74516056;108083874;2873964;number of WriteReq miss cycles 
system.cpu38.dcache.WriteReq_miss_latency::total;599267846;5212499745;8141872;74516056;108083874;2873964;number of WriteReq miss cycles 
system.cpu38.dcache.LoadLockedReq_miss_latency::cpu38.data;189827888;1218629626;1456234;15947416;24748522;988237;number of LoadLockedReq miss cycles 
system.cpu38.dcache.LoadLockedReq_miss_latency::total;189827888;1218629626;1456234;15947416;24748522;988237;number of LoadLockedReq miss cycles 
system.cpu38.dcache.StoreCondReq_miss_latency::cpu38.data;316198052;1983494606;4367940;34865548;39489576;1520983;number of StoreCondReq miss cycles 
system.cpu38.dcache.StoreCondReq_miss_latency::total;316198052;1983494606;4367940;34865548;39489576;1520983;number of StoreCondReq miss cycles 
system.cpu38.dcache.StoreCondFailReq_miss_latency::cpu38.data;65157998;13356999;360000;1666000;4974000;216000;number of StoreCondFailReq miss cycles 
system.cpu38.dcache.StoreCondFailReq_miss_latency::total;65157998;13356999;360000;1666000;4974000;216000;number of StoreCondFailReq miss cycles 
system.cpu38.dcache.demand_miss_latency::cpu38.data;17329846218;67926891679;110735397;2362032385;2693502167;138440767;number of demand (read+write) miss cycles 
system.cpu38.dcache.demand_miss_latency::total;17329846218;67926891679;110735397;2362032385;2693502167;138440767;number of demand (read+write) miss cycles 
system.cpu38.dcache.overall_miss_latency::cpu38.data;17329846218;67926891679;110735397;2362032385;2693502167;138440767;number of overall miss cycles 
system.cpu38.dcache.overall_miss_latency::total;17329846218;67926891679;110735397;2362032385;2693502167;138440767;number of overall miss cycles 
system.cpu38.dcache.ReadReq_accesses::cpu38.data;3485963;14230768;33139;468978;464805;26641;number of ReadReq accesses(hits+misses) 
system.cpu38.dcache.ReadReq_accesses::total;3485963;14230768;33139;468978;464805;26641;number of ReadReq accesses(hits+misses) 
system.cpu38.dcache.WriteReq_accesses::cpu38.data;1372217;5157201;14635;164251;161264;7429;number of WriteReq accesses(hits+misses) 
system.cpu38.dcache.WriteReq_accesses::total;1372217;5157201;14635;164251;161264;7429;number of WriteReq accesses(hits+misses) 
system.cpu38.dcache.LoadLockedReq_accesses::cpu38.data;42104;76221;443;2315;3389;252;number of LoadLockedReq accesses(hits+misses) 
system.cpu38.dcache.LoadLockedReq_accesses::total;42104;76221;443;2315;3389;252;number of LoadLockedReq accesses(hits+misses) 
system.cpu38.dcache.StoreCondReq_accesses::cpu38.data;20591;72082;261;1870;1874;92;number of StoreCondReq accesses(hits+misses) 
system.cpu38.dcache.StoreCondReq_accesses::total;20591;72082;261;1870;1874;92;number of StoreCondReq accesses(hits+misses) 
system.cpu38.dcache.demand_accesses::cpu38.data;4858180;19387969;47774;633229;626069;34070;number of demand (read+write) accesses 
system.cpu38.dcache.demand_accesses::total;4858180;19387969;47774;633229;626069;34070;number of demand (read+write) accesses 
system.cpu38.dcache.overall_accesses::cpu38.data;4858180;19387969;47774;633229;626069;34070;number of overall (read+write) accesses 
system.cpu38.dcache.overall_accesses::total;4858180;19387969;47774;633229;626069;34070;number of overall (read+write) accesses 
system.cpu38.dcache.ReadReq_miss_rate::cpu38.data;0.058244;0.061452;0.043302;0.057871;0.064128;0.057168;miss rate for ReadReq accesses 
system.cpu38.dcache.ReadReq_miss_rate::total;0.058244;0.061452;0.043302;0.057871;0.064128;0.057168;miss rate for ReadReq accesses 
system.cpu38.dcache.WriteReq_miss_rate::cpu38.data;0.007283;0.016674;0.009908;0.007659;0.010318;0.006461;miss rate for WriteReq accesses 
system.cpu38.dcache.WriteReq_miss_rate::total;0.007283;0.016674;0.009908;0.007659;0.010318;0.006461;miss rate for WriteReq accesses 
system.cpu38.dcache.LoadLockedReq_miss_rate::cpu38.data;0.052774;0.245287;0.045147;0.077322;0.088522;0.047619;miss rate for LoadLockedReq accesses 
system.cpu38.dcache.LoadLockedReq_miss_rate::total;0.052774;0.245287;0.045147;0.077322;0.088522;0.047619;miss rate for LoadLockedReq accesses 
system.cpu38.dcache.StoreCondReq_miss_rate::cpu38.data;0.314021;0.467038;0.321839;0.347594;0.402882;0.326087;miss rate for StoreCondReq accesses 
system.cpu38.dcache.StoreCondReq_miss_rate::total;0.314021;0.467038;0.321839;0.347594;0.402882;0.326087;miss rate for StoreCondReq accesses 
system.cpu38.dcache.demand_miss_rate::cpu38.data;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;miss rate for demand accesses 
system.cpu38.dcache.demand_miss_rate::total;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;miss rate for demand accesses 
system.cpu38.dcache.overall_miss_rate::cpu38.data;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;miss rate for overall accesses 
system.cpu38.dcache.overall_miss_rate::total;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;miss rate for overall accesses 
system.cpu38.dcache.ReadReq_avg_miss_latency::cpu38.data;82402.029059;71714.160507;71493.745645;84285.789573;86738.628275;89013.002626;average ReadReq miss latency 
system.cpu38.dcache.ReadReq_avg_miss_latency::total;82402.029059;71714.160507;71493.745645;84285.789573;86738.628275;89013.002626;average ReadReq miss latency 
system.cpu38.dcache.WriteReq_avg_miss_latency::cpu38.data;59962.762257;60615.395962;56150.841379;59233.748808;64954.251202;59874.250000;average WriteReq miss latency 
system.cpu38.dcache.WriteReq_avg_miss_latency::total;59962.762257;60615.395962;56150.841379;59233.748808;64954.251202;59874.250000;average WriteReq miss latency 
system.cpu38.dcache.LoadLockedReq_avg_miss_latency::cpu38.data;85431.092709;65181.302204;72811.700000;89091.709497;82495.073333;82353.083333;average LoadLockedReq miss latency 
system.cpu38.dcache.LoadLockedReq_avg_miss_latency::total;85431.092709;65181.302204;72811.700000;89091.709497;82495.073333;82353.083333;average LoadLockedReq miss latency 
system.cpu38.dcache.StoreCondReq_avg_miss_latency::cpu38.data;48901.647386;58918.598129;51999.285714;53639.304615;52304.074172;50699.433333;average StoreCondReq miss latency 
system.cpu38.dcache.StoreCondReq_avg_miss_latency::total;48901.647386;58918.598129;51999.285714;53639.304615;52304.074172;50699.433333;average StoreCondReq miss latency 
system.cpu38.dcache.StoreCondFailReq_avg_miss_latency::cpu38.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu38.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu38.dcache.demand_avg_miss_latency::cpu38.data;81349.322715;70720.492577;70085.694304;83176.011867;85586.799498;88122.703374;average overall miss latency 
system.cpu38.dcache.demand_avg_miss_latency::total;81349.322715;70720.492577;70085.694304;83176.011867;85586.799498;88122.703374;average overall miss latency 
system.cpu38.dcache.overall_avg_miss_latency::cpu38.data;81349.322715;70720.492577;70085.694304;83176.011867;85586.799498;88122.703374;average overall miss latency 
system.cpu38.dcache.overall_avg_miss_latency::total;81349.322715;70720.492577;70085.694304;83176.011867;85586.799498;88122.703374;average overall miss latency 
system.cpu38.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu38.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu38.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu38.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu38.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu38.dcache.writebacks::writebacks;2337;28240;28;418;495;19;number of writebacks 
system.cpu38.dcache.writebacks::total;2337;28240;28;418;495;19;number of writebacks 
system.cpu38.dcache.ReadReq_mshr_misses::cpu38.data;203036;874505;1435;27140;29807;1523;number of ReadReq MSHR misses 
system.cpu38.dcache.ReadReq_mshr_misses::total;203036;874505;1435;27140;29807;1523;number of ReadReq MSHR misses 
system.cpu38.dcache.WriteReq_mshr_misses::cpu38.data;9994;85993;145;1258;1664;48;number of WriteReq MSHR misses 
system.cpu38.dcache.WriteReq_mshr_misses::total;9994;85993;145;1258;1664;48;number of WriteReq MSHR misses 
system.cpu38.dcache.LoadLockedReq_mshr_misses::cpu38.data;2222;18696;20;179;300;12;number of LoadLockedReq MSHR misses 
system.cpu38.dcache.LoadLockedReq_mshr_misses::total;2222;18696;20;179;300;12;number of LoadLockedReq MSHR misses 
system.cpu38.dcache.StoreCondReq_mshr_misses::cpu38.data;6465;33651;84;650;755;30;number of StoreCondReq MSHR misses 
system.cpu38.dcache.StoreCondReq_mshr_misses::total;6465;33651;84;650;755;30;number of StoreCondReq MSHR misses 
system.cpu38.dcache.demand_mshr_misses::cpu38.data;213030;960498;1580;28398;31471;1571;number of demand (read+write) MSHR misses 
system.cpu38.dcache.demand_mshr_misses::total;213030;960498;1580;28398;31471;1571;number of demand (read+write) MSHR misses 
system.cpu38.dcache.overall_mshr_misses::cpu38.data;213030;960498;1580;28398;31471;1571;number of overall MSHR misses 
system.cpu38.dcache.overall_mshr_misses::total;213030;960498;1580;28398;31471;1571;number of overall MSHR misses 
system.cpu38.dcache.ReadReq_mshr_miss_latency::cpu38.data;11409922628;42475334066;65566475;1627413671;1832725707;94938197;number of ReadReq MSHR miss cycles 
system.cpu38.dcache.ReadReq_mshr_miss_latency::total;11409922628;42475334066;65566475;1627413671;1832725707;94938197;number of ReadReq MSHR miss cycles 
system.cpu38.dcache.WriteReq_mshr_miss_latency::cpu38.data;292562154;2875549255;3655128;36836944;62213126;1449036;number of WriteReq MSHR miss cycles 
system.cpu38.dcache.WriteReq_mshr_miss_latency::total;292562154;2875549255;3655128;36836944;62213126;1449036;number of WriteReq MSHR miss cycles 
system.cpu38.dcache.LoadLockedReq_mshr_miss_latency::cpu38.data;130878112;800663374;943766;11469584;17233478;674763;number of LoadLockedReq MSHR miss cycles 
system.cpu38.dcache.LoadLockedReq_mshr_miss_latency::total;130878112;800663374;943766;11469584;17233478;674763;number of LoadLockedReq MSHR miss cycles 
system.cpu38.dcache.StoreCondReq_mshr_miss_latency::cpu38.data;149816948;1125119394;2009060;16305452;19759424;750017;number of StoreCondReq MSHR miss cycles 
system.cpu38.dcache.StoreCondReq_mshr_miss_latency::total;149816948;1125119394;2009060;16305452;19759424;750017;number of StoreCondReq MSHR miss cycles 
system.cpu38.dcache.StoreCondFailReq_mshr_miss_latency::cpu38.data;47470002;9540001;250000;1160000;3720000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu38.dcache.StoreCondFailReq_mshr_miss_latency::total;47470002;9540001;250000;1160000;3720000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu38.dcache.demand_mshr_miss_latency::cpu38.data;11702484782;45350883321;69221603;1664250615;1894938833;96387233;number of demand (read+write) MSHR miss cycles 
system.cpu38.dcache.demand_mshr_miss_latency::total;11702484782;45350883321;69221603;1664250615;1894938833;96387233;number of demand (read+write) MSHR miss cycles 
system.cpu38.dcache.overall_mshr_miss_latency::cpu38.data;11702484782;45350883321;69221603;1664250615;1894938833;96387233;number of overall MSHR miss cycles 
system.cpu38.dcache.overall_mshr_miss_latency::total;11702484782;45350883321;69221603;1664250615;1894938833;96387233;number of overall MSHR miss cycles 
system.cpu38.dcache.ReadReq_mshr_uncacheable_latency::cpu38.data;24901000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu38.dcache.ReadReq_mshr_uncacheable_latency::total;24901000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu38.dcache.WriteReq_mshr_uncacheable_latency::cpu38.data;2644627000;4809207000;32139000;234623000;204937000;11366000;number of WriteReq MSHR uncacheable cycles 
system.cpu38.dcache.WriteReq_mshr_uncacheable_latency::total;2644627000;4809207000;32139000;234623000;204937000;11366000;number of WriteReq MSHR uncacheable cycles 
system.cpu38.dcache.overall_mshr_uncacheable_latency::cpu38.data;2669528000;4809207000;32139000;234623000;204937000;11366000;number of overall MSHR uncacheable cycles 
system.cpu38.dcache.overall_mshr_uncacheable_latency::total;2669528000;4809207000;32139000;234623000;204937000;11366000;number of overall MSHR uncacheable cycles 
system.cpu38.dcache.ReadReq_mshr_miss_rate::cpu38.data;0.058244;0.061452;0.043302;0.057871;0.064128;0.057168;mshr miss rate for ReadReq accesses 
system.cpu38.dcache.ReadReq_mshr_miss_rate::total;0.058244;0.061452;0.043302;0.057871;0.064128;0.057168;mshr miss rate for ReadReq accesses 
system.cpu38.dcache.WriteReq_mshr_miss_rate::cpu38.data;0.007283;0.016674;0.009908;0.007659;0.010318;0.006461;mshr miss rate for WriteReq accesses 
system.cpu38.dcache.WriteReq_mshr_miss_rate::total;0.007283;0.016674;0.009908;0.007659;0.010318;0.006461;mshr miss rate for WriteReq accesses 
system.cpu38.dcache.LoadLockedReq_mshr_miss_rate::cpu38.data;0.052774;0.245287;0.045147;0.077322;0.088522;0.047619;mshr miss rate for LoadLockedReq accesses 
system.cpu38.dcache.LoadLockedReq_mshr_miss_rate::total;0.052774;0.245287;0.045147;0.077322;0.088522;0.047619;mshr miss rate for LoadLockedReq accesses 
system.cpu38.dcache.StoreCondReq_mshr_miss_rate::cpu38.data;0.313972;0.466843;0.321839;0.347594;0.402882;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu38.dcache.StoreCondReq_mshr_miss_rate::total;0.313972;0.466843;0.321839;0.347594;0.402882;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu38.dcache.demand_mshr_miss_rate::cpu38.data;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;mshr miss rate for demand accesses 
system.cpu38.dcache.demand_mshr_miss_rate::total;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;mshr miss rate for demand accesses 
system.cpu38.dcache.overall_mshr_miss_rate::cpu38.data;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;mshr miss rate for overall accesses 
system.cpu38.dcache.overall_mshr_miss_rate::total;0.043850;0.049541;0.033072;0.044846;0.050268;0.046111;mshr miss rate for overall accesses 
system.cpu38.dcache.ReadReq_avg_mshr_miss_latency::cpu38.data;56196.549518;48570.716081;45690.923345;59963.657738;61486.419532;62336.307945;average ReadReq mshr miss latency 
system.cpu38.dcache.ReadReq_avg_mshr_miss_latency::total;56196.549518;48570.716081;45690.923345;59963.657738;61486.419532;62336.307945;average ReadReq mshr miss latency 
system.cpu38.dcache.WriteReq_avg_mshr_miss_latency::cpu38.data;29273.779668;33439.341051;25207.779310;29282.149444;37387.695913;30188.250000;average WriteReq mshr miss latency 
system.cpu38.dcache.WriteReq_avg_mshr_miss_latency::total;29273.779668;33439.341051;25207.779310;29282.149444;37387.695913;30188.250000;average WriteReq mshr miss latency 
system.cpu38.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu38.data;58901.040504;42825.383718;47188.300000;64075.888268;57444.926667;56230.250000;average LoadLockedReq mshr miss latency 
system.cpu38.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58901.040504;42825.383718;47188.300000;64075.888268;57444.926667;56230.250000;average LoadLockedReq mshr miss latency 
system.cpu38.dcache.StoreCondReq_avg_mshr_miss_latency::cpu38.data;23173.541841;33434.946777;23917.380952;25085.310769;26171.422517;25000.566667;average StoreCondReq mshr miss latency 
system.cpu38.dcache.StoreCondReq_avg_mshr_miss_latency::total;23173.541841;33434.946777;23917.380952;25085.310769;26171.422517;25000.566667;average StoreCondReq mshr miss latency 
system.cpu38.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu38.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu38.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu38.dcache.demand_avg_mshr_miss_latency::cpu38.data;54933.505994;47216.010154;43811.141139;58604.500845;60212.221823;61354.063017;average overall mshr miss latency 
system.cpu38.dcache.demand_avg_mshr_miss_latency::total;54933.505994;47216.010154;43811.141139;58604.500845;60212.221823;61354.063017;average overall mshr miss latency 
system.cpu38.dcache.overall_avg_mshr_miss_latency::cpu38.data;54933.505994;47216.010154;43811.141139;58604.500845;60212.221823;61354.063017;average overall mshr miss latency 
system.cpu38.dcache.overall_avg_mshr_miss_latency::total;54933.505994;47216.010154;43811.141139;58604.500845;60212.221823;61354.063017;average overall mshr miss latency 
system.cpu38.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu38.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu38.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu38.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu38.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu38.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu38.dcache.overall_avg_mshr_uncacheable_latency::cpu38.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu38.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu38.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu39.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu39.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu39.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu39.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu39.dtb.read_hits;3524357;14518920;67175;462651;682328;22006;DTB read hits 
system.cpu39.dtb.read_misses;0;399;0;0;693;0;DTB read misses 
system.cpu39.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu39.dtb.read_accesses;0;102761;0;0;188623;0;DTB read accesses 
system.cpu39.dtb.write_hits;1417683;5250574;24547;164577;244091;7662;DTB write hits 
system.cpu39.dtb.write_misses;0;256;0;0;6284;0;DTB write misses 
system.cpu39.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu39.dtb.write_accesses;0;35659;0;0;62191;0;DTB write accesses 
system.cpu39.dtb.data_hits;4942040;19769494;91722;627228;926419;29668;DTB hits 
system.cpu39.dtb.data_misses;0;655;0;0;6977;0;DTB misses 
system.cpu39.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu39.dtb.data_accesses;0;138420;0;0;250814;0;DTB accesses 
system.cpu39.itb.fetch_hits;1250019;3307691;15574;111844;752647;5398;ITB hits 
system.cpu39.itb.fetch_misses;0;47;0;0;7;0;ITB misses 
system.cpu39.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu39.itb.fetch_accesses;1250019;3307738;15574;111844;752654;5398;ITB accesses 
system.cpu39.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu39.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu39.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu39.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu39.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu39.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu39.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu39.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu39.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu39.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu39.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu39.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu39.numCycles;644632484;1014355496;7031234;49902347;44531397;2441252;number of cpu cycles simulated 
system.cpu39.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu39.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu39.committedInsts;16062104;68372858;325675;2179272;2895189;100212;Number of instructions committed 
system.cpu39.committedOps;16062104;68372858;325675;2179272;2895189;100212;Number of ops (including micro ops) committed 
system.cpu39.num_int_alu_accesses;15546170;66788834;317821;2126249;2823340;97617;Number of integer alu accesses 
system.cpu39.num_fp_alu_accesses;1746;397880;134;0;2572;0;Number of float alu accesses 
system.cpu39.num_func_calls;615671;2504841;12240;80198;77403;3642;number of times a function call or return occured 
system.cpu39.num_conditional_control_insts;1575869;7239868;31045;223717;324428;11203;number of instructions that are conditional controls 
system.cpu39.num_int_insts;15546170;66788834;317821;2126249;2823340;97617;number of integer instructions 
system.cpu39.num_fp_insts;1746;397880;134;0;2572;0;number of float instructions 
system.cpu39.num_int_register_reads;21280430;93402053;443585;2949317;3853040;134003;number of times the integer registers were read 
system.cpu39.num_int_register_writes;12383001;53142705;257600;1708438;2220093;77573;number of times the integer registers were written 
system.cpu39.num_fp_register_reads;890;281015;66;0;1281;0;number of times the floating registers were read 
system.cpu39.num_fp_register_writes;896;246107;68;0;1312;0;number of times the floating registers were written 
system.cpu39.num_mem_refs;4948241;19818055;91812;627806;934929;29694;number of memory refs 
system.cpu39.num_load_insts;3524491;14540574;67185;462651;683885;22006;Number of load instructions 
system.cpu39.num_store_insts;1423750;5277481;24627;165155;251044;7688;Number of store instructions 
system.cpu39.num_idle_cycles;600647647.884694;828577692.510369;6149649.420235;44025736.159505;36405057.519431;2173246.095319;Number of idle cycles 
system.cpu39.num_busy_cycles;43984836.115306;185777803.489631;881584.579765;5876610.840495;8126339.480569;268005.904681;Number of busy cycles 
system.cpu39.not_idle_fraction;0.068232;0.183149;0.125381;0.117762;0.182486;0.109782;Percentage of non-idle cycles 
system.cpu39.idle_fraction;0.931768;0.816851;0.874619;0.882238;0.817514;0.890218;Percentage of idle cycles 
system.cpu39.Branches;2496766;10738903;48513;338285;436062;16529;Number of branches fetched 
system.cpu39.op_class::No_OpClass;54812;153134;717;5138;23500;244;Class of executed instruction 
system.cpu39.op_class::IntAlu;10528943;46988906;225947;1496172;1823620;67855;Class of executed instruction 
system.cpu39.op_class::IntMult;62509;260497;1355;8878;8337;392;Class of executed instruction 
system.cpu39.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::FloatAdd;88;54504;4;0;89;0;Class of executed instruction 
system.cpu39.op_class::FloatCmp;0;5271;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::FloatCvt;0;1920;0;0;5;0;Class of executed instruction 
system.cpu39.op_class::FloatMult;0;12675;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::FloatDiv;8;2506;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::MemRead;3566066;14670084;67713;466515;688571;22195;Class of executed instruction 
system.cpu39.op_class::MemWrite;1423763;5282190;24629;165155;251094;7688;Class of executed instruction 
system.cpu39.op_class::IprAccess;425915;941826;5310;37414;106950;1838;Class of executed instruction 
system.cpu39.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu39.op_class::total;16062104;68373513;325675;2179272;2902166;100212;Class of executed instruction 
system.cpu39.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu39.kern.inst.quiesce;9467;11134;73;569;499;26;number of quiesce instructions executed 
system.cpu39.kern.inst.hwrei;104761;217561;1302;9082;15809;452;number of hwrei instructions executed 
system.cpu39.kern.ipl_count::0;23749;53990;298;2106;2082;101;number of times we switched to this ipl 
system.cpu39.kern.ipl_count::22;5900;10393;72;511;456;25;number of times we switched to this ipl 
system.cpu39.kern.ipl_count::30;87;2152;2;67;87;1;number of times we switched to this ipl 
system.cpu39.kern.ipl_count::31;63182;119783;784;5369;5161;274;number of times we switched to this ipl 
system.cpu39.kern.ipl_count::total;92918;186318;1156;8053;7786;401;number of times we switched to this ipl 
system.cpu39.kern.ipl_good::0;23749;53990;298;2106;2082;101;number of times we switched to this ipl from a different ipl 
system.cpu39.kern.ipl_good::22;5900;10393;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu39.kern.ipl_good::30;87;2152;2;67;87;1;number of times we switched to this ipl from a different ipl 
system.cpu39.kern.ipl_good::31;23662;51844;296;2039;1995;100;number of times we switched to this ipl from a different ipl 
system.cpu39.kern.ipl_good::total;53398;118379;668;4723;4620;227;number of times we switched to this ipl from a different ipl 
system.cpu39.kern.ipl_ticks::0;5566770950000;8796122120000;67508930000;480386310000;419242440000;23519330000;number of cycles we spent at this ipl 
system.cpu39.kern.ipl_ticks::22;19319570000;35067970000;236490000;1673440000;1510640000;81410000;number of cycles we spent at this ipl 
system.cpu39.kern.ipl_ticks::30;867960000;15153770000;20360000;667240000;821870000;10090000;number of cycles we spent at this ipl 
system.cpu39.kern.ipl_ticks::31;859366080000;1297211100000;2546560000;16296480000;23739020000;801690000;number of cycles we spent at this ipl 
system.cpu39.kern.ipl_ticks::total;6446324560000;10143554960000;70312340000;499023470000;445313970000;24412520000;number of cycles we spent at this ipl 
system.cpu39.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu39.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu39.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu39.kern.ipl_used::31;0.374505;0.432816;0.377551;0.379773;0.386553;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu39.kern.ipl_used::total;0.574679;0.635360;0.577855;0.586490;0.593373;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu39.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu39.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu39.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu39.kern.callpal::swpctx;26;4175;2;;39;;number of callpals executed 
system.cpu39.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu39.kern.callpal::swpipl;80943;158071;1008;6897;6641;349;number of callpals executed 
system.cpu39.kern.callpal::rdps;11801;21371;144;1029;918;51;number of callpals executed 
system.cpu39.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu39.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu39.kern.callpal::rti;5987;15708;74;578;602;26;number of callpals executed 
system.cpu39.kern.callpal::rdunique;1;252;;;29;;number of callpals executed 
system.cpu39.kern.callpal::total;98772;204320;1228;8504;8282;426;number of callpals executed 
system.cpu39.kern.mode_switch::kernel;6015;19883;76;578;641;26;number of protection mode switches 
system.cpu39.kern.mode_switch::user;0;3192;0;0;79;0;number of protection mode switches 
system.cpu39.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu39.kern.mode_switch_good::kernel;0;0.160539;0;0;0.123245;0;fraction of useful protection mode switches 
system.cpu39.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu39.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu39.kern.mode_switch_good::total;0;0.276663;0;0;0.219444;0;fraction of useful protection mode switches 
system.cpu39.kern.mode_ticks::kernel;0;16473522030000;0;0;977645260000;0;number of ticks spent at the given mode 
system.cpu39.kern.mode_ticks::user;0;16090940000;0;0;18930210000;0;number of ticks spent at the given mode 
system.cpu39.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu39.kern.swap_context;27;4175;2;0;39;0;number of times the context was actually changed 
system.cpu39.icache.tags.replacements;23049;349317;698;3749;6695;154;number of replacements 
system.cpu39.icache.tags.tagsinuse;383.875554;498.568303;505;505;505.458352;506;Cycle average of tags in use 
system.cpu39.icache.tags.total_refs;8211101;65003468;411807;749640;9398026;5784710;Total number of references to valid blocks. 
system.cpu39.icache.tags.sampled_refs;23049;349317;698;3749;6695;660;Sample count of references to valid blocks. 
system.cpu39.icache.tags.avg_refs;356.245434;186.087330;589.981375;199.957322;1403.738013;8764.712121;Average number of references to valid blocks. 
system.cpu39.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu39.icache.tags.occ_blocks::cpu39.inst;383.875554;498.568303;505;505;505.458352;506;Average occupied blocks per requestor 
system.cpu39.icache.tags.occ_percent::cpu39.inst;0.749757;0.973766;0.986328;0.986328;0.987223;0.988281;Average percentage of cache occupancy 
system.cpu39.icache.tags.occ_percent::total;0.749757;0.973766;0.986328;0.986328;0.987223;0.988281;Average percentage of cache occupancy 
system.cpu39.icache.tags.occ_task_id_blocks::1024;439;505;505;505;506;506;Occupied blocks per task id 
system.cpu39.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu39.icache.tags.age_task_id_blocks_1024::3;15;12;12;15;5;12;Occupied blocks per task id 
system.cpu39.icache.tags.age_task_id_blocks_1024::4;422;491;491;488;492;492;Occupied blocks per task id 
system.cpu39.icache.tags.occ_task_id_percent::1024;0.857422;0.986328;0.986328;0.986328;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu39.icache.tags.tag_accesses;32147703;137096409;652048;4362293;5811028;200578;Number of tag accesses 
system.cpu39.icache.tags.data_accesses;32147703;137096409;652048;4362293;5811028;200578;Number of data accesses 
system.cpu39.icache.ReadReq_hits::cpu39.inst;16038609;68024130;324977;2175523;2895470;100058;number of ReadReq hits 
system.cpu39.icache.ReadReq_hits::total;16038609;68024130;324977;2175523;2895470;100058;number of ReadReq hits 
system.cpu39.icache.demand_hits::cpu39.inst;16038609;68024130;324977;2175523;2895470;100058;number of demand (read+write) hits 
system.cpu39.icache.demand_hits::total;16038609;68024130;324977;2175523;2895470;100058;number of demand (read+write) hits 
system.cpu39.icache.overall_hits::cpu39.inst;16038609;68024130;324977;2175523;2895470;100058;number of overall hits 
system.cpu39.icache.overall_hits::total;16038609;68024130;324977;2175523;2895470;100058;number of overall hits 
system.cpu39.icache.ReadReq_misses::cpu39.inst;23495;349383;698;3749;6696;154;number of ReadReq misses 
system.cpu39.icache.ReadReq_misses::total;23495;349383;698;3749;6696;154;number of ReadReq misses 
system.cpu39.icache.demand_misses::cpu39.inst;23495;349383;698;3749;6696;154;number of demand (read+write) misses 
system.cpu39.icache.demand_misses::total;23495;349383;698;3749;6696;154;number of demand (read+write) misses 
system.cpu39.icache.overall_misses::cpu39.inst;23495;349383;698;3749;6696;154;number of overall misses 
system.cpu39.icache.overall_misses::total;23495;349383;698;3749;6696;154;number of overall misses 
system.cpu39.icache.ReadReq_miss_latency::cpu39.inst;2555121000;34737438995;72493000;411355750;730056500;16599000;number of ReadReq miss cycles 
system.cpu39.icache.ReadReq_miss_latency::total;2555121000;34737438995;72493000;411355750;730056500;16599000;number of ReadReq miss cycles 
system.cpu39.icache.demand_miss_latency::cpu39.inst;2555121000;34737438995;72493000;411355750;730056500;16599000;number of demand (read+write) miss cycles 
system.cpu39.icache.demand_miss_latency::total;2555121000;34737438995;72493000;411355750;730056500;16599000;number of demand (read+write) miss cycles 
system.cpu39.icache.overall_miss_latency::cpu39.inst;2555121000;34737438995;72493000;411355750;730056500;16599000;number of overall miss cycles 
system.cpu39.icache.overall_miss_latency::total;2555121000;34737438995;72493000;411355750;730056500;16599000;number of overall miss cycles 
system.cpu39.icache.ReadReq_accesses::cpu39.inst;16062104;68373513;325675;2179272;2902166;100212;number of ReadReq accesses(hits+misses) 
system.cpu39.icache.ReadReq_accesses::total;16062104;68373513;325675;2179272;2902166;100212;number of ReadReq accesses(hits+misses) 
system.cpu39.icache.demand_accesses::cpu39.inst;16062104;68373513;325675;2179272;2902166;100212;number of demand (read+write) accesses 
system.cpu39.icache.demand_accesses::total;16062104;68373513;325675;2179272;2902166;100212;number of demand (read+write) accesses 
system.cpu39.icache.overall_accesses::cpu39.inst;16062104;68373513;325675;2179272;2902166;100212;number of overall (read+write) accesses 
system.cpu39.icache.overall_accesses::total;16062104;68373513;325675;2179272;2902166;100212;number of overall (read+write) accesses 
system.cpu39.icache.ReadReq_miss_rate::cpu39.inst;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;miss rate for ReadReq accesses 
system.cpu39.icache.ReadReq_miss_rate::total;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;miss rate for ReadReq accesses 
system.cpu39.icache.demand_miss_rate::cpu39.inst;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;miss rate for demand accesses 
system.cpu39.icache.demand_miss_rate::total;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;miss rate for demand accesses 
system.cpu39.icache.overall_miss_rate::cpu39.inst;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;miss rate for overall accesses 
system.cpu39.icache.overall_miss_rate::total;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;miss rate for overall accesses 
system.cpu39.icache.ReadReq_avg_miss_latency::cpu39.inst;108751.691849;99425.097944;103858.166189;109724.126434;109028.748507;107785.714286;average ReadReq miss latency 
system.cpu39.icache.ReadReq_avg_miss_latency::total;108751.691849;99425.097944;103858.166189;109724.126434;109028.748507;107785.714286;average ReadReq miss latency 
system.cpu39.icache.demand_avg_miss_latency::cpu39.inst;108751.691849;99425.097944;103858.166189;109724.126434;109028.748507;107785.714286;average overall miss latency 
system.cpu39.icache.demand_avg_miss_latency::total;108751.691849;99425.097944;103858.166189;109724.126434;109028.748507;107785.714286;average overall miss latency 
system.cpu39.icache.overall_avg_miss_latency::cpu39.inst;108751.691849;99425.097944;103858.166189;109724.126434;109028.748507;107785.714286;average overall miss latency 
system.cpu39.icache.overall_avg_miss_latency::total;108751.691849;99425.097944;103858.166189;109724.126434;109028.748507;107785.714286;average overall miss latency 
system.cpu39.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu39.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu39.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu39.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu39.icache.ReadReq_mshr_misses::cpu39.inst;23495;349383;698;3749;6696;154;number of ReadReq MSHR misses 
system.cpu39.icache.ReadReq_mshr_misses::total;23495;349383;698;3749;6696;154;number of ReadReq MSHR misses 
system.cpu39.icache.demand_mshr_misses::cpu39.inst;23495;349383;698;3749;6696;154;number of demand (read+write) MSHR misses 
system.cpu39.icache.demand_mshr_misses::total;23495;349383;698;3749;6696;154;number of demand (read+write) MSHR misses 
system.cpu39.icache.overall_mshr_misses::cpu39.inst;23495;349383;698;3749;6696;154;number of overall MSHR misses 
system.cpu39.icache.overall_mshr_misses::total;23495;349383;698;3749;6696;154;number of overall MSHR misses 
system.cpu39.icache.ReadReq_mshr_miss_latency::cpu39.inst;1926297000;25752048005;54538000;313763250;555695500;12592000;number of ReadReq MSHR miss cycles 
system.cpu39.icache.ReadReq_mshr_miss_latency::total;1926297000;25752048005;54538000;313763250;555695500;12592000;number of ReadReq MSHR miss cycles 
system.cpu39.icache.demand_mshr_miss_latency::cpu39.inst;1926297000;25752048005;54538000;313763250;555695500;12592000;number of demand (read+write) MSHR miss cycles 
system.cpu39.icache.demand_mshr_miss_latency::total;1926297000;25752048005;54538000;313763250;555695500;12592000;number of demand (read+write) MSHR miss cycles 
system.cpu39.icache.overall_mshr_miss_latency::cpu39.inst;1926297000;25752048005;54538000;313763250;555695500;12592000;number of overall MSHR miss cycles 
system.cpu39.icache.overall_mshr_miss_latency::total;1926297000;25752048005;54538000;313763250;555695500;12592000;number of overall MSHR miss cycles 
system.cpu39.icache.ReadReq_mshr_miss_rate::cpu39.inst;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;mshr miss rate for ReadReq accesses 
system.cpu39.icache.ReadReq_mshr_miss_rate::total;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;mshr miss rate for ReadReq accesses 
system.cpu39.icache.demand_mshr_miss_rate::cpu39.inst;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;mshr miss rate for demand accesses 
system.cpu39.icache.demand_mshr_miss_rate::total;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;mshr miss rate for demand accesses 
system.cpu39.icache.overall_mshr_miss_rate::cpu39.inst;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;mshr miss rate for overall accesses 
system.cpu39.icache.overall_mshr_miss_rate::total;0.001463;0.005110;0.002143;0.001720;0.002307;0.001537;mshr miss rate for overall accesses 
system.cpu39.icache.ReadReq_avg_mshr_miss_latency::cpu39.inst;81987.529262;73707.215305;78134.670487;83692.518005;82989.172640;81766.233766;average ReadReq mshr miss latency 
system.cpu39.icache.ReadReq_avg_mshr_miss_latency::total;81987.529262;73707.215305;78134.670487;83692.518005;82989.172640;81766.233766;average ReadReq mshr miss latency 
system.cpu39.icache.demand_avg_mshr_miss_latency::cpu39.inst;81987.529262;73707.215305;78134.670487;83692.518005;82989.172640;81766.233766;average overall mshr miss latency 
system.cpu39.icache.demand_avg_mshr_miss_latency::total;81987.529262;73707.215305;78134.670487;83692.518005;82989.172640;81766.233766;average overall mshr miss latency 
system.cpu39.icache.overall_avg_mshr_miss_latency::cpu39.inst;81987.529262;73707.215305;78134.670487;83692.518005;82989.172640;81766.233766;average overall mshr miss latency 
system.cpu39.icache.overall_avg_mshr_miss_latency::total;81987.529262;73707.215305;78134.670487;83692.518005;82989.172640;81766.233766;average overall mshr miss latency 
system.cpu39.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu39.dcache.tags.replacements;117573;707259;3526;21918;32926;950;number of replacements 
system.cpu39.dcache.tags.tagsinuse;448.785475;770.411586;648.149432;599.820283;759.472289;811.105058;Cycle average of tags in use 
system.cpu39.dcache.tags.total_refs;1772231;17555836;113498;278519;5295871;163686;Total number of references to valid blocks. 
system.cpu39.dcache.tags.sampled_refs;117573;707259;3526;21918;32926;1746;Sample count of references to valid blocks. 
system.cpu39.dcache.tags.avg_refs;15.073452;24.822358;32.188883;12.707318;160.841615;93.749141;Average number of references to valid blocks. 
system.cpu39.dcache.tags.warmup_cycle;0;0;0;0;17451566906250;0;Cycle when the warmup percentage was hit. 
system.cpu39.dcache.tags.occ_blocks::cpu39.data;448.785475;770.411586;648.149432;599.820283;759.472289;811.105058;Average occupied blocks per requestor 
system.cpu39.dcache.tags.occ_percent::cpu39.data;0.438267;0.752355;0.632958;0.585762;0.741672;0.792095;Average percentage of cache occupancy 
system.cpu39.dcache.tags.occ_percent::total;0.438267;0.752355;0.632958;0.585762;0.741672;0.792095;Average percentage of cache occupancy 
system.cpu39.dcache.tags.occ_task_id_blocks::1024;589;645;639;585;811;796;Occupied blocks per task id 
system.cpu39.dcache.tags.age_task_id_blocks_1024::3;12;11;11;12;8;11;Occupied blocks per task id 
system.cpu39.dcache.tags.age_task_id_blocks_1024::4;577;634;628;573;797;785;Occupied blocks per task id 
system.cpu39.dcache.tags.occ_task_id_percent::1024;0.575195;0.629883;0.624023;0.571289;0.791992;0.777344;Percentage of cache occupancy per task id 
system.cpu39.dcache.tags.tag_accesses;10037998;40476138;187480;1279373;1895682;60521;Number of tag accesses 
system.cpu39.dcache.tags.data_accesses;10037998;40476138;187480;1279373;1895682;60521;Number of data accesses 
system.cpu39.dcache.ReadReq_hits::cpu39.data;3280222;13600446;62614;434107;643033;20329;number of ReadReq hits 
system.cpu39.dcache.ReadReq_hits::total;3280222;13600446;62614;434107;643033;20329;number of ReadReq hits 
system.cpu39.dcache.WriteReq_hits::cpu39.data;1360744;5077184;23966;160585;228670;7366;number of WriteReq hits 
system.cpu39.dcache.WriteReq_hits::total;1360744;5077184;23966;160585;228670;7366;number of WriteReq hits 
system.cpu39.dcache.LoadLockedReq_hits::cpu39.data;39557;58802;310;2046;3759;211;number of LoadLockedReq hits 
system.cpu39.dcache.LoadLockedReq_hits::total;39557;58802;310;2046;3759;211;number of LoadLockedReq hits 
system.cpu39.dcache.StoreCondReq_hits::cpu39.data;14080;39052;175;1223;1386;62;number of StoreCondReq hits 
system.cpu39.dcache.StoreCondReq_hits::total;14080;39052;175;1223;1386;62;number of StoreCondReq hits 
system.cpu39.dcache.demand_hits::cpu39.data;4640966;18677630;86580;594692;871703;27695;number of demand (read+write) hits 
system.cpu39.dcache.demand_hits::total;4640966;18677630;86580;594692;871703;27695;number of demand (read+write) hits 
system.cpu39.dcache.overall_hits::cpu39.data;4640966;18677630;86580;594692;871703;27695;number of overall hits 
system.cpu39.dcache.overall_hits::total;4640966;18677630;86580;594692;871703;27695;number of overall hits 
system.cpu39.dcache.ReadReq_misses::cpu39.data;202358;861664;4228;26311;35815;1456;number of ReadReq misses 
system.cpu39.dcache.ReadReq_misses::total;202358;861664;4228;26311;35815;1456;number of ReadReq misses 
system.cpu39.dcache.WriteReq_misses::cpu39.data;10084;94791;176;1202;10692;52;number of WriteReq misses 
system.cpu39.dcache.WriteReq_misses::total;10084;94791;176;1202;10692;52;number of WriteReq misses 
system.cpu39.dcache.LoadLockedReq_misses::cpu39.data;2240;19263;33;187;585;10;number of LoadLockedReq misses 
system.cpu39.dcache.LoadLockedReq_misses::total;2240;19263;33;187;585;10;number of LoadLockedReq misses 
system.cpu39.dcache.StoreCondReq_misses::cpu39.data;6467;34873;83;631;1080;32;number of StoreCondReq misses 
system.cpu39.dcache.StoreCondReq_misses::total;6467;34873;83;631;1080;32;number of StoreCondReq misses 
system.cpu39.dcache.demand_misses::cpu39.data;212442;956455;4404;27513;46507;1508;number of demand (read+write) misses 
system.cpu39.dcache.demand_misses::total;212442;956455;4404;27513;46507;1508;number of demand (read+write) misses 
system.cpu39.dcache.overall_misses::cpu39.data;212442;956455;4404;27513;46507;1508;number of overall misses 
system.cpu39.dcache.overall_misses::total;212442;956455;4404;27513;46507;1508;number of overall misses 
system.cpu39.dcache.ReadReq_miss_latency::cpu39.data;16726836785;61707522370;380288918;2273370214;3299416856;122330099;number of ReadReq miss cycles 
system.cpu39.dcache.ReadReq_miss_latency::total;16726836785;61707522370;380288918;2273370214;3299416856;122330099;number of ReadReq miss cycles 
system.cpu39.dcache.WriteReq_miss_latency::cpu39.data;600712536;5936687079;11025121;72830582;1071039749;3824214;number of WriteReq miss cycles 
system.cpu39.dcache.WriteReq_miss_latency::total;600712536;5936687079;11025121;72830582;1071039749;3824214;number of WriteReq miss cycles 
system.cpu39.dcache.LoadLockedReq_miss_latency::cpu39.data;189256588;1248975932;3479236;17188945;44496977;843742;number of LoadLockedReq miss cycles 
system.cpu39.dcache.LoadLockedReq_miss_latency::total;189256588;1248975932;3479236;17188945;44496977;843742;number of LoadLockedReq miss cycles 
system.cpu39.dcache.StoreCondReq_miss_latency::cpu39.data;318147021;2059510585;4463938;33973558;58373578;1511982;number of StoreCondReq miss cycles 
system.cpu39.dcache.StoreCondReq_miss_latency::total;318147021;2059510585;4463938;33973558;58373578;1511982;number of StoreCondReq miss cycles 
system.cpu39.dcache.StoreCondFailReq_miss_latency::cpu39.data;61452000;12218000;144000;1480000;7128000;360000;number of StoreCondFailReq miss cycles 
system.cpu39.dcache.StoreCondFailReq_miss_latency::total;61452000;12218000;144000;1480000;7128000;360000;number of StoreCondFailReq miss cycles 
system.cpu39.dcache.demand_miss_latency::cpu39.data;17327549321;67644209449;391314039;2346200796;4370456605;126154313;number of demand (read+write) miss cycles 
system.cpu39.dcache.demand_miss_latency::total;17327549321;67644209449;391314039;2346200796;4370456605;126154313;number of demand (read+write) miss cycles 
system.cpu39.dcache.overall_miss_latency::cpu39.data;17327549321;67644209449;391314039;2346200796;4370456605;126154313;number of overall miss cycles 
system.cpu39.dcache.overall_miss_latency::total;17327549321;67644209449;391314039;2346200796;4370456605;126154313;number of overall miss cycles 
system.cpu39.dcache.ReadReq_accesses::cpu39.data;3482580;14462110;66842;460418;678848;21785;number of ReadReq accesses(hits+misses) 
system.cpu39.dcache.ReadReq_accesses::total;3482580;14462110;66842;460418;678848;21785;number of ReadReq accesses(hits+misses) 
system.cpu39.dcache.WriteReq_accesses::cpu39.data;1370828;5171975;24142;161787;239362;7418;number of WriteReq accesses(hits+misses) 
system.cpu39.dcache.WriteReq_accesses::total;1370828;5171975;24142;161787;239362;7418;number of WriteReq accesses(hits+misses) 
system.cpu39.dcache.LoadLockedReq_accesses::cpu39.data;41797;78065;343;2233;4344;221;number of LoadLockedReq accesses(hits+misses) 
system.cpu39.dcache.LoadLockedReq_accesses::total;41797;78065;343;2233;4344;221;number of LoadLockedReq accesses(hits+misses) 
system.cpu39.dcache.StoreCondReq_accesses::cpu39.data;20547;73925;258;1854;2466;94;number of StoreCondReq accesses(hits+misses) 
system.cpu39.dcache.StoreCondReq_accesses::total;20547;73925;258;1854;2466;94;number of StoreCondReq accesses(hits+misses) 
system.cpu39.dcache.demand_accesses::cpu39.data;4853408;19634085;90984;622205;918210;29203;number of demand (read+write) accesses 
system.cpu39.dcache.demand_accesses::total;4853408;19634085;90984;622205;918210;29203;number of demand (read+write) accesses 
system.cpu39.dcache.overall_accesses::cpu39.data;4853408;19634085;90984;622205;918210;29203;number of overall (read+write) accesses 
system.cpu39.dcache.overall_accesses::total;4853408;19634085;90984;622205;918210;29203;number of overall (read+write) accesses 
system.cpu39.dcache.ReadReq_miss_rate::cpu39.data;0.058106;0.059581;0.063254;0.057146;0.052758;0.066835;miss rate for ReadReq accesses 
system.cpu39.dcache.ReadReq_miss_rate::total;0.058106;0.059581;0.063254;0.057146;0.052758;0.066835;miss rate for ReadReq accesses 
system.cpu39.dcache.WriteReq_miss_rate::cpu39.data;0.007356;0.018328;0.007290;0.007430;0.044669;0.007010;miss rate for WriteReq accesses 
system.cpu39.dcache.WriteReq_miss_rate::total;0.007356;0.018328;0.007290;0.007430;0.044669;0.007010;miss rate for WriteReq accesses 
system.cpu39.dcache.LoadLockedReq_miss_rate::cpu39.data;0.053592;0.246756;0.096210;0.083744;0.134669;0.045249;miss rate for LoadLockedReq accesses 
system.cpu39.dcache.LoadLockedReq_miss_rate::total;0.053592;0.246756;0.096210;0.083744;0.134669;0.045249;miss rate for LoadLockedReq accesses 
system.cpu39.dcache.StoreCondReq_miss_rate::cpu39.data;0.314742;0.471735;0.321705;0.340345;0.437956;0.340426;miss rate for StoreCondReq accesses 
system.cpu39.dcache.StoreCondReq_miss_rate::total;0.314742;0.471735;0.321705;0.340345;0.437956;0.340426;miss rate for StoreCondReq accesses 
system.cpu39.dcache.demand_miss_rate::cpu39.data;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;miss rate for demand accesses 
system.cpu39.dcache.demand_miss_rate::total;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;miss rate for demand accesses 
system.cpu39.dcache.overall_miss_rate::cpu39.data;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;miss rate for overall accesses 
system.cpu39.dcache.overall_miss_rate::total;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;miss rate for overall accesses 
system.cpu39.dcache.ReadReq_avg_miss_latency::cpu39.data;82659.626924;71614.367514;89945.344844;86403.793622;92123.882619;84017.925137;average ReadReq miss latency 
system.cpu39.dcache.ReadReq_avg_miss_latency::total;82659.626924;71614.367514;89945.344844;86403.793622;92123.882619;84017.925137;average ReadReq miss latency 
system.cpu39.dcache.WriteReq_avg_miss_latency::cpu39.data;59570.858390;62629.227237;62642.732955;60591.166389;100172.067808;73542.576923;average WriteReq miss latency 
system.cpu39.dcache.WriteReq_avg_miss_latency::total;59570.858390;62629.227237;62642.732955;60591.166389;100172.067808;73542.576923;average WriteReq miss latency 
system.cpu39.dcache.LoadLockedReq_avg_miss_latency::cpu39.data;84489.548214;64838.079842;105431.393939;91919.491979;76063.208547;84374.200000;average LoadLockedReq miss latency 
system.cpu39.dcache.LoadLockedReq_avg_miss_latency::total;84489.548214;64838.079842;105431.393939;91919.491979;76063.208547;84374.200000;average LoadLockedReq miss latency 
system.cpu39.dcache.StoreCondReq_avg_miss_latency::cpu39.data;49195.457090;59057.453761;53782.385542;53840.820919;54049.609259;47249.437500;average StoreCondReq miss latency 
system.cpu39.dcache.StoreCondReq_avg_miss_latency::total;49195.457090;59057.453761;53782.385542;53840.820919;54049.609259;47249.437500;average StoreCondReq miss latency 
system.cpu39.dcache.StoreCondFailReq_avg_miss_latency::cpu39.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu39.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu39.dcache.demand_avg_miss_latency::cpu39.data;81563.670654;70723.880840;88854.232289;85276.080253;93974.167437;83656.706233;average overall miss latency 
system.cpu39.dcache.demand_avg_miss_latency::total;81563.670654;70723.880840;88854.232289;85276.080253;93974.167437;83656.706233;average overall miss latency 
system.cpu39.dcache.overall_avg_miss_latency::cpu39.data;81563.670654;70723.880840;88854.232289;85276.080253;93974.167437;83656.706233;average overall miss latency 
system.cpu39.dcache.overall_avg_miss_latency::total;81563.670654;70723.880840;88854.232289;85276.080253;93974.167437;83656.706233;average overall miss latency 
system.cpu39.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu39.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu39.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu39.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu39.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu39.dcache.writebacks::writebacks;2372;31270;79;419;7433;15;number of writebacks 
system.cpu39.dcache.writebacks::total;2372;31270;79;419;7433;15;number of writebacks 
system.cpu39.dcache.ReadReq_mshr_misses::cpu39.data;202358;861664;4228;26311;35815;1456;number of ReadReq MSHR misses 
system.cpu39.dcache.ReadReq_mshr_misses::total;202358;861664;4228;26311;35815;1456;number of ReadReq MSHR misses 
system.cpu39.dcache.WriteReq_mshr_misses::cpu39.data;10084;94791;176;1202;10692;52;number of WriteReq MSHR misses 
system.cpu39.dcache.WriteReq_mshr_misses::total;10084;94791;176;1202;10692;52;number of WriteReq MSHR misses 
system.cpu39.dcache.LoadLockedReq_mshr_misses::cpu39.data;2240;19263;33;187;585;10;number of LoadLockedReq MSHR misses 
system.cpu39.dcache.LoadLockedReq_mshr_misses::total;2240;19263;33;187;585;10;number of LoadLockedReq MSHR misses 
system.cpu39.dcache.StoreCondReq_mshr_misses::cpu39.data;6467;34864;83;631;1080;32;number of StoreCondReq MSHR misses 
system.cpu39.dcache.StoreCondReq_mshr_misses::total;6467;34864;83;631;1080;32;number of StoreCondReq MSHR misses 
system.cpu39.dcache.demand_mshr_misses::cpu39.data;212442;956455;4404;27513;46507;1508;number of demand (read+write) MSHR misses 
system.cpu39.dcache.demand_mshr_misses::total;212442;956455;4404;27513;46507;1508;number of demand (read+write) MSHR misses 
system.cpu39.dcache.overall_mshr_misses::cpu39.data;212442;956455;4404;27513;46507;1508;number of overall MSHR misses 
system.cpu39.dcache.overall_mshr_misses::total;212442;956455;4404;27513;46507;1508;number of overall MSHR misses 
system.cpu39.dcache.ReadReq_mshr_miss_latency::cpu39.data;11445551215;41781219630;275185082;1632158786;2385363144;84706901;number of ReadReq MSHR miss cycles 
system.cpu39.dcache.ReadReq_mshr_miss_latency::total;11445551215;41781219630;275185082;1632158786;2385363144;84706901;number of ReadReq MSHR miss cycles 
system.cpu39.dcache.WriteReq_mshr_miss_latency::cpu39.data;290225464;3373262921;5749879;36572418;790309251;2289786;number of WriteReq MSHR miss cycles 
system.cpu39.dcache.WriteReq_mshr_miss_latency::total;290225464;3373262921;5749879;36572418;790309251;2289786;number of WriteReq MSHR miss cycles 
system.cpu39.dcache.LoadLockedReq_mshr_miss_latency::cpu39.data;130578412;819568068;2622764;12483055;30625023;579258;number of LoadLockedReq MSHR miss cycles 
system.cpu39.dcache.LoadLockedReq_mshr_miss_latency::total;130578412;819568068;2622764;12483055;30625023;579258;number of LoadLockedReq MSHR miss cycles 
system.cpu39.dcache.StoreCondReq_mshr_miss_latency::cpu39.data;151113979;1173983415;2031062;15878442;32062422;727018;number of StoreCondReq MSHR miss cycles 
system.cpu39.dcache.StoreCondReq_mshr_miss_latency::total;151113979;1173983415;2031062;15878442;32062422;727018;number of StoreCondReq MSHR miss cycles 
system.cpu39.dcache.StoreCondFailReq_mshr_miss_latency::cpu39.data;44490000;8720000;100000;1040000;5280000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu39.dcache.StoreCondFailReq_mshr_miss_latency::total;44490000;8720000;100000;1040000;5280000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu39.dcache.demand_mshr_miss_latency::cpu39.data;11735776679;45154482551;280934961;1668731204;3175672395;86996687;number of demand (read+write) MSHR miss cycles 
system.cpu39.dcache.demand_mshr_miss_latency::total;11735776679;45154482551;280934961;1668731204;3175672395;86996687;number of demand (read+write) MSHR miss cycles 
system.cpu39.dcache.overall_mshr_miss_latency::cpu39.data;11735776679;45154482551;280934961;1668731204;3175672395;86996687;number of overall MSHR miss cycles 
system.cpu39.dcache.overall_mshr_miss_latency::total;11735776679;45154482551;280934961;1668731204;3175672395;86996687;number of overall MSHR miss cycles 
system.cpu39.dcache.ReadReq_mshr_uncacheable_latency::cpu39.data;25331000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu39.dcache.ReadReq_mshr_uncacheable_latency::total;25331000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu39.dcache.WriteReq_mshr_uncacheable_latency::cpu39.data;2632839000;5004600000;31785000;232166000;213768000;10944000;number of WriteReq MSHR uncacheable cycles 
system.cpu39.dcache.WriteReq_mshr_uncacheable_latency::total;2632839000;5004600000;31785000;232166000;213768000;10944000;number of WriteReq MSHR uncacheable cycles 
system.cpu39.dcache.overall_mshr_uncacheable_latency::cpu39.data;2658170000;5004600000;31785000;232166000;213768000;10944000;number of overall MSHR uncacheable cycles 
system.cpu39.dcache.overall_mshr_uncacheable_latency::total;2658170000;5004600000;31785000;232166000;213768000;10944000;number of overall MSHR uncacheable cycles 
system.cpu39.dcache.ReadReq_mshr_miss_rate::cpu39.data;0.058106;0.059581;0.063254;0.057146;0.052758;0.066835;mshr miss rate for ReadReq accesses 
system.cpu39.dcache.ReadReq_mshr_miss_rate::total;0.058106;0.059581;0.063254;0.057146;0.052758;0.066835;mshr miss rate for ReadReq accesses 
system.cpu39.dcache.WriteReq_mshr_miss_rate::cpu39.data;0.007356;0.018328;0.007290;0.007430;0.044669;0.007010;mshr miss rate for WriteReq accesses 
system.cpu39.dcache.WriteReq_mshr_miss_rate::total;0.007356;0.018328;0.007290;0.007430;0.044669;0.007010;mshr miss rate for WriteReq accesses 
system.cpu39.dcache.LoadLockedReq_mshr_miss_rate::cpu39.data;0.053592;0.246756;0.096210;0.083744;0.134669;0.045249;mshr miss rate for LoadLockedReq accesses 
system.cpu39.dcache.LoadLockedReq_mshr_miss_rate::total;0.053592;0.246756;0.096210;0.083744;0.134669;0.045249;mshr miss rate for LoadLockedReq accesses 
system.cpu39.dcache.StoreCondReq_mshr_miss_rate::cpu39.data;0.314742;0.471613;0.321705;0.340345;0.437956;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu39.dcache.StoreCondReq_mshr_miss_rate::total;0.314742;0.471613;0.321705;0.340345;0.437956;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu39.dcache.demand_mshr_miss_rate::cpu39.data;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;mshr miss rate for demand accesses 
system.cpu39.dcache.demand_mshr_miss_rate::total;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;mshr miss rate for demand accesses 
system.cpu39.dcache.overall_mshr_miss_rate::cpu39.data;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;mshr miss rate for overall accesses 
system.cpu39.dcache.overall_mshr_miss_rate::total;0.043772;0.048714;0.048404;0.044219;0.050650;0.051639;mshr miss rate for overall accesses 
system.cpu39.dcache.ReadReq_avg_mshr_miss_latency::cpu39.data;56560.903028;48488.992960;65086.348628;62033.323933;66602.349407;58177.816621;average ReadReq mshr miss latency 
system.cpu39.dcache.ReadReq_avg_mshr_miss_latency::total;56560.903028;48488.992960;65086.348628;62033.323933;66602.349407;58177.816621;average ReadReq mshr miss latency 
system.cpu39.dcache.WriteReq_avg_mshr_miss_latency::cpu39.data;28780.787783;35586.320653;32669.767045;30426.304493;73915.941919;44034.346154;average WriteReq mshr miss latency 
system.cpu39.dcache.WriteReq_avg_mshr_miss_latency::total;28780.787783;35586.320653;32669.767045;30426.304493;73915.941919;44034.346154;average WriteReq mshr miss latency 
system.cpu39.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu39.data;58293.933929;42546.232051;79477.696970;66754.304813;52350.466667;57925.800000;average LoadLockedReq mshr miss latency 
system.cpu39.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58293.933929;42546.232051;79477.696970;66754.304813;52350.466667;57925.800000;average LoadLockedReq mshr miss latency 
system.cpu39.dcache.StoreCondReq_avg_mshr_miss_latency::cpu39.data;23366.936601;33673.227828;24470.626506;25163.933439;29687.427778;22719.312500;average StoreCondReq mshr miss latency 
system.cpu39.dcache.StoreCondReq_avg_mshr_miss_latency::total;23366.936601;33673.227828;24470.626506;25163.933439;29687.427778;22719.312500;average StoreCondReq mshr miss latency 
system.cpu39.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu39.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu39.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu39.dcache.demand_avg_mshr_miss_latency::cpu39.data;55242.262260;47210.253019;63790.863079;60652.462618;68283.750726;57690.110743;average overall mshr miss latency 
system.cpu39.dcache.demand_avg_mshr_miss_latency::total;55242.262260;47210.253019;63790.863079;60652.462618;68283.750726;57690.110743;average overall mshr miss latency 
system.cpu39.dcache.overall_avg_mshr_miss_latency::cpu39.data;55242.262260;47210.253019;63790.863079;60652.462618;68283.750726;57690.110743;average overall mshr miss latency 
system.cpu39.dcache.overall_avg_mshr_miss_latency::total;55242.262260;47210.253019;63790.863079;60652.462618;68283.750726;57690.110743;average overall mshr miss latency 
system.cpu39.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu39.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu39.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu39.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu39.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu39.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu39.dcache.overall_avg_mshr_uncacheable_latency::cpu39.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu39.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu39.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu40.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu40.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu40.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu40.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu40.dtb.read_hits;2904874;11259696;27554;455544;460767;28933;DTB read hits 
system.cpu40.dtb.read_misses;0;198;0;0;0;0;DTB read misses 
system.cpu40.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu40.dtb.read_accesses;0;46099;0;0;0;0;DTB read accesses 
system.cpu40.dtb.write_hits;1250016;4075511;13524;163167;161690;7722;DTB write hits 
system.cpu40.dtb.write_misses;0;130;0;0;0;0;DTB write misses 
system.cpu40.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu40.dtb.write_accesses;0;14902;0;0;0;0;DTB write accesses 
system.cpu40.dtb.data_hits;4154890;15335207;41078;618711;622457;36655;DTB hits 
system.cpu40.dtb.data_misses;0;328;0;0;0;0;DTB misses 
system.cpu40.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu40.dtb.data_accesses;0;61001;0;0;0;0;DTB accesses 
system.cpu40.itb.fetch_hits;1245408;2645930;15340;112171;102987;5395;ITB hits 
system.cpu40.itb.fetch_misses;0;12;0;0;0;0;ITB misses 
system.cpu40.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu40.itb.fetch_accesses;1245408;2645942;15340;112171;102987;5395;ITB accesses 
system.cpu40.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu40.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu40.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu40.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu40.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu40.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu40.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu40.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu40.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu40.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu40.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu40.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu40.numCycles;644632483;1014355498;7031234;49902346;44531398;2441393;number of cpu cycles simulated 
system.cpu40.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu40.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu40.committedInsts;12928635;53709120;119839;2146814;2195267;114506;Number of instructions committed 
system.cpu40.committedOps;12928635;53709120;119839;2146814;2195267;114506;Number of ops (including micro ops) committed 
system.cpu40.num_int_alu_accesses;12455240;52437543;114724;2094090;2143266;111867;Number of integer alu accesses 
system.cpu40.num_fp_alu_accesses;1746;165714;134;0;134;0;Number of float alu accesses 
system.cpu40.num_func_calls;504101;1984680;4866;78994;77726;3650;number of times a function call or return occured 
system.cpu40.num_conditional_control_insts;1248120;5460457;10417;220600;244842;18217;number of instructions that are conditional controls 
system.cpu40.num_int_insts;12455240;52437543;114724;2094090;2143266;111867;number of integer instructions 
system.cpu40.num_fp_insts;1746;165714;134;0;134;0;number of float instructions 
system.cpu40.num_int_register_reads;16913894;73280186;154865;2905156;2987628;148462;number of times the integer registers were read 
system.cpu40.num_int_register_writes;9842509;42069343;89901;1681504;1708860;84793;number of times the integer registers were written 
system.cpu40.num_fp_register_reads;890;120476;66;0;66;0;number of times the floating registers were read 
system.cpu40.num_fp_register_writes;896;104904;68;0;68;0;number of times the floating registers were written 
system.cpu40.num_mem_refs;4161087;15360731;41168;619289;622999;36681;number of memory refs 
system.cpu40.num_load_insts;2905008;11268279;27564;455544;460777;28933;Number of load instructions 
system.cpu40.num_store_insts;1256079;4092452;13604;163745;162222;7748;Number of store instructions 
system.cpu40.num_idle_cycles;609067130.332161;869575462.611541;6693992.256237;44119671.984678;38615394.722624;2130462.951323;Number of idle cycles 
system.cpu40.num_busy_cycles;35565352.667839;144780035.388459;337241.743763;5782674.015322;5916003.277376;310930.048677;Number of busy cycles 
system.cpu40.not_idle_fraction;0.055172;0.142731;0.047963;0.115880;0.132850;0.127358;Percentage of non-idle cycles 
system.cpu40.idle_fraction;0.944828;0.857269;0.952037;0.884120;0.867150;0.872642;Percentage of idle cycles 
system.cpu40.Branches;2016217;8259395;17854;333547;356687;23597;Number of branches fetched 
system.cpu40.op_class::No_OpClass;54203;122931;673;5177;5058;243;Class of executed instruction 
system.cpu40.op_class::IntAlu;8199336;37062143;71839;1472168;1520074;75162;Class of executed instruction 
system.cpu40.op_class::IntMult;48603;214236;431;8727;8622;392;Class of executed instruction 
system.cpu40.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::FloatAdd;88;24723;4;0;4;0;Class of executed instruction 
system.cpu40.op_class::FloatCmp;0;2110;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::FloatCvt;0;645;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::FloatMult;0;5898;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::FloatDiv;8;1079;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::MemRead;2946352;11360093;28080;459447;464691;29123;Class of executed instruction 
system.cpu40.op_class::MemWrite;1256094;4094253;13606;163745;162224;7748;Class of executed instruction 
system.cpu40.op_class::IprAccess;423951;821337;5206;37550;34594;1838;Class of executed instruction 
system.cpu40.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu40.op_class::total;12928635;53709448;119839;2146814;2195267;114506;Class of executed instruction 
system.cpu40.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu40.kern.inst.quiesce;9485;10746;73;568;519;25;number of quiesce instructions executed 
system.cpu40.kern.inst.hwrei;104272;196735;1276;9123;8385;451;number of hwrei instructions executed 
system.cpu40.kern.ipl_count::0;23733;46726;299;2114;1913;101;number of times we switched to this ipl 
system.cpu40.kern.ipl_count::22;5896;10389;72;511;456;25;number of times we switched to this ipl 
system.cpu40.kern.ipl_count::30;87;895;2;67;70;1;number of times we switched to this ipl 
system.cpu40.kern.ipl_count::31;62720;113553;757;5395;5021;274;number of times we switched to this ipl 
system.cpu40.kern.ipl_count::total;92436;171563;1130;8087;7460;401;number of times we switched to this ipl 
system.cpu40.kern.ipl_good::0;23733;46726;299;2114;1913;101;number of times we switched to this ipl from a different ipl 
system.cpu40.kern.ipl_good::22;5896;10389;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu40.kern.ipl_good::30;87;895;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu40.kern.ipl_good::31;23646;45833;297;2047;1843;100;number of times we switched to this ipl from a different ipl 
system.cpu40.kern.ipl_good::total;53362;103843;670;4739;4282;227;number of times we switched to this ipl from a different ipl 
system.cpu40.kern.ipl_ticks::0;5563568310000;9396540650000;67534430000;480327760000;427786210000;23106010000;number of cycles we spent at this ipl 
system.cpu40.kern.ipl_ticks::22;19266790000;34109520000;236280000;1671100000;1480020000;81800000;number of cycles we spent at this ipl 
system.cpu40.kern.ipl_ticks::30;868580000;6443720000;19880000;669080000;695570000;10080000;number of cycles we spent at this ipl 
system.cpu40.kern.ipl_ticks::31;862620870000;706461090000;2521750000;16355520000;15352180000;1216040000;number of cycles we spent at this ipl 
system.cpu40.kern.ipl_ticks::total;6446324550000;10143554980000;70312340000;499023460000;445313980000;24413930000;number of cycles we spent at this ipl 
system.cpu40.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu40.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu40.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu40.kern.ipl_used::31;0.377009;0.403627;0.392338;0.379425;0.367058;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu40.kern.ipl_used::total;0.577286;0.605276;0.592920;0.586002;0.573995;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu40.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu40.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu40.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu40.kern.callpal::swpctx;26;1648;2;;2;;number of callpals executed 
system.cpu40.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu40.kern.callpal::swpipl;80469;147765;982;6931;6408;349;number of callpals executed 
system.cpu40.kern.callpal::rdps;11794;21268;144;1036;923;50;number of callpals executed 
system.cpu40.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu40.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu40.kern.callpal::rti;5983;12516;74;578;526;26;number of callpals executed 
system.cpu40.kern.callpal::rdunique;1;97;;;;;number of callpals executed 
system.cpu40.kern.callpal::total;98287;185113;1202;8545;7859;425;number of callpals executed 
system.cpu40.kern.mode_switch::kernel;6011;14164;76;578;528;26;number of protection mode switches 
system.cpu40.kern.mode_switch::user;0;1248;0;0;0;0;number of protection mode switches 
system.cpu40.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu40.kern.mode_switch_good::kernel;0;0.088111;0;0;0;0;fraction of useful protection mode switches 
system.cpu40.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu40.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu40.kern.mode_switch_good::total;0;0.161952;0;0;0;0;fraction of useful protection mode switches 
system.cpu40.kern.mode_ticks::kernel;0;16483936370000;0;0;0;0;number of ticks spent at the given mode 
system.cpu40.kern.mode_ticks::user;0;6947530000;0;0;0;0;number of ticks spent at the given mode 
system.cpu40.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu40.kern.swap_context;27;1648;2;0;2;0;number of times the context was actually changed 
system.cpu40.icache.tags.replacements;19369;186547;403;3924;3553;148;number of replacements 
system.cpu40.icache.tags.tagsinuse;383.959059;464.456484;501;501;501;501;Cycle average of tags in use 
system.cpu40.icache.tags.total_refs;6130253;49232024;204461;732860;1757924;12942495;Total number of references to valid blocks. 
system.cpu40.icache.tags.sampled_refs;19369;186547;403;3924;3553;649;Sample count of references to valid blocks. 
system.cpu40.icache.tags.avg_refs;316.498167;263.912172;507.347395;186.763507;494.771742;19942.211094;Average number of references to valid blocks. 
system.cpu40.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu40.icache.tags.occ_blocks::cpu40.inst;383.959059;464.456484;501;501;501;501;Average occupied blocks per requestor 
system.cpu40.icache.tags.occ_percent::cpu40.inst;0.749920;0.907142;0.978516;0.978516;0.978516;0.978516;Average percentage of cache occupancy 
system.cpu40.icache.tags.occ_percent::total;0.749920;0.907142;0.978516;0.978516;0.978516;0.978516;Average percentage of cache occupancy 
system.cpu40.icache.tags.occ_task_id_blocks::1024;439;501;501;501;501;501;Occupied blocks per task id 
system.cpu40.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu40.icache.tags.age_task_id_blocks_1024::3;14;;;12;5;5;Occupied blocks per task id 
system.cpu40.icache.tags.age_task_id_blocks_1024::4;423;499;499;487;487;487;Occupied blocks per task id 
system.cpu40.icache.tags.occ_task_id_percent::1024;0.857422;0.978516;0.978516;0.978516;0.978516;0.978516;Percentage of cache occupancy per task id 
system.cpu40.icache.tags.tag_accesses;25877085;107605505;240081;4297552;4394087;229160;Number of tag accesses 
system.cpu40.icache.tags.data_accesses;25877085;107605505;240081;4297552;4394087;229160;Number of data accesses 
system.cpu40.icache.ReadReq_hits::cpu40.inst;12908820;53522839;119436;2142890;2191714;114358;number of ReadReq hits 
system.cpu40.icache.ReadReq_hits::total;12908820;53522839;119436;2142890;2191714;114358;number of ReadReq hits 
system.cpu40.icache.demand_hits::cpu40.inst;12908820;53522839;119436;2142890;2191714;114358;number of demand (read+write) hits 
system.cpu40.icache.demand_hits::total;12908820;53522839;119436;2142890;2191714;114358;number of demand (read+write) hits 
system.cpu40.icache.overall_hits::cpu40.inst;12908820;53522839;119436;2142890;2191714;114358;number of overall hits 
system.cpu40.icache.overall_hits::total;12908820;53522839;119436;2142890;2191714;114358;number of overall hits 
system.cpu40.icache.ReadReq_misses::cpu40.inst;19815;186609;403;3924;3553;148;number of ReadReq misses 
system.cpu40.icache.ReadReq_misses::total;19815;186609;403;3924;3553;148;number of ReadReq misses 
system.cpu40.icache.demand_misses::cpu40.inst;19815;186609;403;3924;3553;148;number of demand (read+write) misses 
system.cpu40.icache.demand_misses::total;19815;186609;403;3924;3553;148;number of demand (read+write) misses 
system.cpu40.icache.overall_misses::cpu40.inst;19815;186609;403;3924;3553;148;number of overall misses 
system.cpu40.icache.overall_misses::total;19815;186609;403;3924;3553;148;number of overall misses 
system.cpu40.icache.ReadReq_miss_latency::cpu40.inst;2100362750;18795612997;43603500;416472750;396797750;15758000;number of ReadReq miss cycles 
system.cpu40.icache.ReadReq_miss_latency::total;2100362750;18795612997;43603500;416472750;396797750;15758000;number of ReadReq miss cycles 
system.cpu40.icache.demand_miss_latency::cpu40.inst;2100362750;18795612997;43603500;416472750;396797750;15758000;number of demand (read+write) miss cycles 
system.cpu40.icache.demand_miss_latency::total;2100362750;18795612997;43603500;416472750;396797750;15758000;number of demand (read+write) miss cycles 
system.cpu40.icache.overall_miss_latency::cpu40.inst;2100362750;18795612997;43603500;416472750;396797750;15758000;number of overall miss cycles 
system.cpu40.icache.overall_miss_latency::total;2100362750;18795612997;43603500;416472750;396797750;15758000;number of overall miss cycles 
system.cpu40.icache.ReadReq_accesses::cpu40.inst;12928635;53709448;119839;2146814;2195267;114506;number of ReadReq accesses(hits+misses) 
system.cpu40.icache.ReadReq_accesses::total;12928635;53709448;119839;2146814;2195267;114506;number of ReadReq accesses(hits+misses) 
system.cpu40.icache.demand_accesses::cpu40.inst;12928635;53709448;119839;2146814;2195267;114506;number of demand (read+write) accesses 
system.cpu40.icache.demand_accesses::total;12928635;53709448;119839;2146814;2195267;114506;number of demand (read+write) accesses 
system.cpu40.icache.overall_accesses::cpu40.inst;12928635;53709448;119839;2146814;2195267;114506;number of overall (read+write) accesses 
system.cpu40.icache.overall_accesses::total;12928635;53709448;119839;2146814;2195267;114506;number of overall (read+write) accesses 
system.cpu40.icache.ReadReq_miss_rate::cpu40.inst;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;miss rate for ReadReq accesses 
system.cpu40.icache.ReadReq_miss_rate::total;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;miss rate for ReadReq accesses 
system.cpu40.icache.demand_miss_rate::cpu40.inst;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;miss rate for demand accesses 
system.cpu40.icache.demand_miss_rate::total;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;miss rate for demand accesses 
system.cpu40.icache.overall_miss_rate::cpu40.inst;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;miss rate for overall accesses 
system.cpu40.icache.overall_miss_rate::total;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;miss rate for overall accesses 
system.cpu40.icache.ReadReq_avg_miss_latency::cpu40.inst;105998.624779;100721.899785;108197.270471;106134.747706;111679.636927;106472.972973;average ReadReq miss latency 
system.cpu40.icache.ReadReq_avg_miss_latency::total;105998.624779;100721.899785;108197.270471;106134.747706;111679.636927;106472.972973;average ReadReq miss latency 
system.cpu40.icache.demand_avg_miss_latency::cpu40.inst;105998.624779;100721.899785;108197.270471;106134.747706;111679.636927;106472.972973;average overall miss latency 
system.cpu40.icache.demand_avg_miss_latency::total;105998.624779;100721.899785;108197.270471;106134.747706;111679.636927;106472.972973;average overall miss latency 
system.cpu40.icache.overall_avg_miss_latency::cpu40.inst;105998.624779;100721.899785;108197.270471;106134.747706;111679.636927;106472.972973;average overall miss latency 
system.cpu40.icache.overall_avg_miss_latency::total;105998.624779;100721.899785;108197.270471;106134.747706;111679.636927;106472.972973;average overall miss latency 
system.cpu40.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu40.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu40.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu40.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu40.icache.ReadReq_mshr_misses::cpu40.inst;19815;186609;403;3924;3553;148;number of ReadReq MSHR misses 
system.cpu40.icache.ReadReq_mshr_misses::total;19815;186609;403;3924;3553;148;number of ReadReq MSHR misses 
system.cpu40.icache.demand_mshr_misses::cpu40.inst;19815;186609;403;3924;3553;148;number of demand (read+write) MSHR misses 
system.cpu40.icache.demand_mshr_misses::total;19815;186609;403;3924;3553;148;number of demand (read+write) MSHR misses 
system.cpu40.icache.overall_mshr_misses::cpu40.inst;19815;186609;403;3924;3553;148;number of overall MSHR misses 
system.cpu40.icache.overall_mshr_misses::total;19815;186609;403;3924;3553;148;number of overall MSHR misses 
system.cpu40.icache.ReadReq_mshr_miss_latency::cpu40.inst;1586651250;13993351003;32963500;316297250;304607250;11927000;number of ReadReq MSHR miss cycles 
system.cpu40.icache.ReadReq_mshr_miss_latency::total;1586651250;13993351003;32963500;316297250;304607250;11927000;number of ReadReq MSHR miss cycles 
system.cpu40.icache.demand_mshr_miss_latency::cpu40.inst;1586651250;13993351003;32963500;316297250;304607250;11927000;number of demand (read+write) MSHR miss cycles 
system.cpu40.icache.demand_mshr_miss_latency::total;1586651250;13993351003;32963500;316297250;304607250;11927000;number of demand (read+write) MSHR miss cycles 
system.cpu40.icache.overall_mshr_miss_latency::cpu40.inst;1586651250;13993351003;32963500;316297250;304607250;11927000;number of overall MSHR miss cycles 
system.cpu40.icache.overall_mshr_miss_latency::total;1586651250;13993351003;32963500;316297250;304607250;11927000;number of overall MSHR miss cycles 
system.cpu40.icache.ReadReq_mshr_miss_rate::cpu40.inst;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;mshr miss rate for ReadReq accesses 
system.cpu40.icache.ReadReq_mshr_miss_rate::total;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;mshr miss rate for ReadReq accesses 
system.cpu40.icache.demand_mshr_miss_rate::cpu40.inst;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;mshr miss rate for demand accesses 
system.cpu40.icache.demand_mshr_miss_rate::total;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;mshr miss rate for demand accesses 
system.cpu40.icache.overall_mshr_miss_rate::cpu40.inst;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;mshr miss rate for overall accesses 
system.cpu40.icache.overall_mshr_miss_rate::total;0.001533;0.003474;0.003363;0.001828;0.001618;0.001293;mshr miss rate for overall accesses 
system.cpu40.icache.ReadReq_avg_mshr_miss_latency::cpu40.inst;80073.239970;74987.546169;81795.285360;80605.823140;85732.409232;80587.837838;average ReadReq mshr miss latency 
system.cpu40.icache.ReadReq_avg_mshr_miss_latency::total;80073.239970;74987.546169;81795.285360;80605.823140;85732.409232;80587.837838;average ReadReq mshr miss latency 
system.cpu40.icache.demand_avg_mshr_miss_latency::cpu40.inst;80073.239970;74987.546169;81795.285360;80605.823140;85732.409232;80587.837838;average overall mshr miss latency 
system.cpu40.icache.demand_avg_mshr_miss_latency::total;80073.239970;74987.546169;81795.285360;80605.823140;85732.409232;80587.837838;average overall mshr miss latency 
system.cpu40.icache.overall_avg_mshr_miss_latency::cpu40.inst;80073.239970;74987.546169;81795.285360;80605.823140;85732.409232;80587.837838;average overall mshr miss latency 
system.cpu40.icache.overall_avg_mshr_miss_latency::total;80073.239970;74987.546169;81795.285360;80605.823140;85732.409232;80587.837838;average overall mshr miss latency 
system.cpu40.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu40.dcache.tags.replacements;69492;557946;256;21433;21278;928;number of replacements 
system.cpu40.dcache.tags.tagsinuse;431.064672;669.590679;628.746126;574.604972;632.723813;640.800063;Cycle average of tags in use 
system.cpu40.dcache.tags.total_refs;1157731;12167113;16949;283169;526599;5263926;Total number of references to valid blocks. 
system.cpu40.dcache.tags.sampled_refs;69492;557946;256;21433;21278;1565;Sample count of references to valid blocks. 
system.cpu40.dcache.tags.avg_refs;16.659918;21.806972;66.207031;13.211823;24.748520;3363.530990;Average number of references to valid blocks. 
system.cpu40.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu40.dcache.tags.occ_blocks::cpu40.data;431.064672;669.590679;628.746126;574.604972;632.723813;640.800063;Average occupied blocks per requestor 
system.cpu40.dcache.tags.occ_percent::cpu40.data;0.420962;0.653897;0.614010;0.561138;0.617894;0.625781;Average percentage of cache occupancy 
system.cpu40.dcache.tags.occ_percent::total;0.420962;0.653897;0.614010;0.561138;0.617894;0.625781;Average percentage of cache occupancy 
system.cpu40.dcache.tags.occ_task_id_blocks::1024;593;632;616;555;641;637;Occupied blocks per task id 
system.cpu40.dcache.tags.age_task_id_blocks_1024::3;12;2;1;11;6;7;Occupied blocks per task id 
system.cpu40.dcache.tags.age_task_id_blocks_1024::4;581;630;615;544;628;623;Occupied blocks per task id 
system.cpu40.dcache.tags.occ_task_id_percent::1024;0.579102;0.617188;0.601562;0.541992;0.625977;0.622070;Percentage of cache occupancy per task id 
system.cpu40.dcache.tags.tag_accesses;8408679;31357376;82617;1261827;1271146;74511;Number of tag accesses 
system.cpu40.dcache.tags.data_accesses;8408679;31357376;82617;1261827;1271146;74511;Number of data accesses 
system.cpu40.dcache.ReadReq_hits::cpu40.data;2715447;10549860;26263;427359;427849;27092;number of ReadReq hits 
system.cpu40.dcache.ReadReq_hits::total;2715447;10549860;26263;427359;427849;27092;number of ReadReq hits 
system.cpu40.dcache.WriteReq_hits::cpu40.data;1193896;3958047;12880;159074;156079;7380;number of WriteReq hits 
system.cpu40.dcache.WriteReq_hits::total;1193896;3958047;12880;159074;156079;7380;number of WriteReq hits 
system.cpu40.dcache.LoadLockedReq_hits::cpu40.data;40093;43860;410;2115;3246;260;number of LoadLockedReq hits 
system.cpu40.dcache.LoadLockedReq_hits::total;40093;43860;410;2115;3246;260;number of LoadLockedReq hits 
system.cpu40.dcache.StoreCondReq_hits::cpu40.data;14150;28042;172;1224;1136;62;number of StoreCondReq hits 
system.cpu40.dcache.StoreCondReq_hits::total;14150;28042;172;1224;1136;62;number of StoreCondReq hits 
system.cpu40.dcache.demand_hits::cpu40.data;3909343;14507907;39143;586433;583928;34472;number of demand (read+write) hits 
system.cpu40.dcache.demand_hits::total;3909343;14507907;39143;586433;583928;34472;number of demand (read+write) hits 
system.cpu40.dcache.overall_hits::cpu40.data;3909343;14507907;39143;586433;583928;34472;number of overall hits 
system.cpu40.dcache.overall_hits::total;3909343;14507907;39143;586433;583928;34472;number of overall hits 
system.cpu40.dcache.ReadReq_misses::cpu40.data;147325;665688;873;25891;29386;1570;number of ReadReq misses 
system.cpu40.dcache.ReadReq_misses::total;147325;665688;873;25891;29386;1570;number of ReadReq misses 
system.cpu40.dcache.WriteReq_misses::cpu40.data;9547;58582;153;1248;1620;49;number of WriteReq misses 
system.cpu40.dcache.WriteReq_misses::total;9547;58582;153;1248;1620;49;number of WriteReq misses 
system.cpu40.dcache.LoadLockedReq_misses::cpu40.data;2028;8673;18;179;296;11;number of LoadLockedReq misses 
system.cpu40.dcache.LoadLockedReq_misses::total;2028;8673;18;179;296;11;number of LoadLockedReq misses 
system.cpu40.dcache.StoreCondReq_misses::cpu40.data;6394;20848;87;641;740;33;number of StoreCondReq misses 
system.cpu40.dcache.StoreCondReq_misses::total;6394;20848;87;641;740;33;number of StoreCondReq misses 
system.cpu40.dcache.demand_misses::cpu40.data;156872;724270;1026;27139;31006;1619;number of demand (read+write) misses 
system.cpu40.dcache.demand_misses::total;156872;724270;1026;27139;31006;1619;number of demand (read+write) misses 
system.cpu40.dcache.overall_misses::cpu40.data;156872;724270;1026;27139;31006;1619;number of overall misses 
system.cpu40.dcache.overall_misses::total;156872;724270;1026;27139;31006;1619;number of overall misses 
system.cpu40.dcache.ReadReq_miss_latency::cpu40.data;10732248034;49496172321;73786067;2144841605;2525310170;137528679;number of ReadReq miss cycles 
system.cpu40.dcache.ReadReq_miss_latency::total;10732248034;49496172321;73786067;2144841605;2525310170;137528679;number of ReadReq miss cycles 
system.cpu40.dcache.WriteReq_miss_latency::cpu40.data;558394975;3673772526;8840360;74575556;107803107;2936963;number of WriteReq miss cycles 
system.cpu40.dcache.WriteReq_miss_latency::total;558394975;3673772526;8840360;74575556;107803107;2936963;number of WriteReq miss cycles 
system.cpu40.dcache.LoadLockedReq_miss_latency::cpu40.data;154131565;623783074;1260237;16377466;25242966;866491;number of LoadLockedReq miss cycles 
system.cpu40.dcache.LoadLockedReq_miss_latency::total;154131565;623783074;1260237;16377466;25242966;866491;number of LoadLockedReq miss cycles 
system.cpu40.dcache.StoreCondReq_miss_latency::cpu40.data;313830108;1180454935;4694935;34652553;38621590;1520983;number of StoreCondReq miss cycles 
system.cpu40.dcache.StoreCondReq_miss_latency::total;313830108;1180454935;4694935;34652553;38621590;1520983;number of StoreCondReq miss cycles 
system.cpu40.dcache.StoreCondFailReq_miss_latency::cpu40.data;63986000;20979998;144000;1336000;4398998;452000;number of StoreCondFailReq miss cycles 
system.cpu40.dcache.StoreCondFailReq_miss_latency::total;63986000;20979998;144000;1336000;4398998;452000;number of StoreCondFailReq miss cycles 
system.cpu40.dcache.demand_miss_latency::cpu40.data;11290643009;53169944847;82626427;2219417161;2633113277;140465642;number of demand (read+write) miss cycles 
system.cpu40.dcache.demand_miss_latency::total;11290643009;53169944847;82626427;2219417161;2633113277;140465642;number of demand (read+write) miss cycles 
system.cpu40.dcache.overall_miss_latency::cpu40.data;11290643009;53169944847;82626427;2219417161;2633113277;140465642;number of overall miss cycles 
system.cpu40.dcache.overall_miss_latency::total;11290643009;53169944847;82626427;2219417161;2633113277;140465642;number of overall miss cycles 
system.cpu40.dcache.ReadReq_accesses::cpu40.data;2862772;11215548;27136;453250;457235;28662;number of ReadReq accesses(hits+misses) 
system.cpu40.dcache.ReadReq_accesses::total;2862772;11215548;27136;453250;457235;28662;number of ReadReq accesses(hits+misses) 
system.cpu40.dcache.WriteReq_accesses::cpu40.data;1203443;4016629;13033;160322;157699;7429;number of WriteReq accesses(hits+misses) 
system.cpu40.dcache.WriteReq_accesses::total;1203443;4016629;13033;160322;157699;7429;number of WriteReq accesses(hits+misses) 
system.cpu40.dcache.LoadLockedReq_accesses::cpu40.data;42121;52533;428;2294;3542;271;number of LoadLockedReq accesses(hits+misses) 
system.cpu40.dcache.LoadLockedReq_accesses::total;42121;52533;428;2294;3542;271;number of LoadLockedReq accesses(hits+misses) 
system.cpu40.dcache.StoreCondReq_accesses::cpu40.data;20544;48890;259;1865;1876;95;number of StoreCondReq accesses(hits+misses) 
system.cpu40.dcache.StoreCondReq_accesses::total;20544;48890;259;1865;1876;95;number of StoreCondReq accesses(hits+misses) 
system.cpu40.dcache.demand_accesses::cpu40.data;4066215;15232177;40169;613572;614934;36091;number of demand (read+write) accesses 
system.cpu40.dcache.demand_accesses::total;4066215;15232177;40169;613572;614934;36091;number of demand (read+write) accesses 
system.cpu40.dcache.overall_accesses::cpu40.data;4066215;15232177;40169;613572;614934;36091;number of overall (read+write) accesses 
system.cpu40.dcache.overall_accesses::total;4066215;15232177;40169;613572;614934;36091;number of overall (read+write) accesses 
system.cpu40.dcache.ReadReq_miss_rate::cpu40.data;0.051462;0.059354;0.032171;0.057123;0.064269;0.054776;miss rate for ReadReq accesses 
system.cpu40.dcache.ReadReq_miss_rate::total;0.051462;0.059354;0.032171;0.057123;0.064269;0.054776;miss rate for ReadReq accesses 
system.cpu40.dcache.WriteReq_miss_rate::cpu40.data;0.007933;0.014585;0.011739;0.007784;0.010273;0.006596;miss rate for WriteReq accesses 
system.cpu40.dcache.WriteReq_miss_rate::total;0.007933;0.014585;0.011739;0.007784;0.010273;0.006596;miss rate for WriteReq accesses 
system.cpu40.dcache.LoadLockedReq_miss_rate::cpu40.data;0.048147;0.165096;0.042056;0.078030;0.083569;0.040590;miss rate for LoadLockedReq accesses 
system.cpu40.dcache.LoadLockedReq_miss_rate::total;0.048147;0.165096;0.042056;0.078030;0.083569;0.040590;miss rate for LoadLockedReq accesses 
system.cpu40.dcache.StoreCondReq_miss_rate::cpu40.data;0.311234;0.426427;0.335907;0.343700;0.394456;0.347368;miss rate for StoreCondReq accesses 
system.cpu40.dcache.StoreCondReq_miss_rate::total;0.311234;0.426427;0.335907;0.343700;0.394456;0.347368;miss rate for StoreCondReq accesses 
system.cpu40.dcache.demand_miss_rate::cpu40.data;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;miss rate for demand accesses 
system.cpu40.dcache.demand_miss_rate::total;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;miss rate for demand accesses 
system.cpu40.dcache.overall_miss_rate::cpu40.data;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;miss rate for overall accesses 
system.cpu40.dcache.overall_miss_rate::total;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;miss rate for overall accesses 
system.cpu40.dcache.ReadReq_avg_miss_latency::cpu40.data;72847.432778;74353.409286;84520.122566;82841.203700;85935.825563;87597.884713;average ReadReq miss latency 
system.cpu40.dcache.ReadReq_avg_miss_latency::total;72847.432778;74353.409286;84520.122566;82841.203700;85935.825563;87597.884713;average ReadReq miss latency 
system.cpu40.dcache.WriteReq_avg_miss_latency::cpu40.data;58489.051535;62711.626882;57780.130719;59756.054487;66545.127778;59938.020408;average WriteReq miss latency 
system.cpu40.dcache.WriteReq_avg_miss_latency::total;58489.051535;62711.626882;57780.130719;59756.054487;66545.127778;59938.020408;average WriteReq miss latency 
system.cpu40.dcache.LoadLockedReq_avg_miss_latency::cpu40.data;76001.757890;71922.411392;70013.166667;91494.223464;85280.290541;78771.909091;average LoadLockedReq miss latency 
system.cpu40.dcache.LoadLockedReq_avg_miss_latency::total;76001.757890;71922.411392;70013.166667;91494.223464;85280.290541;78771.909091;average LoadLockedReq miss latency 
system.cpu40.dcache.StoreCondReq_avg_miss_latency::cpu40.data;49081.968721;56621.975010;53964.770115;54060.145086;52191.337838;46090.393939;average StoreCondReq miss latency 
system.cpu40.dcache.StoreCondReq_avg_miss_latency::total;49081.968721;56621.975010;53964.770115;54060.145086;52191.337838;46090.393939;average StoreCondReq miss latency 
system.cpu40.dcache.StoreCondFailReq_avg_miss_latency::cpu40.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu40.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu40.dcache.demand_avg_miss_latency::cpu40.data;71973.602740;73411.773022;80532.579922;81779.621983;84922.701316;86760.742434;average overall miss latency 
system.cpu40.dcache.demand_avg_miss_latency::total;71973.602740;73411.773022;80532.579922;81779.621983;84922.701316;86760.742434;average overall miss latency 
system.cpu40.dcache.overall_avg_miss_latency::cpu40.data;71973.602740;73411.773022;80532.579922;81779.621983;84922.701316;86760.742434;average overall miss latency 
system.cpu40.dcache.overall_avg_miss_latency::total;71973.602740;73411.773022;80532.579922;81779.621983;84922.701316;86760.742434;average overall miss latency 
system.cpu40.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu40.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu40.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu40.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu40.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu40.dcache.writebacks::writebacks;1888;22181;14;500;627;20;number of writebacks 
system.cpu40.dcache.writebacks::total;1888;22181;14;500;627;20;number of writebacks 
system.cpu40.dcache.ReadReq_mshr_misses::cpu40.data;147325;665688;873;25891;29386;1570;number of ReadReq MSHR misses 
system.cpu40.dcache.ReadReq_mshr_misses::total;147325;665688;873;25891;29386;1570;number of ReadReq MSHR misses 
system.cpu40.dcache.WriteReq_mshr_misses::cpu40.data;9547;58582;153;1248;1620;49;number of WriteReq MSHR misses 
system.cpu40.dcache.WriteReq_mshr_misses::total;9547;58582;153;1248;1620;49;number of WriteReq MSHR misses 
system.cpu40.dcache.LoadLockedReq_mshr_misses::cpu40.data;2028;8673;18;179;296;11;number of LoadLockedReq MSHR misses 
system.cpu40.dcache.LoadLockedReq_mshr_misses::total;2028;8673;18;179;296;11;number of LoadLockedReq MSHR misses 
system.cpu40.dcache.StoreCondReq_mshr_misses::cpu40.data;6394;20840;87;641;740;33;number of StoreCondReq MSHR misses 
system.cpu40.dcache.StoreCondReq_mshr_misses::total;6394;20840;87;641;740;33;number of StoreCondReq MSHR misses 
system.cpu40.dcache.demand_mshr_misses::cpu40.data;156872;724270;1026;27139;31006;1619;number of demand (read+write) MSHR misses 
system.cpu40.dcache.demand_mshr_misses::total;156872;724270;1026;27139;31006;1619;number of demand (read+write) MSHR misses 
system.cpu40.dcache.overall_mshr_misses::cpu40.data;156872;724270;1026;27139;31006;1619;number of overall MSHR misses 
system.cpu40.dcache.overall_mshr_misses::total;156872;724270;1026;27139;31006;1619;number of overall MSHR misses 
system.cpu40.dcache.ReadReq_mshr_miss_latency::cpu40.data;6861910966;33936683679;48757933;1518419395;1782713830;95772321;number of ReadReq MSHR miss cycles 
system.cpu40.dcache.ReadReq_mshr_miss_latency::total;6861910966;33936683679;48757933;1518419395;1782713830;95772321;number of ReadReq MSHR miss cycles 
system.cpu40.dcache.WriteReq_mshr_miss_latency::cpu40.data;262177025;2034033474;4044640;37067444;62379893;1476037;number of WriteReq MSHR miss cycles 
system.cpu40.dcache.WriteReq_mshr_miss_latency::total;262177025;2034033474;4044640;37067444;62379893;1476037;number of WriteReq MSHR miss cycles 
system.cpu40.dcache.LoadLockedReq_mshr_miss_latency::cpu40.data;102016435;426418926;818763;11954534;17815034;587509;number of LoadLockedReq MSHR miss cycles 
system.cpu40.dcache.LoadLockedReq_mshr_miss_latency::total;102016435;426418926;818763;11954534;17815034;587509;number of LoadLockedReq MSHR miss cycles 
system.cpu40.dcache.StoreCondReq_mshr_miss_latency::cpu40.data;149981892;609893065;2149065;16186447;19347410;750017;number of StoreCondReq MSHR miss cycles 
system.cpu40.dcache.StoreCondReq_mshr_miss_latency::total;149981892;609893065;2149065;16186447;19347410;750017;number of StoreCondReq MSHR miss cycles 
system.cpu40.dcache.StoreCondFailReq_mshr_miss_latency::cpu40.data;46870000;15040002;100000;940000;3090002;320000;number of StoreCondFailReq MSHR miss cycles 
system.cpu40.dcache.StoreCondFailReq_mshr_miss_latency::total;46870000;15040002;100000;940000;3090002;320000;number of StoreCondFailReq MSHR miss cycles 
system.cpu40.dcache.demand_mshr_miss_latency::cpu40.data;7124087991;35970717153;52802573;1555486839;1845093723;97248358;number of demand (read+write) MSHR miss cycles 
system.cpu40.dcache.demand_mshr_miss_latency::total;7124087991;35970717153;52802573;1555486839;1845093723;97248358;number of demand (read+write) MSHR miss cycles 
system.cpu40.dcache.overall_mshr_miss_latency::cpu40.data;7124087991;35970717153;52802573;1555486839;1845093723;97248358;number of overall MSHR miss cycles 
system.cpu40.dcache.overall_mshr_miss_latency::total;7124087991;35970717153;52802573;1555486839;1845093723;97248358;number of overall MSHR miss cycles 
system.cpu40.dcache.ReadReq_mshr_uncacheable_latency::cpu40.data;25551000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu40.dcache.ReadReq_mshr_uncacheable_latency::total;25551000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu40.dcache.WriteReq_mshr_uncacheable_latency::cpu40.data;2619351000;4222502000;31659000;231345000;201954000;11287000;number of WriteReq MSHR uncacheable cycles 
system.cpu40.dcache.WriteReq_mshr_uncacheable_latency::total;2619351000;4222502000;31659000;231345000;201954000;11287000;number of WriteReq MSHR uncacheable cycles 
system.cpu40.dcache.overall_mshr_uncacheable_latency::cpu40.data;2644902000;4222502000;31659000;231345000;201954000;11287000;number of overall MSHR uncacheable cycles 
system.cpu40.dcache.overall_mshr_uncacheable_latency::total;2644902000;4222502000;31659000;231345000;201954000;11287000;number of overall MSHR uncacheable cycles 
system.cpu40.dcache.ReadReq_mshr_miss_rate::cpu40.data;0.051462;0.059354;0.032171;0.057123;0.064269;0.054776;mshr miss rate for ReadReq accesses 
system.cpu40.dcache.ReadReq_mshr_miss_rate::total;0.051462;0.059354;0.032171;0.057123;0.064269;0.054776;mshr miss rate for ReadReq accesses 
system.cpu40.dcache.WriteReq_mshr_miss_rate::cpu40.data;0.007933;0.014585;0.011739;0.007784;0.010273;0.006596;mshr miss rate for WriteReq accesses 
system.cpu40.dcache.WriteReq_mshr_miss_rate::total;0.007933;0.014585;0.011739;0.007784;0.010273;0.006596;mshr miss rate for WriteReq accesses 
system.cpu40.dcache.LoadLockedReq_mshr_miss_rate::cpu40.data;0.048147;0.165096;0.042056;0.078030;0.083569;0.040590;mshr miss rate for LoadLockedReq accesses 
system.cpu40.dcache.LoadLockedReq_mshr_miss_rate::total;0.048147;0.165096;0.042056;0.078030;0.083569;0.040590;mshr miss rate for LoadLockedReq accesses 
system.cpu40.dcache.StoreCondReq_mshr_miss_rate::cpu40.data;0.311234;0.426263;0.335907;0.343700;0.394456;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu40.dcache.StoreCondReq_mshr_miss_rate::total;0.311234;0.426263;0.335907;0.343700;0.394456;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu40.dcache.demand_mshr_miss_rate::cpu40.data;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;mshr miss rate for demand accesses 
system.cpu40.dcache.demand_mshr_miss_rate::total;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;mshr miss rate for demand accesses 
system.cpu40.dcache.overall_mshr_miss_rate::cpu40.data;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;mshr miss rate for overall accesses 
system.cpu40.dcache.overall_mshr_miss_rate::total;0.038579;0.047549;0.025542;0.044231;0.050422;0.044859;mshr miss rate for overall accesses 
system.cpu40.dcache.ReadReq_avg_mshr_miss_latency::cpu40.data;46576.690759;50979.863959;55851.011455;58646.610598;60665.413122;61001.478344;average ReadReq mshr miss latency 
system.cpu40.dcache.ReadReq_avg_mshr_miss_latency::total;46576.690759;50979.863959;55851.011455;58646.610598;60665.413122;61001.478344;average ReadReq mshr miss latency 
system.cpu40.dcache.WriteReq_avg_mshr_miss_latency::cpu40.data;27461.718341;34721.134034;26435.555556;29701.477564;38506.106790;30123.204082;average WriteReq mshr miss latency 
system.cpu40.dcache.WriteReq_avg_mshr_miss_latency::total;27461.718341;34721.134034;26435.555556;29701.477564;38506.106790;30123.204082;average WriteReq mshr miss latency 
system.cpu40.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu40.data;50303.962032;49166.254583;45486.833333;66785.106145;60185.925676;53409.909091;average LoadLockedReq mshr miss latency 
system.cpu40.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50303.962032;49166.254583;45486.833333;66785.106145;60185.925676;53409.909091;average LoadLockedReq mshr miss latency 
system.cpu40.dcache.StoreCondReq_avg_mshr_miss_latency::cpu40.data;23456.661245;29265.502159;24701.896552;25251.867395;26145.148649;22727.787879;average StoreCondReq mshr miss latency 
system.cpu40.dcache.StoreCondReq_avg_mshr_miss_latency::total;23456.661245;29265.502159;24701.896552;25251.867395;26145.148649;22727.787879;average StoreCondReq mshr miss latency 
system.cpu40.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu40.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu40.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu40.dcache.demand_avg_mshr_miss_latency::cpu40.data;45413.381553;49664.789585;51464.496101;57315.554700;59507.634748;60066.928968;average overall mshr miss latency 
system.cpu40.dcache.demand_avg_mshr_miss_latency::total;45413.381553;49664.789585;51464.496101;57315.554700;59507.634748;60066.928968;average overall mshr miss latency 
system.cpu40.dcache.overall_avg_mshr_miss_latency::cpu40.data;45413.381553;49664.789585;51464.496101;57315.554700;59507.634748;60066.928968;average overall mshr miss latency 
system.cpu40.dcache.overall_avg_mshr_miss_latency::total;45413.381553;49664.789585;51464.496101;57315.554700;59507.634748;60066.928968;average overall mshr miss latency 
system.cpu40.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu40.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu40.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu40.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu40.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu40.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu40.dcache.overall_avg_mshr_uncacheable_latency::cpu40.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu40.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu40.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu41.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu41.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu41.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu41.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu41.dtb.read_hits;3512150;14241825;68209;876457;637094;26115;DTB read hits 
system.cpu41.dtb.read_misses;0;361;0;28;681;0;DTB read misses 
system.cpu41.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu41.dtb.read_accesses;0;104705;0;9649;171845;0;DTB read accesses 
system.cpu41.dtb.write_hits;1415197;5224959;24629;311311;227933;7692;DTB write hits 
system.cpu41.dtb.write_misses;0;273;0;4;6274;0;DTB write misses 
system.cpu41.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu41.dtb.write_accesses;0;36711;0;5076;53748;0;DTB write accesses 
system.cpu41.dtb.data_hits;4927347;19466784;92838;1187768;865027;33807;DTB hits 
system.cpu41.dtb.data_misses;0;634;0;32;6955;0;DTB misses 
system.cpu41.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu41.dtb.data_accesses;0;141416;0;14725;225593;0;DTB accesses 
system.cpu41.itb.fetch_hits;1248506;3323903;15592;224934;692844;5395;ITB hits 
system.cpu41.itb.fetch_misses;0;42;0;10;7;0;ITB misses 
system.cpu41.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu41.itb.fetch_accesses;1248506;3323945;15592;224944;692851;5395;ITB accesses 
system.cpu41.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu41.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu41.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu41.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu41.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu41.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu41.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu41.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu41.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu41.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu41.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu41.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu41.numCycles;644632483;1014355496;7031234;49902347;44531397;2441399;number of cpu cycles simulated 
system.cpu41.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu41.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu41.committedInsts;16022424;67404686;327912;4098836;2692536;108750;Number of instructions committed 
system.cpu41.committedOps;16022424;67404686;327912;4098836;2692536;108750;Number of ops (including micro ops) committed 
system.cpu41.num_int_alu_accesses;15506536;65827135;319967;4000373;2623009;106141;Number of integer alu accesses 
system.cpu41.num_fp_alu_accesses;1813;398054;134;32301;2572;0;Number of float alu accesses 
system.cpu41.num_func_calls;614725;2481569;12242;147702;71541;3650;number of times a function call or return occured 
system.cpu41.num_conditional_control_insts;1565649;7027031;32109;454624;309404;15369;number of instructions that are conditional controls 
system.cpu41.num_int_insts;15506536;65827135;319967;4000373;2623009;106141;number of integer instructions 
system.cpu41.num_fp_insts;1813;398054;134;32301;2572;0;number of float instructions 
system.cpu41.num_int_register_reads;21230416;92164073;445694;5589434;3575253;142706;number of times the integer registers were read 
system.cpu41.num_int_register_writes;12355804;52431891;258682;3164259;2053667;81915;number of times the integer registers were written 
system.cpu41.num_fp_register_reads;923;280693;66;18532;1281;0;number of times the floating registers were read 
system.cpu41.num_fp_register_writes;930;245434;68;18792;1312;0;number of times the floating registers were written 
system.cpu41.num_mem_refs;4933549;19515385;92928;1190731;873498;33833;number of memory refs 
system.cpu41.num_load_insts;3512289;14263410;68219;877848;638624;26115;Number of load instructions 
system.cpu41.num_store_insts;1421260;5251975;24709;312883;234874;7718;Number of store instructions 
system.cpu41.num_idle_cycles;600785755.360141;831227871.762877;6141591.250104;38719480.922731;36982599.629191;2147010.819010;Number of idle cycles 
system.cpu41.num_busy_cycles;43846727.639859;183127624.237124;889642.749896;11182866.077269;7548797.370809;294388.180990;Number of busy cycles 
system.cpu41.not_idle_fraction;0.068018;0.180536;0.126527;0.224095;0.169516;0.120582;Percentage of non-idle cycles 
system.cpu41.idle_fraction;0.931982;0.819464;0.873473;0.775905;0.830484;0.879418;Percentage of idle cycles 
system.cpu41.Branches;2485766;10493750;49662;660737;412781;20719;Number of branches fetched 
system.cpu41.op_class::No_OpClass;54735;154018;721;12372;23669;243;Class of executed instruction 
system.cpu41.op_class::IntAlu;10504699;46323515;227054;2805997;1683348;72254;Class of executed instruction 
system.cpu41.op_class::IntMult;62401;256922;1355;16302;7627;392;Class of executed instruction 
system.cpu41.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::FloatAdd;90;53648;4;5428;89;0;Class of executed instruction 
system.cpu41.op_class::FloatCmp;0;5259;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::FloatCvt;0;1911;0;2916;5;0;Class of executed instruction 
system.cpu41.op_class::FloatMult;0;12921;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::FloatDiv;8;2506;0;928;0;0;Class of executed instruction 
system.cpu41.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::MemRead;3553827;14394185;68749;886082;643244;26305;Class of executed instruction 
system.cpu41.op_class::MemWrite;1421274;5257168;24711;313089;234920;7718;Class of executed instruction 
system.cpu41.op_class::IprAccess;425390;943267;5318;55754;106589;1838;Class of executed instruction 
system.cpu41.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu41.op_class::total;16022424;67405320;327912;4098868;2699491;108750;Class of executed instruction 
system.cpu41.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu41.kern.inst.quiesce;9499;11174;73;604;497;25;number of quiesce instructions executed 
system.cpu41.kern.inst.hwrei;104628;218059;1304;12312;15745;451;number of hwrei instructions executed 
system.cpu41.kern.ipl_count::0;23718;54143;299;3291;2082;101;number of times we switched to this ipl 
system.cpu41.kern.ipl_count::22;5892;10390;72;512;456;25;number of times we switched to this ipl 
system.cpu41.kern.ipl_count::30;88;2151;2;192;87;1;number of times we switched to this ipl 
system.cpu41.kern.ipl_count::31;63102;120088;785;6492;5136;274;number of times we switched to this ipl 
system.cpu41.kern.ipl_count::total;92800;186772;1158;10487;7761;401;number of times we switched to this ipl 
system.cpu41.kern.ipl_good::0;23718;54143;299;3291;2082;101;number of times we switched to this ipl from a different ipl 
system.cpu41.kern.ipl_good::22;5892;10390;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu41.kern.ipl_good::30;88;2151;2;192;87;1;number of times we switched to this ipl from a different ipl 
system.cpu41.kern.ipl_good::31;23630;51995;297;3100;1996;100;number of times we switched to this ipl from a different ipl 
system.cpu41.kern.ipl_good::total;53328;118679;670;7095;4621;227;number of times we switched to this ipl from a different ipl 
system.cpu41.kern.ipl_ticks::0;5559040330000;8800521630000;67507220000;417866860000;418219080000;23263480000;number of cycles we spent at this ipl 
system.cpu41.kern.ipl_ticks::22;19249430000;34743530000;235900000;1728960000;1509170000;82640000;number of cycles we spent at this ipl 
system.cpu41.kern.ipl_ticks::30;875690000;15122590000;20230000;1551180000;820630000;10110000;number of cycles we spent at this ipl 
system.cpu41.kern.ipl_ticks::31;867159100000;1293167210000;2548990000;77876470000;24765090000;1057760000;number of cycles we spent at this ipl 
system.cpu41.kern.ipl_ticks::total;6446324550000;10143554960000;70312340000;499023470000;445313970000;24413990000;number of cycles we spent at this ipl 
system.cpu41.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu41.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu41.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu41.kern.ipl_used::31;0.374473;0.432974;0.378344;0.477511;0.388629;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu41.kern.ipl_used::total;0.574655;0.635422;0.578584;0.676552;0.595413;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu41.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu41.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu41.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu41.kern.callpal::swpctx;27;4170;2;267;39;;number of callpals executed 
system.cpu41.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu41.kern.callpal::swpipl;80839;158534;1010;8680;6618;349;number of callpals executed 
system.cpu41.kern.callpal::rdps;11785;21343;144;1043;919;50;number of callpals executed 
system.cpu41.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu41.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu41.kern.callpal::rti;5980;15700;74;1104;600;26;number of callpals executed 
system.cpu41.kern.callpal::rdunique;1;252;;8;16;;number of callpals executed 
system.cpu41.kern.callpal::total;98646;204845;1230;11567;8240;425;number of callpals executed 
system.cpu41.kern.mode_switch::kernel;6009;19870;76;1371;639;26;number of protection mode switches 
system.cpu41.kern.mode_switch::user;0;3183;0;406;76;0;number of protection mode switches 
system.cpu41.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu41.kern.mode_switch_good::kernel;0;0.160191;0;0.296134;0.118936;0;fraction of useful protection mode switches 
system.cpu41.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu41.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu41.kern.mode_switch_good::total;0;0.276146;0;0.456950;0.212587;0;fraction of useful protection mode switches 
system.cpu41.kern.mode_ticks::kernel;0;16474361840000;0;561969750000;413307570000;0;number of ticks spent at the given mode 
system.cpu41.kern.mode_ticks::user;0;16417120000;0;1688250000;16988060000;0;number of ticks spent at the given mode 
system.cpu41.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu41.kern.swap_context;28;4170;2;267;39;0;number of times the context was actually changed 
system.cpu41.icache.tags.replacements;23007;347357;695;19902;6315;160;number of replacements 
system.cpu41.icache.tags.tagsinuse;383.980991;500.831766;507;507;507.457060;508;Cycle average of tags in use 
system.cpu41.icache.tags.total_refs;7876531;64328021;435008;9265295;2569838;5790121;Total number of references to valid blocks. 
system.cpu41.icache.tags.sampled_refs;23007;347357;695;19902;6315;668;Sample count of references to valid blocks. 
system.cpu41.icache.tags.avg_refs;342.353675;185.192816;625.910791;465.545925;406.941884;8667.845808;Average number of references to valid blocks. 
system.cpu41.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu41.icache.tags.occ_blocks::cpu41.inst;383.980991;500.831766;507;507;507.457060;508;Average occupied blocks per requestor 
system.cpu41.icache.tags.occ_percent::cpu41.inst;0.749963;0.978187;0.990234;0.990234;0.991127;0.992188;Average percentage of cache occupancy 
system.cpu41.icache.tags.occ_percent::total;0.749963;0.978187;0.990234;0.990234;0.991127;0.992188;Average percentage of cache occupancy 
system.cpu41.icache.tags.occ_task_id_blocks::1024;440;507;507;507;508;508;Occupied blocks per task id 
system.cpu41.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu41.icache.tags.age_task_id_blocks_1024::3;15;15;12;12;5;5;Occupied blocks per task id 
system.cpu41.icache.tags.age_task_id_blocks_1024::4;423;490;493;493;494;494;Occupied blocks per task id 
system.cpu41.icache.tags.occ_task_id_percent::1024;0.859375;0.990234;0.990234;0.990234;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu41.icache.tags.tag_accesses;32068302;135158064;656519;8217638;5405298;217660;Number of tag accesses 
system.cpu41.icache.tags.data_accesses;32068302;135158064;656519;8217638;5405298;217660;Number of data accesses 
system.cpu41.icache.ReadReq_hits::cpu41.inst;15998970;67057896;327217;4078966;2693175;108590;number of ReadReq hits 
system.cpu41.icache.ReadReq_hits::total;15998970;67057896;327217;4078966;2693175;108590;number of ReadReq hits 
system.cpu41.icache.demand_hits::cpu41.inst;15998970;67057896;327217;4078966;2693175;108590;number of demand (read+write) hits 
system.cpu41.icache.demand_hits::total;15998970;67057896;327217;4078966;2693175;108590;number of demand (read+write) hits 
system.cpu41.icache.overall_hits::cpu41.inst;15998970;67057896;327217;4078966;2693175;108590;number of overall hits 
system.cpu41.icache.overall_hits::total;15998970;67057896;327217;4078966;2693175;108590;number of overall hits 
system.cpu41.icache.ReadReq_misses::cpu41.inst;23454;347424;695;19902;6316;160;number of ReadReq misses 
system.cpu41.icache.ReadReq_misses::total;23454;347424;695;19902;6316;160;number of ReadReq misses 
system.cpu41.icache.demand_misses::cpu41.inst;23454;347424;695;19902;6316;160;number of demand (read+write) misses 
system.cpu41.icache.demand_misses::total;23454;347424;695;19902;6316;160;number of demand (read+write) misses 
system.cpu41.icache.overall_misses::cpu41.inst;23454;347424;695;19902;6316;160;number of overall misses 
system.cpu41.icache.overall_misses::total;23454;347424;695;19902;6316;160;number of overall misses 
system.cpu41.icache.ReadReq_miss_latency::cpu41.inst;2520635000;34591999493;72086250;2005854500;688198749;17249500;number of ReadReq miss cycles 
system.cpu41.icache.ReadReq_miss_latency::total;2520635000;34591999493;72086250;2005854500;688198749;17249500;number of ReadReq miss cycles 
system.cpu41.icache.demand_miss_latency::cpu41.inst;2520635000;34591999493;72086250;2005854500;688198749;17249500;number of demand (read+write) miss cycles 
system.cpu41.icache.demand_miss_latency::total;2520635000;34591999493;72086250;2005854500;688198749;17249500;number of demand (read+write) miss cycles 
system.cpu41.icache.overall_miss_latency::cpu41.inst;2520635000;34591999493;72086250;2005854500;688198749;17249500;number of overall miss cycles 
system.cpu41.icache.overall_miss_latency::total;2520635000;34591999493;72086250;2005854500;688198749;17249500;number of overall miss cycles 
system.cpu41.icache.ReadReq_accesses::cpu41.inst;16022424;67405320;327912;4098868;2699491;108750;number of ReadReq accesses(hits+misses) 
system.cpu41.icache.ReadReq_accesses::total;16022424;67405320;327912;4098868;2699491;108750;number of ReadReq accesses(hits+misses) 
system.cpu41.icache.demand_accesses::cpu41.inst;16022424;67405320;327912;4098868;2699491;108750;number of demand (read+write) accesses 
system.cpu41.icache.demand_accesses::total;16022424;67405320;327912;4098868;2699491;108750;number of demand (read+write) accesses 
system.cpu41.icache.overall_accesses::cpu41.inst;16022424;67405320;327912;4098868;2699491;108750;number of overall (read+write) accesses 
system.cpu41.icache.overall_accesses::total;16022424;67405320;327912;4098868;2699491;108750;number of overall (read+write) accesses 
system.cpu41.icache.ReadReq_miss_rate::cpu41.inst;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;miss rate for ReadReq accesses 
system.cpu41.icache.ReadReq_miss_rate::total;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;miss rate for ReadReq accesses 
system.cpu41.icache.demand_miss_rate::cpu41.inst;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;miss rate for demand accesses 
system.cpu41.icache.demand_miss_rate::total;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;miss rate for demand accesses 
system.cpu41.icache.overall_miss_rate::cpu41.inst;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;miss rate for overall accesses 
system.cpu41.icache.overall_miss_rate::total;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;miss rate for overall accesses 
system.cpu41.icache.ReadReq_avg_miss_latency::cpu41.inst;107471.433444;99567.098108;103721.223022;100786.579238;108961.169886;107809.375000;average ReadReq miss latency 
system.cpu41.icache.ReadReq_avg_miss_latency::total;107471.433444;99567.098108;103721.223022;100786.579238;108961.169886;107809.375000;average ReadReq miss latency 
system.cpu41.icache.demand_avg_miss_latency::cpu41.inst;107471.433444;99567.098108;103721.223022;100786.579238;108961.169886;107809.375000;average overall miss latency 
system.cpu41.icache.demand_avg_miss_latency::total;107471.433444;99567.098108;103721.223022;100786.579238;108961.169886;107809.375000;average overall miss latency 
system.cpu41.icache.overall_avg_miss_latency::cpu41.inst;107471.433444;99567.098108;103721.223022;100786.579238;108961.169886;107809.375000;average overall miss latency 
system.cpu41.icache.overall_avg_miss_latency::total;107471.433444;99567.098108;103721.223022;100786.579238;108961.169886;107809.375000;average overall miss latency 
system.cpu41.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu41.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu41.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu41.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu41.icache.ReadReq_mshr_misses::cpu41.inst;23454;347424;695;19902;6316;160;number of ReadReq MSHR misses 
system.cpu41.icache.ReadReq_mshr_misses::total;23454;347424;695;19902;6316;160;number of ReadReq MSHR misses 
system.cpu41.icache.demand_mshr_misses::cpu41.inst;23454;347424;695;19902;6316;160;number of demand (read+write) MSHR misses 
system.cpu41.icache.demand_mshr_misses::total;23454;347424;695;19902;6316;160;number of demand (read+write) MSHR misses 
system.cpu41.icache.overall_mshr_misses::cpu41.inst;23454;347424;695;19902;6316;160;number of overall MSHR misses 
system.cpu41.icache.overall_mshr_misses::total;23454;347424;695;19902;6316;160;number of overall MSHR misses 
system.cpu41.icache.ReadReq_mshr_miss_latency::cpu41.inst;1891220000;25651743507;54246750;1491218500;523580251;13026500;number of ReadReq MSHR miss cycles 
system.cpu41.icache.ReadReq_mshr_miss_latency::total;1891220000;25651743507;54246750;1491218500;523580251;13026500;number of ReadReq MSHR miss cycles 
system.cpu41.icache.demand_mshr_miss_latency::cpu41.inst;1891220000;25651743507;54246750;1491218500;523580251;13026500;number of demand (read+write) MSHR miss cycles 
system.cpu41.icache.demand_mshr_miss_latency::total;1891220000;25651743507;54246750;1491218500;523580251;13026500;number of demand (read+write) MSHR miss cycles 
system.cpu41.icache.overall_mshr_miss_latency::cpu41.inst;1891220000;25651743507;54246750;1491218500;523580251;13026500;number of overall MSHR miss cycles 
system.cpu41.icache.overall_mshr_miss_latency::total;1891220000;25651743507;54246750;1491218500;523580251;13026500;number of overall MSHR miss cycles 
system.cpu41.icache.ReadReq_mshr_miss_rate::cpu41.inst;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;mshr miss rate for ReadReq accesses 
system.cpu41.icache.ReadReq_mshr_miss_rate::total;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;mshr miss rate for ReadReq accesses 
system.cpu41.icache.demand_mshr_miss_rate::cpu41.inst;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;mshr miss rate for demand accesses 
system.cpu41.icache.demand_mshr_miss_rate::total;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;mshr miss rate for demand accesses 
system.cpu41.icache.overall_mshr_miss_rate::cpu41.inst;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;mshr miss rate for overall accesses 
system.cpu41.icache.overall_mshr_miss_rate::total;0.001464;0.005154;0.002119;0.004855;0.002340;0.001471;mshr miss rate for overall accesses 
system.cpu41.icache.ReadReq_avg_mshr_miss_latency::cpu41.inst;80635.286092;73834.114819;78052.877698;74928.072556;82897.443160;81415.625000;average ReadReq mshr miss latency 
system.cpu41.icache.ReadReq_avg_mshr_miss_latency::total;80635.286092;73834.114819;78052.877698;74928.072556;82897.443160;81415.625000;average ReadReq mshr miss latency 
system.cpu41.icache.demand_avg_mshr_miss_latency::cpu41.inst;80635.286092;73834.114819;78052.877698;74928.072556;82897.443160;81415.625000;average overall mshr miss latency 
system.cpu41.icache.demand_avg_mshr_miss_latency::total;80635.286092;73834.114819;78052.877698;74928.072556;82897.443160;81415.625000;average overall mshr miss latency 
system.cpu41.icache.overall_avg_mshr_miss_latency::cpu41.inst;80635.286092;73834.114819;78052.877698;74928.072556;82897.443160;81415.625000;average overall mshr miss latency 
system.cpu41.icache.overall_avg_mshr_miss_latency::total;80635.286092;73834.114819;78052.877698;74928.072556;82897.443160;81415.625000;average overall mshr miss latency 
system.cpu41.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu41.dcache.tags.replacements;119264;700035;3579;46850;27998;950;number of replacements 
system.cpu41.dcache.tags.tagsinuse;439.773329;789.538460;693.341629;700.880360;743.847143;699.724154;Cycle average of tags in use 
system.cpu41.dcache.tags.total_refs;1620386;13530205;15957;2823992;7130298;216621;Total number of references to valid blocks. 
system.cpu41.dcache.tags.sampled_refs;119264;700035;3579;46850;27998;1638;Sample count of references to valid blocks. 
system.cpu41.dcache.tags.avg_refs;13.586547;19.327898;4.458508;60.277311;254.671691;132.247253;Average number of references to valid blocks. 
system.cpu41.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu41.dcache.tags.occ_blocks::cpu41.data;439.773329;789.538460;693.341629;700.880360;743.847143;699.724154;Average occupied blocks per requestor 
system.cpu41.dcache.tags.occ_percent::cpu41.data;0.429466;0.771034;0.677091;0.684453;0.726413;0.683324;Average percentage of cache occupancy 
system.cpu41.dcache.tags.occ_percent::total;0.429466;0.771034;0.677091;0.684453;0.726413;0.683324;Average percentage of cache occupancy 
system.cpu41.dcache.tags.occ_task_id_blocks::1024;594;699;682;694;693;688;Occupied blocks per task id 
system.cpu41.dcache.tags.age_task_id_blocks_1024::3;15;15;14;16;8;9;Occupied blocks per task id 
system.cpu41.dcache.tags.age_task_id_blocks_1024::4;579;684;668;678;677;671;Occupied blocks per task id 
system.cpu41.dcache.tags.occ_task_id_percent::1024;0.580078;0.682617;0.666016;0.677734;0.676758;0.671875;Percentage of cache occupancy per task id 
system.cpu41.dcache.tags.tag_accesses;10008749;39860050;189826;2434719;1767052;68816;Number of tag accesses 
system.cpu41.dcache.tags.data_accesses;10008749;39860050;189826;2434719;1767052;68816;Number of data accesses 
system.cpu41.dcache.ReadReq_hits::cpu41.data;3268352;13329339;63307;818279;603179;24369;number of ReadReq hits 
system.cpu41.dcache.ReadReq_hits::total;3268352;13329339;63307;818279;603179;24369;number of ReadReq hits 
system.cpu41.dcache.WriteReq_hits::cpu41.data;1358844;5054357;23970;300447;213616;7368;number of WriteReq hits 
system.cpu41.dcache.WriteReq_hits::total;1358844;5054357;23970;300447;213616;7368;number of WriteReq hits 
system.cpu41.dcache.LoadLockedReq_hits::cpu41.data;40165;58761;390;3767;3597;230;number of LoadLockedReq hits 
system.cpu41.dcache.LoadLockedReq_hits::total;40165;58761;390;3767;3597;230;number of LoadLockedReq hits 
system.cpu41.dcache.StoreCondReq_hits::cpu41.data;14059;39072;177;2403;1356;62;number of StoreCondReq hits 
system.cpu41.dcache.StoreCondReq_hits::total;14059;39072;177;2403;1356;62;number of StoreCondReq hits 
system.cpu41.dcache.demand_hits::cpu41.data;4627196;18383696;87277;1118726;816795;31737;number of demand (read+write) hits 
system.cpu41.dcache.demand_hits::total;4627196;18383696;87277;1118726;816795;31737;number of demand (read+write) hits 
system.cpu41.dcache.overall_hits::cpu41.data;4627196;18383696;87277;1118726;816795;31737;number of overall hits 
system.cpu41.dcache.overall_hits::total;4627196;18383696;87277;1118726;816795;31737;number of overall hits 
system.cpu41.dcache.ReadReq_misses::cpu41.data;201448;855342;4488;54424;30630;1505;number of ReadReq misses 
system.cpu41.dcache.ReadReq_misses::total;201448;855342;4488;54424;30630;1505;number of ReadReq misses 
system.cpu41.dcache.WriteReq_misses::cpu41.data;10089;91687;173;5642;9793;61;number of WriteReq misses 
system.cpu41.dcache.WriteReq_misses::total;10089;91687;173;5642;9793;61;number of WriteReq misses 
system.cpu41.dcache.LoadLockedReq_misses::cpu41.data;2208;19607;34;1350;537;11;number of LoadLockedReq misses 
system.cpu41.dcache.LoadLockedReq_misses::total;2208;19607;34;1350;537;11;number of LoadLockedReq misses 
system.cpu41.dcache.StoreCondReq_misses::cpu41.data;6447;35377;87;2090;1055;31;number of StoreCondReq misses 
system.cpu41.dcache.StoreCondReq_misses::total;6447;35377;87;2090;1055;31;number of StoreCondReq misses 
system.cpu41.dcache.demand_misses::cpu41.data;211537;947029;4661;60066;40423;1566;number of demand (read+write) misses 
system.cpu41.dcache.demand_misses::total;211537;947029;4661;60066;40423;1566;number of demand (read+write) misses 
system.cpu41.dcache.overall_misses::cpu41.data;211537;947029;4661;60066;40423;1566;number of overall misses 
system.cpu41.dcache.overall_misses::total;211537;947029;4661;60066;40423;1566;number of overall misses 
system.cpu41.dcache.ReadReq_miss_latency::cpu41.data;16445728147;61355604038;398914031;4227436370;2835201828;136164175;number of ReadReq miss cycles 
system.cpu41.dcache.ReadReq_miss_latency::total;16445728147;61355604038;398914031;4227436370;2835201828;136164175;number of ReadReq miss cycles 
system.cpu41.dcache.WriteReq_miss_latency::cpu41.data;607341020;5580538774;10687622;382839137;1006286230;5464963;number of WriteReq miss cycles 
system.cpu41.dcache.WriteReq_miss_latency::total;607341020;5580538774;10687622;382839137;1006286230;5464963;number of WriteReq miss cycles 
system.cpu41.dcache.LoadLockedReq_miss_latency::cpu41.data;185537780;1267034859;3411231;88552231;39178543;926242;number of LoadLockedReq miss cycles 
system.cpu41.dcache.LoadLockedReq_miss_latency::total;185537780;1267034859;3411231;88552231;39178543;926242;number of LoadLockedReq miss cycles 
system.cpu41.dcache.StoreCondReq_miss_latency::cpu41.data;318458016;2095702619;4410939;123500490;57016575;1520983;number of StoreCondReq miss cycles 
system.cpu41.dcache.StoreCondReq_miss_latency::total;318458016;2095702619;4410939;123500490;57016575;1520983;number of StoreCondReq miss cycles 
system.cpu41.dcache.StoreCondFailReq_miss_latency::cpu41.data;60126999;9006000;504000;2396000;6716000;348000;number of StoreCondFailReq miss cycles 
system.cpu41.dcache.StoreCondFailReq_miss_latency::total;60126999;9006000;504000;2396000;6716000;348000;number of StoreCondFailReq miss cycles 
system.cpu41.dcache.demand_miss_latency::cpu41.data;17053069167;66936142812;409601653;4610275507;3841488058;141629138;number of demand (read+write) miss cycles 
system.cpu41.dcache.demand_miss_latency::total;17053069167;66936142812;409601653;4610275507;3841488058;141629138;number of demand (read+write) miss cycles 
system.cpu41.dcache.overall_miss_latency::cpu41.data;17053069167;66936142812;409601653;4610275507;3841488058;141629138;number of overall miss cycles 
system.cpu41.dcache.overall_miss_latency::total;17053069167;66936142812;409601653;4610275507;3841488058;141629138;number of overall miss cycles 
system.cpu41.dcache.ReadReq_accesses::cpu41.data;3469800;14184681;67795;872703;633809;25874;number of ReadReq accesses(hits+misses) 
system.cpu41.dcache.ReadReq_accesses::total;3469800;14184681;67795;872703;633809;25874;number of ReadReq accesses(hits+misses) 
system.cpu41.dcache.WriteReq_accesses::cpu41.data;1368933;5146044;24143;306089;223409;7429;number of WriteReq accesses(hits+misses) 
system.cpu41.dcache.WriteReq_accesses::total;1368933;5146044;24143;306089;223409;7429;number of WriteReq accesses(hits+misses) 
system.cpu41.dcache.LoadLockedReq_accesses::cpu41.data;42373;78368;424;5117;4134;241;number of LoadLockedReq accesses(hits+misses) 
system.cpu41.dcache.LoadLockedReq_accesses::total;42373;78368;424;5117;4134;241;number of LoadLockedReq accesses(hits+misses) 
system.cpu41.dcache.StoreCondReq_accesses::cpu41.data;20506;74449;264;4493;2411;93;number of StoreCondReq accesses(hits+misses) 
system.cpu41.dcache.StoreCondReq_accesses::total;20506;74449;264;4493;2411;93;number of StoreCondReq accesses(hits+misses) 
system.cpu41.dcache.demand_accesses::cpu41.data;4838733;19330725;91938;1178792;857218;33303;number of demand (read+write) accesses 
system.cpu41.dcache.demand_accesses::total;4838733;19330725;91938;1178792;857218;33303;number of demand (read+write) accesses 
system.cpu41.dcache.overall_accesses::cpu41.data;4838733;19330725;91938;1178792;857218;33303;number of overall (read+write) accesses 
system.cpu41.dcache.overall_accesses::total;4838733;19330725;91938;1178792;857218;33303;number of overall (read+write) accesses 
system.cpu41.dcache.ReadReq_miss_rate::cpu41.data;0.058058;0.060300;0.066200;0.062363;0.048327;0.058166;miss rate for ReadReq accesses 
system.cpu41.dcache.ReadReq_miss_rate::total;0.058058;0.060300;0.066200;0.062363;0.048327;0.058166;miss rate for ReadReq accesses 
system.cpu41.dcache.WriteReq_miss_rate::cpu41.data;0.007370;0.017817;0.007166;0.018433;0.043834;0.008211;miss rate for WriteReq accesses 
system.cpu41.dcache.WriteReq_miss_rate::total;0.007370;0.017817;0.007166;0.018433;0.043834;0.008211;miss rate for WriteReq accesses 
system.cpu41.dcache.LoadLockedReq_miss_rate::cpu41.data;0.052109;0.250191;0.080189;0.263826;0.129898;0.045643;miss rate for LoadLockedReq accesses 
system.cpu41.dcache.LoadLockedReq_miss_rate::total;0.052109;0.250191;0.080189;0.263826;0.129898;0.045643;miss rate for LoadLockedReq accesses 
system.cpu41.dcache.StoreCondReq_miss_rate::cpu41.data;0.314396;0.475184;0.329545;0.465168;0.437578;0.333333;miss rate for StoreCondReq accesses 
system.cpu41.dcache.StoreCondReq_miss_rate::total;0.314396;0.475184;0.329545;0.465168;0.437578;0.333333;miss rate for StoreCondReq accesses 
system.cpu41.dcache.demand_miss_rate::cpu41.data;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;miss rate for demand accesses 
system.cpu41.dcache.demand_miss_rate::total;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;miss rate for demand accesses 
system.cpu41.dcache.overall_miss_rate::cpu41.data;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;miss rate for overall accesses 
system.cpu41.dcache.overall_miss_rate::total;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;miss rate for overall accesses 
system.cpu41.dcache.ReadReq_avg_miss_latency::cpu41.data;81637.584622;71732.247496;88884.588012;77675.958584;92562.906562;90474.534884;average ReadReq miss latency 
system.cpu41.dcache.ReadReq_avg_miss_latency::total;81637.584622;71732.247496;88884.588012;77675.958584;92562.906562;90474.534884;average ReadReq miss latency 
system.cpu41.dcache.WriteReq_avg_miss_latency::cpu41.data;60198.336802;60865.103821;61778.161850;67855.217476;102755.665271;89589.557377;average WriteReq miss latency 
system.cpu41.dcache.WriteReq_avg_miss_latency::total;60198.336802;60865.103821;61778.161850;67855.217476;102755.665271;89589.557377;average WriteReq miss latency 
system.cpu41.dcache.LoadLockedReq_avg_miss_latency::cpu41.data;84029.791667;64621.556536;100330.323529;65594.245185;72958.180633;84203.818182;average LoadLockedReq miss latency 
system.cpu41.dcache.LoadLockedReq_avg_miss_latency::total;84029.791667;64621.556536;100330.323529;65594.245185;72958.180633;84203.818182;average LoadLockedReq miss latency 
system.cpu41.dcache.StoreCondReq_avg_miss_latency::cpu41.data;49396.310842;59239.127654;50700.448276;59091.143541;54044.146919;49063.967742;average StoreCondReq miss latency 
system.cpu41.dcache.StoreCondReq_avg_miss_latency::total;49396.310842;59239.127654;50700.448276;59091.143541;54044.146919;49063.967742;average StoreCondReq miss latency 
system.cpu41.dcache.StoreCondFailReq_avg_miss_latency::cpu41.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu41.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu41.dcache.demand_avg_miss_latency::cpu41.data;80615.065766;70680.140536;87878.492384;76753.496271;95032.235559;90440.062580;average overall miss latency 
system.cpu41.dcache.demand_avg_miss_latency::total;80615.065766;70680.140536;87878.492384;76753.496271;95032.235559;90440.062580;average overall miss latency 
system.cpu41.dcache.overall_avg_miss_latency::cpu41.data;80615.065766;70680.140536;87878.492384;76753.496271;95032.235559;90440.062580;average overall miss latency 
system.cpu41.dcache.overall_avg_miss_latency::total;80615.065766;70680.140536;87878.492384;76753.496271;95032.235559;90440.062580;average overall miss latency 
system.cpu41.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu41.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu41.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu41.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu41.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu41.dcache.writebacks::writebacks;2315;28983;75;4783;6710;22;number of writebacks 
system.cpu41.dcache.writebacks::total;2315;28983;75;4783;6710;22;number of writebacks 
system.cpu41.dcache.ReadReq_mshr_misses::cpu41.data;201448;855342;4488;54424;30630;1505;number of ReadReq MSHR misses 
system.cpu41.dcache.ReadReq_mshr_misses::total;201448;855342;4488;54424;30630;1505;number of ReadReq MSHR misses 
system.cpu41.dcache.WriteReq_mshr_misses::cpu41.data;10089;91687;173;5642;9793;61;number of WriteReq MSHR misses 
system.cpu41.dcache.WriteReq_mshr_misses::total;10089;91687;173;5642;9793;61;number of WriteReq MSHR misses 
system.cpu41.dcache.LoadLockedReq_mshr_misses::cpu41.data;2208;19607;34;1350;537;11;number of LoadLockedReq MSHR misses 
system.cpu41.dcache.LoadLockedReq_mshr_misses::total;2208;19607;34;1350;537;11;number of LoadLockedReq MSHR misses 
system.cpu41.dcache.StoreCondReq_mshr_misses::cpu41.data;6447;35367;87;2089;1054;31;number of StoreCondReq MSHR misses 
system.cpu41.dcache.StoreCondReq_mshr_misses::total;6447;35367;87;2089;1054;31;number of StoreCondReq MSHR misses 
system.cpu41.dcache.demand_mshr_misses::cpu41.data;211537;947029;4661;60066;40423;1566;number of demand (read+write) MSHR misses 
system.cpu41.dcache.demand_mshr_misses::total;211537;947029;4661;60066;40423;1566;number of demand (read+write) MSHR misses 
system.cpu41.dcache.overall_mshr_misses::cpu41.data;211537;947029;4661;60066;40423;1566;number of overall MSHR misses 
system.cpu41.dcache.overall_mshr_misses::total;211537;947029;4661;60066;40423;1566;number of overall MSHR misses 
system.cpu41.dcache.ReadReq_mshr_miss_latency::cpu41.data;11208805853;41568853962;285724969;2937819630;2049902172;96341825;number of ReadReq MSHR miss cycles 
system.cpu41.dcache.ReadReq_mshr_miss_latency::total;11208805853;41568853962;285724969;2937819630;2049902172;96341825;number of ReadReq MSHR miss cycles 
system.cpu41.dcache.WriteReq_mshr_miss_latency::cpu41.data;296358980;3096274226;5489378;232943863;746143770;3676037;number of WriteReq MSHR miss cycles 
system.cpu41.dcache.WriteReq_mshr_miss_latency::total;296358980;3096274226;5489378;232943863;746143770;3676037;number of WriteReq MSHR miss cycles 
system.cpu41.dcache.LoadLockedReq_mshr_miss_latency::cpu41.data;128504220;830430141;2519769;58295769;26647457;636758;number of LoadLockedReq MSHR miss cycles 
system.cpu41.dcache.LoadLockedReq_mshr_miss_latency::total;128504220;830430141;2519769;58295769;26647457;636758;number of LoadLockedReq MSHR miss cycles 
system.cpu41.dcache.StoreCondReq_mshr_miss_latency::cpu41.data;152587984;1198113381;2002061;72820510;31074425;745017;number of StoreCondReq MSHR miss cycles 
system.cpu41.dcache.StoreCondReq_mshr_miss_latency::total;152587984;1198113381;2002061;72820510;31074425;745017;number of StoreCondReq MSHR miss cycles 
system.cpu41.dcache.StoreCondFailReq_mshr_miss_latency::cpu41.data;43660001;6520000;350000;1670000;5000000;260000;number of StoreCondFailReq MSHR miss cycles 
system.cpu41.dcache.StoreCondFailReq_mshr_miss_latency::total;43660001;6520000;350000;1670000;5000000;260000;number of StoreCondFailReq MSHR miss cycles 
system.cpu41.dcache.demand_mshr_miss_latency::cpu41.data;11505164833;44665128188;291214347;3170763493;2796045942;100017862;number of demand (read+write) MSHR miss cycles 
system.cpu41.dcache.demand_mshr_miss_latency::total;11505164833;44665128188;291214347;3170763493;2796045942;100017862;number of demand (read+write) MSHR miss cycles 
system.cpu41.dcache.overall_mshr_miss_latency::cpu41.data;11505164833;44665128188;291214347;3170763493;2796045942;100017862;number of overall MSHR miss cycles 
system.cpu41.dcache.overall_mshr_miss_latency::total;11505164833;44665128188;291214347;3170763493;2796045942;100017862;number of overall MSHR miss cycles 
system.cpu41.dcache.ReadReq_mshr_uncacheable_latency::cpu41.data;25760000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu41.dcache.ReadReq_mshr_uncacheable_latency::total;25760000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu41.dcache.WriteReq_mshr_uncacheable_latency::cpu41.data;2605664000;4592375000;31521000;273825000;210194000;11054000;number of WriteReq MSHR uncacheable cycles 
system.cpu41.dcache.WriteReq_mshr_uncacheable_latency::total;2605664000;4592375000;31521000;273825000;210194000;11054000;number of WriteReq MSHR uncacheable cycles 
system.cpu41.dcache.overall_mshr_uncacheable_latency::cpu41.data;2631424000;4592375000;31521000;273825000;210194000;11054000;number of overall MSHR uncacheable cycles 
system.cpu41.dcache.overall_mshr_uncacheable_latency::total;2631424000;4592375000;31521000;273825000;210194000;11054000;number of overall MSHR uncacheable cycles 
system.cpu41.dcache.ReadReq_mshr_miss_rate::cpu41.data;0.058058;0.060300;0.066200;0.062363;0.048327;0.058166;mshr miss rate for ReadReq accesses 
system.cpu41.dcache.ReadReq_mshr_miss_rate::total;0.058058;0.060300;0.066200;0.062363;0.048327;0.058166;mshr miss rate for ReadReq accesses 
system.cpu41.dcache.WriteReq_mshr_miss_rate::cpu41.data;0.007370;0.017817;0.007166;0.018433;0.043834;0.008211;mshr miss rate for WriteReq accesses 
system.cpu41.dcache.WriteReq_mshr_miss_rate::total;0.007370;0.017817;0.007166;0.018433;0.043834;0.008211;mshr miss rate for WriteReq accesses 
system.cpu41.dcache.LoadLockedReq_mshr_miss_rate::cpu41.data;0.052109;0.250191;0.080189;0.263826;0.129898;0.045643;mshr miss rate for LoadLockedReq accesses 
system.cpu41.dcache.LoadLockedReq_mshr_miss_rate::total;0.052109;0.250191;0.080189;0.263826;0.129898;0.045643;mshr miss rate for LoadLockedReq accesses 
system.cpu41.dcache.StoreCondReq_mshr_miss_rate::cpu41.data;0.314396;0.475050;0.329545;0.464945;0.437163;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu41.dcache.StoreCondReq_mshr_miss_rate::total;0.314396;0.475050;0.329545;0.464945;0.437163;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu41.dcache.demand_mshr_miss_rate::cpu41.data;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;mshr miss rate for demand accesses 
system.cpu41.dcache.demand_mshr_miss_rate::total;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;mshr miss rate for demand accesses 
system.cpu41.dcache.overall_mshr_miss_rate::cpu41.data;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;mshr miss rate for overall accesses 
system.cpu41.dcache.overall_mshr_miss_rate::total;0.043717;0.048991;0.050697;0.050956;0.047156;0.047023;mshr miss rate for overall accesses 
system.cpu41.dcache.ReadReq_avg_mshr_miss_latency::cpu41.data;55641.187071;48599.103004;63664.208779;53980.222512;66924.654652;64014.501661;average ReadReq mshr miss latency 
system.cpu41.dcache.ReadReq_avg_mshr_miss_latency::total;55641.187071;48599.103004;63664.208779;53980.222512;66924.654652;64014.501661;average ReadReq mshr miss latency 
system.cpu41.dcache.WriteReq_avg_mshr_miss_latency::cpu41.data;29374.465259;33770.046201;31730.508671;41287.462425;76191.541918;60262.901639;average WriteReq mshr miss latency 
system.cpu41.dcache.WriteReq_avg_mshr_miss_latency::total;29374.465259;33770.046201;31730.508671;41287.462425;76191.541918;60262.901639;average WriteReq mshr miss latency 
system.cpu41.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu41.data;58199.375000;42353.758403;74110.852941;43182.051111;49622.824953;57887.090909;average LoadLockedReq mshr miss latency 
system.cpu41.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58199.375000;42353.758403;74110.852941;43182.051111;49622.824953;57887.090909;average LoadLockedReq mshr miss latency 
system.cpu41.dcache.StoreCondReq_avg_mshr_miss_latency::cpu41.data;23668.060183;33876.590635;23012.195402;34859.028243;29482.376660;24032.806452;average StoreCondReq mshr miss latency 
system.cpu41.dcache.StoreCondReq_avg_mshr_miss_latency::total;23668.060183;33876.590635;23012.195402;34859.028243;29482.376660;24032.806452;average StoreCondReq mshr miss latency 
system.cpu41.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu41.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu41.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu41.dcache.demand_avg_mshr_miss_latency::cpu41.data;54388.427712;47163.421804;62478.941643;52787.991426;69169.679193;63868.366539;average overall mshr miss latency 
system.cpu41.dcache.demand_avg_mshr_miss_latency::total;54388.427712;47163.421804;62478.941643;52787.991426;69169.679193;63868.366539;average overall mshr miss latency 
system.cpu41.dcache.overall_avg_mshr_miss_latency::cpu41.data;54388.427712;47163.421804;62478.941643;52787.991426;69169.679193;63868.366539;average overall mshr miss latency 
system.cpu41.dcache.overall_avg_mshr_miss_latency::total;54388.427712;47163.421804;62478.941643;52787.991426;69169.679193;63868.366539;average overall mshr miss latency 
system.cpu41.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu41.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu41.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu41.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu41.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu41.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu41.dcache.overall_avg_mshr_uncacheable_latency::cpu41.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu41.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu41.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu42.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu42.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu42.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu42.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu42.dtb.read_hits;3503975;14692509;62997;698730;632960;24312;DTB read hits 
system.cpu42.dtb.read_misses;0;351;0;32;671;0;DTB read misses 
system.cpu42.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu42.dtb.read_accesses;0;104331;0;113621;165635;0;DTB read accesses 
system.cpu42.dtb.write_hits;1413463;5239269;23343;274262;218524;7717;DTB write hits 
system.cpu42.dtb.write_misses;0;242;0;5;6234;0;DTB write misses 
system.cpu42.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu42.dtb.write_accesses;0;36766;0;53330;51660;0;DTB write accesses 
system.cpu42.dtb.data_hits;4917438;19931778;86340;972992;851484;32029;DTB hits 
system.cpu42.dtb.data_misses;0;593;0;37;6905;0;DTB misses 
system.cpu42.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu42.dtb.data_accesses;0;141097;0;166951;217295;0;DTB accesses 
system.cpu42.itb.fetch_hits;1247535;3336156;15574;730945;670992;5395;ITB hits 
system.cpu42.itb.fetch_misses;0;38;0;10;7;0;ITB misses 
system.cpu42.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu42.itb.fetch_accesses;1247535;3336194;15574;730955;670999;5395;ITB accesses 
system.cpu42.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu42.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu42.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu42.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu42.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu42.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu42.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu42.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu42.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu42.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu42.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu42.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu42.numCycles;644632482;1014383990;7008402;49896686;44531396;2441389;number of cpu cycles simulated 
system.cpu42.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu42.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu42.committedInsts;15993357;68439123;302774;3358494;2638275;105244;Number of instructions committed 
system.cpu42.committedOps;15993357;68439123;302774;3358494;2638275;105244;Number of ops (including micro ops) committed 
system.cpu42.num_int_alu_accesses;15478746;66851886;295198;3178988;2570118;102610;Number of integer alu accesses 
system.cpu42.num_fp_alu_accesses;1746;397304;134;275605;2572;0;Number of float alu accesses 
system.cpu42.num_func_calls;613963;2494021;11400;104012;70585;3650;number of times a function call or return occured 
system.cpu42.num_conditional_control_insts;1559863;7455715;28992;344122;308232;13591;number of instructions that are conditional controls 
system.cpu42.num_int_insts;15478746;66851886;295198;3178988;2570118;102610;number of integer instructions 
system.cpu42.num_fp_insts;1746;397304;134;275605;2572;0;number of float instructions 
system.cpu42.num_int_register_reads;21195361;93275791;411028;4701349;3489140;139200;number of times the integer registers were read 
system.cpu42.num_int_register_writes;12335650;53010607;238686;2411550;2011894;80162;number of times the integer registers were written 
system.cpu42.num_fp_register_reads;890;280769;66;268108;1281;0;number of times the floating registers were read 
system.cpu42.num_fp_register_writes;896;245240;68;217730;1312;0;number of times the floating registers were written 
system.cpu42.num_mem_refs;4923627;19980504;86431;974858;859901;32055;number of memory refs 
system.cpu42.num_load_insts;3504109;14713980;63008;699488;634476;24312;Number of load instructions 
system.cpu42.num_store_insts;1419518;5266524;23423;275370;225425;7743;Number of store instructions 
system.cpu42.num_idle_cycles;600889738.293564;828187379.782884;6192688.150739;40830414.877244;37122062.204829;2157168.021783;Number of idle cycles 
system.cpu42.num_busy_cycles;43742743.706436;186196610.217116;815713.849261;9066271.122756;7409333.795171;284220.978217;Number of busy cycles 
system.cpu42.not_idle_fraction;0.067857;0.183556;0.116391;0.181701;0.166384;0.116418;Percentage of non-idle cycles 
system.cpu42.idle_fraction;0.932143;0.816444;0.883609;0.818299;0.833616;0.883582;Percentage of idle cycles 
system.cpu42.Branches;2478074;10939219;45342;490890;410404;18966;Number of branches fetched 
system.cpu42.op_class::No_OpClass;54698;153793;716;11993;22624;243;Class of executed instruction 
system.cpu42.op_class::IntAlu;10486023;46884749;208533;2198054;1644533;70526;Class of executed instruction 
system.cpu42.op_class::IntMult;62327;257104;1249;11397;7486;392;Class of executed instruction 
system.cpu42.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::FloatAdd;88;53844;4;56264;89;0;Class of executed instruction 
system.cpu42.op_class::FloatCmp;0;5287;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::FloatCvt;0;1940;0;1674;5;0;Class of executed instruction 
system.cpu42.op_class::FloatMult;0;12996;0;49624;0;0;Class of executed instruction 
system.cpu42.op_class::FloatDiv;8;2510;0;1424;0;0;Class of executed instruction 
system.cpu42.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::MemRead;3545610;14847547;63537;705556;639054;24502;Class of executed instruction 
system.cpu42.op_class::MemWrite;1419532;5272769;23425;275478;225465;7743;Class of executed instruction 
system.cpu42.op_class::IprAccess;425071;947177;5310;47067;105924;1838;Class of executed instruction 
system.cpu42.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu42.op_class::total;15993357;68439716;302774;3358531;2645180;105244;Class of executed instruction 
system.cpu42.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu42.kern.inst.quiesce;9517;11101;73;568;501;25;number of quiesce instructions executed 
system.cpu42.kern.inst.hwrei;104553;219522;1302;10738;15663;451;number of hwrei instructions executed 
system.cpu42.kern.ipl_count::0;23700;54362;299;2714;2069;101;number of times we switched to this ipl 
system.cpu42.kern.ipl_count::22;5888;10395;72;512;456;25;number of times we switched to this ipl 
system.cpu42.kern.ipl_count::30;87;2141;2;132;87;1;number of times we switched to this ipl 
system.cpu42.kern.ipl_count::31;63059;121069;783;5908;5120;274;number of times we switched to this ipl 
system.cpu42.kern.ipl_count::total;92734;187967;1156;9266;7732;401;number of times we switched to this ipl 
system.cpu42.kern.ipl_good::0;23700;54362;299;2714;2069;101;number of times we switched to this ipl from a different ipl 
system.cpu42.kern.ipl_good::22;5888;10395;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu42.kern.ipl_good::30;87;2141;2;132;87;1;number of times we switched to this ipl from a different ipl 
system.cpu42.kern.ipl_good::31;23613;52229;297;2583;1983;100;number of times we switched to this ipl from a different ipl 
system.cpu42.kern.ipl_good::total;53288;119127;670;5941;4595;227;number of times we switched to this ipl from a different ipl 
system.cpu42.kern.ipl_ticks::0;5555490130000;8773852680000;67510980000;449260040000;417973410000;23404920000;number of cycles we spent at this ipl 
system.cpu42.kern.ipl_ticks::22;19197930000;34951140000;235630000;1704190000;1503690000;82170000;number of cycles we spent at this ipl 
system.cpu42.kern.ipl_ticks::30;867720000;15067890000;20310000;1130490000;820900000;10070000;number of cycles we spent at this ipl 
system.cpu42.kern.ipl_ticks::31;870768760000;1319679340000;2545410000;46932680000;25015960000;916730000;number of cycles we spent at this ipl 
system.cpu42.kern.ipl_ticks::total;6446324540000;10143551050000;70312330000;499027400000;445313960000;24413890000;number of cycles we spent at this ipl 
system.cpu42.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu42.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu42.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu42.kern.ipl_used::31;0.374459;0.431399;0.379310;0.437204;0.387305;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu42.kern.ipl_used::total;0.574633;0.633766;0.579585;0.641161;0.594283;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu42.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu42.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu42.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu42.kern.callpal::swpctx;26;4151;2;142;39;;number of callpals executed 
system.cpu42.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu42.kern.callpal::swpipl;80783;159769;1008;7770;6594;349;number of callpals executed 
system.cpu42.kern.callpal::rdps;11777;21340;144;1036;916;50;number of callpals executed 
system.cpu42.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu42.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu42.kern.callpal::rti;5975;15670;74;853;595;26;number of callpals executed 
system.cpu42.kern.callpal::rdunique;1;252;;4;16;;number of callpals executed 
system.cpu42.kern.callpal::total;98576;206363;1228;10048;8208;425;number of callpals executed 
system.cpu42.kern.mode_switch::kernel;6003;19822;76;994;634;26;number of protection mode switches 
system.cpu42.kern.mode_switch::user;0;3168;0;227;70;0;number of protection mode switches 
system.cpu42.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu42.kern.mode_switch_good::kernel;0;0.159822;0;0.228370;0.110410;0;fraction of useful protection mode switches 
system.cpu42.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu42.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu42.kern.mode_switch_good::total;0;0.275598;0;0.371826;0.198864;0;fraction of useful protection mode switches 
system.cpu42.kern.mode_ticks::kernel;0;16475015880000;0;546277730000;416687610000;0;number of ticks spent at the given mode 
system.cpu42.kern.mode_ticks::user;0;16392310000;0;15352510000;16389680000;0;number of ticks spent at the given mode 
system.cpu42.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu42.kern.swap_context;27;4151;2;142;39;0;number of times the context was actually changed 
system.cpu42.icache.tags.replacements;22989;345869;672;12181;6221;160;number of replacements 
system.cpu42.icache.tags.tagsinuse;383.490489;499.603550;508;508;508.456257;509;Cycle average of tags in use 
system.cpu42.icache.tags.total_refs;7987227;65891847;398893;8192245;2504382;5481585;Total number of references to valid blocks. 
system.cpu42.icache.tags.sampled_refs;22989;345869;672;12181;6221;669;Sample count of references to valid blocks. 
system.cpu42.icache.tags.avg_refs;347.436905;190.510994;593.590774;672.542895;402.569040;8193.699552;Average number of references to valid blocks. 
system.cpu42.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu42.icache.tags.occ_blocks::cpu42.inst;383.490489;499.603550;508;508;508.456257;509;Average occupied blocks per requestor 
system.cpu42.icache.tags.occ_percent::cpu42.inst;0.749005;0.975788;0.992188;0.992188;0.993079;0.994141;Average percentage of cache occupancy 
system.cpu42.icache.tags.occ_percent::total;0.749005;0.975788;0.992188;0.992188;0.993079;0.994141;Average percentage of cache occupancy 
system.cpu42.icache.tags.occ_task_id_blocks::1024;439;508;508;508;509;509;Occupied blocks per task id 
system.cpu42.icache.tags.age_task_id_blocks_1024::2;2;11;;2;9;9;Occupied blocks per task id 
system.cpu42.icache.tags.age_task_id_blocks_1024::3;15;3;6;12;5;5;Occupied blocks per task id 
system.cpu42.icache.tags.age_task_id_blocks_1024::4;422;494;494;494;495;495;Occupied blocks per task id 
system.cpu42.icache.tags.occ_task_id_percent::1024;0.857422;0.992188;0.992188;0.992188;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu42.icache.tags.tag_accesses;32010149;137225372;606220;6729241;5296582;210648;Number of tag accesses 
system.cpu42.icache.tags.data_accesses;32010149;137225372;606220;6729241;5296582;210648;Number of data accesses 
system.cpu42.icache.ReadReq_hits::cpu42.inst;15969922;68093779;302102;3346349;2638958;105084;number of ReadReq hits 
system.cpu42.icache.ReadReq_hits::total;15969922;68093779;302102;3346349;2638958;105084;number of ReadReq hits 
system.cpu42.icache.demand_hits::cpu42.inst;15969922;68093779;302102;3346349;2638958;105084;number of demand (read+write) hits 
system.cpu42.icache.demand_hits::total;15969922;68093779;302102;3346349;2638958;105084;number of demand (read+write) hits 
system.cpu42.icache.overall_hits::cpu42.inst;15969922;68093779;302102;3346349;2638958;105084;number of overall hits 
system.cpu42.icache.overall_hits::total;15969922;68093779;302102;3346349;2638958;105084;number of overall hits 
system.cpu42.icache.ReadReq_misses::cpu42.inst;23435;345938;672;12181;6222;160;number of ReadReq misses 
system.cpu42.icache.ReadReq_misses::total;23435;345938;672;12181;6222;160;number of ReadReq misses 
system.cpu42.icache.demand_misses::cpu42.inst;23435;345938;672;12181;6222;160;number of demand (read+write) misses 
system.cpu42.icache.demand_misses::total;23435;345938;672;12181;6222;160;number of demand (read+write) misses 
system.cpu42.icache.overall_misses::cpu42.inst;23435;345938;672;12181;6222;160;number of overall misses 
system.cpu42.icache.overall_misses::total;23435;345938;672;12181;6222;160;number of overall misses 
system.cpu42.icache.ReadReq_miss_latency::cpu42.inst;2458968998;34388100991;67737750;1235880250;674856999;17009000;number of ReadReq miss cycles 
system.cpu42.icache.ReadReq_miss_latency::total;2458968998;34388100991;67737750;1235880250;674856999;17009000;number of ReadReq miss cycles 
system.cpu42.icache.demand_miss_latency::cpu42.inst;2458968998;34388100991;67737750;1235880250;674856999;17009000;number of demand (read+write) miss cycles 
system.cpu42.icache.demand_miss_latency::total;2458968998;34388100991;67737750;1235880250;674856999;17009000;number of demand (read+write) miss cycles 
system.cpu42.icache.overall_miss_latency::cpu42.inst;2458968998;34388100991;67737750;1235880250;674856999;17009000;number of overall miss cycles 
system.cpu42.icache.overall_miss_latency::total;2458968998;34388100991;67737750;1235880250;674856999;17009000;number of overall miss cycles 
system.cpu42.icache.ReadReq_accesses::cpu42.inst;15993357;68439717;302774;3358530;2645180;105244;number of ReadReq accesses(hits+misses) 
system.cpu42.icache.ReadReq_accesses::total;15993357;68439717;302774;3358530;2645180;105244;number of ReadReq accesses(hits+misses) 
system.cpu42.icache.demand_accesses::cpu42.inst;15993357;68439717;302774;3358530;2645180;105244;number of demand (read+write) accesses 
system.cpu42.icache.demand_accesses::total;15993357;68439717;302774;3358530;2645180;105244;number of demand (read+write) accesses 
system.cpu42.icache.overall_accesses::cpu42.inst;15993357;68439717;302774;3358530;2645180;105244;number of overall (read+write) accesses 
system.cpu42.icache.overall_accesses::total;15993357;68439717;302774;3358530;2645180;105244;number of overall (read+write) accesses 
system.cpu42.icache.ReadReq_miss_rate::cpu42.inst;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;miss rate for ReadReq accesses 
system.cpu42.icache.ReadReq_miss_rate::total;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;miss rate for ReadReq accesses 
system.cpu42.icache.demand_miss_rate::cpu42.inst;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;miss rate for demand accesses 
system.cpu42.icache.demand_miss_rate::total;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;miss rate for demand accesses 
system.cpu42.icache.overall_miss_rate::cpu42.inst;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;miss rate for overall accesses 
system.cpu42.icache.overall_miss_rate::total;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;miss rate for overall accesses 
system.cpu42.icache.ReadReq_avg_miss_latency::cpu42.inst;104927.202816;99405.387645;100800.223214;101459.670799;108463.034233;106306.250000;average ReadReq miss latency 
system.cpu42.icache.ReadReq_avg_miss_latency::total;104927.202816;99405.387645;100800.223214;101459.670799;108463.034233;106306.250000;average ReadReq miss latency 
system.cpu42.icache.demand_avg_miss_latency::cpu42.inst;104927.202816;99405.387645;100800.223214;101459.670799;108463.034233;106306.250000;average overall miss latency 
system.cpu42.icache.demand_avg_miss_latency::total;104927.202816;99405.387645;100800.223214;101459.670799;108463.034233;106306.250000;average overall miss latency 
system.cpu42.icache.overall_avg_miss_latency::cpu42.inst;104927.202816;99405.387645;100800.223214;101459.670799;108463.034233;106306.250000;average overall miss latency 
system.cpu42.icache.overall_avg_miss_latency::total;104927.202816;99405.387645;100800.223214;101459.670799;108463.034233;106306.250000;average overall miss latency 
system.cpu42.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu42.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu42.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu42.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu42.icache.ReadReq_mshr_misses::cpu42.inst;23435;345938;672;12181;6222;160;number of ReadReq MSHR misses 
system.cpu42.icache.ReadReq_mshr_misses::total;23435;345938;672;12181;6222;160;number of ReadReq MSHR misses 
system.cpu42.icache.demand_mshr_misses::cpu42.inst;23435;345938;672;12181;6222;160;number of demand (read+write) MSHR misses 
system.cpu42.icache.demand_mshr_misses::total;23435;345938;672;12181;6222;160;number of demand (read+write) MSHR misses 
system.cpu42.icache.overall_mshr_misses::cpu42.inst;23435;345938;672;12181;6222;160;number of overall MSHR misses 
system.cpu42.icache.overall_mshr_misses::total;23435;345938;672;12181;6222;160;number of overall MSHR misses 
system.cpu42.icache.ReadReq_mshr_miss_latency::cpu42.inst;1852584002;25486188009;50475250;920788750;513121001;12868000;number of ReadReq MSHR miss cycles 
system.cpu42.icache.ReadReq_mshr_miss_latency::total;1852584002;25486188009;50475250;920788750;513121001;12868000;number of ReadReq MSHR miss cycles 
system.cpu42.icache.demand_mshr_miss_latency::cpu42.inst;1852584002;25486188009;50475250;920788750;513121001;12868000;number of demand (read+write) MSHR miss cycles 
system.cpu42.icache.demand_mshr_miss_latency::total;1852584002;25486188009;50475250;920788750;513121001;12868000;number of demand (read+write) MSHR miss cycles 
system.cpu42.icache.overall_mshr_miss_latency::cpu42.inst;1852584002;25486188009;50475250;920788750;513121001;12868000;number of overall MSHR miss cycles 
system.cpu42.icache.overall_mshr_miss_latency::total;1852584002;25486188009;50475250;920788750;513121001;12868000;number of overall MSHR miss cycles 
system.cpu42.icache.ReadReq_mshr_miss_rate::cpu42.inst;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;mshr miss rate for ReadReq accesses 
system.cpu42.icache.ReadReq_mshr_miss_rate::total;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;mshr miss rate for ReadReq accesses 
system.cpu42.icache.demand_mshr_miss_rate::cpu42.inst;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;mshr miss rate for demand accesses 
system.cpu42.icache.demand_mshr_miss_rate::total;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;mshr miss rate for demand accesses 
system.cpu42.icache.overall_mshr_miss_rate::cpu42.inst;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;mshr miss rate for overall accesses 
system.cpu42.icache.overall_mshr_miss_rate::total;0.001465;0.005055;0.002219;0.003627;0.002352;0.001520;mshr miss rate for overall accesses 
system.cpu42.icache.ReadReq_avg_mshr_miss_latency::cpu42.inst;79052.016300;73672.704383;75111.979167;75592.213283;82468.820476;80425;average ReadReq mshr miss latency 
system.cpu42.icache.ReadReq_avg_mshr_miss_latency::total;79052.016300;73672.704383;75111.979167;75592.213283;82468.820476;80425;average ReadReq mshr miss latency 
system.cpu42.icache.demand_avg_mshr_miss_latency::cpu42.inst;79052.016300;73672.704383;75111.979167;75592.213283;82468.820476;80425;average overall mshr miss latency 
system.cpu42.icache.demand_avg_mshr_miss_latency::total;79052.016300;73672.704383;75111.979167;75592.213283;82468.820476;80425;average overall mshr miss latency 
system.cpu42.icache.overall_avg_mshr_miss_latency::cpu42.inst;79052.016300;73672.704383;75111.979167;75592.213283;82468.820476;80425;average overall mshr miss latency 
system.cpu42.icache.overall_avg_mshr_miss_latency::total;79052.016300;73672.704383;75111.979167;75592.213283;82468.820476;80425;average overall mshr miss latency 
system.cpu42.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu42.dcache.tags.replacements;118283;701047;3166;29968;27328;931;number of replacements 
system.cpu42.dcache.tags.tagsinuse;438.679691;723.711596;619.139994;749.640333;736.478342;771.920447;Cycle average of tags in use 
system.cpu42.dcache.tags.total_refs;1571128;16746276;181719;2838995;3584603;664718;Total number of references to valid blocks. 
system.cpu42.dcache.tags.sampled_refs;118283;701047;3166;29968;27328;1689;Sample count of references to valid blocks. 
system.cpu42.dcache.tags.avg_refs;13.282788;23.887523;57.397031;94.734216;131.169606;393.557134;Average number of references to valid blocks. 
system.cpu42.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu42.dcache.tags.occ_blocks::cpu42.data;438.679691;723.711596;619.139994;749.640333;736.478342;771.920447;Average occupied blocks per requestor 
system.cpu42.dcache.tags.occ_percent::cpu42.data;0.428398;0.706750;0.604629;0.732071;0.719217;0.753829;Average percentage of cache occupancy 
system.cpu42.dcache.tags.occ_percent::total;0.428398;0.706750;0.604629;0.732071;0.719217;0.753829;Average percentage of cache occupancy 
system.cpu42.dcache.tags.occ_task_id_blocks::1024;593;647;631;808;764;758;Occupied blocks per task id 
system.cpu42.dcache.tags.age_task_id_blocks_1024::3;13;1;4;15;8;9;Occupied blocks per task id 
system.cpu42.dcache.tags.age_task_id_blocks_1024::4;580;614;596;793;750;743;Occupied blocks per task id 
system.cpu42.dcache.tags.occ_task_id_percent::1024;0.579102;0.631836;0.616211;0.789062;0.746094;0.740234;Percentage of cache occupancy per task id 
system.cpu42.dcache.tags.tag_accesses;9987611;40797202;176342;1983432;1739441;65306;Number of tag accesses 
system.cpu42.dcache.tags.data_accesses;9987611;40797202;176342;1983432;1739441;65306;Number of data accesses 
system.cpu42.dcache.ReadReq_hits::cpu42.data;3262786;13777244;58720;659683;598931;22474;number of ReadReq hits 
system.cpu42.dcache.ReadReq_hits::total;3262786;13777244;58720;659683;598931;22474;number of ReadReq hits 
system.cpu42.dcache.WriteReq_hits::cpu42.data;1357422;5060003;22744;267137;204611;7370;number of WriteReq hits 
system.cpu42.dcache.WriteReq_hits::total;1357422;5060003;22744;267137;204611;7370;number of WriteReq hits 
system.cpu42.dcache.LoadLockedReq_hits::cpu42.data;39310;59689;342;2939;3647;256;number of LoadLockedReq hits 
system.cpu42.dcache.LoadLockedReq_hits::total;39310;59689;342;2939;3647;256;number of LoadLockedReq hits 
system.cpu42.dcache.StoreCondReq_hits::cpu42.data;14049;39520;180;1846;1349;63;number of StoreCondReq hits 
system.cpu42.dcache.StoreCondReq_hits::total;14049;39520;180;1846;1349;63;number of StoreCondReq hits 
system.cpu42.dcache.demand_hits::cpu42.data;4620208;18837247;81464;926820;803542;29844;number of demand (read+write) hits 
system.cpu42.dcache.demand_hits::total;4620208;18837247;81464;926820;803542;29844;number of demand (read+write) hits 
system.cpu42.dcache.overall_hits::cpu42.data;4620208;18837247;81464;926820;803542;29844;number of overall hits 
system.cpu42.dcache.overall_hits::total;4620208;18837247;81464;926820;803542;29844;number of overall hits 
system.cpu42.dcache.ReadReq_misses::cpu42.data;199678;856563;3911;36055;30690;1572;number of ReadReq misses 
system.cpu42.dcache.ReadReq_misses::total;199678;856563;3911;36055;30690;1572;number of ReadReq misses 
system.cpu42.dcache.WriteReq_misses::cpu42.data;10009;98906;162;3085;9348;59;number of WriteReq misses 
system.cpu42.dcache.WriteReq_misses::total;10009;98906;162;3085;9348;59;number of WriteReq misses 
system.cpu42.dcache.LoadLockedReq_misses::cpu42.data;2218;20134;34;779;537;10;number of LoadLockedReq misses 
system.cpu42.dcache.LoadLockedReq_misses::total;2218;20134;34;779;537;10;number of LoadLockedReq misses 
system.cpu42.dcache.StoreCondReq_misses::cpu42.data;6448;36113;82;1369;1022;40;number of StoreCondReq misses 
system.cpu42.dcache.StoreCondReq_misses::total;6448;36113;82;1369;1022;40;number of StoreCondReq misses 
system.cpu42.dcache.demand_misses::cpu42.data;209687;955469;4073;39140;40038;1631;number of demand (read+write) misses 
system.cpu42.dcache.demand_misses::total;209687;955469;4073;39140;40038;1631;number of demand (read+write) misses 
system.cpu42.dcache.overall_misses::cpu42.data;209687;955469;4073;39140;40038;1631;number of overall misses 
system.cpu42.dcache.overall_misses::total;209687;955469;4073;39140;40038;1631;number of overall misses 
system.cpu42.dcache.ReadReq_miss_latency::cpu42.data;16239774593;61431018338;318482592;2874637195;2868497555;139732119;number of ReadReq miss cycles 
system.cpu42.dcache.ReadReq_miss_latency::total;16239774593;61431018338;318482592;2874637195;2868497555;139732119;number of ReadReq miss cycles 
system.cpu42.dcache.WriteReq_miss_latency::cpu42.data;590494103;6229285020;9994381;197997063;946061270;4659465;number of WriteReq miss cycles 
system.cpu42.dcache.WriteReq_miss_latency::total;590494103;6229285020;9994381;197997063;946061270;4659465;number of WriteReq miss cycles 
system.cpu42.dcache.LoadLockedReq_miss_latency::cpu42.data;187344443;1303878180;2867729;52354484;39662590;884495;number of LoadLockedReq miss cycles 
system.cpu42.dcache.LoadLockedReq_miss_latency::total;187344443;1303878180;2867729;52354484;39662590;884495;number of LoadLockedReq miss cycles 
system.cpu42.dcache.StoreCondReq_miss_latency::cpu42.data;317679017;2139616746;4281942;80133552;56084575;1458983;number of StoreCondReq miss cycles 
system.cpu42.dcache.StoreCondReq_miss_latency::total;317679017;2139616746;4281942;80133552;56084575;1458983;number of StoreCondReq miss cycles 
system.cpu42.dcache.StoreCondFailReq_miss_latency::cpu42.data;61736998;10350000;360000;1152000;5190000;1088000;number of StoreCondFailReq miss cycles 
system.cpu42.dcache.StoreCondFailReq_miss_latency::total;61736998;10350000;360000;1152000;5190000;1088000;number of StoreCondFailReq miss cycles 
system.cpu42.dcache.demand_miss_latency::cpu42.data;16830268696;67660303358;328476973;3072634258;3814558825;144391584;number of demand (read+write) miss cycles 
system.cpu42.dcache.demand_miss_latency::total;16830268696;67660303358;328476973;3072634258;3814558825;144391584;number of demand (read+write) miss cycles 
system.cpu42.dcache.overall_miss_latency::cpu42.data;16830268696;67660303358;328476973;3072634258;3814558825;144391584;number of overall miss cycles 
system.cpu42.dcache.overall_miss_latency::total;16830268696;67660303358;328476973;3072634258;3814558825;144391584;number of overall miss cycles 
system.cpu42.dcache.ReadReq_accesses::cpu42.data;3462464;14633807;62631;695738;629621;24046;number of ReadReq accesses(hits+misses) 
system.cpu42.dcache.ReadReq_accesses::total;3462464;14633807;62631;695738;629621;24046;number of ReadReq accesses(hits+misses) 
system.cpu42.dcache.WriteReq_accesses::cpu42.data;1367431;5158909;22906;270222;213959;7429;number of WriteReq accesses(hits+misses) 
system.cpu42.dcache.WriteReq_accesses::total;1367431;5158909;22906;270222;213959;7429;number of WriteReq accesses(hits+misses) 
system.cpu42.dcache.LoadLockedReq_accesses::cpu42.data;41528;79823;376;3718;4184;266;number of LoadLockedReq accesses(hits+misses) 
system.cpu42.dcache.LoadLockedReq_accesses::total;41528;79823;376;3718;4184;266;number of LoadLockedReq accesses(hits+misses) 
system.cpu42.dcache.StoreCondReq_accesses::cpu42.data;20497;75633;262;3215;2371;103;number of StoreCondReq accesses(hits+misses) 
system.cpu42.dcache.StoreCondReq_accesses::total;20497;75633;262;3215;2371;103;number of StoreCondReq accesses(hits+misses) 
system.cpu42.dcache.demand_accesses::cpu42.data;4829895;19792716;85537;965960;843580;31475;number of demand (read+write) accesses 
system.cpu42.dcache.demand_accesses::total;4829895;19792716;85537;965960;843580;31475;number of demand (read+write) accesses 
system.cpu42.dcache.overall_accesses::cpu42.data;4829895;19792716;85537;965960;843580;31475;number of overall (read+write) accesses 
system.cpu42.dcache.overall_accesses::total;4829895;19792716;85537;965960;843580;31475;number of overall (read+write) accesses 
system.cpu42.dcache.ReadReq_miss_rate::cpu42.data;0.057669;0.058533;0.062445;0.051823;0.048744;0.065375;miss rate for ReadReq accesses 
system.cpu42.dcache.ReadReq_miss_rate::total;0.057669;0.058533;0.062445;0.051823;0.048744;0.065375;miss rate for ReadReq accesses 
system.cpu42.dcache.WriteReq_miss_rate::cpu42.data;0.007320;0.019172;0.007072;0.011417;0.043691;0.007942;miss rate for WriteReq accesses 
system.cpu42.dcache.WriteReq_miss_rate::total;0.007320;0.019172;0.007072;0.011417;0.043691;0.007942;miss rate for WriteReq accesses 
system.cpu42.dcache.LoadLockedReq_miss_rate::cpu42.data;0.053410;0.252233;0.090426;0.209521;0.128346;0.037594;miss rate for LoadLockedReq accesses 
system.cpu42.dcache.LoadLockedReq_miss_rate::total;0.053410;0.252233;0.090426;0.209521;0.128346;0.037594;miss rate for LoadLockedReq accesses 
system.cpu42.dcache.StoreCondReq_miss_rate::cpu42.data;0.314583;0.477477;0.312977;0.425816;0.431042;0.388350;miss rate for StoreCondReq accesses 
system.cpu42.dcache.StoreCondReq_miss_rate::total;0.314583;0.477477;0.312977;0.425816;0.431042;0.388350;miss rate for StoreCondReq accesses 
system.cpu42.dcache.demand_miss_rate::cpu42.data;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;miss rate for demand accesses 
system.cpu42.dcache.demand_miss_rate::total;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;miss rate for demand accesses 
system.cpu42.dcache.overall_miss_rate::cpu42.data;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;miss rate for overall accesses 
system.cpu42.dcache.overall_miss_rate::total;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;miss rate for overall accesses 
system.cpu42.dcache.ReadReq_avg_miss_latency::cpu42.data;81329.813965;71718.038647;81432.521606;79729.224657;93466.847670;88888.116412;average ReadReq miss latency 
system.cpu42.dcache.ReadReq_avg_miss_latency::total;81329.813965;71718.038647;81432.521606;79729.224657;93466.847670;88888.116412;average ReadReq miss latency 
system.cpu42.dcache.WriteReq_avg_miss_latency::cpu42.data;58996.313618;62981.871878;61693.709877;64180.571475;101204.671588;78973.983051;average WriteReq miss latency 
system.cpu42.dcache.WriteReq_avg_miss_latency::total;58996.313618;62981.871878;61693.709877;64180.571475;101204.671588;78973.983051;average WriteReq miss latency 
system.cpu42.dcache.LoadLockedReq_avg_miss_latency::cpu42.data;84465.483769;64760.016887;84344.970588;67207.296534;73859.571695;88449.500000;average LoadLockedReq miss latency 
system.cpu42.dcache.LoadLockedReq_avg_miss_latency::total;84465.483769;64760.016887;84344.970588;67207.296534;73859.571695;88449.500000;average LoadLockedReq miss latency 
system.cpu42.dcache.StoreCondReq_avg_miss_latency::cpu42.data;49267.837624;59247.826157;52218.804878;58534.369613;54877.274951;36474.575000;average StoreCondReq miss latency 
system.cpu42.dcache.StoreCondReq_avg_miss_latency::total;49267.837624;59247.826157;52218.804878;58534.369613;54877.274951;36474.575000;average StoreCondReq miss latency 
system.cpu42.dcache.StoreCondFailReq_avg_miss_latency::cpu42.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu42.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu42.dcache.demand_avg_miss_latency::cpu42.data;80263.767883;70813.708616;80647.427695;78503.685692;95273.460837;88529.481300;average overall miss latency 
system.cpu42.dcache.demand_avg_miss_latency::total;80263.767883;70813.708616;80647.427695;78503.685692;95273.460837;88529.481300;average overall miss latency 
system.cpu42.dcache.overall_avg_miss_latency::cpu42.data;80263.767883;70813.708616;80647.427695;78503.685692;95273.460837;88529.481300;average overall miss latency 
system.cpu42.dcache.overall_avg_miss_latency::total;80263.767883;70813.708616;80647.427695;78503.685692;95273.460837;88529.481300;average overall miss latency 
system.cpu42.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu42.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu42.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu42.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu42.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu42.dcache.writebacks::writebacks;2509;35296;71;1902;6333;19;number of writebacks 
system.cpu42.dcache.writebacks::total;2509;35296;71;1902;6333;19;number of writebacks 
system.cpu42.dcache.ReadReq_mshr_misses::cpu42.data;199678;856563;3911;36055;30690;1572;number of ReadReq MSHR misses 
system.cpu42.dcache.ReadReq_mshr_misses::total;199678;856563;3911;36055;30690;1572;number of ReadReq MSHR misses 
system.cpu42.dcache.WriteReq_mshr_misses::cpu42.data;10009;98906;162;3085;9348;59;number of WriteReq MSHR misses 
system.cpu42.dcache.WriteReq_mshr_misses::total;10009;98906;162;3085;9348;59;number of WriteReq MSHR misses 
system.cpu42.dcache.LoadLockedReq_mshr_misses::cpu42.data;2218;20134;34;779;537;10;number of LoadLockedReq MSHR misses 
system.cpu42.dcache.LoadLockedReq_mshr_misses::total;2218;20134;34;779;537;10;number of LoadLockedReq MSHR misses 
system.cpu42.dcache.StoreCondReq_mshr_misses::cpu42.data;6448;36104;82;1369;1020;40;number of StoreCondReq MSHR misses 
system.cpu42.dcache.StoreCondReq_mshr_misses::total;6448;36104;82;1369;1020;40;number of StoreCondReq MSHR misses 
system.cpu42.dcache.demand_mshr_misses::cpu42.data;209687;955469;4073;39140;40038;1631;number of demand (read+write) MSHR misses 
system.cpu42.dcache.demand_mshr_misses::total;209687;955469;4073;39140;40038;1631;number of demand (read+write) MSHR misses 
system.cpu42.dcache.overall_mshr_misses::cpu42.data;209687;955469;4073;39140;40038;1631;number of overall MSHR misses 
system.cpu42.dcache.overall_mshr_misses::total;209687;955469;4073;39140;40038;1631;number of overall MSHR misses 
system.cpu42.dcache.ReadReq_mshr_miss_latency::cpu42.data;11015790407;41593415662;222412408;2011862805;2075320445;97896881;number of ReadReq MSHR miss cycles 
system.cpu42.dcache.ReadReq_mshr_miss_latency::total;11015790407;41593415662;222412408;2011862805;2075320445;97896881;number of ReadReq MSHR miss cycles 
system.cpu42.dcache.WriteReq_mshr_miss_latency::cpu42.data;281318897;3572916980;5135619;112994937;698808730;2927535;number of WriteReq MSHR miss cycles 
system.cpu42.dcache.WriteReq_mshr_miss_latency::total;281318897;3572916980;5135619;112994937;698808730;2927535;number of WriteReq MSHR miss cycles 
system.cpu42.dcache.LoadLockedReq_mshr_miss_latency::cpu42.data;129064557;856165820;2015271;34802516;26984410;617505;number of LoadLockedReq MSHR miss cycles 
system.cpu42.dcache.LoadLockedReq_mshr_miss_latency::total;129064557;856165820;2015271;34802516;26984410;617505;number of LoadLockedReq MSHR miss cycles 
system.cpu42.dcache.StoreCondReq_mshr_miss_latency::cpu42.data;150794983;1227680254;1982058;45586448;30571425;713017;number of StoreCondReq MSHR miss cycles 
system.cpu42.dcache.StoreCondReq_mshr_miss_latency::total;150794983;1227680254;1982058;45586448;30571425;713017;number of StoreCondReq MSHR miss cycles 
system.cpu42.dcache.StoreCondFailReq_mshr_miss_latency::cpu42.data;45050002;7380000;250000;800000;3870000;780000;number of StoreCondFailReq MSHR miss cycles 
system.cpu42.dcache.StoreCondFailReq_mshr_miss_latency::total;45050002;7380000;250000;800000;3870000;780000;number of StoreCondFailReq MSHR miss cycles 
system.cpu42.dcache.demand_mshr_miss_latency::cpu42.data;11297109304;45166332642;227548027;2124857742;2774129175;100824416;number of demand (read+write) MSHR miss cycles 
system.cpu42.dcache.demand_mshr_miss_latency::total;11297109304;45166332642;227548027;2124857742;2774129175;100824416;number of demand (read+write) MSHR miss cycles 
system.cpu42.dcache.overall_mshr_miss_latency::cpu42.data;11297109304;45166332642;227548027;2124857742;2774129175;100824416;number of overall MSHR miss cycles 
system.cpu42.dcache.overall_mshr_miss_latency::total;11297109304;45166332642;227548027;2124857742;2774129175;100824416;number of overall MSHR miss cycles 
system.cpu42.dcache.ReadReq_mshr_uncacheable_latency::cpu42.data;25978000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu42.dcache.ReadReq_mshr_uncacheable_latency::total;25978000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu42.dcache.WriteReq_mshr_uncacheable_latency::cpu42.data;2592184000;4737159000;31372000;254950000;209507000;11177000;number of WriteReq MSHR uncacheable cycles 
system.cpu42.dcache.WriteReq_mshr_uncacheable_latency::total;2592184000;4737159000;31372000;254950000;209507000;11177000;number of WriteReq MSHR uncacheable cycles 
system.cpu42.dcache.overall_mshr_uncacheable_latency::cpu42.data;2618162000;4737159000;31372000;254950000;209507000;11177000;number of overall MSHR uncacheable cycles 
system.cpu42.dcache.overall_mshr_uncacheable_latency::total;2618162000;4737159000;31372000;254950000;209507000;11177000;number of overall MSHR uncacheable cycles 
system.cpu42.dcache.ReadReq_mshr_miss_rate::cpu42.data;0.057669;0.058533;0.062445;0.051823;0.048744;0.065375;mshr miss rate for ReadReq accesses 
system.cpu42.dcache.ReadReq_mshr_miss_rate::total;0.057669;0.058533;0.062445;0.051823;0.048744;0.065375;mshr miss rate for ReadReq accesses 
system.cpu42.dcache.WriteReq_mshr_miss_rate::cpu42.data;0.007320;0.019172;0.007072;0.011417;0.043691;0.007942;mshr miss rate for WriteReq accesses 
system.cpu42.dcache.WriteReq_mshr_miss_rate::total;0.007320;0.019172;0.007072;0.011417;0.043691;0.007942;mshr miss rate for WriteReq accesses 
system.cpu42.dcache.LoadLockedReq_mshr_miss_rate::cpu42.data;0.053410;0.252233;0.090426;0.209521;0.128346;0.037594;mshr miss rate for LoadLockedReq accesses 
system.cpu42.dcache.LoadLockedReq_mshr_miss_rate::total;0.053410;0.252233;0.090426;0.209521;0.128346;0.037594;mshr miss rate for LoadLockedReq accesses 
system.cpu42.dcache.StoreCondReq_mshr_miss_rate::cpu42.data;0.314583;0.477358;0.312977;0.425816;0.430198;0.388350;mshr miss rate for StoreCondReq accesses 
system.cpu42.dcache.StoreCondReq_mshr_miss_rate::total;0.314583;0.477358;0.312977;0.425816;0.430198;0.388350;mshr miss rate for StoreCondReq accesses 
system.cpu42.dcache.demand_mshr_miss_rate::cpu42.data;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;mshr miss rate for demand accesses 
system.cpu42.dcache.demand_mshr_miss_rate::total;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;mshr miss rate for demand accesses 
system.cpu42.dcache.overall_mshr_miss_rate::cpu42.data;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;mshr miss rate for overall accesses 
system.cpu42.dcache.overall_mshr_miss_rate::total;0.043414;0.048274;0.047617;0.040519;0.047462;0.051819;mshr miss rate for overall accesses 
system.cpu42.dcache.ReadReq_avg_mshr_miss_latency::cpu42.data;55167.772148;48558.501432;56868.424444;55799.828179;67622.041219;62275.369593;average ReadReq mshr miss latency 
system.cpu42.dcache.ReadReq_avg_mshr_miss_latency::total;55167.772148;48558.501432;56868.424444;55799.828179;67622.041219;62275.369593;average ReadReq mshr miss latency 
system.cpu42.dcache.WriteReq_avg_mshr_miss_latency::cpu42.data;28106.593766;36124.370412;31701.351852;36627.208104;74754.891955;49619.237288;average WriteReq mshr miss latency 
system.cpu42.dcache.WriteReq_avg_mshr_miss_latency::total;28106.593766;36124.370412;31701.351852;36627.208104;74754.891955;49619.237288;average WriteReq mshr miss latency 
system.cpu42.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu42.data;58189.610911;42523.384325;59272.676471;44675.887035;50250.297952;61750.500000;average LoadLockedReq mshr miss latency 
system.cpu42.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58189.610911;42523.384325;59272.676471;44675.887035;50250.297952;61750.500000;average LoadLockedReq mshr miss latency 
system.cpu42.dcache.StoreCondReq_avg_mshr_miss_latency::cpu42.data;23386.318703;34003.995513;24171.439024;33299.085464;29971.985294;17825.425000;average StoreCondReq mshr miss latency 
system.cpu42.dcache.StoreCondReq_avg_mshr_miss_latency::total;23386.318703;34003.995513;24171.439024;33299.085464;29971.985294;17825.425000;average StoreCondReq mshr miss latency 
system.cpu42.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu42.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu42.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu42.dcache.demand_avg_mshr_miss_latency::cpu42.data;53876.059575;47271.374207;55867.426221;54288.649515;69287.406339;61817.545064;average overall mshr miss latency 
system.cpu42.dcache.demand_avg_mshr_miss_latency::total;53876.059575;47271.374207;55867.426221;54288.649515;69287.406339;61817.545064;average overall mshr miss latency 
system.cpu42.dcache.overall_avg_mshr_miss_latency::cpu42.data;53876.059575;47271.374207;55867.426221;54288.649515;69287.406339;61817.545064;average overall mshr miss latency 
system.cpu42.dcache.overall_avg_mshr_miss_latency::total;53876.059575;47271.374207;55867.426221;54288.649515;69287.406339;61817.545064;average overall mshr miss latency 
system.cpu42.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu42.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu42.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu42.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu42.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu42.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu42.dcache.overall_avg_mshr_uncacheable_latency::cpu42.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu42.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu42.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu43.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu43.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu43.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu43.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu43.dtb.read_hits;2901655;9245878;68955;613050;470479;21721;DTB read hits 
system.cpu43.dtb.read_misses;0;0;0;13;0;0;DTB read misses 
system.cpu43.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu43.dtb.read_accesses;0;0;0;2594;0;0;DTB read accesses 
system.cpu43.dtb.write_hits;1247090;3299590;24679;217466;165160;7675;DTB write hits 
system.cpu43.dtb.write_misses;0;0;0;4;0;0;DTB write misses 
system.cpu43.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu43.dtb.write_accesses;0;0;0;1413;0;0;DTB write accesses 
system.cpu43.dtb.data_hits;4148745;12545468;93634;830516;635639;29396;DTB hits 
system.cpu43.dtb.data_misses;0;0;0;17;0;0;DTB misses 
system.cpu43.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu43.dtb.data_accesses;0;0;0;4007;0;0;DTB accesses 
system.cpu43.itb.fetch_hits;1242924;2181168;15556;143374;103131;5398;ITB hits 
system.cpu43.itb.fetch_misses;0;0;0;10;0;0;ITB misses 
system.cpu43.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu43.itb.fetch_accesses;1242924;2181168;15556;143384;103131;5398;ITB accesses 
system.cpu43.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu43.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu43.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu43.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu43.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu43.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu43.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu43.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu43.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu43.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu43.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu43.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu43.numCycles;644632482;1014355496;7031234;49902347;44531387;2441262;number of cpu cycles simulated 
system.cpu43.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu43.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu43.committedInsts;12899153;44056982;329728;2926817;2260549;99695;Number of instructions committed 
system.cpu43.committedOps;12899153;44056982;329728;2926817;2260549;99695;Number of ops (including micro ops) committed 
system.cpu43.num_int_alu_accesses;12426532;43000694;321742;2858048;2207844;97086;Number of integer alu accesses 
system.cpu43.num_fp_alu_accesses;1746;2010;134;9155;134;0;Number of float alu accesses 
system.cpu43.num_func_calls;502397;1630302;12242;106981;79980;3642;number of times a function call or return occured 
system.cpu43.num_conditional_control_insts;1250916;4443179;32947;304422;250531;10931;number of instructions that are conditional controls 
system.cpu43.num_int_insts;12426532;43000694;321742;2858048;2207844;97086;number of integer instructions 
system.cpu43.num_fp_insts;1746;2010;134;9155;134;0;number of float instructions 
system.cpu43.num_int_register_reads;16869719;59848735;447628;3991500;3084624;133485;number of times the integer registers were read 
system.cpu43.num_int_register_writes;9815057;34648945;259614;2291305;1762981;77314;number of times the integer registers were written 
system.cpu43.num_fp_register_reads;890;990;66;5260;66;0;number of times the floating registers were read 
system.cpu43.num_fp_register_writes;896;1020;68;5330;68;0;number of times the floating registers were written 
system.cpu43.num_mem_refs;4154930;12556182;93724;831791;636181;29422;number of memory refs 
system.cpu43.num_load_insts;2901789;9246028;68965;613458;470489;21721;Number of load instructions 
system.cpu43.num_store_insts;1253141;3310154;24759;218333;165692;7701;Number of store instructions 
system.cpu43.num_idle_cycles;609139743.359560;896497576.713738;6136499.714569;41997684.348120;38453988.816846;2174724.171641;Number of idle cycles 
system.cpu43.num_busy_cycles;35492738.640440;117857919.286262;894734.285431;7904662.651880;6077398.183154;266537.828359;Number of busy cycles 
system.cpu43.not_idle_fraction;0.055059;0.116190;0.127251;0.158403;0.136474;0.109180;Percentage of non-idle cycles 
system.cpu43.idle_fraction;0.944941;0.883810;0.872749;0.841597;0.863526;0.890820;Percentage of idle cycles 
system.cpu43.Branches;2016876;6764932;50548;455409;365255;16271;Number of branches fetched 
system.cpu43.op_class::No_OpClass;54098;103805;720;7303;5116;244;Class of executed instruction 
system.cpu43.op_class::IntAlu;8177225;30405355;228093;2025510;1571758;67610;Class of executed instruction 
system.cpu43.op_class::IntMult;48414;181984;1355;11955;8909;392;Class of executed instruction 
system.cpu43.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::FloatAdd;88;60;4;1553;4;0;Class of executed instruction 
system.cpu43.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::FloatCvt;0;0;0;837;0;0;Class of executed instruction 
system.cpu43.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::FloatDiv;8;0;0;268;0;0;Class of executed instruction 
system.cpu43.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::MemRead;2943059;9313488;69493;618507;474409;21910;Class of executed instruction 
system.cpu43.op_class::MemWrite;1253154;3310184;24761;218389;165695;7701;Class of executed instruction 
system.cpu43.op_class::IprAccess;423107;742106;5302;42512;34658;1838;Class of executed instruction 
system.cpu43.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu43.op_class::total;12899153;44056982;329728;2926834;2260549;99695;Class of executed instruction 
system.cpu43.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu43.kern.inst.quiesce;9533;10462;73;575;517;26;number of quiesce instructions executed 
system.cpu43.kern.inst.hwrei;104064;183020;1300;9976;8401;452;number of hwrei instructions executed 
system.cpu43.kern.ipl_count::0;23685;42016;297;2413;1915;101;number of times we switched to this ipl 
system.cpu43.kern.ipl_count::22;5884;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu43.kern.ipl_count::30;87;87;2;103;71;1;number of times we switched to this ipl 
system.cpu43.kern.ipl_count::31;62596;109395;783;5680;5034;274;number of times we switched to this ipl 
system.cpu43.kern.ipl_count::total;92252;161885;1154;8707;7476;401;number of times we switched to this ipl 
system.cpu43.kern.ipl_good::0;23685;42016;297;2413;1915;101;number of times we switched to this ipl from a different ipl 
system.cpu43.kern.ipl_good::22;5884;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu43.kern.ipl_good::30;87;87;2;103;71;1;number of times we switched to this ipl from a different ipl 
system.cpu43.kern.ipl_good::31;23598;41929;295;2310;1846;100;number of times we switched to this ipl from a different ipl 
system.cpu43.kern.ipl_good::total;53254;94419;666;5337;4288;227;number of times we switched to this ipl from a different ipl 
system.cpu43.kern.ipl_ticks::0;5552331610000;9774077790000;67516150000;462689010000;427794300000;23551710000;number of cycles we spent at this ipl 
system.cpu43.kern.ipl_ticks::22;19164950000;33024960000;234630000;1691150000;1471610000;81030000;number of cycles we spent at this ipl 
system.cpu43.kern.ipl_ticks::30;868550000;863150000;20780000;928540000;698270000;10090000;number of cycles we spent at this ipl 
system.cpu43.kern.ipl_ticks::31;873959430000;335589060000;2540780000;33714770000;15349690000;769790000;number of cycles we spent at this ipl 
system.cpu43.kern.ipl_ticks::total;6446324540000;10143554960000;70312340000;499023470000;445313870000;24412620000;number of cycles we spent at this ipl 
system.cpu43.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu43.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu43.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu43.kern.ipl_used::31;0.376989;0.383281;0.376756;0.406690;0.366706;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu43.kern.ipl_used::total;0.577267;0.583247;0.577123;0.612955;0.573569;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu43.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu43.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu43.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu43.kern.callpal::swpctx;26;30;2;77;2;;number of callpals executed 
system.cpu43.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu43.kern.callpal::swpipl;80309;140937;1006;7373;6424;349;number of callpals executed 
system.cpu43.kern.callpal::rdps;11770;21105;144;1039;923;51;number of callpals executed 
system.cpu43.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu43.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu43.kern.callpal::rti;5971;10474;74;720;526;26;number of callpals executed 
system.cpu43.kern.callpal::rdunique;1;;;2;;;number of callpals executed 
system.cpu43.kern.callpal::total;98091;172546;1226;9335;7875;426;number of callpals executed 
system.cpu43.kern.mode_switch::kernel;5999;10504;76;797;528;26;number of protection mode switches 
system.cpu43.kern.mode_switch::user;0;0;0;106;0;0;number of protection mode switches 
system.cpu43.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu43.kern.mode_switch_good::kernel;0;0;0;0.132999;0;0;fraction of useful protection mode switches 
system.cpu43.kern.mode_switch_good::user;nan;nan;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu43.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu43.kern.mode_switch_good::total;0;0;0;0.234773;0;0;fraction of useful protection mode switches 
system.cpu43.kern.mode_ticks::kernel;0;0;0;17051766720000;0;0;number of ticks spent at the given mode 
system.cpu43.kern.mode_ticks::user;0;0;0;475870000;0;0;number of ticks spent at the given mode 
system.cpu43.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu43.kern.swap_context;27;30;2;77;2;0;number of times the context was actually changed 
system.cpu43.icache.tags.replacements;19329;80355;643;9574;3684;142;number of replacements 
system.cpu43.icache.tags.tagsinuse;384.058762;449.537776;451;470.171601;489;489;Cycle average of tags in use 
system.cpu43.icache.tags.total_refs;6132666;28712029;2951681;10318088;1198531;13145675;Total number of references to valid blocks. 
system.cpu43.icache.tags.sampled_refs;19329;80355;643;9574;3684;631;Sample count of references to valid blocks. 
system.cpu43.icache.tags.avg_refs;317.277976;357.314778;4590.483670;1077.719657;325.334148;20833.082409;Average number of references to valid blocks. 
system.cpu43.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu43.icache.tags.occ_blocks::cpu43.inst;384.058762;449.537776;451;470.171601;489;489;Average occupied blocks per requestor 
system.cpu43.icache.tags.occ_percent::cpu43.inst;0.750115;0.878003;0.880859;0.918304;0.955078;0.955078;Average percentage of cache occupancy 
system.cpu43.icache.tags.occ_percent::total;0.750115;0.878003;0.880859;0.918304;0.955078;0.955078;Average percentage of cache occupancy 
system.cpu43.icache.tags.occ_task_id_blocks::1024;440;451;451;489;489;489;Occupied blocks per task id 
system.cpu43.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu43.icache.tags.age_task_id_blocks_1024::3;14;13;12;15;5;12;Occupied blocks per task id 
system.cpu43.icache.tags.age_task_id_blocks_1024::4;424;436;437;472;475;475;Occupied blocks per task id 
system.cpu43.icache.tags.occ_task_id_percent::1024;0.859375;0.880859;0.880859;0.955078;0.955078;0.955078;Percentage of cache occupancy per task id 
system.cpu43.icache.tags.tag_accesses;25818082;88194330;660099;5863280;4524782;199532;Number of tag accesses 
system.cpu43.icache.tags.data_accesses;25818082;88194330;660099;5863280;4524782;199532;Number of data accesses 
system.cpu43.icache.ReadReq_hits::cpu43.inst;12879377;43976616;329085;2917222;2256865;99553;number of ReadReq hits 
system.cpu43.icache.ReadReq_hits::total;12879377;43976616;329085;2917222;2256865;99553;number of ReadReq hits 
system.cpu43.icache.demand_hits::cpu43.inst;12879377;43976616;329085;2917222;2256865;99553;number of demand (read+write) hits 
system.cpu43.icache.demand_hits::total;12879377;43976616;329085;2917222;2256865;99553;number of demand (read+write) hits 
system.cpu43.icache.overall_hits::cpu43.inst;12879377;43976616;329085;2917222;2256865;99553;number of overall hits 
system.cpu43.icache.overall_hits::total;12879377;43976616;329085;2917222;2256865;99553;number of overall hits 
system.cpu43.icache.ReadReq_misses::cpu43.inst;19776;80366;643;9612;3684;142;number of ReadReq misses 
system.cpu43.icache.ReadReq_misses::total;19776;80366;643;9612;3684;142;number of ReadReq misses 
system.cpu43.icache.demand_misses::cpu43.inst;19776;80366;643;9612;3684;142;number of demand (read+write) misses 
system.cpu43.icache.demand_misses::total;19776;80366;643;9612;3684;142;number of demand (read+write) misses 
system.cpu43.icache.overall_misses::cpu43.inst;19776;80366;643;9612;3684;142;number of overall misses 
system.cpu43.icache.overall_misses::total;19776;80366;643;9612;3684;142;number of overall misses 
system.cpu43.icache.ReadReq_miss_latency::cpu43.inst;2075315500;8442329000;67027000;979195250;408424999;14858250;number of ReadReq miss cycles 
system.cpu43.icache.ReadReq_miss_latency::total;2075315500;8442329000;67027000;979195250;408424999;14858250;number of ReadReq miss cycles 
system.cpu43.icache.demand_miss_latency::cpu43.inst;2075315500;8442329000;67027000;979195250;408424999;14858250;number of demand (read+write) miss cycles 
system.cpu43.icache.demand_miss_latency::total;2075315500;8442329000;67027000;979195250;408424999;14858250;number of demand (read+write) miss cycles 
system.cpu43.icache.overall_miss_latency::cpu43.inst;2075315500;8442329000;67027000;979195250;408424999;14858250;number of overall miss cycles 
system.cpu43.icache.overall_miss_latency::total;2075315500;8442329000;67027000;979195250;408424999;14858250;number of overall miss cycles 
system.cpu43.icache.ReadReq_accesses::cpu43.inst;12899153;44056982;329728;2926834;2260549;99695;number of ReadReq accesses(hits+misses) 
system.cpu43.icache.ReadReq_accesses::total;12899153;44056982;329728;2926834;2260549;99695;number of ReadReq accesses(hits+misses) 
system.cpu43.icache.demand_accesses::cpu43.inst;12899153;44056982;329728;2926834;2260549;99695;number of demand (read+write) accesses 
system.cpu43.icache.demand_accesses::total;12899153;44056982;329728;2926834;2260549;99695;number of demand (read+write) accesses 
system.cpu43.icache.overall_accesses::cpu43.inst;12899153;44056982;329728;2926834;2260549;99695;number of overall (read+write) accesses 
system.cpu43.icache.overall_accesses::total;12899153;44056982;329728;2926834;2260549;99695;number of overall (read+write) accesses 
system.cpu43.icache.ReadReq_miss_rate::cpu43.inst;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;miss rate for ReadReq accesses 
system.cpu43.icache.ReadReq_miss_rate::total;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;miss rate for ReadReq accesses 
system.cpu43.icache.demand_miss_rate::cpu43.inst;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;miss rate for demand accesses 
system.cpu43.icache.demand_miss_rate::total;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;miss rate for demand accesses 
system.cpu43.icache.overall_miss_rate::cpu43.inst;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;miss rate for overall accesses 
system.cpu43.icache.overall_miss_rate::total;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;miss rate for overall accesses 
system.cpu43.icache.ReadReq_avg_miss_latency::cpu43.inst;104941.115494;105048.515541;104241.057543;101872.165002;110864.549131;104635.563380;average ReadReq miss latency 
system.cpu43.icache.ReadReq_avg_miss_latency::total;104941.115494;105048.515541;104241.057543;101872.165002;110864.549131;104635.563380;average ReadReq miss latency 
system.cpu43.icache.demand_avg_miss_latency::cpu43.inst;104941.115494;105048.515541;104241.057543;101872.165002;110864.549131;104635.563380;average overall miss latency 
system.cpu43.icache.demand_avg_miss_latency::total;104941.115494;105048.515541;104241.057543;101872.165002;110864.549131;104635.563380;average overall miss latency 
system.cpu43.icache.overall_avg_miss_latency::cpu43.inst;104941.115494;105048.515541;104241.057543;101872.165002;110864.549131;104635.563380;average overall miss latency 
system.cpu43.icache.overall_avg_miss_latency::total;104941.115494;105048.515541;104241.057543;101872.165002;110864.549131;104635.563380;average overall miss latency 
system.cpu43.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu43.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu43.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu43.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu43.icache.ReadReq_mshr_misses::cpu43.inst;19776;80366;643;9612;3684;142;number of ReadReq MSHR misses 
system.cpu43.icache.ReadReq_mshr_misses::total;19776;80366;643;9612;3684;142;number of ReadReq MSHR misses 
system.cpu43.icache.demand_mshr_misses::cpu43.inst;19776;80366;643;9612;3684;142;number of demand (read+write) MSHR misses 
system.cpu43.icache.demand_mshr_misses::total;19776;80366;643;9612;3684;142;number of demand (read+write) MSHR misses 
system.cpu43.icache.overall_mshr_misses::cpu43.inst;19776;80366;643;9612;3684;142;number of overall MSHR misses 
system.cpu43.icache.overall_mshr_misses::total;19776;80366;643;9612;3684;142;number of overall MSHR misses 
system.cpu43.icache.ReadReq_mshr_miss_latency::cpu43.inst;1540816500;6356056000;50504000;731067750;312372001;11128750;number of ReadReq MSHR miss cycles 
system.cpu43.icache.ReadReq_mshr_miss_latency::total;1540816500;6356056000;50504000;731067750;312372001;11128750;number of ReadReq MSHR miss cycles 
system.cpu43.icache.demand_mshr_miss_latency::cpu43.inst;1540816500;6356056000;50504000;731067750;312372001;11128750;number of demand (read+write) MSHR miss cycles 
system.cpu43.icache.demand_mshr_miss_latency::total;1540816500;6356056000;50504000;731067750;312372001;11128750;number of demand (read+write) MSHR miss cycles 
system.cpu43.icache.overall_mshr_miss_latency::cpu43.inst;1540816500;6356056000;50504000;731067750;312372001;11128750;number of overall MSHR miss cycles 
system.cpu43.icache.overall_mshr_miss_latency::total;1540816500;6356056000;50504000;731067750;312372001;11128750;number of overall MSHR miss cycles 
system.cpu43.icache.ReadReq_mshr_miss_rate::cpu43.inst;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;mshr miss rate for ReadReq accesses 
system.cpu43.icache.ReadReq_mshr_miss_rate::total;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;mshr miss rate for ReadReq accesses 
system.cpu43.icache.demand_mshr_miss_rate::cpu43.inst;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;mshr miss rate for demand accesses 
system.cpu43.icache.demand_mshr_miss_rate::total;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;mshr miss rate for demand accesses 
system.cpu43.icache.overall_mshr_miss_rate::cpu43.inst;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;mshr miss rate for overall accesses 
system.cpu43.icache.overall_mshr_miss_rate::total;0.001533;0.001824;0.001950;0.003284;0.001630;0.001424;mshr miss rate for overall accesses 
system.cpu43.icache.ReadReq_avg_mshr_miss_latency::cpu43.inst;77913.455704;79088.868427;78544.323484;76057.818352;84791.531216;78371.478873;average ReadReq mshr miss latency 
system.cpu43.icache.ReadReq_avg_mshr_miss_latency::total;77913.455704;79088.868427;78544.323484;76057.818352;84791.531216;78371.478873;average ReadReq mshr miss latency 
system.cpu43.icache.demand_avg_mshr_miss_latency::cpu43.inst;77913.455704;79088.868427;78544.323484;76057.818352;84791.531216;78371.478873;average overall mshr miss latency 
system.cpu43.icache.demand_avg_mshr_miss_latency::total;77913.455704;79088.868427;78544.323484;76057.818352;84791.531216;78371.478873;average overall mshr miss latency 
system.cpu43.icache.overall_avg_mshr_miss_latency::cpu43.inst;77913.455704;79088.868427;78544.323484;76057.818352;84791.531216;78371.478873;average overall mshr miss latency 
system.cpu43.icache.overall_avg_mshr_miss_latency::total;77913.455704;79088.868427;78544.323484;76057.818352;84791.531216;78371.478873;average overall mshr miss latency 
system.cpu43.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu43.dcache.tags.replacements;68362;441422;3543;31236;22059;962;number of replacements 
system.cpu43.dcache.tags.tagsinuse;427.326943;633.013098;591.028094;603.979351;623.938847;613.144706;Cycle average of tags in use 
system.cpu43.dcache.tags.total_refs;838386;3921041;22760;3591789;563888;8376764;Total number of references to valid blocks. 
system.cpu43.dcache.tags.sampled_refs;68362;441422;3543;31236;22059;1571;Sample count of references to valid blocks. 
system.cpu43.dcache.tags.avg_refs;12.263919;8.882749;6.423935;114.988763;25.562718;5332.122215;Average number of references to valid blocks. 
system.cpu43.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu43.dcache.tags.occ_blocks::cpu43.data;427.326943;633.013098;591.028094;603.979351;623.938847;613.144706;Average occupied blocks per requestor 
system.cpu43.dcache.tags.occ_percent::cpu43.data;0.417311;0.618177;0.577176;0.589824;0.609315;0.598774;Average percentage of cache occupancy 
system.cpu43.dcache.tags.occ_percent::total;0.417311;0.618177;0.577176;0.589824;0.609315;0.598774;Average percentage of cache occupancy 
system.cpu43.dcache.tags.occ_task_id_blocks::1024;594;588;590;603;614;609;Occupied blocks per task id 
system.cpu43.dcache.tags.age_task_id_blocks_1024::3;11;14;12;12;4;10;Occupied blocks per task id 
system.cpu43.dcache.tags.age_task_id_blocks_1024::4;583;574;578;591;604;599;Occupied blocks per task id 
system.cpu43.dcache.tags.occ_task_id_percent::1024;0.580078;0.574219;0.576172;0.588867;0.599609;0.594727;Percentage of cache occupancy per task id 
system.cpu43.dcache.tags.tag_accesses;8395784;25597082;191424;1698925;1298208;59989;Number of tag accesses 
system.cpu43.dcache.tags.data_accesses;8395784;25597082;191424;1698925;1298208;59989;Number of data accesses 
system.cpu43.dcache.ReadReq_hits::cpu43.data;2711511;8686689;63891;572534;437461;19989;number of ReadReq hits 
system.cpu43.dcache.ReadReq_hits::total;2711511;8686689;63891;572534;437461;19989;number of ReadReq hits 
system.cpu43.dcache.WriteReq_hits::cpu43.data;1190792;3223487;23971;211539;159639;7371;number of WriteReq hits 
system.cpu43.dcache.WriteReq_hits::total;1190792;3223487;23971;211539;159639;7371;number of WriteReq hits 
system.cpu43.dcache.LoadLockedReq_hits::cpu43.data;40374;33996;444;2577;3049;223;number of LoadLockedReq hits 
system.cpu43.dcache.LoadLockedReq_hits::total;40374;33996;444;2577;3049;223;number of LoadLockedReq hits 
system.cpu43.dcache.StoreCondReq_hits::cpu43.data;14252;21247;175;1506;1121;62;number of StoreCondReq hits 
system.cpu43.dcache.StoreCondReq_hits::total;14252;21247;175;1506;1121;62;number of StoreCondReq hits 
system.cpu43.dcache.demand_hits::cpu43.data;3902303;11910176;87862;784073;597100;27360;number of demand (read+write) hits 
system.cpu43.dcache.demand_hits::total;3902303;11910176;87862;784073;597100;27360;number of demand (read+write) hits 
system.cpu43.dcache.overall_hits::cpu43.data;3902303;11910176;87862;784073;597100;27360;number of overall hits 
system.cpu43.dcache.overall_hits::total;3902303;11910176;87862;784073;597100;27360;number of overall hits 
system.cpu43.dcache.ReadReq_misses::cpu43.data;147754;523504;4600;37813;29677;1497;number of ReadReq misses 
system.cpu43.dcache.ReadReq_misses::total;147754;523504;4600;37813;29677;1497;number of ReadReq misses 
system.cpu43.dcache.WriteReq_misses::cpu43.data;9267;30214;173;2401;1716;47;number of WriteReq misses 
system.cpu43.dcache.WriteReq_misses::total;9267;30214;173;2401;1716;47;number of WriteReq misses 
system.cpu43.dcache.LoadLockedReq_misses::cpu43.data;2031;1839;30;521;302;12;number of LoadLockedReq misses 
system.cpu43.dcache.LoadLockedReq_misses::total;2031;1839;30;521;302;12;number of LoadLockedReq misses 
system.cpu43.dcache.StoreCondReq_misses::cpu43.data;6252;11523;88;1069;742;32;number of StoreCondReq misses 
system.cpu43.dcache.StoreCondReq_misses::total;6252;11523;88;1069;742;32;number of StoreCondReq misses 
system.cpu43.dcache.demand_misses::cpu43.data;157021;553718;4773;40214;31393;1544;number of demand (read+write) misses 
system.cpu43.dcache.demand_misses::total;157021;553718;4773;40214;31393;1544;number of demand (read+write) misses 
system.cpu43.dcache.overall_misses::cpu43.data;157021;553718;4773;40214;31393;1544;number of overall misses 
system.cpu43.dcache.overall_misses::total;157021;553718;4773;40214;31393;1544;number of overall misses 
system.cpu43.dcache.ReadReq_miss_latency::cpu43.data;10834506510;40111061547;405690928;3064591965;2566041032;126645993;number of ReadReq miss cycles 
system.cpu43.dcache.ReadReq_miss_latency::total;10834506510;40111061547;405690928;3064591965;2566041032;126645993;number of ReadReq miss cycles 
system.cpu43.dcache.WriteReq_miss_latency::cpu43.data;541039996;1780621865;10419118;148682729;111659077;2752214;number of WriteReq miss cycles 
system.cpu43.dcache.WriteReq_miss_latency::total;541039996;1780621865;10419118;148682729;111659077;2752214;number of WriteReq miss cycles 
system.cpu43.dcache.LoadLockedReq_miss_latency::cpu43.data;159400150;200553917;3148496;37614977;24860348;966249;number of LoadLockedReq miss cycles 
system.cpu43.dcache.LoadLockedReq_miss_latency::total;159400150;200553917;3148496;37614977;24860348;966249;number of LoadLockedReq miss cycles 
system.cpu43.dcache.StoreCondReq_miss_latency::cpu43.data;306733241;600667356;4349938;60721525;39465578;1520983;number of StoreCondReq miss cycles 
system.cpu43.dcache.StoreCondReq_miss_latency::total;306733241;600667356;4349938;60721525;39465578;1520983;number of StoreCondReq miss cycles 
system.cpu43.dcache.StoreCondFailReq_miss_latency::cpu43.data;62326999;22949996;648000;1900000;3910999;360000;number of StoreCondFailReq miss cycles 
system.cpu43.dcache.StoreCondFailReq_miss_latency::total;62326999;22949996;648000;1900000;3910999;360000;number of StoreCondFailReq miss cycles 
system.cpu43.dcache.demand_miss_latency::cpu43.data;11375546506;41891683412;416110046;3213274694;2677700109;129398207;number of demand (read+write) miss cycles 
system.cpu43.dcache.demand_miss_latency::total;11375546506;41891683412;416110046;3213274694;2677700109;129398207;number of demand (read+write) miss cycles 
system.cpu43.dcache.overall_miss_latency::cpu43.data;11375546506;41891683412;416110046;3213274694;2677700109;129398207;number of overall miss cycles 
system.cpu43.dcache.overall_miss_latency::total;11375546506;41891683412;416110046;3213274694;2677700109;129398207;number of overall miss cycles 
system.cpu43.dcache.ReadReq_accesses::cpu43.data;2859265;9210193;68491;610347;467138;21486;number of ReadReq accesses(hits+misses) 
system.cpu43.dcache.ReadReq_accesses::total;2859265;9210193;68491;610347;467138;21486;number of ReadReq accesses(hits+misses) 
system.cpu43.dcache.WriteReq_accesses::cpu43.data;1200059;3253701;24144;213940;161355;7418;number of WriteReq accesses(hits+misses) 
system.cpu43.dcache.WriteReq_accesses::total;1200059;3253701;24144;213940;161355;7418;number of WriteReq accesses(hits+misses) 
system.cpu43.dcache.LoadLockedReq_accesses::cpu43.data;42405;35835;474;3098;3351;235;number of LoadLockedReq accesses(hits+misses) 
system.cpu43.dcache.LoadLockedReq_accesses::total;42405;35835;474;3098;3351;235;number of LoadLockedReq accesses(hits+misses) 
system.cpu43.dcache.StoreCondReq_accesses::cpu43.data;20504;32770;263;2575;1863;94;number of StoreCondReq accesses(hits+misses) 
system.cpu43.dcache.StoreCondReq_accesses::total;20504;32770;263;2575;1863;94;number of StoreCondReq accesses(hits+misses) 
system.cpu43.dcache.demand_accesses::cpu43.data;4059324;12463894;92635;824287;628493;28904;number of demand (read+write) accesses 
system.cpu43.dcache.demand_accesses::total;4059324;12463894;92635;824287;628493;28904;number of demand (read+write) accesses 
system.cpu43.dcache.overall_accesses::cpu43.data;4059324;12463894;92635;824287;628493;28904;number of overall (read+write) accesses 
system.cpu43.dcache.overall_accesses::total;4059324;12463894;92635;824287;628493;28904;number of overall (read+write) accesses 
system.cpu43.dcache.ReadReq_miss_rate::cpu43.data;0.051676;0.056840;0.067162;0.061953;0.063529;0.069673;miss rate for ReadReq accesses 
system.cpu43.dcache.ReadReq_miss_rate::total;0.051676;0.056840;0.067162;0.061953;0.063529;0.069673;miss rate for ReadReq accesses 
system.cpu43.dcache.WriteReq_miss_rate::cpu43.data;0.007722;0.009286;0.007165;0.011223;0.010635;0.006336;miss rate for WriteReq accesses 
system.cpu43.dcache.WriteReq_miss_rate::total;0.007722;0.009286;0.007165;0.011223;0.010635;0.006336;miss rate for WriteReq accesses 
system.cpu43.dcache.LoadLockedReq_miss_rate::cpu43.data;0.047895;0.051319;0.063291;0.168173;0.090122;0.051064;miss rate for LoadLockedReq accesses 
system.cpu43.dcache.LoadLockedReq_miss_rate::total;0.047895;0.051319;0.063291;0.168173;0.090122;0.051064;miss rate for LoadLockedReq accesses 
system.cpu43.dcache.StoreCondReq_miss_rate::cpu43.data;0.304916;0.351633;0.334601;0.415146;0.398282;0.340426;miss rate for StoreCondReq accesses 
system.cpu43.dcache.StoreCondReq_miss_rate::total;0.304916;0.351633;0.334601;0.415146;0.398282;0.340426;miss rate for StoreCondReq accesses 
system.cpu43.dcache.demand_miss_rate::cpu43.data;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;miss rate for demand accesses 
system.cpu43.dcache.demand_miss_rate::total;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;miss rate for demand accesses 
system.cpu43.dcache.overall_miss_rate::cpu43.data;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;miss rate for overall accesses 
system.cpu43.dcache.overall_miss_rate::total;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;miss rate for overall accesses 
system.cpu43.dcache.ReadReq_avg_miss_latency::cpu43.data;73328.008108;76620.353516;88193.680000;81045.988549;86465.647875;84599.861723;average ReadReq miss latency 
system.cpu43.dcache.ReadReq_avg_miss_latency::total;73328.008108;76620.353516;88193.680000;81045.988549;86465.647875;84599.861723;average ReadReq miss latency 
system.cpu43.dcache.WriteReq_avg_miss_latency::cpu43.data;58383.510953;58933.668664;60226.115607;61925.334860;65069.392191;58557.744681;average WriteReq miss latency 
system.cpu43.dcache.WriteReq_avg_miss_latency::total;58383.510953;58933.668664;60226.115607;61925.334860;65069.392191;58557.744681;average WriteReq miss latency 
system.cpu43.dcache.LoadLockedReq_avg_miss_latency::cpu43.data;78483.579517;109055.963567;104949.866667;72197.652591;82319.033113;80520.750000;average LoadLockedReq miss latency 
system.cpu43.dcache.LoadLockedReq_avg_miss_latency::total;78483.579517;109055.963567;104949.866667;72197.652591;82319.033113;80520.750000;average LoadLockedReq miss latency 
system.cpu43.dcache.StoreCondReq_avg_miss_latency::cpu43.data;49061.618842;52127.688623;49431.113636;56802.174930;53188.110512;47530.718750;average StoreCondReq miss latency 
system.cpu43.dcache.StoreCondReq_avg_miss_latency::total;49061.618842;52127.688623;49431.113636;56802.174930;53188.110512;47530.718750;average StoreCondReq miss latency 
system.cpu43.dcache.StoreCondFailReq_avg_miss_latency::cpu43.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu43.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu43.dcache.demand_avg_miss_latency::cpu43.data;72446.019997;75655.267504;87179.980306;79904.378923;85296.088587;83807.128886;average overall miss latency 
system.cpu43.dcache.demand_avg_miss_latency::total;72446.019997;75655.267504;87179.980306;79904.378923;85296.088587;83807.128886;average overall miss latency 
system.cpu43.dcache.overall_avg_miss_latency::cpu43.data;72446.019997;75655.267504;87179.980306;79904.378923;85296.088587;83807.128886;average overall miss latency 
system.cpu43.dcache.overall_avg_miss_latency::total;72446.019997;75655.267504;87179.980306;79904.378923;85296.088587;83807.128886;average overall miss latency 
system.cpu43.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu43.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu43.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu43.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu43.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu43.dcache.writebacks::writebacks;1446;8605;67;882;499;15;number of writebacks 
system.cpu43.dcache.writebacks::total;1446;8605;67;882;499;15;number of writebacks 
system.cpu43.dcache.ReadReq_mshr_misses::cpu43.data;147754;523504;4600;37813;29677;1497;number of ReadReq MSHR misses 
system.cpu43.dcache.ReadReq_mshr_misses::total;147754;523504;4600;37813;29677;1497;number of ReadReq MSHR misses 
system.cpu43.dcache.WriteReq_mshr_misses::cpu43.data;9267;30214;173;2401;1716;47;number of WriteReq MSHR misses 
system.cpu43.dcache.WriteReq_mshr_misses::total;9267;30214;173;2401;1716;47;number of WriteReq MSHR misses 
system.cpu43.dcache.LoadLockedReq_mshr_misses::cpu43.data;2031;1839;30;521;302;12;number of LoadLockedReq MSHR misses 
system.cpu43.dcache.LoadLockedReq_mshr_misses::total;2031;1839;30;521;302;12;number of LoadLockedReq MSHR misses 
system.cpu43.dcache.StoreCondReq_mshr_misses::cpu43.data;6252;11522;88;1069;742;32;number of StoreCondReq MSHR misses 
system.cpu43.dcache.StoreCondReq_mshr_misses::total;6252;11522;88;1069;742;32;number of StoreCondReq MSHR misses 
system.cpu43.dcache.demand_mshr_misses::cpu43.data;157021;553718;4773;40214;31393;1544;number of demand (read+write) MSHR misses 
system.cpu43.dcache.demand_mshr_misses::total;157021;553718;4773;40214;31393;1544;number of demand (read+write) MSHR misses 
system.cpu43.dcache.overall_mshr_misses::cpu43.data;157021;553718;4773;40214;31393;1544;number of overall MSHR misses 
system.cpu43.dcache.overall_mshr_misses::total;157021;553718;4773;40214;31393;1544;number of overall MSHR misses 
system.cpu43.dcache.ReadReq_mshr_miss_latency::cpu43.data;6973246490;27757855453;289072072;2158351035;1819942968;87861007;number of ReadReq MSHR miss cycles 
system.cpu43.dcache.ReadReq_mshr_miss_latency::total;6973246490;27757855453;289072072;2158351035;1819942968;87861007;number of ReadReq MSHR miss cycles 
system.cpu43.dcache.WriteReq_mshr_miss_latency::cpu43.data;251917004;868692135;5202882;81624271;63628923;1339786;number of WriteReq MSHR miss cycles 
system.cpu43.dcache.WriteReq_mshr_miss_latency::total;251917004;868692135;5202882;81624271;63628923;1339786;number of WriteReq MSHR miss cycles 
system.cpu43.dcache.LoadLockedReq_mshr_miss_latency::cpu43.data;108861850;150457083;2408504;25685023;17394652;671751;number of LoadLockedReq MSHR miss cycles 
system.cpu43.dcache.LoadLockedReq_mshr_miss_latency::total;108861850;150457083;2408504;25685023;17394652;671751;number of LoadLockedReq MSHR miss cycles 
system.cpu43.dcache.StoreCondReq_mshr_miss_latency::cpu43.data;146431759;240278644;1948062;32680475;19636422;741017;number of StoreCondReq MSHR miss cycles 
system.cpu43.dcache.StoreCondReq_mshr_miss_latency::total;146431759;240278644;1948062;32680475;19636422;741017;number of StoreCondReq MSHR miss cycles 
system.cpu43.dcache.StoreCondFailReq_mshr_miss_latency::cpu43.data;45310001;16460004;450000;1350000;2910001;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu43.dcache.StoreCondFailReq_mshr_miss_latency::total;45310001;16460004;450000;1350000;2910001;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu43.dcache.demand_mshr_miss_latency::cpu43.data;7225163494;28626547588;294274954;2239975306;1883571891;89200793;number of demand (read+write) MSHR miss cycles 
system.cpu43.dcache.demand_mshr_miss_latency::total;7225163494;28626547588;294274954;2239975306;1883571891;89200793;number of demand (read+write) MSHR miss cycles 
system.cpu43.dcache.overall_mshr_miss_latency::cpu43.data;7225163494;28626547588;294274954;2239975306;1883571891;89200793;number of overall MSHR miss cycles 
system.cpu43.dcache.overall_mshr_miss_latency::total;7225163494;28626547588;294274954;2239975306;1883571891;89200793;number of overall MSHR miss cycles 
system.cpu43.dcache.ReadReq_mshr_uncacheable_latency::cpu43.data;26408000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu43.dcache.ReadReq_mshr_uncacheable_latency::total;26408000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu43.dcache.WriteReq_mshr_uncacheable_latency::cpu43.data;2579518000;3176301000;30862000;245960000;195566000;10750000;number of WriteReq MSHR uncacheable cycles 
system.cpu43.dcache.WriteReq_mshr_uncacheable_latency::total;2579518000;3176301000;30862000;245960000;195566000;10750000;number of WriteReq MSHR uncacheable cycles 
system.cpu43.dcache.overall_mshr_uncacheable_latency::cpu43.data;2605926000;3176301000;30862000;245960000;195566000;10750000;number of overall MSHR uncacheable cycles 
system.cpu43.dcache.overall_mshr_uncacheable_latency::total;2605926000;3176301000;30862000;245960000;195566000;10750000;number of overall MSHR uncacheable cycles 
system.cpu43.dcache.ReadReq_mshr_miss_rate::cpu43.data;0.051676;0.056840;0.067162;0.061953;0.063529;0.069673;mshr miss rate for ReadReq accesses 
system.cpu43.dcache.ReadReq_mshr_miss_rate::total;0.051676;0.056840;0.067162;0.061953;0.063529;0.069673;mshr miss rate for ReadReq accesses 
system.cpu43.dcache.WriteReq_mshr_miss_rate::cpu43.data;0.007722;0.009286;0.007165;0.011223;0.010635;0.006336;mshr miss rate for WriteReq accesses 
system.cpu43.dcache.WriteReq_mshr_miss_rate::total;0.007722;0.009286;0.007165;0.011223;0.010635;0.006336;mshr miss rate for WriteReq accesses 
system.cpu43.dcache.LoadLockedReq_mshr_miss_rate::cpu43.data;0.047895;0.051319;0.063291;0.168173;0.090122;0.051064;mshr miss rate for LoadLockedReq accesses 
system.cpu43.dcache.LoadLockedReq_mshr_miss_rate::total;0.047895;0.051319;0.063291;0.168173;0.090122;0.051064;mshr miss rate for LoadLockedReq accesses 
system.cpu43.dcache.StoreCondReq_mshr_miss_rate::cpu43.data;0.304916;0.351602;0.334601;0.415146;0.398282;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu43.dcache.StoreCondReq_mshr_miss_rate::total;0.304916;0.351602;0.334601;0.415146;0.398282;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu43.dcache.demand_mshr_miss_rate::cpu43.data;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;mshr miss rate for demand accesses 
system.cpu43.dcache.demand_mshr_miss_rate::total;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;mshr miss rate for demand accesses 
system.cpu43.dcache.overall_mshr_miss_rate::cpu43.data;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;mshr miss rate for overall accesses 
system.cpu43.dcache.overall_mshr_miss_rate::total;0.038682;0.044426;0.051525;0.048786;0.049950;0.053418;mshr miss rate for overall accesses 
system.cpu43.dcache.ReadReq_avg_mshr_miss_latency::cpu43.data;47194.976041;53023.196486;62841.754783;57079.603179;61325.031775;58691.387442;average ReadReq mshr miss latency 
system.cpu43.dcache.ReadReq_avg_mshr_miss_latency::total;47194.976041;53023.196486;62841.754783;57079.603179;61325.031775;58691.387442;average ReadReq mshr miss latency 
system.cpu43.dcache.WriteReq_avg_mshr_miss_latency::cpu43.data;27184.310349;28751.311809;30074.462428;33995.947938;37079.791958;28506.085106;average WriteReq mshr miss latency 
system.cpu43.dcache.WriteReq_avg_mshr_miss_latency::total;27184.310349;28751.311809;30074.462428;33995.947938;37079.791958;28506.085106;average WriteReq mshr miss latency 
system.cpu43.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu43.data;53600.123092;81814.618271;80283.466667;49299.468330;57598.185430;55979.250000;average LoadLockedReq mshr miss latency 
system.cpu43.dcache.LoadLockedReq_avg_mshr_miss_latency::total;53600.123092;81814.618271;80283.466667;49299.468330;57598.185430;55979.250000;average LoadLockedReq mshr miss latency 
system.cpu43.dcache.StoreCondReq_avg_mshr_miss_latency::cpu43.data;23421.586532;20853.900712;22137.068182;30571.071094;26464.180593;23156.781250;average StoreCondReq mshr miss latency 
system.cpu43.dcache.StoreCondReq_avg_mshr_miss_latency::total;23421.586532;20853.900712;22137.068182;30571.071094;26464.180593;23156.781250;average StoreCondReq mshr miss latency 
system.cpu43.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu43.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu43.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu43.dcache.demand_avg_mshr_miss_latency::cpu43.data;46013.994905;51698.784558;61654.086319;55701.380266;59999.741694;57772.534326;average overall mshr miss latency 
system.cpu43.dcache.demand_avg_mshr_miss_latency::total;46013.994905;51698.784558;61654.086319;55701.380266;59999.741694;57772.534326;average overall mshr miss latency 
system.cpu43.dcache.overall_avg_mshr_miss_latency::cpu43.data;46013.994905;51698.784558;61654.086319;55701.380266;59999.741694;57772.534326;average overall mshr miss latency 
system.cpu43.dcache.overall_avg_mshr_miss_latency::total;46013.994905;51698.784558;61654.086319;55701.380266;59999.741694;57772.534326;average overall mshr miss latency 
system.cpu43.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu43.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu43.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu43.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu43.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu43.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu43.dcache.overall_avg_mshr_uncacheable_latency::cpu43.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu43.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu43.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu44.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu44.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu44.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu44.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu44.dtb.read_hits;3510097;14138282;27158;459979;619878;25198;DTB read hits 
system.cpu44.dtb.read_misses;0;405;0;0;669;0;DTB read misses 
system.cpu44.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu44.dtb.read_accesses;0;104391;0;0;159507;0;DTB read accesses 
system.cpu44.dtb.write_hits;1412039;5240126;13487;164676;212483;7707;DTB write hits 
system.cpu44.dtb.write_misses;0;222;0;0;6255;0;DTB write misses 
system.cpu44.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu44.dtb.write_accesses;0;36675;0;0;49638;0;DTB write accesses 
system.cpu44.dtb.data_hits;4922136;19378408;40645;624655;832361;32905;DTB hits 
system.cpu44.dtb.data_misses;0;627;0;0;6924;0;DTB misses 
system.cpu44.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu44.dtb.data_accesses;0;141066;0;0;209145;0;DTB accesses 
system.cpu44.itb.fetch_hits;1245903;3316655;15322;111841;650649;5395;ITB hits 
system.cpu44.itb.fetch_misses;0;44;0;0;7;0;ITB misses 
system.cpu44.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu44.itb.fetch_accesses;1245903;3316699;15322;111841;650656;5395;ITB accesses 
system.cpu44.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu44.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu44.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu44.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu44.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu44.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu44.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu44.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu44.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu44.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu44.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu44.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu44.numCycles;644632481;1014355499;7031233;49902343;44531391;2441403;number of cpu cycles simulated 
system.cpu44.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu44.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu44.committedInsts;15993490;67577264;118719;2174062;2613753;106976;Number of instructions committed 
system.cpu44.committedOps;15993490;67577264;118719;2174062;2613753;106976;Number of ops (including micro ops) committed 
system.cpu44.num_int_alu_accesses;15478422;65996506;113640;2120981;2545712;104352;Number of integer alu accesses 
system.cpu44.num_fp_alu_accesses;1746;399375;134;0;2706;0;Number of float alu accesses 
system.cpu44.num_func_calls;612975;2498897;4864;80194;71505;3650;number of times a function call or return occured 
system.cpu44.num_conditional_control_insts;1569503;6889296;9961;221075;296649;14467;number of instructions that are conditional controls 
system.cpu44.num_int_insts;15478422;65996506;113640;2120981;2545712;104352;number of integer instructions 
system.cpu44.num_fp_insts;1746;399375;134;0;2706;0;number of float instructions 
system.cpu44.num_int_register_reads;21185474;92603458;153592;2944020;3465912;140932;number of times the integer registers were read 
system.cpu44.num_int_register_writes;12328152;52713574;89281;1705786;2004544;81028;number of times the integer registers were written 
system.cpu44.num_fp_register_reads;890;281532;66;0;1347;0;number of times the floating registers were read 
system.cpu44.num_fp_register_writes;896;246224;68;0;1380;0;number of times the floating registers were written 
system.cpu44.num_mem_refs;4928317;19426952;40735;625233;840815;32931;number of memory refs 
system.cpu44.num_load_insts;3510231;14159991;27168;459979;621404;25198;Number of load instructions 
system.cpu44.num_store_insts;1418086;5266961;13567;165254;219411;7733;Number of store instructions 
system.cpu44.num_idle_cycles;600869492.858005;830979641.627079;6698837.542408;44042778.448205;37221629.518987;2152270.102842;Number of idle cycles 
system.cpu44.num_busy_cycles;43762988.141995;183375857.372921;332395.457592;5859564.551795;7309761.481013;289132.897158;Number of busy cycles 
system.cpu44.not_idle_fraction;0.067888;0.180781;0.047274;0.117421;0.164149;0.118429;Percentage of non-idle cycles 
system.cpu44.idle_fraction;0.932112;0.819219;0.952726;0.882579;0.835851;0.881571;Percentage of idle cycles 
system.cpu44.Branches;2487418;10380007;17366;335704;400176;19832;Number of branches fetched 
system.cpu44.op_class::No_OpClass;54619;153090;670;5134;22129;243;Class of executed instruction 
system.cpu44.op_class::IntAlu;10482258;46586441;71165;1493540;1639363;71382;Class of executed instruction 
system.cpu44.op_class::IntMult;62215;259829;431;8877;7637;392;Class of executed instruction 
system.cpu44.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::FloatAdd;88;53812;4;0;93;0;Class of executed instruction 
system.cpu44.op_class::FloatCmp;0;5271;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::FloatCvt;0;1932;0;0;5;0;Class of executed instruction 
system.cpu44.op_class::FloatMult;0;12956;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::FloatDiv;8;2510;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::MemRead;3551684;14289305;27682;463843;625935;25388;Class of executed instruction 
system.cpu44.op_class::MemWrite;1418099;5271589;13569;165254;219446;7733;Class of executed instruction 
system.cpu44.op_class::IprAccess;424519;941156;5198;37414;106069;1838;Class of executed instruction 
system.cpu44.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu44.op_class::total;15993490;67577891;118719;2174062;2620677;106976;Class of executed instruction 
system.cpu44.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu44.kern.inst.quiesce;9546;11167;74;567;501;25;number of quiesce instructions executed 
system.cpu44.kern.inst.hwrei;104417;217341;1274;9081;15674;451;number of hwrei instructions executed 
system.cpu44.kern.ipl_count::0;23669;53986;298;2105;2062;101;number of times we switched to this ipl 
system.cpu44.kern.ipl_count::22;5880;10395;72;511;456;25;number of times we switched to this ipl 
system.cpu44.kern.ipl_count::30;87;2159;2;67;88;1;number of times we switched to this ipl 
system.cpu44.kern.ipl_count::31;62978;119659;756;5370;5116;274;number of times we switched to this ipl 
system.cpu44.kern.ipl_count::total;92614;186199;1128;8053;7722;401;number of times we switched to this ipl 
system.cpu44.kern.ipl_good::0;23669;53986;298;2105;2062;101;number of times we switched to this ipl from a different ipl 
system.cpu44.kern.ipl_good::22;5880;10395;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu44.kern.ipl_good::30;87;2159;2;67;88;1;number of times we switched to this ipl from a different ipl 
system.cpu44.kern.ipl_good::31;23582;51835;296;2038;1974;100;number of times we switched to this ipl from a different ipl 
system.cpu44.kern.ipl_good::total;53218;118375;668;4721;4580;227;number of times we switched to this ipl from a different ipl 
system.cpu44.kern.ipl_ticks::0;5547958920000;8800811790000;67550710000;480633180000;418578880000;23338670000;number of cycles we spent at this ipl 
system.cpu44.kern.ipl_ticks::22;19112400000;34467790000;235200000;1656700000;1496090000;82270000;number of cycles we spent at this ipl 
system.cpu44.kern.ipl_ticks::30;868930000;15185590000;19930000;668200000;827970000;10080000;number of cycles we spent at this ipl 
system.cpu44.kern.ipl_ticks::31;878384280000;1293089820000;2506490000;16065350000;24410970000;983010000;number of cycles we spent at this ipl 
system.cpu44.kern.ipl_ticks::total;6446324530000;10143554990000;70312330000;499023430000;445313910000;24414030000;number of cycles we spent at this ipl 
system.cpu44.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu44.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu44.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu44.kern.ipl_used::31;0.374448;0.433189;0.391534;0.379516;0.385848;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu44.kern.ipl_used::total;0.574622;0.635745;0.592199;0.586241;0.593111;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu44.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu44.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu44.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu44.kern.callpal::swpctx;26;4186;2;;41;;number of callpals executed 
system.cpu44.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu44.kern.callpal::swpipl;80679;157944;980;6897;6586;349;number of callpals executed 
system.cpu44.kern.callpal::rdps;11761;21367;144;1028;916;50;number of callpals executed 
system.cpu44.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu44.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu44.kern.callpal::rti;5967;15709;74;578;592;26;number of callpals executed 
system.cpu44.kern.callpal::rdunique;1;252;;;16;;number of callpals executed 
system.cpu44.kern.callpal::total;98448;204124;1200;8503;8199;425;number of callpals executed 
system.cpu44.kern.mode_switch::kernel;5995;19895;76;578;633;26;number of protection mode switches 
system.cpu44.kern.mode_switch::user;0;3181;0;0;66;0;number of protection mode switches 
system.cpu44.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu44.kern.mode_switch_good::kernel;0;0.159889;0;0;0.104265;0;fraction of useful protection mode switches 
system.cpu44.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu44.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu44.kern.mode_switch_good::total;0;0.275698;0;0;0.188841;0;fraction of useful protection mode switches 
system.cpu44.kern.mode_ticks::kernel;0;16474979040000;0;0;979837030000;0;number of ticks spent at the given mode 
system.cpu44.kern.mode_ticks::user;0;16329010000;0;0;15820780000;0;number of ticks spent at the given mode 
system.cpu44.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu44.kern.swap_context;27;4186;2;0;41;0;number of times the context was actually changed 
system.cpu44.icache.tags.replacements;22944;349930;404;3739;6227;162;number of replacements 
system.cpu44.icache.tags.tagsinuse;383.706957;500.312256;508;508;508.453517;509;Cycle average of tags in use 
system.cpu44.icache.tags.total_refs;7777489;64715505;280650;778108;5017914;9638212;Total number of references to valid blocks. 
system.cpu44.icache.tags.sampled_refs;22944;349930;404;3739;6227;671;Sample count of references to valid blocks. 
system.cpu44.icache.tags.avg_refs;338.977031;184.938431;694.678218;208.105911;805.831701;14363.952310;Average number of references to valid blocks. 
system.cpu44.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu44.icache.tags.occ_blocks::cpu44.inst;383.706957;500.312256;508;508;508.453517;509;Average occupied blocks per requestor 
system.cpu44.icache.tags.occ_percent::cpu44.inst;0.749428;0.977172;0.992188;0.992188;0.993073;0.994141;Average percentage of cache occupancy 
system.cpu44.icache.tags.occ_percent::total;0.749428;0.977172;0.992188;0.992188;0.993073;0.994141;Average percentage of cache occupancy 
system.cpu44.icache.tags.occ_task_id_blocks::1024;440;508;508;508;509;509;Occupied blocks per task id 
system.cpu44.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu44.icache.tags.age_task_id_blocks_1024::3;15;;;15;5;5;Occupied blocks per task id 
system.cpu44.icache.tags.age_task_id_blocks_1024::4;423;506;506;491;495;495;Occupied blocks per task id 
system.cpu44.icache.tags.occ_task_id_percent::1024;0.859375;0.992188;0.992188;0.992188;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu44.icache.tags.tag_accesses;32010371;135505780;237842;4351863;5247582;214114;Number of tag accesses 
system.cpu44.icache.tags.data_accesses;32010371;135505780;237842;4351863;5247582;214114;Number of data accesses 
system.cpu44.icache.ReadReq_hits::cpu44.inst;15970099;67227893;118315;2170323;2614449;106814;number of ReadReq hits 
system.cpu44.icache.ReadReq_hits::total;15970099;67227893;118315;2170323;2614449;106814;number of ReadReq hits 
system.cpu44.icache.demand_hits::cpu44.inst;15970099;67227893;118315;2170323;2614449;106814;number of demand (read+write) hits 
system.cpu44.icache.demand_hits::total;15970099;67227893;118315;2170323;2614449;106814;number of demand (read+write) hits 
system.cpu44.icache.overall_hits::cpu44.inst;15970099;67227893;118315;2170323;2614449;106814;number of overall hits 
system.cpu44.icache.overall_hits::total;15970099;67227893;118315;2170323;2614449;106814;number of overall hits 
system.cpu44.icache.ReadReq_misses::cpu44.inst;23391;349998;404;3739;6228;162;number of ReadReq misses 
system.cpu44.icache.ReadReq_misses::total;23391;349998;404;3739;6228;162;number of ReadReq misses 
system.cpu44.icache.demand_misses::cpu44.inst;23391;349998;404;3739;6228;162;number of demand (read+write) misses 
system.cpu44.icache.demand_misses::total;23391;349998;404;3739;6228;162;number of demand (read+write) misses 
system.cpu44.icache.overall_misses::cpu44.inst;23391;349998;404;3739;6228;162;number of overall misses 
system.cpu44.icache.overall_misses::total;23391;349998;404;3739;6228;162;number of overall misses 
system.cpu44.icache.ReadReq_miss_latency::cpu44.inst;2419463500;34933279744;40763000;402290250;671213249;16770250;number of ReadReq miss cycles 
system.cpu44.icache.ReadReq_miss_latency::total;2419463500;34933279744;40763000;402290250;671213249;16770250;number of ReadReq miss cycles 
system.cpu44.icache.demand_miss_latency::cpu44.inst;2419463500;34933279744;40763000;402290250;671213249;16770250;number of demand (read+write) miss cycles 
system.cpu44.icache.demand_miss_latency::total;2419463500;34933279744;40763000;402290250;671213249;16770250;number of demand (read+write) miss cycles 
system.cpu44.icache.overall_miss_latency::cpu44.inst;2419463500;34933279744;40763000;402290250;671213249;16770250;number of overall miss cycles 
system.cpu44.icache.overall_miss_latency::total;2419463500;34933279744;40763000;402290250;671213249;16770250;number of overall miss cycles 
system.cpu44.icache.ReadReq_accesses::cpu44.inst;15993490;67577891;118719;2174062;2620677;106976;number of ReadReq accesses(hits+misses) 
system.cpu44.icache.ReadReq_accesses::total;15993490;67577891;118719;2174062;2620677;106976;number of ReadReq accesses(hits+misses) 
system.cpu44.icache.demand_accesses::cpu44.inst;15993490;67577891;118719;2174062;2620677;106976;number of demand (read+write) accesses 
system.cpu44.icache.demand_accesses::total;15993490;67577891;118719;2174062;2620677;106976;number of demand (read+write) accesses 
system.cpu44.icache.overall_accesses::cpu44.inst;15993490;67577891;118719;2174062;2620677;106976;number of overall (read+write) accesses 
system.cpu44.icache.overall_accesses::total;15993490;67577891;118719;2174062;2620677;106976;number of overall (read+write) accesses 
system.cpu44.icache.ReadReq_miss_rate::cpu44.inst;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;miss rate for ReadReq accesses 
system.cpu44.icache.ReadReq_miss_rate::total;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;miss rate for ReadReq accesses 
system.cpu44.icache.demand_miss_rate::cpu44.inst;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;miss rate for demand accesses 
system.cpu44.icache.demand_miss_rate::total;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;miss rate for demand accesses 
system.cpu44.icache.overall_miss_rate::cpu44.inst;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;miss rate for overall accesses 
system.cpu44.icache.overall_miss_rate::total;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;miss rate for overall accesses 
system.cpu44.icache.ReadReq_avg_miss_latency::cpu44.inst;103435.659014;99809.941040;100898.514851;107593.006151;107773.482498;103520.061728;average ReadReq miss latency 
system.cpu44.icache.ReadReq_avg_miss_latency::total;103435.659014;99809.941040;100898.514851;107593.006151;107773.482498;103520.061728;average ReadReq miss latency 
system.cpu44.icache.demand_avg_miss_latency::cpu44.inst;103435.659014;99809.941040;100898.514851;107593.006151;107773.482498;103520.061728;average overall miss latency 
system.cpu44.icache.demand_avg_miss_latency::total;103435.659014;99809.941040;100898.514851;107593.006151;107773.482498;103520.061728;average overall miss latency 
system.cpu44.icache.overall_avg_miss_latency::cpu44.inst;103435.659014;99809.941040;100898.514851;107593.006151;107773.482498;103520.061728;average overall miss latency 
system.cpu44.icache.overall_avg_miss_latency::total;103435.659014;99809.941040;100898.514851;107593.006151;107773.482498;103520.061728;average overall miss latency 
system.cpu44.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu44.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu44.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu44.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu44.icache.ReadReq_mshr_misses::cpu44.inst;23391;349998;404;3739;6228;162;number of ReadReq MSHR misses 
system.cpu44.icache.ReadReq_mshr_misses::total;23391;349998;404;3739;6228;162;number of ReadReq MSHR misses 
system.cpu44.icache.demand_mshr_misses::cpu44.inst;23391;349998;404;3739;6228;162;number of demand (read+write) MSHR misses 
system.cpu44.icache.demand_mshr_misses::total;23391;349998;404;3739;6228;162;number of demand (read+write) MSHR misses 
system.cpu44.icache.overall_mshr_misses::cpu44.inst;23391;349998;404;3739;6228;162;number of overall MSHR misses 
system.cpu44.icache.overall_mshr_misses::total;23391;349998;404;3739;6228;162;number of overall MSHR misses 
system.cpu44.icache.ReadReq_mshr_miss_latency::cpu44.inst;1814326500;25924846256;30319000;305840750;509309751;12642750;number of ReadReq MSHR miss cycles 
system.cpu44.icache.ReadReq_mshr_miss_latency::total;1814326500;25924846256;30319000;305840750;509309751;12642750;number of ReadReq MSHR miss cycles 
system.cpu44.icache.demand_mshr_miss_latency::cpu44.inst;1814326500;25924846256;30319000;305840750;509309751;12642750;number of demand (read+write) MSHR miss cycles 
system.cpu44.icache.demand_mshr_miss_latency::total;1814326500;25924846256;30319000;305840750;509309751;12642750;number of demand (read+write) MSHR miss cycles 
system.cpu44.icache.overall_mshr_miss_latency::cpu44.inst;1814326500;25924846256;30319000;305840750;509309751;12642750;number of overall MSHR miss cycles 
system.cpu44.icache.overall_mshr_miss_latency::total;1814326500;25924846256;30319000;305840750;509309751;12642750;number of overall MSHR miss cycles 
system.cpu44.icache.ReadReq_mshr_miss_rate::cpu44.inst;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;mshr miss rate for ReadReq accesses 
system.cpu44.icache.ReadReq_mshr_miss_rate::total;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;mshr miss rate for ReadReq accesses 
system.cpu44.icache.demand_mshr_miss_rate::cpu44.inst;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;mshr miss rate for demand accesses 
system.cpu44.icache.demand_mshr_miss_rate::total;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;mshr miss rate for demand accesses 
system.cpu44.icache.overall_mshr_miss_rate::cpu44.inst;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;mshr miss rate for overall accesses 
system.cpu44.icache.overall_mshr_miss_rate::total;0.001463;0.005179;0.003403;0.001720;0.002376;0.001514;mshr miss rate for overall accesses 
system.cpu44.icache.ReadReq_avg_mshr_miss_latency::cpu44.inst;77565.153264;74071.412568;75047.029703;81797.472586;81777.416667;78041.666667;average ReadReq mshr miss latency 
system.cpu44.icache.ReadReq_avg_mshr_miss_latency::total;77565.153264;74071.412568;75047.029703;81797.472586;81777.416667;78041.666667;average ReadReq mshr miss latency 
system.cpu44.icache.demand_avg_mshr_miss_latency::cpu44.inst;77565.153264;74071.412568;75047.029703;81797.472586;81777.416667;78041.666667;average overall mshr miss latency 
system.cpu44.icache.demand_avg_mshr_miss_latency::total;77565.153264;74071.412568;75047.029703;81797.472586;81777.416667;78041.666667;average overall mshr miss latency 
system.cpu44.icache.overall_avg_mshr_miss_latency::cpu44.inst;77565.153264;74071.412568;75047.029703;81797.472586;81777.416667;78041.666667;average overall mshr miss latency 
system.cpu44.icache.overall_avg_mshr_miss_latency::total;77565.153264;74071.412568;75047.029703;81797.472586;81777.416667;78041.666667;average overall mshr miss latency 
system.cpu44.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu44.dcache.tags.replacements;119219;715129;271;22252;27071;949;number of replacements 
system.cpu44.dcache.tags.tagsinuse;434.429824;818.414025;708.039167;670.716927;770.882855;767.205987;Cycle average of tags in use 
system.cpu44.dcache.tags.total_refs;1205513;13458115;13853;106324;9701330;143565;Total number of references to valid blocks. 
system.cpu44.dcache.tags.sampled_refs;119219;715129;271;22252;27071;1705;Sample count of references to valid blocks. 
system.cpu44.dcache.tags.avg_refs;10.111752;18.819143;51.118081;4.778177;358.366148;84.202346;Average number of references to valid blocks. 
system.cpu44.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu44.dcache.tags.occ_blocks::cpu44.data;434.429824;818.414025;708.039167;670.716927;770.882855;767.205987;Average occupied blocks per requestor 
system.cpu44.dcache.tags.occ_percent::cpu44.data;0.424248;0.799232;0.691444;0.654997;0.752815;0.749225;Average percentage of cache occupancy 
system.cpu44.dcache.tags.occ_percent::total;0.424248;0.799232;0.691444;0.654997;0.752815;0.749225;Average percentage of cache occupancy 
system.cpu44.dcache.tags.occ_task_id_blocks::1024;596;720;700;652;763;756;Occupied blocks per task id 
system.cpu44.dcache.tags.age_task_id_blocks_1024::3;13;1;3;11;7;9;Occupied blocks per task id 
system.cpu44.dcache.tags.age_task_id_blocks_1024::4;583;719;697;641;749;740;Occupied blocks per task id 
system.cpu44.dcache.tags.occ_task_id_percent::1024;0.582031;0.703125;0.683594;0.636719;0.745117;0.738281;Percentage of cache occupancy per task id 
system.cpu44.dcache.tags.tag_accesses;9998046;39700595;81734;1274422;1700041;67042;Number of tag accesses 
system.cpu44.dcache.tags.data_accesses;9998046;39700595;81734;1274422;1700041;67042;Number of data accesses 
system.cpu44.dcache.ReadReq_hits::cpu44.data;3265317;13213528;25969;431023;585943;23399;number of ReadReq hits 
system.cpu44.dcache.ReadReq_hits::total;3265317;13213528;25969;431023;585943;23399;number of ReadReq hits 
system.cpu44.dcache.WriteReq_hits::cpu44.data;1355299;5067279;12883;160621;199518;7369;number of WriteReq hits 
system.cpu44.dcache.WriteReq_hits::total;1355299;5067279;12883;160621;199518;7369;number of WriteReq hits 
system.cpu44.dcache.LoadLockedReq_hits::cpu44.data;40426;58646;383;2119;3676;244;number of LoadLockedReq hits 
system.cpu44.dcache.LoadLockedReq_hits::total;40426;58646;383;2119;3676;244;number of LoadLockedReq hits 
system.cpu44.dcache.StoreCondReq_hits::cpu44.data;14048;38981;176;1223;1304;62;number of StoreCondReq hits 
system.cpu44.dcache.StoreCondReq_hits::total;14048;38981;176;1223;1304;62;number of StoreCondReq hits 
system.cpu44.dcache.demand_hits::cpu44.data;4620616;18280807;38852;591644;785461;30768;number of demand (read+write) hits 
system.cpu44.dcache.demand_hits::total;4620616;18280807;38852;591644;785461;30768;number of demand (read+write) hits 
system.cpu44.dcache.overall_hits::cpu44.data;4620616;18280807;38852;591644;785461;30768;number of overall hits 
system.cpu44.dcache.overall_hits::total;4620616;18280807;38852;591644;785461;30768;number of overall hits 
system.cpu44.dcache.ReadReq_misses::cpu44.data;202156;868149;799;26652;30627;1543;number of ReadReq misses 
system.cpu44.dcache.ReadReq_misses::total;202156;868149;799;26652;30627;1543;number of ReadReq misses 
system.cpu44.dcache.WriteReq_misses::cpu44.data;10040;94414;141;1193;8413;60;number of WriteReq misses 
system.cpu44.dcache.WriteReq_misses::total;10040;94414;141;1193;8413;60;number of WriteReq misses 
system.cpu44.dcache.LoadLockedReq_misses::cpu44.data;2212;19263;17;185;489;12;number of LoadLockedReq misses 
system.cpu44.dcache.LoadLockedReq_misses::total;2212;19263;17;185;489;12;number of LoadLockedReq misses 
system.cpu44.dcache.StoreCondReq_misses::cpu44.data;6410;34891;84;634;1023;38;number of StoreCondReq misses 
system.cpu44.dcache.StoreCondReq_misses::total;6410;34891;84;634;1023;38;number of StoreCondReq misses 
system.cpu44.dcache.demand_misses::cpu44.data;212196;962563;940;27845;39040;1603;number of demand (read+write) misses 
system.cpu44.dcache.demand_misses::total;212196;962563;940;27845;39040;1603;number of demand (read+write) misses 
system.cpu44.dcache.overall_misses::cpu44.data;212196;962563;940;27845;39040;1603;number of overall misses 
system.cpu44.dcache.overall_misses::total;212196;962563;940;27845;39040;1603;number of overall misses 
system.cpu44.dcache.ReadReq_miss_latency::cpu44.data;16476752361;62402658808;59113075;2286448290;2830342953;136931955;number of ReadReq miss cycles 
system.cpu44.dcache.ReadReq_miss_latency::total;16476752361;62402658808;59113075;2286448290;2830342953;136931955;number of ReadReq miss cycles 
system.cpu44.dcache.WriteReq_miss_latency::cpu44.data;599551330;5834284833;8005619;72175832;862921706;5431964;number of WriteReq miss cycles 
system.cpu44.dcache.WriteReq_miss_latency::total;599551330;5834284833;8005619;72175832;862921706;5431964;number of WriteReq miss cycles 
system.cpu44.dcache.LoadLockedReq_miss_latency::cpu44.data;192021162;1250773298;1279736;17359702;36014352;976992;number of LoadLockedReq miss cycles 
system.cpu44.dcache.LoadLockedReq_miss_latency::total;192021162;1250773298;1279736;17359702;36014352;976992;number of LoadLockedReq miss cycles 
system.cpu44.dcache.StoreCondReq_miss_latency::cpu44.data;316500042;2058753597;4401938;33911558;54995564;1520983;number of StoreCondReq miss cycles 
system.cpu44.dcache.StoreCondReq_miss_latency::total;316500042;2058753597;4401938;33911558;54995564;1520983;number of StoreCondReq miss cycles 
system.cpu44.dcache.StoreCondFailReq_miss_latency::cpu44.data;58914999;12798997;308000;1728000;6374000;792000;number of StoreCondFailReq miss cycles 
system.cpu44.dcache.StoreCondFailReq_miss_latency::total;58914999;12798997;308000;1728000;6374000;792000;number of StoreCondFailReq miss cycles 
system.cpu44.dcache.demand_miss_latency::cpu44.data;17076303691;68236943641;67118694;2358624122;3693264659;142363919;number of demand (read+write) miss cycles 
system.cpu44.dcache.demand_miss_latency::total;17076303691;68236943641;67118694;2358624122;3693264659;142363919;number of demand (read+write) miss cycles 
system.cpu44.dcache.overall_miss_latency::cpu44.data;17076303691;68236943641;67118694;2358624122;3693264659;142363919;number of overall miss cycles 
system.cpu44.dcache.overall_miss_latency::total;17076303691;68236943641;67118694;2358624122;3693264659;142363919;number of overall miss cycles 
system.cpu44.dcache.ReadReq_accesses::cpu44.data;3467473;14081677;26768;457675;616570;24942;number of ReadReq accesses(hits+misses) 
system.cpu44.dcache.ReadReq_accesses::total;3467473;14081677;26768;457675;616570;24942;number of ReadReq accesses(hits+misses) 
system.cpu44.dcache.WriteReq_accesses::cpu44.data;1365339;5161693;13024;161814;207931;7429;number of WriteReq accesses(hits+misses) 
system.cpu44.dcache.WriteReq_accesses::total;1365339;5161693;13024;161814;207931;7429;number of WriteReq accesses(hits+misses) 
system.cpu44.dcache.LoadLockedReq_accesses::cpu44.data;42638;77909;400;2304;4165;256;number of LoadLockedReq accesses(hits+misses) 
system.cpu44.dcache.LoadLockedReq_accesses::total;42638;77909;400;2304;4165;256;number of LoadLockedReq accesses(hits+misses) 
system.cpu44.dcache.StoreCondReq_accesses::cpu44.data;20458;73872;260;1857;2327;100;number of StoreCondReq accesses(hits+misses) 
system.cpu44.dcache.StoreCondReq_accesses::total;20458;73872;260;1857;2327;100;number of StoreCondReq accesses(hits+misses) 
system.cpu44.dcache.demand_accesses::cpu44.data;4832812;19243370;39792;619489;824501;32371;number of demand (read+write) accesses 
system.cpu44.dcache.demand_accesses::total;4832812;19243370;39792;619489;824501;32371;number of demand (read+write) accesses 
system.cpu44.dcache.overall_accesses::cpu44.data;4832812;19243370;39792;619489;824501;32371;number of overall (read+write) accesses 
system.cpu44.dcache.overall_accesses::total;4832812;19243370;39792;619489;824501;32371;number of overall (read+write) accesses 
system.cpu44.dcache.ReadReq_miss_rate::cpu44.data;0.058301;0.061651;0.029849;0.058233;0.049673;0.061864;miss rate for ReadReq accesses 
system.cpu44.dcache.ReadReq_miss_rate::total;0.058301;0.061651;0.029849;0.058233;0.049673;0.061864;miss rate for ReadReq accesses 
system.cpu44.dcache.WriteReq_miss_rate::cpu44.data;0.007353;0.018291;0.010826;0.007373;0.040461;0.008076;miss rate for WriteReq accesses 
system.cpu44.dcache.WriteReq_miss_rate::total;0.007353;0.018291;0.010826;0.007373;0.040461;0.008076;miss rate for WriteReq accesses 
system.cpu44.dcache.LoadLockedReq_miss_rate::cpu44.data;0.051879;0.247250;0.042500;0.080295;0.117407;0.046875;miss rate for LoadLockedReq accesses 
system.cpu44.dcache.LoadLockedReq_miss_rate::total;0.051879;0.247250;0.042500;0.080295;0.117407;0.046875;miss rate for LoadLockedReq accesses 
system.cpu44.dcache.StoreCondReq_miss_rate::cpu44.data;0.313325;0.472317;0.323077;0.341411;0.439622;0.380000;miss rate for StoreCondReq accesses 
system.cpu44.dcache.StoreCondReq_miss_rate::total;0.313325;0.472317;0.323077;0.341411;0.439622;0.380000;miss rate for StoreCondReq accesses 
system.cpu44.dcache.demand_miss_rate::cpu44.data;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;miss rate for demand accesses 
system.cpu44.dcache.demand_miss_rate::total;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;miss rate for demand accesses 
system.cpu44.dcache.overall_miss_rate::cpu44.data;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;miss rate for overall accesses 
system.cpu44.dcache.overall_miss_rate::total;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;miss rate for overall accesses 
system.cpu44.dcache.ReadReq_avg_miss_latency::cpu44.data;81505.136434;71880.125195;73983.823529;85788.994822;92413.326575;88743.976021;average ReadReq miss latency 
system.cpu44.dcache.ReadReq_avg_miss_latency::total;81505.136434;71880.125195;73983.823529;85788.994822;92413.326575;88743.976021;average ReadReq miss latency 
system.cpu44.dcache.WriteReq_avg_miss_latency::cpu44.data;59716.267928;61794.700288;56777.439716;60499.440067;102570.035184;90532.733333;average WriteReq miss latency 
system.cpu44.dcache.WriteReq_avg_miss_latency::total;59716.267928;61794.700288;56777.439716;60499.440067;102570.035184;90532.733333;average WriteReq miss latency 
system.cpu44.dcache.LoadLockedReq_avg_miss_latency::cpu44.data;86808.843580;64931.386492;75278.588235;93836.227027;73648.981595;81416;average LoadLockedReq miss latency 
system.cpu44.dcache.LoadLockedReq_avg_miss_latency::total;86808.843580;64931.386492;75278.588235;93836.227027;73648.981595;81416;average LoadLockedReq miss latency 
system.cpu44.dcache.StoreCondReq_avg_miss_latency::cpu44.data;49375.981591;59005.290677;52404.023810;53488.261830;53759.104594;40025.868421;average StoreCondReq miss latency 
system.cpu44.dcache.StoreCondReq_avg_miss_latency::total;49375.981591;59005.290677;52404.023810;53488.261830;53759.104594;40025.868421;average StoreCondReq miss latency 
system.cpu44.dcache.StoreCondFailReq_avg_miss_latency::cpu44.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu44.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu44.dcache.demand_avg_miss_latency::cpu44.data;80474.201639;70890.885730;71402.865957;84705.481128;94602.066060;88810.928883;average overall miss latency 
system.cpu44.dcache.demand_avg_miss_latency::total;80474.201639;70890.885730;71402.865957;84705.481128;94602.066060;88810.928883;average overall miss latency 
system.cpu44.dcache.overall_avg_miss_latency::cpu44.data;80474.201639;70890.885730;71402.865957;84705.481128;94602.066060;88810.928883;average overall miss latency 
system.cpu44.dcache.overall_avg_miss_latency::total;80474.201639;70890.885730;71402.865957;84705.481128;94602.066060;88810.928883;average overall miss latency 
system.cpu44.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu44.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu44.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu44.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu44.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu44.dcache.writebacks::writebacks;2924;35135;23;505;5965;30;number of writebacks 
system.cpu44.dcache.writebacks::total;2924;35135;23;505;5965;30;number of writebacks 
system.cpu44.dcache.ReadReq_mshr_misses::cpu44.data;202156;868149;799;26652;30627;1543;number of ReadReq MSHR misses 
system.cpu44.dcache.ReadReq_mshr_misses::total;202156;868149;799;26652;30627;1543;number of ReadReq MSHR misses 
system.cpu44.dcache.WriteReq_mshr_misses::cpu44.data;10040;94414;141;1193;8413;60;number of WriteReq MSHR misses 
system.cpu44.dcache.WriteReq_mshr_misses::total;10040;94414;141;1193;8413;60;number of WriteReq MSHR misses 
system.cpu44.dcache.LoadLockedReq_mshr_misses::cpu44.data;2212;19263;17;185;489;12;number of LoadLockedReq MSHR misses 
system.cpu44.dcache.LoadLockedReq_mshr_misses::total;2212;19263;17;185;489;12;number of LoadLockedReq MSHR misses 
system.cpu44.dcache.StoreCondReq_mshr_misses::cpu44.data;6410;34871;84;634;1022;38;number of StoreCondReq MSHR misses 
system.cpu44.dcache.StoreCondReq_mshr_misses::total;6410;34871;84;634;1022;38;number of StoreCondReq MSHR misses 
system.cpu44.dcache.demand_mshr_misses::cpu44.data;212196;962563;940;27845;39040;1603;number of demand (read+write) MSHR misses 
system.cpu44.dcache.demand_mshr_misses::total;212196;962563;940;27845;39040;1603;number of demand (read+write) MSHR misses 
system.cpu44.dcache.overall_mshr_misses::cpu44.data;212196;962563;940;27845;39040;1603;number of overall MSHR misses 
system.cpu44.dcache.overall_mshr_misses::total;212196;962563;940;27845;39040;1603;number of overall MSHR misses 
system.cpu44.dcache.ReadReq_mshr_miss_latency::cpu44.data;11204359639;42299398192;37634925;1635103710;2040612047;96151045;number of ReadReq MSHR miss cycles 
system.cpu44.dcache.ReadReq_mshr_miss_latency::total;11204359639;42299398192;37634925;1635103710;2040612047;96151045;number of ReadReq MSHR miss cycles 
system.cpu44.dcache.WriteReq_mshr_miss_latency::cpu44.data;287827670;3284777167;3579381;36100168;637446294;3674036;number of WriteReq MSHR miss cycles 
system.cpu44.dcache.WriteReq_mshr_miss_latency::total;287827670;3284777167;3579381;36100168;637446294;3674036;number of WriteReq MSHR miss cycles 
system.cpu44.dcache.LoadLockedReq_mshr_miss_latency::cpu44.data;134718838;822157702;841264;12738298;24517648;672008;number of LoadLockedReq MSHR miss cycles 
system.cpu44.dcache.LoadLockedReq_mshr_miss_latency::total;134718838;822157702;841264;12738298;24517648;672008;number of LoadLockedReq MSHR miss cycles 
system.cpu44.dcache.StoreCondReq_mshr_miss_latency::cpu44.data;149201958;1173097403;1993062;15792442;29556436;745017;number of StoreCondReq MSHR miss cycles 
system.cpu44.dcache.StoreCondReq_mshr_miss_latency::total;149201958;1173097403;1993062;15792442;29556436;745017;number of StoreCondReq MSHR miss cycles 
system.cpu44.dcache.StoreCondFailReq_mshr_miss_latency::cpu44.data;42580001;9070003;220000;1200000;4680000;550000;number of StoreCondFailReq MSHR miss cycles 
system.cpu44.dcache.StoreCondFailReq_mshr_miss_latency::total;42580001;9070003;220000;1200000;4680000;550000;number of StoreCondFailReq MSHR miss cycles 
system.cpu44.dcache.demand_mshr_miss_latency::cpu44.data;11492187309;45584175359;41214306;1671203878;2678058341;99825081;number of demand (read+write) MSHR miss cycles 
system.cpu44.dcache.demand_mshr_miss_latency::total;11492187309;45584175359;41214306;1671203878;2678058341;99825081;number of demand (read+write) MSHR miss cycles 
system.cpu44.dcache.overall_mshr_miss_latency::cpu44.data;11492187309;45584175359;41214306;1671203878;2678058341;99825081;number of overall MSHR miss cycles 
system.cpu44.dcache.overall_mshr_miss_latency::total;11492187309;45584175359;41214306;1671203878;2678058341;99825081;number of overall MSHR miss cycles 
system.cpu44.dcache.ReadReq_mshr_uncacheable_latency::cpu44.data;26620000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu44.dcache.ReadReq_mshr_uncacheable_latency::total;26620000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu44.dcache.WriteReq_mshr_uncacheable_latency::cpu44.data;2566748000;4019172000;31131000;219576000;203452000;11090000;number of WriteReq MSHR uncacheable cycles 
system.cpu44.dcache.WriteReq_mshr_uncacheable_latency::total;2566748000;4019172000;31131000;219576000;203452000;11090000;number of WriteReq MSHR uncacheable cycles 
system.cpu44.dcache.overall_mshr_uncacheable_latency::cpu44.data;2593368000;4019172000;31131000;219576000;203452000;11090000;number of overall MSHR uncacheable cycles 
system.cpu44.dcache.overall_mshr_uncacheable_latency::total;2593368000;4019172000;31131000;219576000;203452000;11090000;number of overall MSHR uncacheable cycles 
system.cpu44.dcache.ReadReq_mshr_miss_rate::cpu44.data;0.058301;0.061651;0.029849;0.058233;0.049673;0.061864;mshr miss rate for ReadReq accesses 
system.cpu44.dcache.ReadReq_mshr_miss_rate::total;0.058301;0.061651;0.029849;0.058233;0.049673;0.061864;mshr miss rate for ReadReq accesses 
system.cpu44.dcache.WriteReq_mshr_miss_rate::cpu44.data;0.007353;0.018291;0.010826;0.007373;0.040461;0.008076;mshr miss rate for WriteReq accesses 
system.cpu44.dcache.WriteReq_mshr_miss_rate::total;0.007353;0.018291;0.010826;0.007373;0.040461;0.008076;mshr miss rate for WriteReq accesses 
system.cpu44.dcache.LoadLockedReq_mshr_miss_rate::cpu44.data;0.051879;0.247250;0.042500;0.080295;0.117407;0.046875;mshr miss rate for LoadLockedReq accesses 
system.cpu44.dcache.LoadLockedReq_mshr_miss_rate::total;0.051879;0.247250;0.042500;0.080295;0.117407;0.046875;mshr miss rate for LoadLockedReq accesses 
system.cpu44.dcache.StoreCondReq_mshr_miss_rate::cpu44.data;0.313325;0.472046;0.323077;0.341411;0.439192;0.380000;mshr miss rate for StoreCondReq accesses 
system.cpu44.dcache.StoreCondReq_mshr_miss_rate::total;0.313325;0.472046;0.323077;0.341411;0.439192;0.380000;mshr miss rate for StoreCondReq accesses 
system.cpu44.dcache.demand_mshr_miss_rate::cpu44.data;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;mshr miss rate for demand accesses 
system.cpu44.dcache.demand_mshr_miss_rate::total;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;mshr miss rate for demand accesses 
system.cpu44.dcache.overall_mshr_miss_rate::cpu44.data;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;mshr miss rate for overall accesses 
system.cpu44.dcache.overall_mshr_miss_rate::total;0.043907;0.050021;0.023623;0.044948;0.047350;0.049520;mshr miss rate for overall accesses 
system.cpu44.dcache.ReadReq_avg_mshr_miss_latency::cpu44.data;55424.323982;48723.661712;47102.534418;61350.131697;66627.878898;62314.351912;average ReadReq mshr miss latency 
system.cpu44.dcache.ReadReq_avg_mshr_miss_latency::total;55424.323982;48723.661712;47102.534418;61350.131697;66627.878898;62314.351912;average ReadReq mshr miss latency 
system.cpu44.dcache.WriteReq_avg_mshr_miss_latency::cpu44.data;28668.094622;34791.208581;25385.680851;30259.989941;75769.201712;61233.933333;average WriteReq mshr miss latency 
system.cpu44.dcache.WriteReq_avg_mshr_miss_latency::total;28668.094622;34791.208581;25385.680851;30259.989941;75769.201712;61233.933333;average WriteReq mshr miss latency 
system.cpu44.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu44.data;60903.633816;42680.667705;49486.117647;68855.664865;50138.339468;56000.666667;average LoadLockedReq mshr miss latency 
system.cpu44.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60903.633816;42680.667705;49486.117647;68855.664865;50138.339468;56000.666667;average LoadLockedReq mshr miss latency 
system.cpu44.dcache.StoreCondReq_avg_mshr_miss_latency::cpu44.data;23276.436505;33641.059993;23726.928571;24909.214511;28920.191781;19605.710526;average StoreCondReq mshr miss latency 
system.cpu44.dcache.StoreCondReq_avg_mshr_miss_latency::total;23276.436505;33641.059993;23726.928571;24909.214511;28920.191781;19605.710526;average StoreCondReq mshr miss latency 
system.cpu44.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu44.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu44.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu44.dcache.demand_avg_mshr_miss_latency::cpu44.data;54158.359766;47357.082455;43845.006383;60018.095816;68597.805866;62273.912040;average overall mshr miss latency 
system.cpu44.dcache.demand_avg_mshr_miss_latency::total;54158.359766;47357.082455;43845.006383;60018.095816;68597.805866;62273.912040;average overall mshr miss latency 
system.cpu44.dcache.overall_avg_mshr_miss_latency::cpu44.data;54158.359766;47357.082455;43845.006383;60018.095816;68597.805866;62273.912040;average overall mshr miss latency 
system.cpu44.dcache.overall_avg_mshr_miss_latency::total;54158.359766;47357.082455;43845.006383;60018.095816;68597.805866;62273.912040;average overall mshr miss latency 
system.cpu44.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu44.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu44.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu44.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu44.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu44.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu44.dcache.overall_avg_mshr_uncacheable_latency::cpu44.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu44.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu44.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu45.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu45.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu45.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu45.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu45.dtb.read_hits;3517742;14141247;68651;473692;460085;20623;DTB read hits 
system.cpu45.dtb.read_misses;0;378;0;0;0;0;DTB read misses 
system.cpu45.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu45.dtb.read_accesses;0;102695;0;0;0;0;DTB read accesses 
system.cpu45.dtb.write_hits;1411530;5231741;24659;168067;163347;7622;DTB write hits 
system.cpu45.dtb.write_misses;0;247;0;0;0;0;DTB write misses 
system.cpu45.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu45.dtb.write_accesses;0;35625;0;0;0;0;DTB write accesses 
system.cpu45.dtb.data_hits;4929272;19372988;93310;641759;623432;28245;DTB hits 
system.cpu45.dtb.data_misses;0;625;0;0;0;0;DTB misses 
system.cpu45.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu45.dtb.data_accesses;0;138320;0;0;0;0;DTB accesses 
system.cpu45.itb.fetch_hits;1245051;3293192;15574;112279;103041;5398;ITB hits 
system.cpu45.itb.fetch_misses;0;43;0;0;0;0;ITB misses 
system.cpu45.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu45.itb.fetch_accesses;1245051;3293235;15574;112279;103041;5398;ITB accesses 
system.cpu45.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu45.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu45.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu45.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu45.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu45.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu45.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu45.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu45.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu45.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu45.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu45.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu45.numCycles;644632481;1014355497;7031228;49902349;44531390;2441262;number of cpu cycles simulated 
system.cpu45.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu45.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu45.committedInsts;16002324;67813398;329083;2239304;2217373;97286;Number of instructions committed 
system.cpu45.committedOps;16002324;67813398;329083;2239304;2217373;97286;Number of ops (including micro ops) committed 
system.cpu45.num_int_alu_accesses;15486162;66231182;321115;2185302;2165049;94731;Number of integer alu accesses 
system.cpu45.num_fp_alu_accesses;1746;398681;134;0;134;0;Number of float alu accesses 
system.cpu45.num_func_calls;612215;2511761;12242;82170;78804;3642;number of times a function call or return occured 
system.cpu45.num_conditional_control_insts;1580472;6848764;32627;230925;242483;9780;number of instructions that are conditional controls 
system.cpu45.num_int_insts;15486162;66231182;321115;2185302;2165049;94731;number of integer instructions 
system.cpu45.num_fp_insts;1746;398681;134;0;134;0;number of float instructions 
system.cpu45.num_int_register_reads;21186508;92986221;446998;3034474;3026184;131077;number of times the integer registers were read 
system.cpu45.num_int_register_writes;12326680;52988587;259307;1755962;1730678;76110;number of times the integer registers were written 
system.cpu45.num_fp_register_reads;890;281318;66;0;66;0;number of times the floating registers were read 
system.cpu45.num_fp_register_writes;896;246492;68;0;68;0;number of times the floating registers were written 
system.cpu45.num_mem_refs;4935449;19421330;93400;642337;623974;28271;number of memory refs 
system.cpu45.num_load_insts;3517876;14162944;68661;473692;460095;20623;Number of load instructions 
system.cpu45.num_store_insts;1417573;5258386;24739;168645;163879;7648;Number of store instructions 
system.cpu45.num_idle_cycles;600835825.549601;830473951.794202;6138248.673602;43875837.685359;38569061.401268;2182989.625642;Number of idle cycles 
system.cpu45.num_busy_cycles;43796655.450399;183881545.205798;892979.326398;6026511.314641;5962328.598732;258272.374358;Number of busy cycles 
system.cpu45.not_idle_fraction;0.067941;0.181279;0.127002;0.120766;0.133890;0.105795;Percentage of non-idle cycles 
system.cpu45.idle_fraction;0.932059;0.818721;0.872998;0.879234;0.866110;0.894205;Percentage of idle cycles 
system.cpu45.Branches;2498839;10357016;50208;348278;355682;15066;Number of branches fetched 
system.cpu45.op_class::No_OpClass;54580;149785;720;5208;5100;244;Class of executed instruction 
system.cpu45.op_class::IntAlu;10484400;46831579;227764;1541120;1541004;66352;Class of executed instruction 
system.cpu45.op_class::IntMult;62128;262498;1355;9132;8761;392;Class of executed instruction 
system.cpu45.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::FloatAdd;88;54489;4;0;4;0;Class of executed instruction 
system.cpu45.op_class::FloatCmp;0;5263;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::FloatCvt;0;1916;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::FloatMult;0;12655;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::FloatDiv;8;2506;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::MemRead;3559305;14293947;69189;477601;464005;20812;Class of executed instruction 
system.cpu45.op_class::MemWrite;1417588;5262165;24741;168645;163881;7648;Class of executed instruction 
system.cpu45.op_class::IprAccess;424227;937220;5310;37598;34618;1838;Class of executed instruction 
system.cpu45.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu45.op_class::total;16002324;67814023;329083;2239304;2217373;97286;Class of executed instruction 
system.cpu45.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu45.kern.inst.quiesce;9561;11210;73;567;522;26;number of quiesce instructions executed 
system.cpu45.kern.inst.hwrei;104345;216179;1302;9135;8391;452;number of hwrei instructions executed 
system.cpu45.kern.ipl_count::0;23653;53744;298;2114;1912;101;number of times we switched to this ipl 
system.cpu45.kern.ipl_count::22;5876;10395;72;511;456;25;number of times we switched to this ipl 
system.cpu45.kern.ipl_count::30;87;2158;2;67;70;1;number of times we switched to this ipl 
system.cpu45.kern.ipl_count::31;62934;118937;784;5407;5028;274;number of times we switched to this ipl 
system.cpu45.kern.ipl_count::total;92550;185234;1156;8099;7466;401;number of times we switched to this ipl 
system.cpu45.kern.ipl_good::0;23653;53744;298;2114;1912;101;number of times we switched to this ipl from a different ipl 
system.cpu45.kern.ipl_good::22;5876;10395;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu45.kern.ipl_good::30;87;2158;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu45.kern.ipl_good::31;23566;51595;296;2047;1842;100;number of times we switched to this ipl from a different ipl 
system.cpu45.kern.ipl_good::total;53182;117892;668;4739;4280;227;number of times we switched to this ipl from a different ipl 
system.cpu45.kern.ipl_ticks::0;5544394420000;8821654440000;67508180000;480351080000;428139040000;23581540000;number of cycles we spent at this ipl 
system.cpu45.kern.ipl_ticks::22;19095160000;34428710000;234720000;1651180000;1467250000;80860000;number of cycles we spent at this ipl 
system.cpu45.kern.ipl_ticks::30;868210000;15176810000;22920000;668640000;692840000;10110000;number of cycles we spent at this ipl 
system.cpu45.kern.ipl_ticks::31;881966740000;1272295010000;2546460000;16352590000;15014770000;740110000;number of cycles we spent at this ipl 
system.cpu45.kern.ipl_ticks::total;6446324530000;10143554970000;70312280000;499023490000;445313900000;24412620000;number of cycles we spent at this ipl 
system.cpu45.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu45.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu45.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu45.kern.ipl_used::31;0.374456;0.433801;0.377551;0.378583;0.366348;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu45.kern.ipl_used::total;0.574630;0.636449;0.577855;0.585134;0.573265;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu45.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu45.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu45.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu45.kern.callpal::swpctx;26;4189;2;;2;;number of callpals executed 
system.cpu45.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu45.kern.callpal::swpipl;80623;156991;1008;6943;6414;349;number of callpals executed 
system.cpu45.kern.callpal::rdps;11753;21394;144;1036;923;51;number of callpals executed 
system.cpu45.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu45.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu45.kern.callpal::rti;5963;15698;74;578;526;26;number of callpals executed 
system.cpu45.kern.callpal::rdunique;1;252;;;;;number of callpals executed 
system.cpu45.kern.callpal::total;98380;202966;1228;8557;7865;426;number of callpals executed 
system.cpu45.kern.mode_switch::kernel;5991;19887;76;578;528;26;number of protection mode switches 
system.cpu45.kern.mode_switch::user;0;3176;0;0;0;0;number of protection mode switches 
system.cpu45.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu45.kern.mode_switch_good::kernel;0;0.159702;0;0;0;0;fraction of useful protection mode switches 
system.cpu45.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu45.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu45.kern.mode_switch_good::total;0;0.275420;0;0;0;0;fraction of useful protection mode switches 
system.cpu45.kern.mode_ticks::kernel;0;16474623760000;0;0;0;0;number of ticks spent at the given mode 
system.cpu45.kern.mode_ticks::user;0;16040400000;0;0;0;0;number of ticks spent at the given mode 
system.cpu45.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu45.kern.swap_context;27;4189;2;0;2;0;number of times the context was actually changed 
system.cpu45.icache.tags.replacements;22887;351227;695;4008;3536;142;number of replacements 
system.cpu45.icache.tags.tagsinuse;383.093371;500.660568;507;507;507;507;Cycle average of tags in use 
system.cpu45.icache.tags.total_refs;7963840;64038713;448966;801757;1731662;13331431;Total number of references to valid blocks. 
system.cpu45.icache.tags.sampled_refs;22887;351227;695;4008;3536;649;Sample count of references to valid blocks. 
system.cpu45.icache.tags.avg_refs;347.963473;182.328560;645.994245;200.039172;489.723416;20541.496148;Average number of references to valid blocks. 
system.cpu45.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu45.icache.tags.occ_blocks::cpu45.inst;383.093371;500.660568;507;507;507;507;Average occupied blocks per requestor 
system.cpu45.icache.tags.occ_percent::cpu45.inst;0.748229;0.977853;0.990234;0.990234;0.990234;0.990234;Average percentage of cache occupancy 
system.cpu45.icache.tags.occ_percent::total;0.748229;0.977853;0.990234;0.990234;0.990234;0.990234;Average percentage of cache occupancy 
system.cpu45.icache.tags.occ_task_id_blocks::1024;440;507;507;507;507;507;Occupied blocks per task id 
system.cpu45.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu45.icache.tags.age_task_id_blocks_1024::3;15;12;12;12;5;12;Occupied blocks per task id 
system.cpu45.icache.tags.age_task_id_blocks_1024::4;423;493;493;493;493;493;Occupied blocks per task id 
system.cpu45.icache.tags.occ_task_id_percent::1024;0.859375;0.990234;0.990234;0.990234;0.990234;0.990234;Percentage of cache occupancy per task id 
system.cpu45.icache.tags.tag_accesses;32027982;135979340;658861;4482616;4438282;194714;Number of tag accesses 
system.cpu45.icache.tags.data_accesses;32027982;135979340;658861;4482616;4438282;194714;Number of data accesses 
system.cpu45.icache.ReadReq_hits::cpu45.inst;15978990;67462729;328388;2235296;2213837;97144;number of ReadReq hits 
system.cpu45.icache.ReadReq_hits::total;15978990;67462729;328388;2235296;2213837;97144;number of ReadReq hits 
system.cpu45.icache.demand_hits::cpu45.inst;15978990;67462729;328388;2235296;2213837;97144;number of demand (read+write) hits 
system.cpu45.icache.demand_hits::total;15978990;67462729;328388;2235296;2213837;97144;number of demand (read+write) hits 
system.cpu45.icache.overall_hits::cpu45.inst;15978990;67462729;328388;2235296;2213837;97144;number of overall hits 
system.cpu45.icache.overall_hits::total;15978990;67462729;328388;2235296;2213837;97144;number of overall hits 
system.cpu45.icache.ReadReq_misses::cpu45.inst;23334;351294;695;4008;3536;142;number of ReadReq misses 
system.cpu45.icache.ReadReq_misses::total;23334;351294;695;4008;3536;142;number of ReadReq misses 
system.cpu45.icache.demand_misses::cpu45.inst;23334;351294;695;4008;3536;142;number of demand (read+write) misses 
system.cpu45.icache.demand_misses::total;23334;351294;695;4008;3536;142;number of demand (read+write) misses 
system.cpu45.icache.overall_misses::cpu45.inst;23334;351294;695;4008;3536;142;number of overall misses 
system.cpu45.icache.overall_misses::total;23334;351294;695;4008;3536;142;number of overall misses 
system.cpu45.icache.ReadReq_miss_latency::cpu45.inst;2386768750;35055051239;70746000;425689750;389475249;14037500;number of ReadReq miss cycles 
system.cpu45.icache.ReadReq_miss_latency::total;2386768750;35055051239;70746000;425689750;389475249;14037500;number of ReadReq miss cycles 
system.cpu45.icache.demand_miss_latency::cpu45.inst;2386768750;35055051239;70746000;425689750;389475249;14037500;number of demand (read+write) miss cycles 
system.cpu45.icache.demand_miss_latency::total;2386768750;35055051239;70746000;425689750;389475249;14037500;number of demand (read+write) miss cycles 
system.cpu45.icache.overall_miss_latency::cpu45.inst;2386768750;35055051239;70746000;425689750;389475249;14037500;number of overall miss cycles 
system.cpu45.icache.overall_miss_latency::total;2386768750;35055051239;70746000;425689750;389475249;14037500;number of overall miss cycles 
system.cpu45.icache.ReadReq_accesses::cpu45.inst;16002324;67814023;329083;2239304;2217373;97286;number of ReadReq accesses(hits+misses) 
system.cpu45.icache.ReadReq_accesses::total;16002324;67814023;329083;2239304;2217373;97286;number of ReadReq accesses(hits+misses) 
system.cpu45.icache.demand_accesses::cpu45.inst;16002324;67814023;329083;2239304;2217373;97286;number of demand (read+write) accesses 
system.cpu45.icache.demand_accesses::total;16002324;67814023;329083;2239304;2217373;97286;number of demand (read+write) accesses 
system.cpu45.icache.overall_accesses::cpu45.inst;16002324;67814023;329083;2239304;2217373;97286;number of overall (read+write) accesses 
system.cpu45.icache.overall_accesses::total;16002324;67814023;329083;2239304;2217373;97286;number of overall (read+write) accesses 
system.cpu45.icache.ReadReq_miss_rate::cpu45.inst;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;miss rate for ReadReq accesses 
system.cpu45.icache.ReadReq_miss_rate::total;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;miss rate for ReadReq accesses 
system.cpu45.icache.demand_miss_rate::cpu45.inst;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;miss rate for demand accesses 
system.cpu45.icache.demand_miss_rate::total;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;miss rate for demand accesses 
system.cpu45.icache.overall_miss_rate::cpu45.inst;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;miss rate for overall accesses 
system.cpu45.icache.overall_miss_rate::total;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;miss rate for overall accesses 
system.cpu45.icache.ReadReq_avg_miss_latency::cpu45.inst;102287.166795;99788.357441;101792.805755;106210.017465;110145.715215;98855.633803;average ReadReq miss latency 
system.cpu45.icache.ReadReq_avg_miss_latency::total;102287.166795;99788.357441;101792.805755;106210.017465;110145.715215;98855.633803;average ReadReq miss latency 
system.cpu45.icache.demand_avg_miss_latency::cpu45.inst;102287.166795;99788.357441;101792.805755;106210.017465;110145.715215;98855.633803;average overall miss latency 
system.cpu45.icache.demand_avg_miss_latency::total;102287.166795;99788.357441;101792.805755;106210.017465;110145.715215;98855.633803;average overall miss latency 
system.cpu45.icache.overall_avg_miss_latency::cpu45.inst;102287.166795;99788.357441;101792.805755;106210.017465;110145.715215;98855.633803;average overall miss latency 
system.cpu45.icache.overall_avg_miss_latency::total;102287.166795;99788.357441;101792.805755;106210.017465;110145.715215;98855.633803;average overall miss latency 
system.cpu45.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu45.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu45.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu45.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu45.icache.ReadReq_mshr_misses::cpu45.inst;23334;351294;695;4008;3536;142;number of ReadReq MSHR misses 
system.cpu45.icache.ReadReq_mshr_misses::total;23334;351294;695;4008;3536;142;number of ReadReq MSHR misses 
system.cpu45.icache.demand_mshr_misses::cpu45.inst;23334;351294;695;4008;3536;142;number of demand (read+write) MSHR misses 
system.cpu45.icache.demand_mshr_misses::total;23334;351294;695;4008;3536;142;number of demand (read+write) MSHR misses 
system.cpu45.icache.overall_mshr_misses::cpu45.inst;23334;351294;695;4008;3536;142;number of overall MSHR misses 
system.cpu45.icache.overall_mshr_misses::total;23334;351294;695;4008;3536;142;number of overall MSHR misses 
system.cpu45.icache.ReadReq_mshr_miss_latency::cpu45.inst;1766376250;26015744761;53042000;321768250;297294751;10394500;number of ReadReq MSHR miss cycles 
system.cpu45.icache.ReadReq_mshr_miss_latency::total;1766376250;26015744761;53042000;321768250;297294751;10394500;number of ReadReq MSHR miss cycles 
system.cpu45.icache.demand_mshr_miss_latency::cpu45.inst;1766376250;26015744761;53042000;321768250;297294751;10394500;number of demand (read+write) MSHR miss cycles 
system.cpu45.icache.demand_mshr_miss_latency::total;1766376250;26015744761;53042000;321768250;297294751;10394500;number of demand (read+write) MSHR miss cycles 
system.cpu45.icache.overall_mshr_miss_latency::cpu45.inst;1766376250;26015744761;53042000;321768250;297294751;10394500;number of overall MSHR miss cycles 
system.cpu45.icache.overall_mshr_miss_latency::total;1766376250;26015744761;53042000;321768250;297294751;10394500;number of overall MSHR miss cycles 
system.cpu45.icache.ReadReq_mshr_miss_rate::cpu45.inst;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;mshr miss rate for ReadReq accesses 
system.cpu45.icache.ReadReq_mshr_miss_rate::total;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;mshr miss rate for ReadReq accesses 
system.cpu45.icache.demand_mshr_miss_rate::cpu45.inst;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;mshr miss rate for demand accesses 
system.cpu45.icache.demand_mshr_miss_rate::total;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;mshr miss rate for demand accesses 
system.cpu45.icache.overall_mshr_miss_rate::cpu45.inst;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;mshr miss rate for overall accesses 
system.cpu45.icache.overall_mshr_miss_rate::total;0.001458;0.005180;0.002112;0.001790;0.001595;0.001460;mshr miss rate for overall accesses 
system.cpu45.icache.ReadReq_avg_mshr_miss_latency::cpu45.inst;75699.676438;74056.900377;76319.424460;80281.499501;84076.569853;73200.704225;average ReadReq mshr miss latency 
system.cpu45.icache.ReadReq_avg_mshr_miss_latency::total;75699.676438;74056.900377;76319.424460;80281.499501;84076.569853;73200.704225;average ReadReq mshr miss latency 
system.cpu45.icache.demand_avg_mshr_miss_latency::cpu45.inst;75699.676438;74056.900377;76319.424460;80281.499501;84076.569853;73200.704225;average overall mshr miss latency 
system.cpu45.icache.demand_avg_mshr_miss_latency::total;75699.676438;74056.900377;76319.424460;80281.499501;84076.569853;73200.704225;average overall mshr miss latency 
system.cpu45.icache.overall_avg_mshr_miss_latency::cpu45.inst;75699.676438;74056.900377;76319.424460;80281.499501;84076.569853;73200.704225;average overall mshr miss latency 
system.cpu45.icache.overall_avg_mshr_miss_latency::total;75699.676438;74056.900377;76319.424460;80281.499501;84076.569853;73200.704225;average overall mshr miss latency 
system.cpu45.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu45.dcache.tags.replacements;117214;724833;3560;22652;21743;952;number of replacements 
system.cpu45.dcache.tags.tagsinuse;437.073897;752.233773;648.022931;594.971442;659.724386;660.279993;Cycle average of tags in use 
system.cpu45.dcache.tags.total_refs;1399321;15842542;176972;142826;472654;4580157;Total number of references to valid blocks. 
system.cpu45.dcache.tags.sampled_refs;117214;724833;3560;22652;21743;1608;Sample count of references to valid blocks. 
system.cpu45.dcache.tags.avg_refs;11.938173;21.856817;49.711236;6.305227;21.738215;2848.356343;Average number of references to valid blocks. 
system.cpu45.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu45.dcache.tags.occ_blocks::cpu45.data;437.073897;752.233773;648.022931;594.971442;659.724386;660.279993;Average occupied blocks per requestor 
system.cpu45.dcache.tags.occ_percent::cpu45.data;0.426830;0.734603;0.632835;0.581027;0.644262;0.644805;Average percentage of cache occupancy 
system.cpu45.dcache.tags.occ_percent::total;0.426830;0.734603;0.632835;0.581027;0.644262;0.644805;Average percentage of cache occupancy 
system.cpu45.dcache.tags.occ_task_id_blocks::1024;597;649;638;575;662;656;Occupied blocks per task id 
system.cpu45.dcache.tags.age_task_id_blocks_1024::3;12;13;13;9;4;10;Occupied blocks per task id 
system.cpu45.dcache.tags.age_task_id_blocks_1024::4;585;636;625;566;652;646;Occupied blocks per task id 
system.cpu45.dcache.tags.occ_task_id_percent::1024;0.583008;0.633789;0.623047;0.561523;0.646484;0.640625;Percentage of cache occupancy per task id 
system.cpu45.dcache.tags.tag_accesses;10012383;39696084;190776;1309437;1273422;57630;Number of tag accesses 
system.cpu45.dcache.tags.data_accesses;10012383;39696084;190776;1309437;1273422;57630;Number of data accesses 
system.cpu45.dcache.ReadReq_hits::cpu45.data;3269764;13215480;63663;443923;427364;19101;number of ReadReq hits 
system.cpu45.dcache.ReadReq_hits::total;3269764;13215480;63663;443923;427364;19101;number of ReadReq hits 
system.cpu45.dcache.WriteReq_hits::cpu45.data;1353771;5057743;23966;163938;157810;7371;number of WriteReq hits 
system.cpu45.dcache.WriteReq_hits::total;1353771;5057743;23966;163938;157810;7371;number of WriteReq hits 
system.cpu45.dcache.LoadLockedReq_hits::cpu45.data;41933;57936;416;2161;3106;170;number of LoadLockedReq hits 
system.cpu45.dcache.LoadLockedReq_hits::total;41933;57936;416;2161;3106;170;number of LoadLockedReq hits 
system.cpu45.dcache.StoreCondReq_hits::cpu45.data;14003;38798;171;1241;1121;62;number of StoreCondReq hits 
system.cpu45.dcache.StoreCondReq_hits::total;14003;38798;171;1241;1121;62;number of StoreCondReq hits 
system.cpu45.dcache.demand_hits::cpu45.data;4623535;18273223;87629;607861;585174;26472;number of demand (read+write) hits 
system.cpu45.dcache.demand_hits::total;4623535;18273223;87629;607861;585174;26472;number of demand (read+write) hits 
system.cpu45.dcache.overall_hits::cpu45.data;4623535;18273223;87629;607861;585174;26472;number of overall hits 
system.cpu45.dcache.overall_hits::total;4623535;18273223;87629;607861;585174;26472;number of overall hits 
system.cpu45.dcache.ReadReq_misses::cpu45.data;203841;870529;4544;27426;29327;1341;number of ReadReq misses 
system.cpu45.dcache.ReadReq_misses::total;203841;870529;4544;27426;29327;1341;number of ReadReq misses 
system.cpu45.dcache.WriteReq_misses::cpu45.data;10127;96876;180;1237;1680;47;number of WriteReq misses 
system.cpu45.dcache.WriteReq_misses::total;10127;96876;180;1237;1680;47;number of WriteReq misses 
system.cpu45.dcache.LoadLockedReq_misses::cpu45.data;2217;18621;38;182;298;11;number of LoadLockedReq misses 
system.cpu45.dcache.LoadLockedReq_misses::total;2217;18621;38;182;298;11;number of LoadLockedReq misses 
system.cpu45.dcache.StoreCondReq_misses::cpu45.data;6536;34018;92;639;778;30;number of StoreCondReq misses 
system.cpu45.dcache.StoreCondReq_misses::total;6536;34018;92;639;778;30;number of StoreCondReq misses 
system.cpu45.dcache.demand_misses::cpu45.data;213968;967405;4724;28663;31007;1388;number of demand (read+write) misses 
system.cpu45.dcache.demand_misses::total;213968;967405;4724;28663;31007;1388;number of demand (read+write) misses 
system.cpu45.dcache.overall_misses::cpu45.data;213968;967405;4724;28663;31007;1388;number of overall misses 
system.cpu45.dcache.overall_misses::total;213968;967405;4724;28663;31007;1388;number of overall misses 
system.cpu45.dcache.ReadReq_miss_latency::cpu45.data;16569321041;62419012394;401850733;2303560621;2538872680;111627141;number of ReadReq miss cycles 
system.cpu45.dcache.ReadReq_miss_latency::total;16569321041;62419012394;401850733;2303560621;2538872680;111627141;number of ReadReq miss cycles 
system.cpu45.dcache.WriteReq_miss_latency::cpu45.data;595251480;6178963217;11476367;73763346;107706084;2773463;number of WriteReq miss cycles 
system.cpu45.dcache.WriteReq_miss_latency::total;595251480;6178963217;11476367;73763346;107706084;2773463;number of WriteReq miss cycles 
system.cpu45.dcache.LoadLockedReq_miss_latency::cpu45.data;187747906;1209486913;3428978;16441412;24878284;895236;number of LoadLockedReq miss cycles 
system.cpu45.dcache.LoadLockedReq_miss_latency::total;187747906;1209486913;3428978;16441412;24878284;895236;number of LoadLockedReq miss cycles 
system.cpu45.dcache.StoreCondReq_miss_latency::cpu45.data;318316002;2006190578;4702937;33797566;39296579;1502981;number of StoreCondReq miss cycles 
system.cpu45.dcache.StoreCondReq_miss_latency::total;318316002;2006190578;4702937;33797566;39296579;1502981;number of StoreCondReq miss cycles 
system.cpu45.dcache.StoreCondFailReq_miss_latency::cpu45.data;65109998;10700000;504000;2524000;7360999;216000;number of StoreCondFailReq miss cycles 
system.cpu45.dcache.StoreCondFailReq_miss_latency::total;65109998;10700000;504000;2524000;7360999;216000;number of StoreCondFailReq miss cycles 
system.cpu45.dcache.demand_miss_latency::cpu45.data;17164572521;68597975611;413327100;2377323967;2646578764;114400604;number of demand (read+write) miss cycles 
system.cpu45.dcache.demand_miss_latency::total;17164572521;68597975611;413327100;2377323967;2646578764;114400604;number of demand (read+write) miss cycles 
system.cpu45.dcache.overall_miss_latency::cpu45.data;17164572521;68597975611;413327100;2377323967;2646578764;114400604;number of overall miss cycles 
system.cpu45.dcache.overall_miss_latency::total;17164572521;68597975611;413327100;2377323967;2646578764;114400604;number of overall miss cycles 
system.cpu45.dcache.ReadReq_accesses::cpu45.data;3473605;14086009;68207;471349;456691;20442;number of ReadReq accesses(hits+misses) 
system.cpu45.dcache.ReadReq_accesses::total;3473605;14086009;68207;471349;456691;20442;number of ReadReq accesses(hits+misses) 
system.cpu45.dcache.WriteReq_accesses::cpu45.data;1363898;5154619;24146;165175;159490;7418;number of WriteReq accesses(hits+misses) 
system.cpu45.dcache.WriteReq_accesses::total;1363898;5154619;24146;165175;159490;7418;number of WriteReq accesses(hits+misses) 
system.cpu45.dcache.LoadLockedReq_accesses::cpu45.data;44150;76557;454;2343;3404;181;number of LoadLockedReq accesses(hits+misses) 
system.cpu45.dcache.LoadLockedReq_accesses::total;44150;76557;454;2343;3404;181;number of LoadLockedReq accesses(hits+misses) 
system.cpu45.dcache.StoreCondReq_accesses::cpu45.data;20539;72816;263;1880;1899;92;number of StoreCondReq accesses(hits+misses) 
system.cpu45.dcache.StoreCondReq_accesses::total;20539;72816;263;1880;1899;92;number of StoreCondReq accesses(hits+misses) 
system.cpu45.dcache.demand_accesses::cpu45.data;4837503;19240628;92353;636524;616181;27860;number of demand (read+write) accesses 
system.cpu45.dcache.demand_accesses::total;4837503;19240628;92353;636524;616181;27860;number of demand (read+write) accesses 
system.cpu45.dcache.overall_accesses::cpu45.data;4837503;19240628;92353;636524;616181;27860;number of overall (read+write) accesses 
system.cpu45.dcache.overall_accesses::total;4837503;19240628;92353;636524;616181;27860;number of overall (read+write) accesses 
system.cpu45.dcache.ReadReq_miss_rate::cpu45.data;0.058683;0.061801;0.066621;0.058186;0.064216;0.065600;miss rate for ReadReq accesses 
system.cpu45.dcache.ReadReq_miss_rate::total;0.058683;0.061801;0.066621;0.058186;0.064216;0.065600;miss rate for ReadReq accesses 
system.cpu45.dcache.WriteReq_miss_rate::cpu45.data;0.007425;0.018794;0.007455;0.007489;0.010534;0.006336;miss rate for WriteReq accesses 
system.cpu45.dcache.WriteReq_miss_rate::total;0.007425;0.018794;0.007455;0.007489;0.010534;0.006336;miss rate for WriteReq accesses 
system.cpu45.dcache.LoadLockedReq_miss_rate::cpu45.data;0.050215;0.243231;0.083700;0.077678;0.087544;0.060773;miss rate for LoadLockedReq accesses 
system.cpu45.dcache.LoadLockedReq_miss_rate::total;0.050215;0.243231;0.083700;0.077678;0.087544;0.060773;miss rate for LoadLockedReq accesses 
system.cpu45.dcache.StoreCondReq_miss_rate::cpu45.data;0.318224;0.467178;0.349810;0.339894;0.409689;0.326087;miss rate for StoreCondReq accesses 
system.cpu45.dcache.StoreCondReq_miss_rate::total;0.318224;0.467178;0.349810;0.339894;0.409689;0.326087;miss rate for StoreCondReq accesses 
system.cpu45.dcache.demand_miss_rate::cpu45.data;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;miss rate for demand accesses 
system.cpu45.dcache.demand_miss_rate::total;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;miss rate for demand accesses 
system.cpu45.dcache.overall_miss_rate::cpu45.data;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;miss rate for overall accesses 
system.cpu45.dcache.overall_miss_rate::total;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;miss rate for overall accesses 
system.cpu45.dcache.ReadReq_avg_miss_latency::cpu45.data;81285.516854;71702.392906;88435.460607;83991.855210;86571.169230;83241.715884;average ReadReq miss latency 
system.cpu45.dcache.ReadReq_avg_miss_latency::total;81285.516854;71702.392906;88435.460607;83991.855210;86571.169230;83241.715884;average ReadReq miss latency 
system.cpu45.dcache.WriteReq_avg_miss_latency::cpu45.data;58778.659030;63782.187714;63757.594444;59630.837510;64110.764286;59009.851064;average WriteReq miss latency 
system.cpu45.dcache.WriteReq_avg_miss_latency::total;58778.659030;63782.187714;63757.594444;59630.837510;64110.764286;59009.851064;average WriteReq miss latency 
system.cpu45.dcache.LoadLockedReq_avg_miss_latency::cpu45.data;84685.568787;64952.844262;90236.263158;90337.428571;83484.174497;81385.090909;average LoadLockedReq miss latency 
system.cpu45.dcache.LoadLockedReq_avg_miss_latency::total;84685.568787;64952.844262;90236.263158;90337.428571;83484.174497;81385.090909;average LoadLockedReq miss latency 
system.cpu45.dcache.StoreCondReq_avg_miss_latency::cpu45.data;48701.958690;58974.383503;51118.880435;52891.339593;50509.741645;50099.366667;average StoreCondReq miss latency 
system.cpu45.dcache.StoreCondReq_avg_miss_latency::total;48701.958690;58974.383503;51118.880435;52891.339593;50509.741645;50099.366667;average StoreCondReq miss latency 
system.cpu45.dcache.StoreCondFailReq_avg_miss_latency::cpu45.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu45.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu45.dcache.demand_avg_miss_latency::cpu45.data;80220.278364;70909.263040;87495.152413;82940.514496;85354.234979;82421.184438;average overall miss latency 
system.cpu45.dcache.demand_avg_miss_latency::total;80220.278364;70909.263040;87495.152413;82940.514496;85354.234979;82421.184438;average overall miss latency 
system.cpu45.dcache.overall_avg_miss_latency::cpu45.data;80220.278364;70909.263040;87495.152413;82940.514496;85354.234979;82421.184438;average overall miss latency 
system.cpu45.dcache.overall_avg_miss_latency::total;80220.278364;70909.263040;87495.152413;82940.514496;85354.234979;82421.184438;average overall miss latency 
system.cpu45.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu45.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu45.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu45.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu45.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu45.dcache.writebacks::writebacks;2296;37887;75;413;582;16;number of writebacks 
system.cpu45.dcache.writebacks::total;2296;37887;75;413;582;16;number of writebacks 
system.cpu45.dcache.ReadReq_mshr_misses::cpu45.data;203841;870529;4544;27426;29327;1341;number of ReadReq MSHR misses 
system.cpu45.dcache.ReadReq_mshr_misses::total;203841;870529;4544;27426;29327;1341;number of ReadReq MSHR misses 
system.cpu45.dcache.WriteReq_mshr_misses::cpu45.data;10127;96876;180;1237;1680;47;number of WriteReq MSHR misses 
system.cpu45.dcache.WriteReq_mshr_misses::total;10127;96876;180;1237;1680;47;number of WriteReq MSHR misses 
system.cpu45.dcache.LoadLockedReq_mshr_misses::cpu45.data;2217;18621;38;182;298;11;number of LoadLockedReq MSHR misses 
system.cpu45.dcache.LoadLockedReq_mshr_misses::total;2217;18621;38;182;298;11;number of LoadLockedReq MSHR misses 
system.cpu45.dcache.StoreCondReq_mshr_misses::cpu45.data;6535;33997;92;639;778;30;number of StoreCondReq MSHR misses 
system.cpu45.dcache.StoreCondReq_mshr_misses::total;6535;33997;92;639;778;30;number of StoreCondReq MSHR misses 
system.cpu45.dcache.demand_mshr_misses::cpu45.data;213968;967405;4724;28663;31007;1388;number of demand (read+write) MSHR misses 
system.cpu45.dcache.demand_mshr_misses::total;213968;967405;4724;28663;31007;1388;number of demand (read+write) MSHR misses 
system.cpu45.dcache.overall_mshr_misses::cpu45.data;213968;967405;4724;28663;31007;1388;number of overall MSHR misses 
system.cpu45.dcache.overall_mshr_misses::total;213968;967405;4724;28663;31007;1388;number of overall MSHR misses 
system.cpu45.dcache.ReadReq_mshr_miss_latency::cpu45.data;11250404959;42282208606;287922267;1638989379;1800608320;77399859;number of ReadReq MSHR miss cycles 
system.cpu45.dcache.ReadReq_mshr_miss_latency::total;11250404959;42282208606;287922267;1638989379;1800608320;77399859;number of ReadReq MSHR miss cycles 
system.cpu45.dcache.WriteReq_mshr_miss_latency::cpu45.data;282351520;3556491783;6069633;36913654;60932916;1348537;number of WriteReq MSHR miss cycles 
system.cpu45.dcache.WriteReq_mshr_miss_latency::total;282351520;3556491783;6069633;36913654;60932916;1348537;number of WriteReq MSHR miss cycles 
system.cpu45.dcache.LoadLockedReq_mshr_miss_latency::cpu45.data;128751094;794811087;2471022;11924588;17475716;616764;number of LoadLockedReq MSHR miss cycles 
system.cpu45.dcache.LoadLockedReq_mshr_miss_latency::total;128751094;794811087;2471022;11924588;17475716;616764;number of LoadLockedReq MSHR miss cycles 
system.cpu45.dcache.StoreCondReq_mshr_miss_latency::cpu45.data;151926998;1139051422;2161063;15823434;19551421;703019;number of StoreCondReq MSHR miss cycles 
system.cpu45.dcache.StoreCondReq_mshr_miss_latency::total;151926998;1139051422;2161063;15823434;19551421;703019;number of StoreCondReq MSHR miss cycles 
system.cpu45.dcache.StoreCondFailReq_mshr_miss_latency::cpu45.data;46740002;7510000;350000;1820000;5480001;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu45.dcache.StoreCondFailReq_mshr_miss_latency::total;46740002;7510000;350000;1820000;5480001;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu45.dcache.demand_mshr_miss_latency::cpu45.data;11532756479;45838700389;293991900;1675903033;1861541236;78748396;number of demand (read+write) MSHR miss cycles 
system.cpu45.dcache.demand_mshr_miss_latency::total;11532756479;45838700389;293991900;1675903033;1861541236;78748396;number of demand (read+write) MSHR miss cycles 
system.cpu45.dcache.overall_mshr_miss_latency::cpu45.data;11532756479;45838700389;293991900;1675903033;1861541236;78748396;number of overall MSHR miss cycles 
system.cpu45.dcache.overall_mshr_miss_latency::total;11532756479;45838700389;293991900;1675903033;1861541236;78748396;number of overall MSHR miss cycles 
system.cpu45.dcache.ReadReq_mshr_uncacheable_latency::cpu45.data;26830000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu45.dcache.ReadReq_mshr_uncacheable_latency::total;26830000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu45.dcache.WriteReq_mshr_uncacheable_latency::cpu45.data;2552150000;4129742000;30767000;212898000;191490000;10652000;number of WriteReq MSHR uncacheable cycles 
system.cpu45.dcache.WriteReq_mshr_uncacheable_latency::total;2552150000;4129742000;30767000;212898000;191490000;10652000;number of WriteReq MSHR uncacheable cycles 
system.cpu45.dcache.overall_mshr_uncacheable_latency::cpu45.data;2578980000;4129742000;30767000;212898000;191490000;10652000;number of overall MSHR uncacheable cycles 
system.cpu45.dcache.overall_mshr_uncacheable_latency::total;2578980000;4129742000;30767000;212898000;191490000;10652000;number of overall MSHR uncacheable cycles 
system.cpu45.dcache.ReadReq_mshr_miss_rate::cpu45.data;0.058683;0.061801;0.066621;0.058186;0.064216;0.065600;mshr miss rate for ReadReq accesses 
system.cpu45.dcache.ReadReq_mshr_miss_rate::total;0.058683;0.061801;0.066621;0.058186;0.064216;0.065600;mshr miss rate for ReadReq accesses 
system.cpu45.dcache.WriteReq_mshr_miss_rate::cpu45.data;0.007425;0.018794;0.007455;0.007489;0.010534;0.006336;mshr miss rate for WriteReq accesses 
system.cpu45.dcache.WriteReq_mshr_miss_rate::total;0.007425;0.018794;0.007455;0.007489;0.010534;0.006336;mshr miss rate for WriteReq accesses 
system.cpu45.dcache.LoadLockedReq_mshr_miss_rate::cpu45.data;0.050215;0.243231;0.083700;0.077678;0.087544;0.060773;mshr miss rate for LoadLockedReq accesses 
system.cpu45.dcache.LoadLockedReq_mshr_miss_rate::total;0.050215;0.243231;0.083700;0.077678;0.087544;0.060773;mshr miss rate for LoadLockedReq accesses 
system.cpu45.dcache.StoreCondReq_mshr_miss_rate::cpu45.data;0.318175;0.466889;0.349810;0.339894;0.409689;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu45.dcache.StoreCondReq_mshr_miss_rate::total;0.318175;0.466889;0.349810;0.339894;0.409689;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu45.dcache.demand_mshr_miss_rate::cpu45.data;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;mshr miss rate for demand accesses 
system.cpu45.dcache.demand_mshr_miss_rate::total;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;mshr miss rate for demand accesses 
system.cpu45.dcache.overall_mshr_miss_rate::cpu45.data;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;mshr miss rate for overall accesses 
system.cpu45.dcache.overall_mshr_miss_rate::total;0.044231;0.050279;0.051152;0.045031;0.050321;0.049821;mshr miss rate for overall accesses 
system.cpu45.dcache.ReadReq_avg_mshr_miss_latency::cpu45.data;55192.061259;48570.706554;63363.174956;59760.423649;61397.630852;57718.015660;average ReadReq mshr miss latency 
system.cpu45.dcache.ReadReq_avg_mshr_miss_latency::total;55192.061259;48570.706554;63363.174956;59760.423649;61397.630852;57718.015660;average ReadReq mshr miss latency 
system.cpu45.dcache.WriteReq_avg_mshr_miss_latency::cpu45.data;27881.062506;36711.794283;33720.183333;29841.272433;36269.592857;28692.276596;average WriteReq mshr miss latency 
system.cpu45.dcache.WriteReq_avg_mshr_miss_latency::total;27881.062506;36711.794283;33720.183333;29841.272433;36269.592857;28692.276596;average WriteReq mshr miss latency 
system.cpu45.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu45.data;58074.467298;42683.587724;65026.894737;65519.714286;58643.342282;56069.454545;average LoadLockedReq mshr miss latency 
system.cpu45.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58074.467298;42683.587724;65026.894737;65519.714286;58643.342282;56069.454545;average LoadLockedReq mshr miss latency 
system.cpu45.dcache.StoreCondReq_avg_mshr_miss_latency::cpu45.data;23248.201683;33504.468688;23489.815217;24762.807512;25130.361183;23433.966667;average StoreCondReq mshr miss latency 
system.cpu45.dcache.StoreCondReq_avg_mshr_miss_latency::total;23248.201683;33504.468688;23489.815217;24762.807512;25130.361183;23433.966667;average StoreCondReq mshr miss latency 
system.cpu45.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu45.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu45.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu45.dcache.demand_avg_mshr_miss_latency::cpu45.data;53899.445146;47383.154304;62233.679086;58469.212329;60036.160738;56735.155620;average overall mshr miss latency 
system.cpu45.dcache.demand_avg_mshr_miss_latency::total;53899.445146;47383.154304;62233.679086;58469.212329;60036.160738;56735.155620;average overall mshr miss latency 
system.cpu45.dcache.overall_avg_mshr_miss_latency::cpu45.data;53899.445146;47383.154304;62233.679086;58469.212329;60036.160738;56735.155620;average overall mshr miss latency 
system.cpu45.dcache.overall_avg_mshr_miss_latency::total;53899.445146;47383.154304;62233.679086;58469.212329;60036.160738;56735.155620;average overall mshr miss latency 
system.cpu45.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu45.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu45.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu45.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu45.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu45.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu45.dcache.overall_avg_mshr_uncacheable_latency::cpu45.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu45.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu45.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu46.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu46.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu46.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu46.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu46.dtb.read_hits;3500691;14930258;68750;470370;696828;24803;DTB read hits 
system.cpu46.dtb.read_misses;0;390;0;0;696;0;DTB read misses 
system.cpu46.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu46.dtb.read_accesses;0;104406;0;0;188764;0;DTB read accesses 
system.cpu46.dtb.write_hits;1409726;5366854;24668;166416;250904;7690;DTB write hits 
system.cpu46.dtb.write_misses;0;219;0;0;6304;0;DTB write misses 
system.cpu46.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu46.dtb.write_accesses;0;36778;0;0;62304;0;DTB write accesses 
system.cpu46.dtb.data_hits;4910417;20297112;93418;636786;947732;32493;DTB hits 
system.cpu46.dtb.data_misses;0;609;0;0;7000;0;DTB misses 
system.cpu46.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu46.dtb.data_accesses;0;141184;0;0;251068;0;DTB accesses 
system.cpu46.itb.fetch_hits;1244253;3317985;15574;112207;754580;5395;ITB hits 
system.cpu46.itb.fetch_misses;0;43;0;0;7;0;ITB misses 
system.cpu46.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu46.itb.fetch_accesses;1244253;3318028;15574;112207;754587;5395;ITB accesses 
system.cpu46.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu46.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu46.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu46.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu46.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu46.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu46.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu46.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu46.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu46.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu46.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu46.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu46.numCycles;644632480;1014355499;7031233;49902339;44531397;2441393;number of cpu cycles simulated 
system.cpu46.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu46.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu46.committedInsts;15958806;70680146;329316;2215852;2941920;106118;Number of instructions committed 
system.cpu46.committedOps;15958806;70680146;329316;2215852;2941920;106118;Number of ops (including micro ops) committed 
system.cpu46.num_int_alu_accesses;15444617;69066719;321340;2162359;2868982;103511;Number of integer alu accesses 
system.cpu46.num_fp_alu_accesses;1746;399080;134;0;2706;0;Number of float alu accesses 
system.cpu46.num_func_calls;611989;2585723;12242;81138;77833;3650;number of times a function call or return occured 
system.cpu46.num_conditional_control_insts;1562925;7464779;32735;230523;338678;14055;number of instructions that are conditional controls 
system.cpu46.num_int_insts;15444617;69066719;321340;2162359;2868982;103511;number of integer instructions 
system.cpu46.num_fp_insts;1746;399080;134;0;2706;0;number of float instructions 
system.cpu46.num_int_register_reads;21141542;96698994;447232;3000536;3910744;140074;number of times the integer registers were read 
system.cpu46.num_int_register_writes;12303388;55038926;259424;1735475;2244300;80599;number of times the integer registers were written 
system.cpu46.num_fp_register_reads;890;281614;66;0;1347;0;number of times the floating registers were read 
system.cpu46.num_fp_register_writes;896;246100;68;0;1380;0;number of times the floating registers were written 
system.cpu46.num_mem_refs;4916590;20345498;93508;637364;956293;32519;number of memory refs 
system.cpu46.num_load_insts;3500825;14951903;68760;470370;698408;24803;Number of load instructions 
system.cpu46.num_store_insts;1415765;5393595;24748;166994;257885;7716;Number of store instructions 
system.cpu46.num_idle_cycles;600977395.096432;822731619.281179;6137278.874986;43935122.090133;36269046.720256;2155069.258260;Number of idle cycles 
system.cpu46.num_busy_cycles;43655084.903568;191623879.718821;893954.125014;5967216.909867;8262350.279744;286323.741740;Number of busy cycles 
system.cpu46.not_idle_fraction;0.067721;0.188912;0.127140;0.119578;0.185540;0.117279;Percentage of non-idle cycles 
system.cpu46.idle_fraction;0.932279;0.811088;0.872860;0.880422;0.814460;0.882721;Percentage of idle cycles 
system.cpu46.Branches;2479204;11074754;50324;346343;450706;19403;Number of branches fetched 
system.cpu46.op_class::No_OpClass;54542;153271;720;5210;24442;243;Class of executed instruction 
system.cpu46.op_class::IntAlu;10460093;48758870;227889;1522801;1847349;70936;Class of executed instruction 
system.cpu46.op_class::IntMult;62106;270916;1355;9005;8350;392;Class of executed instruction 
system.cpu46.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::FloatAdd;88;53880;4;0;93;0;Class of executed instruction 
system.cpu46.op_class::FloatCmp;0;5287;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::FloatCvt;0;1940;0;0;5;0;Class of executed instruction 
system.cpu46.op_class::FloatMult;0;12996;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::FloatDiv;8;2510;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::MemRead;3542231;15081086;69288;474275;703213;24993;Class of executed instruction 
system.cpu46.op_class::MemWrite;1415779;5398031;24750;166995;257944;7716;Class of executed instruction 
system.cpu46.op_class::IprAccess;423959;941968;5310;37566;107524;1838;Class of executed instruction 
system.cpu46.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu46.op_class::total;15958806;70680755;329316;2215852;2948920;106118;Class of executed instruction 
system.cpu46.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu46.kern.inst.quiesce;9578;11141;73;568;491;25;number of quiesce instructions executed 
system.cpu46.kern.inst.hwrei;104279;217598;1302;9127;15895;451;number of hwrei instructions executed 
system.cpu46.kern.ipl_count::0;23638;53967;298;2113;2103;101;number of times we switched to this ipl 
system.cpu46.kern.ipl_count::22;5872;10395;72;511;456;25;number of times we switched to this ipl 
system.cpu46.kern.ipl_count::30;87;2155;2;67;88;1;number of times we switched to this ipl 
system.cpu46.kern.ipl_count::31;62895;119973;784;5400;5188;274;number of times we switched to this ipl 
system.cpu46.kern.ipl_count::total;92492;186490;1156;8091;7835;401;number of times we switched to this ipl 
system.cpu46.kern.ipl_good::0;23638;53967;298;2113;2103;101;number of times we switched to this ipl from a different ipl 
system.cpu46.kern.ipl_good::22;5872;10395;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu46.kern.ipl_good::30;87;2155;2;67;88;1;number of times we switched to this ipl from a different ipl 
system.cpu46.kern.ipl_good::31;23551;51820;296;2046;2017;100;number of times we switched to this ipl from a different ipl 
system.cpu46.kern.ipl_good::total;53148;118337;668;4737;4664;227;number of times we switched to this ipl from a different ipl 
system.cpu46.kern.ipl_ticks::0;5540974350000;8798053660000;67510200000;480122740000;418095630000;23349580000;number of cycles we spent at this ipl 
system.cpu46.kern.ipl_ticks::22;19042500000;34100570000;233900000;1641790000;1494230000;82330000;number of cycles we spent at this ipl 
system.cpu46.kern.ipl_ticks::30;867920000;15190410000;21060000;666820000;825650000;10070000;number of cycles we spent at this ipl 
system.cpu46.kern.ipl_ticks::31;885439750000;1296210350000;2547170000;16592040000;24898460000;971950000;number of cycles we spent at this ipl 
system.cpu46.kern.ipl_ticks::total;6446324520000;10143554990000;70312330000;499023390000;445313970000;24413930000;number of cycles we spent at this ipl 
system.cpu46.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu46.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu46.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu46.kern.ipl_used::31;0.374449;0.431931;0.377551;0.378889;0.388782;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu46.kern.ipl_used::total;0.574623;0.634549;0.577855;0.585465;0.595278;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu46.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu46.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu46.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu46.kern.callpal::swpctx;26;4177;2;;41;;number of callpals executed 
system.cpu46.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu46.kern.callpal::swpipl;80573;158246;1008;6935;6679;349;number of callpals executed 
system.cpu46.kern.callpal::rdps;11745;21422;144;1036;915;50;number of callpals executed 
system.cpu46.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu46.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu46.kern.callpal::rti;5959;15702;74;578;612;26;number of callpals executed 
system.cpu46.kern.callpal::rdunique;1;252;;;39;;number of callpals executed 
system.cpu46.kern.callpal::total;98318;204404;1228;8549;8344;425;number of callpals executed 
system.cpu46.kern.mode_switch::kernel;5987;19879;76;578;653;26;number of protection mode switches 
system.cpu46.kern.mode_switch::user;0;3175;0;0;93;0;number of protection mode switches 
system.cpu46.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu46.kern.mode_switch_good::kernel;0;0.159716;0;0;0.142420;0;fraction of useful protection mode switches 
system.cpu46.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu46.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu46.kern.mode_switch_good::total;0;0.275440;0;0;0.249330;0;fraction of useful protection mode switches 
system.cpu46.kern.mode_ticks::kernel;0;16472769890000;0;0;977686840000;0;number of ticks spent at the given mode 
system.cpu46.kern.mode_ticks::user;0;16590740000;0;0;18922610000;0;number of ticks spent at the given mode 
system.cpu46.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu46.kern.swap_context;27;4177;2;0;41;0;number of times the context was actually changed 
system.cpu46.icache.tags.replacements;22879;355472;694;3969;6975;160;number of replacements 
system.cpu46.icache.tags.tagsinuse;382.784225;499.605071;508;508;508.453303;509;Cycle average of tags in use 
system.cpu46.icache.tags.total_refs;7911259;67851620;405361;795054;9345458;5540335;Total number of references to valid blocks. 
system.cpu46.icache.tags.sampled_refs;22879;355472;694;3969;6975;669;Sample count of references to valid blocks. 
system.cpu46.icache.tags.avg_refs;345.786923;190.877537;584.093660;200.315949;1339.850609;8281.517190;Average number of references to valid blocks. 
system.cpu46.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu46.icache.tags.occ_blocks::cpu46.inst;382.784225;499.605071;508;508;508.453303;509;Average occupied blocks per requestor 
system.cpu46.icache.tags.occ_percent::cpu46.inst;0.747625;0.975791;0.992188;0.992188;0.993073;0.994141;Average percentage of cache occupancy 
system.cpu46.icache.tags.occ_percent::total;0.747625;0.975791;0.992188;0.992188;0.993073;0.994141;Average percentage of cache occupancy 
system.cpu46.icache.tags.occ_task_id_blocks::1024;439;508;508;508;509;509;Occupied blocks per task id 
system.cpu46.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu46.icache.tags.age_task_id_blocks_1024::3;15;12;12;15;5;5;Occupied blocks per task id 
system.cpu46.icache.tags.age_task_id_blocks_1024::4;422;494;494;491;495;495;Occupied blocks per task id 
system.cpu46.icache.tags.occ_task_id_percent::1024;0.857422;0.992188;0.992188;0.992188;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu46.icache.tags.tag_accesses;31940937;141717051;659326;4435673;5904816;212396;Number of tag accesses 
system.cpu46.icache.tags.data_accesses;31940937;141717051;659326;4435673;5904816;212396;Number of data accesses 
system.cpu46.icache.ReadReq_hits::cpu46.inst;15935481;70325214;328622;2211883;2941944;105958;number of ReadReq hits 
system.cpu46.icache.ReadReq_hits::total;15935481;70325214;328622;2211883;2941944;105958;number of ReadReq hits 
system.cpu46.icache.demand_hits::cpu46.inst;15935481;70325214;328622;2211883;2941944;105958;number of demand (read+write) hits 
system.cpu46.icache.demand_hits::total;15935481;70325214;328622;2211883;2941944;105958;number of demand (read+write) hits 
system.cpu46.icache.overall_hits::cpu46.inst;15935481;70325214;328622;2211883;2941944;105958;number of overall hits 
system.cpu46.icache.overall_hits::total;15935481;70325214;328622;2211883;2941944;105958;number of overall hits 
system.cpu46.icache.ReadReq_misses::cpu46.inst;23325;355541;694;3969;6976;160;number of ReadReq misses 
system.cpu46.icache.ReadReq_misses::total;23325;355541;694;3969;6976;160;number of ReadReq misses 
system.cpu46.icache.demand_misses::cpu46.inst;23325;355541;694;3969;6976;160;number of demand (read+write) misses 
system.cpu46.icache.demand_misses::total;23325;355541;694;3969;6976;160;number of demand (read+write) misses 
system.cpu46.icache.overall_misses::cpu46.inst;23325;355541;694;3969;6976;160;number of overall misses 
system.cpu46.icache.overall_misses::total;23325;355541;694;3969;6976;160;number of overall misses 
system.cpu46.icache.ReadReq_miss_latency::cpu46.inst;2365349250;35477032745;71165000;421260500;750442249;16602000;number of ReadReq miss cycles 
system.cpu46.icache.ReadReq_miss_latency::total;2365349250;35477032745;71165000;421260500;750442249;16602000;number of ReadReq miss cycles 
system.cpu46.icache.demand_miss_latency::cpu46.inst;2365349250;35477032745;71165000;421260500;750442249;16602000;number of demand (read+write) miss cycles 
system.cpu46.icache.demand_miss_latency::total;2365349250;35477032745;71165000;421260500;750442249;16602000;number of demand (read+write) miss cycles 
system.cpu46.icache.overall_miss_latency::cpu46.inst;2365349250;35477032745;71165000;421260500;750442249;16602000;number of overall miss cycles 
system.cpu46.icache.overall_miss_latency::total;2365349250;35477032745;71165000;421260500;750442249;16602000;number of overall miss cycles 
system.cpu46.icache.ReadReq_accesses::cpu46.inst;15958806;70680755;329316;2215852;2948920;106118;number of ReadReq accesses(hits+misses) 
system.cpu46.icache.ReadReq_accesses::total;15958806;70680755;329316;2215852;2948920;106118;number of ReadReq accesses(hits+misses) 
system.cpu46.icache.demand_accesses::cpu46.inst;15958806;70680755;329316;2215852;2948920;106118;number of demand (read+write) accesses 
system.cpu46.icache.demand_accesses::total;15958806;70680755;329316;2215852;2948920;106118;number of demand (read+write) accesses 
system.cpu46.icache.overall_accesses::cpu46.inst;15958806;70680755;329316;2215852;2948920;106118;number of overall (read+write) accesses 
system.cpu46.icache.overall_accesses::total;15958806;70680755;329316;2215852;2948920;106118;number of overall (read+write) accesses 
system.cpu46.icache.ReadReq_miss_rate::cpu46.inst;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;miss rate for ReadReq accesses 
system.cpu46.icache.ReadReq_miss_rate::total;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;miss rate for ReadReq accesses 
system.cpu46.icache.demand_miss_rate::cpu46.inst;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;miss rate for demand accesses 
system.cpu46.icache.demand_miss_rate::total;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;miss rate for demand accesses 
system.cpu46.icache.overall_miss_rate::cpu46.inst;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;miss rate for overall accesses 
system.cpu46.icache.overall_miss_rate::total;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;miss rate for overall accesses 
system.cpu46.icache.ReadReq_avg_miss_latency::cpu46.inst;101408.327974;99783.239472;102543.227666;106137.692114;107574.863675;103762.500000;average ReadReq miss latency 
system.cpu46.icache.ReadReq_avg_miss_latency::total;101408.327974;99783.239472;102543.227666;106137.692114;107574.863675;103762.500000;average ReadReq miss latency 
system.cpu46.icache.demand_avg_miss_latency::cpu46.inst;101408.327974;99783.239472;102543.227666;106137.692114;107574.863675;103762.500000;average overall miss latency 
system.cpu46.icache.demand_avg_miss_latency::total;101408.327974;99783.239472;102543.227666;106137.692114;107574.863675;103762.500000;average overall miss latency 
system.cpu46.icache.overall_avg_miss_latency::cpu46.inst;101408.327974;99783.239472;102543.227666;106137.692114;107574.863675;103762.500000;average overall miss latency 
system.cpu46.icache.overall_avg_miss_latency::total;101408.327974;99783.239472;102543.227666;106137.692114;107574.863675;103762.500000;average overall miss latency 
system.cpu46.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu46.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu46.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu46.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu46.icache.ReadReq_mshr_misses::cpu46.inst;23325;355541;694;3969;6976;160;number of ReadReq MSHR misses 
system.cpu46.icache.ReadReq_mshr_misses::total;23325;355541;694;3969;6976;160;number of ReadReq MSHR misses 
system.cpu46.icache.demand_mshr_misses::cpu46.inst;23325;355541;694;3969;6976;160;number of demand (read+write) MSHR misses 
system.cpu46.icache.demand_mshr_misses::total;23325;355541;694;3969;6976;160;number of demand (read+write) MSHR misses 
system.cpu46.icache.overall_mshr_misses::cpu46.inst;23325;355541;694;3969;6976;160;number of overall MSHR misses 
system.cpu46.icache.overall_mshr_misses::total;23325;355541;694;3969;6976;160;number of overall MSHR misses 
system.cpu46.icache.ReadReq_mshr_miss_latency::cpu46.inst;1760981750;26309543255;53332000;318915500;569532751;12504000;number of ReadReq MSHR miss cycles 
system.cpu46.icache.ReadReq_mshr_miss_latency::total;1760981750;26309543255;53332000;318915500;569532751;12504000;number of ReadReq MSHR miss cycles 
system.cpu46.icache.demand_mshr_miss_latency::cpu46.inst;1760981750;26309543255;53332000;318915500;569532751;12504000;number of demand (read+write) MSHR miss cycles 
system.cpu46.icache.demand_mshr_miss_latency::total;1760981750;26309543255;53332000;318915500;569532751;12504000;number of demand (read+write) MSHR miss cycles 
system.cpu46.icache.overall_mshr_miss_latency::cpu46.inst;1760981750;26309543255;53332000;318915500;569532751;12504000;number of overall MSHR miss cycles 
system.cpu46.icache.overall_mshr_miss_latency::total;1760981750;26309543255;53332000;318915500;569532751;12504000;number of overall MSHR miss cycles 
system.cpu46.icache.ReadReq_mshr_miss_rate::cpu46.inst;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;mshr miss rate for ReadReq accesses 
system.cpu46.icache.ReadReq_mshr_miss_rate::total;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;mshr miss rate for ReadReq accesses 
system.cpu46.icache.demand_mshr_miss_rate::cpu46.inst;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;mshr miss rate for demand accesses 
system.cpu46.icache.demand_mshr_miss_rate::total;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;mshr miss rate for demand accesses 
system.cpu46.icache.overall_mshr_miss_rate::cpu46.inst;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;mshr miss rate for overall accesses 
system.cpu46.icache.overall_mshr_miss_rate::total;0.001462;0.005030;0.002107;0.001791;0.002366;0.001508;mshr miss rate for overall accesses 
system.cpu46.icache.ReadReq_avg_mshr_miss_latency::cpu46.inst;75497.609861;73998.619723;76847.262248;80351.599899;81641.736095;78150;average ReadReq mshr miss latency 
system.cpu46.icache.ReadReq_avg_mshr_miss_latency::total;75497.609861;73998.619723;76847.262248;80351.599899;81641.736095;78150;average ReadReq mshr miss latency 
system.cpu46.icache.demand_avg_mshr_miss_latency::cpu46.inst;75497.609861;73998.619723;76847.262248;80351.599899;81641.736095;78150;average overall mshr miss latency 
system.cpu46.icache.demand_avg_mshr_miss_latency::total;75497.609861;73998.619723;76847.262248;80351.599899;81641.736095;78150;average overall mshr miss latency 
system.cpu46.icache.overall_avg_mshr_miss_latency::cpu46.inst;75497.609861;73998.619723;76847.262248;80351.599899;81641.736095;78150;average overall mshr miss latency 
system.cpu46.icache.overall_avg_mshr_miss_latency::total;75497.609861;73998.619723;76847.262248;80351.599899;81641.736095;78150;average overall mshr miss latency 
system.cpu46.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu46.dcache.tags.replacements;117672;745029;3538;22234;33864;933;number of replacements 
system.cpu46.dcache.tags.tagsinuse;442.681092;791.312056;664.112913;623.601867;775.502255;805.785177;Cycle average of tags in use 
system.cpu46.dcache.tags.total_refs;1000315;16845113;13076;111184;7506419;162798;Total number of references to valid blocks. 
system.cpu46.dcache.tags.sampled_refs;117672;745029;3538;22234;33864;1729;Sample count of references to valid blocks. 
system.cpu46.dcache.tags.avg_refs;8.500875;22.610010;3.695873;5.000630;221.663684;94.157316;Average number of references to valid blocks. 
system.cpu46.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu46.dcache.tags.occ_blocks::cpu46.data;442.681092;791.312056;664.112913;623.601867;775.502255;805.785177;Average occupied blocks per requestor 
system.cpu46.dcache.tags.occ_percent::cpu46.data;0.432306;0.772766;0.648548;0.608986;0.757326;0.786900;Average percentage of cache occupancy 
system.cpu46.dcache.tags.occ_percent::total;0.432306;0.772766;0.648548;0.608986;0.757326;0.786900;Average percentage of cache occupancy 
system.cpu46.dcache.tags.occ_task_id_blocks::1024;600;667;658;604;798;796;Occupied blocks per task id 
system.cpu46.dcache.tags.age_task_id_blocks_1024::3;12;12;13;11;7;9;Occupied blocks per task id 
system.cpu46.dcache.tags.age_task_id_blocks_1024::4;588;655;645;593;785;781;Occupied blocks per task id 
system.cpu46.dcache.tags.occ_task_id_percent::1024;0.585938;0.651367;0.642578;0.589844;0.779297;0.777344;Percentage of cache occupancy per task id 
system.cpu46.dcache.tags.tag_accesses;9973437;41572664;190999;1298828;1938840;66181;Number of tag accesses 
system.cpu46.dcache.tags.data_accesses;9973437;41572664;190999;1298828;1938840;66181;Number of data accesses 
system.cpu46.dcache.ReadReq_hits::cpu46.data;3257762;13969784;63720;441520;658110;23065;number of ReadReq hits 
system.cpu46.dcache.ReadReq_hits::total;3257762;13969784;63720;441520;658110;23065;number of ReadReq hits 
system.cpu46.dcache.WriteReq_hits::cpu46.data;1353160;5194735;23965;162394;235205;7368;number of WriteReq hits 
system.cpu46.dcache.WriteReq_hits::total;1353160;5194735;23965;162394;235205;7368;number of WriteReq hits 
system.cpu46.dcache.LoadLockedReq_hits::cpu46.data;40188;58950;426;2056;3578;227;number of LoadLockedReq hits 
system.cpu46.dcache.LoadLockedReq_hits::total;40188;58950;426;2056;3578;227;number of LoadLockedReq hits 
system.cpu46.dcache.StoreCondReq_hits::cpu46.data;13984;38936;171;1228;1416;62;number of StoreCondReq hits 
system.cpu46.dcache.StoreCondReq_hits::total;13984;38936;171;1228;1416;62;number of StoreCondReq hits 
system.cpu46.dcache.demand_hits::cpu46.data;4610922;19164519;87685;603914;893315;30433;number of demand (read+write) hits 
system.cpu46.dcache.demand_hits::total;4610922;19164519;87685;603914;893315;30433;number of demand (read+write) hits 
system.cpu46.dcache.overall_hits::cpu46.data;4610922;19164519;87685;603914;893315;30433;number of overall hits 
system.cpu46.dcache.overall_hits::total;4610922;19164519;87685;603914;893315;30433;number of overall hits 
system.cpu46.dcache.ReadReq_misses::cpu46.data;200545;903642;4578;26614;35396;1499;number of ReadReq misses 
system.cpu46.dcache.ReadReq_misses::total;200545;903642;4578;26614;35396;1499;number of ReadReq misses 
system.cpu46.dcache.WriteReq_misses::cpu46.data;10087;93536;181;1235;11099;61;number of WriteReq misses 
system.cpu46.dcache.WriteReq_misses::total;10087;93536;181;1235;11099;61;number of WriteReq misses 
system.cpu46.dcache.LoadLockedReq_misses::cpu46.data;2208;19137;36;180;628;12;number of LoadLockedReq misses 
system.cpu46.dcache.LoadLockedReq_misses::total;2208;19137;36;180;628;12;number of LoadLockedReq misses 
system.cpu46.dcache.StoreCondReq_misses::cpu46.data;6485;34786;89;634;1102;29;number of StoreCondReq misses 
system.cpu46.dcache.StoreCondReq_misses::total;6485;34786;89;634;1102;29;number of StoreCondReq misses 
system.cpu46.dcache.demand_misses::cpu46.data;210632;997178;4759;27849;46495;1560;number of demand (read+write) misses 
system.cpu46.dcache.demand_misses::total;210632;997178;4759;27849;46495;1560;number of demand (read+write) misses 
system.cpu46.dcache.overall_misses::cpu46.data;210632;997178;4759;27849;46495;1560;number of overall misses 
system.cpu46.dcache.overall_misses::total;210632;997178;4759;27849;46495;1560;number of overall misses 
system.cpu46.dcache.ReadReq_miss_latency::cpu46.data;16357951366;64776809531;406173904;2281215698;3234804610;133580645;number of ReadReq miss cycles 
system.cpu46.dcache.ReadReq_miss_latency::total;16357951366;64776809531;406173904;2281215698;3234804610;133580645;number of ReadReq miss cycles 
system.cpu46.dcache.WriteReq_miss_latency::cpu46.data;598352493;5672208031;11488368;74117091;1121472356;5557963;number of WriteReq miss cycles 
system.cpu46.dcache.WriteReq_miss_latency::total;598352493;5672208031;11488368;74117091;1121472356;5557963;number of WriteReq miss cycles 
system.cpu46.dcache.LoadLockedReq_miss_latency::cpu46.data;191611453;1247624108;3411983;16104457;45396518;979234;number of LoadLockedReq miss cycles 
system.cpu46.dcache.LoadLockedReq_miss_latency::total;191611453;1247624108;3411983;16104457;45396518;979234;number of LoadLockedReq miss cycles 
system.cpu46.dcache.StoreCondReq_miss_latency::cpu46.data;318567996;2050786490;4722937;34432555;60793580;1520983;number of StoreCondReq miss cycles 
system.cpu46.dcache.StoreCondReq_miss_latency::total;318567996;2050786490;4722937;34432555;60793580;1520983;number of StoreCondReq miss cycles 
system.cpu46.dcache.StoreCondFailReq_miss_latency::cpu46.data;62680999;14454000;288000;1080000;5878998;144000;number of StoreCondFailReq miss cycles 
system.cpu46.dcache.StoreCondFailReq_miss_latency::total;62680999;14454000;288000;1080000;5878998;144000;number of StoreCondFailReq miss cycles 
system.cpu46.dcache.demand_miss_latency::cpu46.data;16956303859;70449017562;417662272;2355332789;4356276966;139138608;number of demand (read+write) miss cycles 
system.cpu46.dcache.demand_miss_latency::total;16956303859;70449017562;417662272;2355332789;4356276966;139138608;number of demand (read+write) miss cycles 
system.cpu46.dcache.overall_miss_latency::cpu46.data;16956303859;70449017562;417662272;2355332789;4356276966;139138608;number of overall miss cycles 
system.cpu46.dcache.overall_miss_latency::total;16956303859;70449017562;417662272;2355332789;4356276966;139138608;number of overall miss cycles 
system.cpu46.dcache.ReadReq_accesses::cpu46.data;3458307;14873426;68298;468134;693506;24564;number of ReadReq accesses(hits+misses) 
system.cpu46.dcache.ReadReq_accesses::total;3458307;14873426;68298;468134;693506;24564;number of ReadReq accesses(hits+misses) 
system.cpu46.dcache.WriteReq_accesses::cpu46.data;1363247;5288271;24146;163629;246304;7429;number of WriteReq accesses(hits+misses) 
system.cpu46.dcache.WriteReq_accesses::total;1363247;5288271;24146;163629;246304;7429;number of WriteReq accesses(hits+misses) 
system.cpu46.dcache.LoadLockedReq_accesses::cpu46.data;42396;78087;462;2236;4206;239;number of LoadLockedReq accesses(hits+misses) 
system.cpu46.dcache.LoadLockedReq_accesses::total;42396;78087;462;2236;4206;239;number of LoadLockedReq accesses(hits+misses) 
system.cpu46.dcache.StoreCondReq_accesses::cpu46.data;20469;73722;260;1862;2518;91;number of StoreCondReq accesses(hits+misses) 
system.cpu46.dcache.StoreCondReq_accesses::total;20469;73722;260;1862;2518;91;number of StoreCondReq accesses(hits+misses) 
system.cpu46.dcache.demand_accesses::cpu46.data;4821554;20161697;92444;631763;939810;31993;number of demand (read+write) accesses 
system.cpu46.dcache.demand_accesses::total;4821554;20161697;92444;631763;939810;31993;number of demand (read+write) accesses 
system.cpu46.dcache.overall_accesses::cpu46.data;4821554;20161697;92444;631763;939810;31993;number of overall (read+write) accesses 
system.cpu46.dcache.overall_accesses::total;4821554;20161697;92444;631763;939810;31993;number of overall (read+write) accesses 
system.cpu46.dcache.ReadReq_miss_rate::cpu46.data;0.057989;0.060755;0.067030;0.056851;0.051039;0.061024;miss rate for ReadReq accesses 
system.cpu46.dcache.ReadReq_miss_rate::total;0.057989;0.060755;0.067030;0.056851;0.051039;0.061024;miss rate for ReadReq accesses 
system.cpu46.dcache.WriteReq_miss_rate::cpu46.data;0.007399;0.017687;0.007496;0.007548;0.045062;0.008211;miss rate for WriteReq accesses 
system.cpu46.dcache.WriteReq_miss_rate::total;0.007399;0.017687;0.007496;0.007548;0.045062;0.008211;miss rate for WriteReq accesses 
system.cpu46.dcache.LoadLockedReq_miss_rate::cpu46.data;0.052080;0.245073;0.077922;0.080501;0.149311;0.050209;miss rate for LoadLockedReq accesses 
system.cpu46.dcache.LoadLockedReq_miss_rate::total;0.052080;0.245073;0.077922;0.080501;0.149311;0.050209;miss rate for LoadLockedReq accesses 
system.cpu46.dcache.StoreCondReq_miss_rate::cpu46.data;0.316821;0.471854;0.342308;0.340494;0.437649;0.318681;miss rate for StoreCondReq accesses 
system.cpu46.dcache.StoreCondReq_miss_rate::total;0.316821;0.471854;0.342308;0.340494;0.437649;0.318681;miss rate for StoreCondReq accesses 
system.cpu46.dcache.demand_miss_rate::cpu46.data;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;miss rate for demand accesses 
system.cpu46.dcache.demand_miss_rate::total;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;miss rate for demand accesses 
system.cpu46.dcache.overall_miss_rate::cpu46.data;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;miss rate for overall accesses 
system.cpu46.dcache.overall_miss_rate::total;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;miss rate for overall accesses 
system.cpu46.dcache.ReadReq_avg_miss_latency::cpu46.data;81567.485432;71684.150948;88723.002184;85714.875554;91388.987739;89113.172115;average ReadReq miss latency 
system.cpu46.dcache.ReadReq_avg_miss_latency::total;81567.485432;71684.150948;88723.002184;85714.875554;91388.987739;89113.172115;average ReadReq miss latency 
system.cpu46.dcache.WriteReq_avg_miss_latency::cpu46.data;59319.172499;60641.977752;63471.646409;60013.838866;101042.648527;91114.147541;average WriteReq miss latency 
system.cpu46.dcache.WriteReq_avg_miss_latency::total;59319.172499;60641.977752;63471.646409;60013.838866;101042.648527;91114.147541;average WriteReq miss latency 
system.cpu46.dcache.LoadLockedReq_avg_miss_latency::cpu46.data;86780.549366;65194.341224;94777.305556;89469.205556;72287.449045;81602.833333;average LoadLockedReq miss latency 
system.cpu46.dcache.LoadLockedReq_avg_miss_latency::total;86780.549366;65194.341224;94777.305556;89469.205556;72287.449045;81602.833333;average LoadLockedReq miss latency 
system.cpu46.dcache.StoreCondReq_avg_miss_latency::cpu46.data;49123.823593;58954.363537;53066.707865;54310.023659;55166.588022;52447.689655;average StoreCondReq miss latency 
system.cpu46.dcache.StoreCondReq_avg_miss_latency::total;49123.823593;58954.363537;53066.707865;54310.023659;55166.588022;52447.689655;average StoreCondReq miss latency 
system.cpu46.dcache.StoreCondFailReq_avg_miss_latency::cpu46.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu46.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu46.dcache.demand_avg_miss_latency::cpu46.data;80502.031311;70648.387311;87762.612314;84575.129771;93693.450177;89191.415385;average overall miss latency 
system.cpu46.dcache.demand_avg_miss_latency::total;80502.031311;70648.387311;87762.612314;84575.129771;93693.450177;89191.415385;average overall miss latency 
system.cpu46.dcache.overall_avg_miss_latency::cpu46.data;80502.031311;70648.387311;87762.612314;84575.129771;93693.450177;89191.415385;average overall miss latency 
system.cpu46.dcache.overall_avg_miss_latency::total;80502.031311;70648.387311;87762.612314;84575.129771;93693.450177;89191.415385;average overall miss latency 
system.cpu46.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu46.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu46.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu46.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu46.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu46.dcache.writebacks::writebacks;2278;29318;69;417;8217;26;number of writebacks 
system.cpu46.dcache.writebacks::total;2278;29318;69;417;8217;26;number of writebacks 
system.cpu46.dcache.ReadReq_mshr_misses::cpu46.data;200545;903642;4578;26614;35396;1499;number of ReadReq MSHR misses 
system.cpu46.dcache.ReadReq_mshr_misses::total;200545;903642;4578;26614;35396;1499;number of ReadReq MSHR misses 
system.cpu46.dcache.WriteReq_mshr_misses::cpu46.data;10087;93536;181;1235;11099;61;number of WriteReq MSHR misses 
system.cpu46.dcache.WriteReq_mshr_misses::total;10087;93536;181;1235;11099;61;number of WriteReq MSHR misses 
system.cpu46.dcache.LoadLockedReq_mshr_misses::cpu46.data;2208;19137;36;180;628;12;number of LoadLockedReq MSHR misses 
system.cpu46.dcache.LoadLockedReq_mshr_misses::total;2208;19137;36;180;628;12;number of LoadLockedReq MSHR misses 
system.cpu46.dcache.StoreCondReq_mshr_misses::cpu46.data;6484;34768;89;634;1101;29;number of StoreCondReq MSHR misses 
system.cpu46.dcache.StoreCondReq_mshr_misses::total;6484;34768;89;634;1101;29;number of StoreCondReq MSHR misses 
system.cpu46.dcache.demand_mshr_misses::cpu46.data;210632;997178;4759;27849;46495;1560;number of demand (read+write) MSHR misses 
system.cpu46.dcache.demand_mshr_misses::total;210632;997178;4759;27849;46495;1560;number of demand (read+write) MSHR misses 
system.cpu46.dcache.overall_mshr_misses::cpu46.data;210632;997178;4759;27849;46495;1560;number of overall MSHR misses 
system.cpu46.dcache.overall_mshr_misses::total;210632;997178;4759;27849;46495;1560;number of overall MSHR misses 
system.cpu46.dcache.ReadReq_mshr_miss_latency::cpu46.data;11146302634;43870084469;290577096;1635175302;2335379390;94012355;number of ReadReq MSHR miss cycles 
system.cpu46.dcache.ReadReq_mshr_miss_latency::total;11146302634;43870084469;290577096;1635175302;2335379390;94012355;number of ReadReq MSHR miss cycles 
system.cpu46.dcache.WriteReq_mshr_miss_latency::cpu46.data;286275507;3154685969;6057632;37220909;830771644;3759037;number of WriteReq MSHR miss cycles 
system.cpu46.dcache.WriteReq_mshr_miss_latency::total;286275507;3154685969;6057632;37220909;830771644;3759037;number of WriteReq MSHR miss cycles 
system.cpu46.dcache.LoadLockedReq_mshr_miss_latency::cpu46.data;133229547;820752892;2506017;11687543;30676482;672766;number of LoadLockedReq MSHR miss cycles 
system.cpu46.dcache.LoadLockedReq_mshr_miss_latency::total;133229547;820752892;2506017;11687543;30676482;672766;number of LoadLockedReq MSHR miss cycles 
system.cpu46.dcache.StoreCondReq_mshr_miss_latency::cpu46.data;151438004;1166856510;2192063;16086445;33613420;748017;number of StoreCondReq MSHR miss cycles 
system.cpu46.dcache.StoreCondReq_mshr_miss_latency::total;151438004;1166856510;2192063;16086445;33613420;748017;number of StoreCondReq MSHR miss cycles 
system.cpu46.dcache.StoreCondFailReq_mshr_miss_latency::cpu46.data;45620001;10340000;200000;750000;4350002;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu46.dcache.StoreCondFailReq_mshr_miss_latency::total;45620001;10340000;200000;750000;4350002;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu46.dcache.demand_mshr_miss_latency::cpu46.data;11432578141;47024770438;296634728;1672396211;3166151034;97771392;number of demand (read+write) MSHR miss cycles 
system.cpu46.dcache.demand_mshr_miss_latency::total;11432578141;47024770438;296634728;1672396211;3166151034;97771392;number of demand (read+write) MSHR miss cycles 
system.cpu46.dcache.overall_mshr_miss_latency::cpu46.data;11432578141;47024770438;296634728;1672396211;3166151034;97771392;number of overall MSHR miss cycles 
system.cpu46.dcache.overall_mshr_miss_latency::total;11432578141;47024770438;296634728;1672396211;3166151034;97771392;number of overall MSHR miss cycles 
system.cpu46.dcache.ReadReq_mshr_uncacheable_latency::cpu46.data;27046000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu46.dcache.ReadReq_mshr_uncacheable_latency::total;27046000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu46.dcache.WriteReq_mshr_uncacheable_latency::cpu46.data;2537835000;3809322000;29916000;203662000;203485000;10996000;number of WriteReq MSHR uncacheable cycles 
system.cpu46.dcache.WriteReq_mshr_uncacheable_latency::total;2537835000;3809322000;29916000;203662000;203485000;10996000;number of WriteReq MSHR uncacheable cycles 
system.cpu46.dcache.overall_mshr_uncacheable_latency::cpu46.data;2564881000;3809322000;29916000;203662000;203485000;10996000;number of overall MSHR uncacheable cycles 
system.cpu46.dcache.overall_mshr_uncacheable_latency::total;2564881000;3809322000;29916000;203662000;203485000;10996000;number of overall MSHR uncacheable cycles 
system.cpu46.dcache.ReadReq_mshr_miss_rate::cpu46.data;0.057989;0.060755;0.067030;0.056851;0.051039;0.061024;mshr miss rate for ReadReq accesses 
system.cpu46.dcache.ReadReq_mshr_miss_rate::total;0.057989;0.060755;0.067030;0.056851;0.051039;0.061024;mshr miss rate for ReadReq accesses 
system.cpu46.dcache.WriteReq_mshr_miss_rate::cpu46.data;0.007399;0.017687;0.007496;0.007548;0.045062;0.008211;mshr miss rate for WriteReq accesses 
system.cpu46.dcache.WriteReq_mshr_miss_rate::total;0.007399;0.017687;0.007496;0.007548;0.045062;0.008211;mshr miss rate for WriteReq accesses 
system.cpu46.dcache.LoadLockedReq_mshr_miss_rate::cpu46.data;0.052080;0.245073;0.077922;0.080501;0.149311;0.050209;mshr miss rate for LoadLockedReq accesses 
system.cpu46.dcache.LoadLockedReq_mshr_miss_rate::total;0.052080;0.245073;0.077922;0.080501;0.149311;0.050209;mshr miss rate for LoadLockedReq accesses 
system.cpu46.dcache.StoreCondReq_mshr_miss_rate::cpu46.data;0.316772;0.471610;0.342308;0.340494;0.437252;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu46.dcache.StoreCondReq_mshr_miss_rate::total;0.316772;0.471610;0.342308;0.340494;0.437252;0.318681;mshr miss rate for StoreCondReq accesses 
system.cpu46.dcache.demand_mshr_miss_rate::cpu46.data;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;mshr miss rate for demand accesses 
system.cpu46.dcache.demand_mshr_miss_rate::total;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;mshr miss rate for demand accesses 
system.cpu46.dcache.overall_mshr_miss_rate::cpu46.data;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;mshr miss rate for overall accesses 
system.cpu46.dcache.overall_mshr_miss_rate::total;0.043686;0.049459;0.051480;0.044081;0.049473;0.048761;mshr miss rate for overall accesses 
system.cpu46.dcache.ReadReq_avg_mshr_miss_latency::cpu46.data;55580.057513;48548.080400;63472.498034;61440.418652;65978.624421;62716.714476;average ReadReq mshr miss latency 
system.cpu46.dcache.ReadReq_avg_mshr_miss_latency::total;55580.057513;48548.080400;63472.498034;61440.418652;65978.624421;62716.714476;average ReadReq mshr miss latency 
system.cpu46.dcache.WriteReq_avg_mshr_miss_latency::cpu46.data;28380.639139;33726.971102;33467.580110;30138.387854;74851.035589;61623.557377;average WriteReq mshr miss latency 
system.cpu46.dcache.WriteReq_avg_mshr_miss_latency::total;28380.639139;33726.971102;33467.580110;30138.387854;74851.035589;61623.557377;average WriteReq mshr miss latency 
system.cpu46.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu46.data;60339.468750;42888.273606;69611.583333;64930.794444;48847.901274;56063.833333;average LoadLockedReq mshr miss latency 
system.cpu46.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60339.468750;42888.273606;69611.583333;64930.794444;48847.901274;56063.833333;average LoadLockedReq mshr miss latency 
system.cpu46.dcache.StoreCondReq_avg_mshr_miss_latency::cpu46.data;23355.645281;33561.220375;24629.921348;25372.941640;30529.900091;25793.689655;average StoreCondReq mshr miss latency 
system.cpu46.dcache.StoreCondReq_avg_mshr_miss_latency::total;23355.645281;33561.220375;24629.921348;25372.941640;30529.900091;25793.689655;average StoreCondReq mshr miss latency 
system.cpu46.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu46.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu46.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu46.dcache.demand_avg_mshr_miss_latency::cpu46.data;54277.498865;47157.849890;62331.314982;60052.289526;68096.591763;62673.969231;average overall mshr miss latency 
system.cpu46.dcache.demand_avg_mshr_miss_latency::total;54277.498865;47157.849890;62331.314982;60052.289526;68096.591763;62673.969231;average overall mshr miss latency 
system.cpu46.dcache.overall_avg_mshr_miss_latency::cpu46.data;54277.498865;47157.849890;62331.314982;60052.289526;68096.591763;62673.969231;average overall mshr miss latency 
system.cpu46.dcache.overall_avg_mshr_miss_latency::total;54277.498865;47157.849890;62331.314982;60052.289526;68096.591763;62673.969231;average overall mshr miss latency 
system.cpu46.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu46.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu46.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu46.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu46.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu46.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu46.dcache.overall_avg_mshr_uncacheable_latency::cpu46.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu46.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu46.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu47.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu47.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu47.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu47.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu47.dtb.read_hits;3493086;9280791;68381;461908;650339;27906;DTB read hits 
system.cpu47.dtb.read_misses;0;0;0;0;674;0;DTB read misses 
system.cpu47.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu47.dtb.read_accesses;0;0;0;0;131870;0;DTB read accesses 
system.cpu47.dtb.write_hits;1408065;3306918;24639;164632;226405;7665;DTB write hits 
system.cpu47.dtb.write_misses;0;0;0;0;6322;0;DTB write misses 
system.cpu47.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu47.dtb.write_accesses;0;0;0;0;43520;0;DTB write accesses 
system.cpu47.dtb.data_hits;4901151;12587709;93020;626540;876744;35571;DTB hits 
system.cpu47.dtb.data_misses;0;0;0;0;6996;0;DTB misses 
system.cpu47.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu47.dtb.data_accesses;0;0;0;0;175390;0;DTB accesses 
system.cpu47.itb.fetch_hits;1243383;2181537;15574;111844;574802;5395;ITB hits 
system.cpu47.itb.fetch_misses;0;0;0;0;7;0;ITB misses 
system.cpu47.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu47.itb.fetch_accesses;1243383;2181537;15574;111844;574809;5395;ITB accesses 
system.cpu47.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu47.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu47.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu47.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu47.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu47.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu47.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu47.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu47.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu47.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu47.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu47.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu47.numCycles;644632480;1014355467;7031250;49902357;44531394;2441393;number of cpu cycles simulated 
system.cpu47.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu47.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu47.committedInsts;15931503;44207882;328449;2178515;2878148;112224;Number of instructions committed 
system.cpu47.committedOps;15931503;44207882;328449;2178515;2878148;112224;Number of ops (including micro ops) committed 
system.cpu47.num_int_alu_accesses;15418199;43149719;320497;2125462;2805128;109642;Number of integer alu accesses 
system.cpu47.num_fp_alu_accesses;1746;2010;134;0;2568;0;Number of float alu accesses 
system.cpu47.num_func_calls;611245;1634722;12246;80202;84285;3650;number of times a function call or return occured 
system.cpu47.num_conditional_control_insts;1557478;4467137;32325;223102;317178;17133;number of instructions that are conditional controls 
system.cpu47.num_int_insts;15418199;43149719;320497;2125462;2805128;109642;number of integer instructions 
system.cpu47.num_fp_insts;1746;2010;134;0;2568;0;number of float instructions 
system.cpu47.num_int_register_reads;21107909;60053486;446357;2949066;3851529;146180;number of times the integer registers were read 
system.cpu47.num_int_register_writes;12284110;34764535;258988;1708236;2223037;83652;number of times the integer registers were written 
system.cpu47.num_fp_register_reads;890;990;66;0;1273;0;number of times the floating registers were read 
system.cpu47.num_fp_register_writes;896;1020;68;0;1308;0;number of times the floating registers were written 
system.cpu47.num_mem_refs;4907320;12598423;93110;627118;885260;35597;number of memory refs 
system.cpu47.num_load_insts;3493220;9280941;68391;461908;651866;27906;Number of load instructions 
system.cpu47.num_store_insts;1414100;3317482;24719;165210;233394;7691;Number of store instructions 
system.cpu47.num_idle_cycles;601063257.529832;896115028.776399;6141129.178553;44033384.109696;36574284.671045;2137798.420113;Number of idle cycles 
system.cpu47.num_busy_cycles;43569222.470168;118240438.223601;890120.821447;5868972.890304;7957109.328955;303594.579887;Number of busy cycles 
system.cpu47.not_idle_fraction;0.067588;0.116567;0.126595;0.117609;0.178685;0.124353;Percentage of non-idle cycles 
system.cpu47.idle_fraction;0.932412;0.883433;0.873405;0.882391;0.821315;0.875647;Percentage of idle cycles 
system.cpu47.Branches;2472255;6795065;49889;337702;438053;22456;Number of branches fetched 
system.cpu47.op_class::No_OpClass;54504;103874;722;5141;22517;243;Class of executed instruction 
system.cpu47.op_class::IntAlu;10442510;30513099;227416;1496098;1856665;73964;Class of executed instruction 
system.cpu47.op_class::IntMult;62025;182647;1355;8880;9230;392;Class of executed instruction 
system.cpu47.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::FloatAdd;88;60;4;0;85;0;Class of executed instruction 
system.cpu47.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::FloatCvt;0;0;0;0;5;0;Class of executed instruction 
system.cpu47.op_class::FloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::FloatDiv;8;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::MemRead;3534596;9348416;68921;465772;656407;28096;Class of executed instruction 
system.cpu47.op_class::MemWrite;1414113;3317512;24721;165210;233430;7691;Class of executed instruction 
system.cpu47.op_class::IprAccess;423659;742274;5310;37414;106805;1838;Class of executed instruction 
system.cpu47.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu47.op_class::total;15931503;44207882;328449;2178515;2885144;112224;Class of executed instruction 
system.cpu47.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu47.kern.inst.quiesce;9594;10459;74;568;499;25;number of quiesce instructions executed 
system.cpu47.kern.inst.hwrei;104205;183059;1302;9082;15768;451;number of hwrei instructions executed 
system.cpu47.kern.ipl_count::0;23620;42015;298;2106;2052;101;number of times we switched to this ipl 
system.cpu47.kern.ipl_count::22;5868;10387;72;511;456;25;number of times we switched to this ipl 
system.cpu47.kern.ipl_count::30;87;87;2;67;87;1;number of times we switched to this ipl 
system.cpu47.kern.ipl_count::31;62851;109438;784;5369;5148;274;number of times we switched to this ipl 
system.cpu47.kern.ipl_count::total;92426;161927;1156;8053;7743;401;number of times we switched to this ipl 
system.cpu47.kern.ipl_good::0;23620;42015;298;2106;2052;101;number of times we switched to this ipl from a different ipl 
system.cpu47.kern.ipl_good::22;5868;10387;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu47.kern.ipl_good::30;87;87;2;67;87;1;number of times we switched to this ipl from a different ipl 
system.cpu47.kern.ipl_good::31;23533;41928;296;2039;1966;100;number of times we switched to this ipl from a different ipl 
system.cpu47.kern.ipl_good::total;53108;94417;668;4723;4561;227;number of times we switched to this ipl from a different ipl 
system.cpu47.kern.ipl_ticks::0;5537280090000;9773934230000;67520460000;480512420000;419168670000;23126870000;number of cycles we spent at this ipl 
system.cpu47.kern.ipl_ticks::22;18987920000;32478710000;230030000;1633210000;1487550000;81530000;number of cycles we spent at this ipl 
system.cpu47.kern.ipl_ticks::30;867630000;866100000;20220000;667700000;821070000;10090000;number of cycles we spent at this ipl 
system.cpu47.kern.ipl_ticks::31;889188880000;336275630000;2541790000;16210240000;23836650000;1195440000;number of cycles we spent at this ipl 
system.cpu47.kern.ipl_ticks::total;6446324520000;10143554670000;70312500000;499023570000;445313940000;24413930000;number of cycles we spent at this ipl 
system.cpu47.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu47.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu47.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu47.kern.ipl_used::31;0.374425;0.383121;0.377551;0.379773;0.381896;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu47.kern.ipl_used::total;0.574600;0.583084;0.577855;0.586490;0.589048;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu47.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu47.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu47.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu47.kern.callpal::swpctx;26;30;2;;39;;number of callpals executed 
system.cpu47.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu47.kern.callpal::swpipl;80515;140979;1008;6897;6612;349;number of callpals executed 
system.cpu47.kern.callpal::rdps;11737;21102;144;1029;922;50;number of callpals executed 
system.cpu47.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu47.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu47.kern.callpal::rti;5955;10474;74;578;588;26;number of callpals executed 
system.cpu47.kern.callpal::rdunique;1;;;;16;;number of callpals executed 
system.cpu47.kern.callpal::total;98248;172585;1228;8504;8222;425;number of callpals executed 
system.cpu47.kern.mode_switch::kernel;5983;10504;76;578;627;26;number of protection mode switches 
system.cpu47.kern.mode_switch::user;0;0;0;0;62;0;number of protection mode switches 
system.cpu47.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu47.kern.mode_switch_good::kernel;0;0;0;0;0.098884;0;fraction of useful protection mode switches 
system.cpu47.kern.mode_switch_good::user;nan;nan;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu47.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu47.kern.mode_switch_good::total;0;0;0;0;0.179971;0;fraction of useful protection mode switches 
system.cpu47.kern.mode_ticks::kernel;0;0;0;0;17473359460000;0;number of ticks spent at the given mode 
system.cpu47.kern.mode_ticks::user;0;0;0;0;13571320000;0;number of ticks spent at the given mode 
system.cpu47.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu47.kern.swap_context;27;30;2;0;39;0;number of times the context was actually changed 
system.cpu47.icache.tags.replacements;22848;80621;647;3718;6491;162;number of replacements 
system.cpu47.icache.tags.tagsinuse;382.369405;444.325698;449;449;472.270564;504;Cycle average of tags in use 
system.cpu47.icache.tags.total_refs;7971238;29318431;3095261;823923;12040882;12278969;Total number of references to valid blocks. 
system.cpu47.icache.tags.sampled_refs;22848;80621;647;3718;6491;666;Sample count of references to valid blocks. 
system.cpu47.icache.tags.avg_refs;348.881215;363.657496;4784.020093;221.603819;1855.011863;18436.890390;Average number of references to valid blocks. 
system.cpu47.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu47.icache.tags.occ_blocks::cpu47.inst;382.369405;444.325698;449;449;472.270564;504;Average occupied blocks per requestor 
system.cpu47.icache.tags.occ_percent::cpu47.inst;0.746815;0.867824;0.876953;0.876953;0.922403;0.984375;Average percentage of cache occupancy 
system.cpu47.icache.tags.occ_percent::total;0.746815;0.867824;0.876953;0.876953;0.922403;0.984375;Average percentage of cache occupancy 
system.cpu47.icache.tags.occ_task_id_blocks::1024;439;449;449;449;504;504;Occupied blocks per task id 
system.cpu47.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu47.icache.tags.age_task_id_blocks_1024::3;15;13;58;15;5;5;Occupied blocks per task id 
system.cpu47.icache.tags.age_task_id_blocks_1024::4;422;434;389;432;490;490;Occupied blocks per task id 
system.cpu47.icache.tags.occ_task_id_percent::1024;0.857422;0.876953;0.876953;0.876953;0.984375;0.984375;Percentage of cache occupancy per task id 
system.cpu47.icache.tags.tag_accesses;31886300;88496395;657545;4360748;5776834;224610;Number of tag accesses 
system.cpu47.icache.tags.data_accesses;31886300;88496395;657545;4360748;5776834;224610;Number of data accesses 
system.cpu47.icache.ReadReq_hits::cpu47.inst;15908209;44127251;327802;2174797;2878598;112062;number of ReadReq hits 
system.cpu47.icache.ReadReq_hits::total;15908209;44127251;327802;2174797;2878598;112062;number of ReadReq hits 
system.cpu47.icache.demand_hits::cpu47.inst;15908209;44127251;327802;2174797;2878598;112062;number of demand (read+write) hits 
system.cpu47.icache.demand_hits::total;15908209;44127251;327802;2174797;2878598;112062;number of demand (read+write) hits 
system.cpu47.icache.overall_hits::cpu47.inst;15908209;44127251;327802;2174797;2878598;112062;number of overall hits 
system.cpu47.icache.overall_hits::total;15908209;44127251;327802;2174797;2878598;112062;number of overall hits 
system.cpu47.icache.ReadReq_misses::cpu47.inst;23294;80631;647;3718;6546;162;number of ReadReq misses 
system.cpu47.icache.ReadReq_misses::total;23294;80631;647;3718;6546;162;number of ReadReq misses 
system.cpu47.icache.demand_misses::cpu47.inst;23294;80631;647;3718;6546;162;number of demand (read+write) misses 
system.cpu47.icache.demand_misses::total;23294;80631;647;3718;6546;162;number of demand (read+write) misses 
system.cpu47.icache.overall_misses::cpu47.inst;23294;80631;647;3718;6546;162;number of overall misses 
system.cpu47.icache.overall_misses::total;23294;80631;647;3718;6546;162;number of overall misses 
system.cpu47.icache.ReadReq_miss_latency::cpu47.inst;2378147250;8555922499;66759750;401514750;702481250;16223250;number of ReadReq miss cycles 
system.cpu47.icache.ReadReq_miss_latency::total;2378147250;8555922499;66759750;401514750;702481250;16223250;number of ReadReq miss cycles 
system.cpu47.icache.demand_miss_latency::cpu47.inst;2378147250;8555922499;66759750;401514750;702481250;16223250;number of demand (read+write) miss cycles 
system.cpu47.icache.demand_miss_latency::total;2378147250;8555922499;66759750;401514750;702481250;16223250;number of demand (read+write) miss cycles 
system.cpu47.icache.overall_miss_latency::cpu47.inst;2378147250;8555922499;66759750;401514750;702481250;16223250;number of overall miss cycles 
system.cpu47.icache.overall_miss_latency::total;2378147250;8555922499;66759750;401514750;702481250;16223250;number of overall miss cycles 
system.cpu47.icache.ReadReq_accesses::cpu47.inst;15931503;44207882;328449;2178515;2885144;112224;number of ReadReq accesses(hits+misses) 
system.cpu47.icache.ReadReq_accesses::total;15931503;44207882;328449;2178515;2885144;112224;number of ReadReq accesses(hits+misses) 
system.cpu47.icache.demand_accesses::cpu47.inst;15931503;44207882;328449;2178515;2885144;112224;number of demand (read+write) accesses 
system.cpu47.icache.demand_accesses::total;15931503;44207882;328449;2178515;2885144;112224;number of demand (read+write) accesses 
system.cpu47.icache.overall_accesses::cpu47.inst;15931503;44207882;328449;2178515;2885144;112224;number of overall (read+write) accesses 
system.cpu47.icache.overall_accesses::total;15931503;44207882;328449;2178515;2885144;112224;number of overall (read+write) accesses 
system.cpu47.icache.ReadReq_miss_rate::cpu47.inst;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;miss rate for ReadReq accesses 
system.cpu47.icache.ReadReq_miss_rate::total;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;miss rate for ReadReq accesses 
system.cpu47.icache.demand_miss_rate::cpu47.inst;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;miss rate for demand accesses 
system.cpu47.icache.demand_miss_rate::total;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;miss rate for demand accesses 
system.cpu47.icache.overall_miss_rate::cpu47.inst;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;miss rate for overall accesses 
system.cpu47.icache.overall_miss_rate::total;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;miss rate for overall accesses 
system.cpu47.icache.ReadReq_avg_miss_latency::cpu47.inst;102092.695544;106112.072267;103183.539413;107992.132867;107314.581424;100143.518519;average ReadReq miss latency 
system.cpu47.icache.ReadReq_avg_miss_latency::total;102092.695544;106112.072267;103183.539413;107992.132867;107314.581424;100143.518519;average ReadReq miss latency 
system.cpu47.icache.demand_avg_miss_latency::cpu47.inst;102092.695544;106112.072267;103183.539413;107992.132867;107314.581424;100143.518519;average overall miss latency 
system.cpu47.icache.demand_avg_miss_latency::total;102092.695544;106112.072267;103183.539413;107992.132867;107314.581424;100143.518519;average overall miss latency 
system.cpu47.icache.overall_avg_miss_latency::cpu47.inst;102092.695544;106112.072267;103183.539413;107992.132867;107314.581424;100143.518519;average overall miss latency 
system.cpu47.icache.overall_avg_miss_latency::total;102092.695544;106112.072267;103183.539413;107992.132867;107314.581424;100143.518519;average overall miss latency 
system.cpu47.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu47.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu47.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu47.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu47.icache.ReadReq_mshr_misses::cpu47.inst;23294;80631;647;3718;6546;162;number of ReadReq MSHR misses 
system.cpu47.icache.ReadReq_mshr_misses::total;23294;80631;647;3718;6546;162;number of ReadReq MSHR misses 
system.cpu47.icache.demand_mshr_misses::cpu47.inst;23294;80631;647;3718;6546;162;number of demand (read+write) MSHR misses 
system.cpu47.icache.demand_mshr_misses::total;23294;80631;647;3718;6546;162;number of demand (read+write) MSHR misses 
system.cpu47.icache.overall_mshr_misses::cpu47.inst;23294;80631;647;3718;6546;162;number of overall MSHR misses 
system.cpu47.icache.overall_mshr_misses::total;23294;80631;647;3718;6546;162;number of overall MSHR misses 
system.cpu47.icache.ReadReq_mshr_miss_latency::cpu47.inst;1760709750;6450446501;50077250;304512250;532600750;12021750;number of ReadReq MSHR miss cycles 
system.cpu47.icache.ReadReq_mshr_miss_latency::total;1760709750;6450446501;50077250;304512250;532600750;12021750;number of ReadReq MSHR miss cycles 
system.cpu47.icache.demand_mshr_miss_latency::cpu47.inst;1760709750;6450446501;50077250;304512250;532600750;12021750;number of demand (read+write) MSHR miss cycles 
system.cpu47.icache.demand_mshr_miss_latency::total;1760709750;6450446501;50077250;304512250;532600750;12021750;number of demand (read+write) MSHR miss cycles 
system.cpu47.icache.overall_mshr_miss_latency::cpu47.inst;1760709750;6450446501;50077250;304512250;532600750;12021750;number of overall MSHR miss cycles 
system.cpu47.icache.overall_mshr_miss_latency::total;1760709750;6450446501;50077250;304512250;532600750;12021750;number of overall MSHR miss cycles 
system.cpu47.icache.ReadReq_mshr_miss_rate::cpu47.inst;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;mshr miss rate for ReadReq accesses 
system.cpu47.icache.ReadReq_mshr_miss_rate::total;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;mshr miss rate for ReadReq accesses 
system.cpu47.icache.demand_mshr_miss_rate::cpu47.inst;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;mshr miss rate for demand accesses 
system.cpu47.icache.demand_mshr_miss_rate::total;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;mshr miss rate for demand accesses 
system.cpu47.icache.overall_mshr_miss_rate::cpu47.inst;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;mshr miss rate for overall accesses 
system.cpu47.icache.overall_mshr_miss_rate::total;0.001462;0.001824;0.001970;0.001707;0.002269;0.001444;mshr miss rate for overall accesses 
system.cpu47.icache.ReadReq_avg_mshr_miss_latency::cpu47.inst;75586.406371;79999.584539;77399.149923;81902.165143;81362.778796;74208.333333;average ReadReq mshr miss latency 
system.cpu47.icache.ReadReq_avg_mshr_miss_latency::total;75586.406371;79999.584539;77399.149923;81902.165143;81362.778796;74208.333333;average ReadReq mshr miss latency 
system.cpu47.icache.demand_avg_mshr_miss_latency::cpu47.inst;75586.406371;79999.584539;77399.149923;81902.165143;81362.778796;74208.333333;average overall mshr miss latency 
system.cpu47.icache.demand_avg_mshr_miss_latency::total;75586.406371;79999.584539;77399.149923;81902.165143;81362.778796;74208.333333;average overall mshr miss latency 
system.cpu47.icache.overall_avg_mshr_miss_latency::cpu47.inst;75586.406371;79999.584539;77399.149923;81902.165143;81362.778796;74208.333333;average overall mshr miss latency 
system.cpu47.icache.overall_avg_mshr_miss_latency::total;75586.406371;79999.584539;77399.149923;81902.165143;81362.778796;74208.333333;average overall mshr miss latency 
system.cpu47.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu47.dcache.tags.replacements;116999;444543;3545;22046;32073;942;number of replacements 
system.cpu47.dcache.tags.tagsinuse;441.766187;622.008443;581.738488;571.703069;685.412225;744.596128;Cycle average of tags in use 
system.cpu47.dcache.tags.total_refs;1656884;6924565;21523;192693;9232360;231078;Total number of references to valid blocks. 
system.cpu47.dcache.tags.sampled_refs;116999;444543;3545;22046;32073;1677;Sample count of references to valid blocks. 
system.cpu47.dcache.tags.avg_refs;14.161523;15.576817;6.071368;8.740497;287.854582;137.792487;Average number of references to valid blocks. 
system.cpu47.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu47.dcache.tags.occ_blocks::cpu47.data;441.766187;622.008443;581.738488;571.703069;685.412225;744.596128;Average occupied blocks per requestor 
system.cpu47.dcache.tags.occ_percent::cpu47.data;0.431412;0.607430;0.568104;0.558304;0.669348;0.727145;Average percentage of cache occupancy 
system.cpu47.dcache.tags.occ_percent::total;0.431412;0.607430;0.568104;0.558304;0.669348;0.727145;Average percentage of cache occupancy 
system.cpu47.dcache.tags.occ_task_id_blocks::1024;572;579;582;563;739;735;Occupied blocks per task id 
system.cpu47.dcache.tags.age_task_id_blocks_1024::3;12;14;15;11;7;8;Occupied blocks per task id 
system.cpu47.dcache.tags.age_task_id_blocks_1024::4;560;565;567;552;726;721;Occupied blocks per task id 
system.cpu47.dcache.tags.occ_task_id_percent::1024;0.558594;0.565430;0.568359;0.549805;0.721680;0.717773;Percentage of cache occupancy per task id 
system.cpu47.dcache.tags.tag_accesses;9954255;25683966;190140;1278025;1794395;72299;Number of tag accesses 
system.cpu47.dcache.tags.data_accesses;9954255;25683966;190140;1278025;1794395;72299;Number of data accesses 
system.cpu47.dcache.ReadReq_hits::cpu47.data;3251639;8719116;63480;433261;611065;26290;number of ReadReq hits 
system.cpu47.dcache.ReadReq_hits::total;3251639;8719116;63480;433261;611065;26290;number of ReadReq hits 
system.cpu47.dcache.WriteReq_hits::cpu47.data;1351787;3230977;23977;160622;213596;7371;number of WriteReq hits 
system.cpu47.dcache.WriteReq_hits::total;1351787;3230977;23977;160622;213596;7371;number of WriteReq hits 
system.cpu47.dcache.LoadLockedReq_hits::cpu47.data;39712;34006;399;2075;3552;202;number of LoadLockedReq hits 
system.cpu47.dcache.LoadLockedReq_hits::total;39712;34006;399;2075;3552;202;number of LoadLockedReq hits 
system.cpu47.dcache.StoreCondReq_hits::cpu47.data;13971;21335;176;1222;1326;62;number of StoreCondReq hits 
system.cpu47.dcache.StoreCondReq_hits::total;13971;21335;176;1222;1326;62;number of StoreCondReq hits 
system.cpu47.dcache.demand_hits::cpu47.data;4603426;11950093;87457;593883;824661;33661;number of demand (read+write) hits 
system.cpu47.dcache.demand_hits::total;4603426;11950093;87457;593883;824661;33661;number of demand (read+write) hits 
system.cpu47.dcache.overall_hits::cpu47.data;4603426;11950093;87457;593883;824661;33661;number of overall hits 
system.cpu47.dcache.overall_hits::total;4603426;11950093;87457;593883;824661;33661;number of overall hits 
system.cpu47.dcache.ReadReq_misses::cpu47.data;199514;525986;4480;26387;36053;1402;number of ReadReq misses 
system.cpu47.dcache.ReadReq_misses::total;199514;525986;4480;26387;36053;1402;number of ReadReq misses 
system.cpu47.dcache.WriteReq_misses::cpu47.data;10073;30030;170;1193;8355;58;number of WriteReq misses 
system.cpu47.dcache.WriteReq_misses::total;10073;30030;170;1193;8355;58;number of WriteReq misses 
system.cpu47.dcache.LoadLockedReq_misses::cpu47.data;2231;1833;32;185;522;12;number of LoadLockedReq misses 
system.cpu47.dcache.LoadLockedReq_misses::total;2231;1833;32;185;522;12;number of LoadLockedReq misses 
system.cpu47.dcache.StoreCondReq_misses::cpu47.data;6421;11416;80;636;978;33;number of StoreCondReq misses 
system.cpu47.dcache.StoreCondReq_misses::total;6421;11416;80;636;978;33;number of StoreCondReq misses 
system.cpu47.dcache.demand_misses::cpu47.data;209587;556016;4650;27580;44408;1460;number of demand (read+write) misses 
system.cpu47.dcache.demand_misses::total;209587;556016;4650;27580;44408;1460;number of demand (read+write) misses 
system.cpu47.dcache.overall_misses::cpu47.data;209587;556016;4650;27580;44408;1460;number of overall misses 
system.cpu47.dcache.overall_misses::total;209587;556016;4650;27580;44408;1460;number of overall misses 
system.cpu47.dcache.ReadReq_miss_latency::cpu47.data;16302417864;40609115525;402207681;2279103867;3170628536;125487766;number of ReadReq miss cycles 
system.cpu47.dcache.ReadReq_miss_latency::total;16302417864;40609115525;402207681;2279103867;3170628536;125487766;number of ReadReq miss cycles 
system.cpu47.dcache.WriteReq_miss_latency::cpu47.data;588291014;1767724046;10201869;71371837;866969773;4127713;number of WriteReq miss cycles 
system.cpu47.dcache.WriteReq_miss_latency::total;588291014;1767724046;10201869;71371837;866969773;4127713;number of WriteReq miss cycles 
system.cpu47.dcache.LoadLockedReq_miss_latency::cpu47.data;187345392;200722204;3082249;17003959;38569610;937249;number of LoadLockedReq miss cycles 
system.cpu47.dcache.LoadLockedReq_miss_latency::total;187345392;200722204;3082249;17003959;38569610;937249;number of LoadLockedReq miss cycles 
system.cpu47.dcache.StoreCondReq_miss_latency::cpu47.data;318738004;595765440;4339938;34006557;53475588;1520983;number of StoreCondReq miss cycles 
system.cpu47.dcache.StoreCondReq_miss_latency::total;318738004;595765440;4339938;34006557;53475588;1520983;number of StoreCondReq miss cycles 
system.cpu47.dcache.StoreCondFailReq_miss_latency::cpu47.data;57194000;22224999;72000;1728000;4742000;642000;number of StoreCondFailReq miss cycles 
system.cpu47.dcache.StoreCondFailReq_miss_latency::total;57194000;22224999;72000;1728000;4742000;642000;number of StoreCondFailReq miss cycles 
system.cpu47.dcache.demand_miss_latency::cpu47.data;16890708878;42376839571;412409550;2350475704;4037598309;129615479;number of demand (read+write) miss cycles 
system.cpu47.dcache.demand_miss_latency::total;16890708878;42376839571;412409550;2350475704;4037598309;129615479;number of demand (read+write) miss cycles 
system.cpu47.dcache.overall_miss_latency::cpu47.data;16890708878;42376839571;412409550;2350475704;4037598309;129615479;number of overall miss cycles 
system.cpu47.dcache.overall_miss_latency::total;16890708878;42376839571;412409550;2350475704;4037598309;129615479;number of overall miss cycles 
system.cpu47.dcache.ReadReq_accesses::cpu47.data;3451153;9245102;67960;459648;647118;27692;number of ReadReq accesses(hits+misses) 
system.cpu47.dcache.ReadReq_accesses::total;3451153;9245102;67960;459648;647118;27692;number of ReadReq accesses(hits+misses) 
system.cpu47.dcache.WriteReq_accesses::cpu47.data;1361860;3261007;24147;161815;221951;7429;number of WriteReq accesses(hits+misses) 
system.cpu47.dcache.WriteReq_accesses::total;1361860;3261007;24147;161815;221951;7429;number of WriteReq accesses(hits+misses) 
system.cpu47.dcache.LoadLockedReq_accesses::cpu47.data;41943;35839;431;2260;4074;214;number of LoadLockedReq accesses(hits+misses) 
system.cpu47.dcache.LoadLockedReq_accesses::total;41943;35839;431;2260;4074;214;number of LoadLockedReq accesses(hits+misses) 
system.cpu47.dcache.StoreCondReq_accesses::cpu47.data;20392;32751;256;1858;2304;95;number of StoreCondReq accesses(hits+misses) 
system.cpu47.dcache.StoreCondReq_accesses::total;20392;32751;256;1858;2304;95;number of StoreCondReq accesses(hits+misses) 
system.cpu47.dcache.demand_accesses::cpu47.data;4813013;12506109;92107;621463;869069;35121;number of demand (read+write) accesses 
system.cpu47.dcache.demand_accesses::total;4813013;12506109;92107;621463;869069;35121;number of demand (read+write) accesses 
system.cpu47.dcache.overall_accesses::cpu47.data;4813013;12506109;92107;621463;869069;35121;number of overall (read+write) accesses 
system.cpu47.dcache.overall_accesses::total;4813013;12506109;92107;621463;869069;35121;number of overall (read+write) accesses 
system.cpu47.dcache.ReadReq_miss_rate::cpu47.data;0.057811;0.056893;0.065921;0.057407;0.055713;0.050628;miss rate for ReadReq accesses 
system.cpu47.dcache.ReadReq_miss_rate::total;0.057811;0.056893;0.065921;0.057407;0.055713;0.050628;miss rate for ReadReq accesses 
system.cpu47.dcache.WriteReq_miss_rate::cpu47.data;0.007397;0.009209;0.007040;0.007373;0.037643;0.007807;miss rate for WriteReq accesses 
system.cpu47.dcache.WriteReq_miss_rate::total;0.007397;0.009209;0.007040;0.007373;0.037643;0.007807;miss rate for WriteReq accesses 
system.cpu47.dcache.LoadLockedReq_miss_rate::cpu47.data;0.053191;0.051145;0.074246;0.081858;0.128130;0.056075;miss rate for LoadLockedReq accesses 
system.cpu47.dcache.LoadLockedReq_miss_rate::total;0.053191;0.051145;0.074246;0.081858;0.128130;0.056075;miss rate for LoadLockedReq accesses 
system.cpu47.dcache.StoreCondReq_miss_rate::cpu47.data;0.314878;0.348570;0.312500;0.342304;0.424479;0.347368;miss rate for StoreCondReq accesses 
system.cpu47.dcache.StoreCondReq_miss_rate::total;0.314878;0.348570;0.312500;0.342304;0.424479;0.347368;miss rate for StoreCondReq accesses 
system.cpu47.dcache.demand_miss_rate::cpu47.data;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;miss rate for demand accesses 
system.cpu47.dcache.demand_miss_rate::total;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;miss rate for demand accesses 
system.cpu47.dcache.overall_miss_rate::cpu47.data;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;miss rate for overall accesses 
system.cpu47.dcache.overall_miss_rate::total;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;miss rate for overall accesses 
system.cpu47.dcache.ReadReq_avg_miss_latency::cpu47.data;81710.646190;77205.696587;89778.500223;86372.223709;87943.542451;89506.252496;average ReadReq miss latency 
system.cpu47.dcache.ReadReq_avg_miss_latency::total;81710.646190;77205.696587;89778.500223;86372.223709;87943.542451;89506.252496;average ReadReq miss latency 
system.cpu47.dcache.WriteReq_avg_miss_latency::cpu47.data;58402.761243;58865.269597;60010.994118;59825.512992;103766.579653;71167.465517;average WriteReq miss latency 
system.cpu47.dcache.WriteReq_avg_miss_latency::total;58402.761243;58865.269597;60010.994118;59825.512992;103766.579653;71167.465517;average WriteReq miss latency 
system.cpu47.dcache.LoadLockedReq_avg_miss_latency::cpu47.data;83973.730166;109504.748500;96320.281250;91913.291892;73888.141762;78104.083333;average LoadLockedReq miss latency 
system.cpu47.dcache.LoadLockedReq_avg_miss_latency::total;83973.730166;109504.748500;96320.281250;91913.291892;73888.141762;78104.083333;average LoadLockedReq miss latency 
system.cpu47.dcache.StoreCondReq_avg_miss_latency::cpu47.data;49639.932098;52186.881570;54249.225000;53469.429245;54678.515337;46090.393939;average StoreCondReq miss latency 
system.cpu47.dcache.StoreCondReq_avg_miss_latency::total;49639.932098;52186.881570;54249.225000;53469.429245;54678.515337;46090.393939;average StoreCondReq miss latency 
system.cpu47.dcache.StoreCondFailReq_avg_miss_latency::cpu47.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu47.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu47.dcache.demand_avg_miss_latency::cpu47.data;80590.441573;76215.144116;88690.225806;85223.919652;90920.516776;88777.725342;average overall miss latency 
system.cpu47.dcache.demand_avg_miss_latency::total;80590.441573;76215.144116;88690.225806;85223.919652;90920.516776;88777.725342;average overall miss latency 
system.cpu47.dcache.overall_avg_miss_latency::cpu47.data;80590.441573;76215.144116;88690.225806;85223.919652;90920.516776;88777.725342;average overall miss latency 
system.cpu47.dcache.overall_avg_miss_latency::total;80590.441573;76215.144116;88690.225806;85223.919652;90920.516776;88777.725342;average overall miss latency 
system.cpu47.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu47.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu47.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu47.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu47.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu47.dcache.writebacks::writebacks;2357;8807;68;402;5744;20;number of writebacks 
system.cpu47.dcache.writebacks::total;2357;8807;68;402;5744;20;number of writebacks 
system.cpu47.dcache.ReadReq_mshr_misses::cpu47.data;199514;525986;4480;26387;36053;1402;number of ReadReq MSHR misses 
system.cpu47.dcache.ReadReq_mshr_misses::total;199514;525986;4480;26387;36053;1402;number of ReadReq MSHR misses 
system.cpu47.dcache.WriteReq_mshr_misses::cpu47.data;10073;30030;170;1193;8355;58;number of WriteReq MSHR misses 
system.cpu47.dcache.WriteReq_mshr_misses::total;10073;30030;170;1193;8355;58;number of WriteReq MSHR misses 
system.cpu47.dcache.LoadLockedReq_mshr_misses::cpu47.data;2231;1833;32;185;522;12;number of LoadLockedReq MSHR misses 
system.cpu47.dcache.LoadLockedReq_mshr_misses::total;2231;1833;32;185;522;12;number of LoadLockedReq MSHR misses 
system.cpu47.dcache.StoreCondReq_mshr_misses::cpu47.data;6420;11415;80;636;978;33;number of StoreCondReq MSHR misses 
system.cpu47.dcache.StoreCondReq_mshr_misses::total;6420;11415;80;636;978;33;number of StoreCondReq MSHR misses 
system.cpu47.dcache.demand_mshr_misses::cpu47.data;209587;556016;4650;27580;44408;1460;number of demand (read+write) MSHR misses 
system.cpu47.dcache.demand_mshr_misses::total;209587;556016;4650;27580;44408;1460;number of demand (read+write) MSHR misses 
system.cpu47.dcache.overall_mshr_misses::cpu47.data;209587;556016;4650;27580;44408;1460;number of overall MSHR misses 
system.cpu47.dcache.overall_mshr_misses::total;209587;556016;4650;27580;44408;1460;number of overall MSHR misses 
system.cpu47.dcache.ReadReq_mshr_miss_latency::cpu47.data;11129870136;28166491475;288881319;1634923133;2263468464;89054234;number of ReadReq MSHR miss cycles 
system.cpu47.dcache.ReadReq_mshr_miss_latency::total;11129870136;28166491475;288881319;1634923133;2263468464;89054234;number of ReadReq MSHR miss cycles 
system.cpu47.dcache.WriteReq_mshr_miss_latency::cpu47.data;273745986;862482954;5045131;35343163;642782227;2376287;number of WriteReq MSHR miss cycles 
system.cpu47.dcache.WriteReq_mshr_miss_latency::total;273745986;862482954;5045131;35343163;642782227;2376287;number of WriteReq MSHR miss cycles 
system.cpu47.dcache.LoadLockedReq_mshr_miss_latency::cpu47.data;132477608;151007796;2293751;12430041;26266390;649751;number of LoadLockedReq MSHR miss cycles 
system.cpu47.dcache.LoadLockedReq_mshr_miss_latency::total;132477608;151007796;2293751;12430041;26266390;649751;number of LoadLockedReq MSHR miss cycles 
system.cpu47.dcache.StoreCondReq_mshr_miss_latency::cpu47.data;149761996;238644560;1939062;15838443;28909412;741017;number of StoreCondReq MSHR miss cycles 
system.cpu47.dcache.StoreCondReq_mshr_miss_latency::total;149761996;238644560;1939062;15838443;28909412;741017;number of StoreCondReq MSHR miss cycles 
system.cpu47.dcache.StoreCondFailReq_mshr_miss_latency::cpu47.data;41530000;16120001;50000;1200000;3400000;510000;number of StoreCondFailReq MSHR miss cycles 
system.cpu47.dcache.StoreCondFailReq_mshr_miss_latency::total;41530000;16120001;50000;1200000;3400000;510000;number of StoreCondFailReq MSHR miss cycles 
system.cpu47.dcache.demand_mshr_miss_latency::cpu47.data;11403616122;29028974429;293926450;1670266296;2906250691;91430521;number of demand (read+write) MSHR miss cycles 
system.cpu47.dcache.demand_mshr_miss_latency::total;11403616122;29028974429;293926450;1670266296;2906250691;91430521;number of demand (read+write) MSHR miss cycles 
system.cpu47.dcache.overall_mshr_miss_latency::cpu47.data;11403616122;29028974429;293926450;1670266296;2906250691;91430521;number of overall MSHR miss cycles 
system.cpu47.dcache.overall_mshr_miss_latency::total;11403616122;29028974429;293926450;1670266296;2906250691;91430521;number of overall MSHR miss cycles 
system.cpu47.dcache.ReadReq_mshr_uncacheable_latency::cpu47.data;27483000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu47.dcache.ReadReq_mshr_uncacheable_latency::total;27483000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu47.dcache.WriteReq_mshr_uncacheable_latency::cpu47.data;2492144000;2574224000;25255000;192823000;196030000;11103000;number of WriteReq MSHR uncacheable cycles 
system.cpu47.dcache.WriteReq_mshr_uncacheable_latency::total;2492144000;2574224000;25255000;192823000;196030000;11103000;number of WriteReq MSHR uncacheable cycles 
system.cpu47.dcache.overall_mshr_uncacheable_latency::cpu47.data;2519627000;2574224000;25255000;192823000;196030000;11103000;number of overall MSHR uncacheable cycles 
system.cpu47.dcache.overall_mshr_uncacheable_latency::total;2519627000;2574224000;25255000;192823000;196030000;11103000;number of overall MSHR uncacheable cycles 
system.cpu47.dcache.ReadReq_mshr_miss_rate::cpu47.data;0.057811;0.056893;0.065921;0.057407;0.055713;0.050628;mshr miss rate for ReadReq accesses 
system.cpu47.dcache.ReadReq_mshr_miss_rate::total;0.057811;0.056893;0.065921;0.057407;0.055713;0.050628;mshr miss rate for ReadReq accesses 
system.cpu47.dcache.WriteReq_mshr_miss_rate::cpu47.data;0.007397;0.009209;0.007040;0.007373;0.037643;0.007807;mshr miss rate for WriteReq accesses 
system.cpu47.dcache.WriteReq_mshr_miss_rate::total;0.007397;0.009209;0.007040;0.007373;0.037643;0.007807;mshr miss rate for WriteReq accesses 
system.cpu47.dcache.LoadLockedReq_mshr_miss_rate::cpu47.data;0.053191;0.051145;0.074246;0.081858;0.128130;0.056075;mshr miss rate for LoadLockedReq accesses 
system.cpu47.dcache.LoadLockedReq_mshr_miss_rate::total;0.053191;0.051145;0.074246;0.081858;0.128130;0.056075;mshr miss rate for LoadLockedReq accesses 
system.cpu47.dcache.StoreCondReq_mshr_miss_rate::cpu47.data;0.314829;0.348539;0.312500;0.342304;0.424479;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu47.dcache.StoreCondReq_mshr_miss_rate::total;0.314829;0.348539;0.312500;0.342304;0.424479;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu47.dcache.demand_mshr_miss_rate::cpu47.data;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;mshr miss rate for demand accesses 
system.cpu47.dcache.demand_mshr_miss_rate::total;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;mshr miss rate for demand accesses 
system.cpu47.dcache.overall_mshr_miss_rate::cpu47.data;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;mshr miss rate for overall accesses 
system.cpu47.dcache.overall_mshr_miss_rate::total;0.043546;0.044460;0.050485;0.044379;0.051098;0.041571;mshr miss rate for overall accesses 
system.cpu47.dcache.ReadReq_avg_mshr_miss_latency::cpu47.data;55784.908006;53549.888162;64482.437277;61959.416872;62781.695393;63519.425107;average ReadReq mshr miss latency 
system.cpu47.dcache.ReadReq_avg_mshr_miss_latency::total;55784.908006;53549.888162;64482.437277;61959.416872;62781.695393;63519.425107;average ReadReq mshr miss latency 
system.cpu47.dcache.WriteReq_avg_mshr_miss_latency::cpu47.data;27176.212251;28720.711089;29677.241176;29625.450964;76933.839258;40970.465517;average WriteReq mshr miss latency 
system.cpu47.dcache.WriteReq_avg_mshr_miss_latency::total;27176.212251;28720.711089;29677.241176;29625.450964;76933.839258;40970.465517;average WriteReq mshr miss latency 
system.cpu47.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu47.data;59380.371134;82382.867430;71679.718750;67189.410811;50318.754789;54145.916667;average LoadLockedReq mshr miss latency 
system.cpu47.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59380.371134;82382.867430;71679.718750;67189.410811;50318.754789;54145.916667;average LoadLockedReq mshr miss latency 
system.cpu47.dcache.StoreCondReq_avg_mshr_miss_latency::cpu47.data;23327.413707;20906.225142;24238.275000;24903.212264;29559.725971;22455.060606;average StoreCondReq mshr miss latency 
system.cpu47.dcache.StoreCondReq_avg_mshr_miss_latency::total;23327.413707;20906.225142;24238.275000;24903.212264;29559.725971;22455.060606;average StoreCondReq mshr miss latency 
system.cpu47.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu47.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu47.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu47.dcache.demand_avg_mshr_miss_latency::cpu47.data;54409.940130;52208.883250;63209.989247;60560.779405;65444.304877;62623.644521;average overall mshr miss latency 
system.cpu47.dcache.demand_avg_mshr_miss_latency::total;54409.940130;52208.883250;63209.989247;60560.779405;65444.304877;62623.644521;average overall mshr miss latency 
system.cpu47.dcache.overall_avg_mshr_miss_latency::cpu47.data;54409.940130;52208.883250;63209.989247;60560.779405;65444.304877;62623.644521;average overall mshr miss latency 
system.cpu47.dcache.overall_avg_mshr_miss_latency::total;54409.940130;52208.883250;63209.989247;60560.779405;65444.304877;62623.644521;average overall mshr miss latency 
system.cpu47.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu47.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu47.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu47.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu47.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu47.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu47.dcache.overall_avg_mshr_uncacheable_latency::cpu47.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu47.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu47.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu48.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu48.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu48.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu48.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu48.dtb.read_hits;3494229;21023009;67869;591516;385639;21691;DTB read hits 
system.cpu48.dtb.read_misses;0;622;0;17;0;0;DTB read misses 
system.cpu48.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu48.dtb.read_accesses;0;195033;0;4777;0;0;DTB read accesses 
system.cpu48.dtb.write_hits;1407666;7410034;24608;221903;142855;7651;DTB write hits 
system.cpu48.dtb.write_misses;0;506;0;4;0;0;DTB write misses 
system.cpu48.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu48.dtb.write_accesses;0;68164;0;2510;0;0;DTB write accesses 
system.cpu48.dtb.data_hits;4901895;28433043;92477;813419;528494;29342;DTB hits 
system.cpu48.dtb.data_misses;0;1128;0;21;0;0;DTB misses 
system.cpu48.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu48.dtb.data_accesses;0;263197;0;7287;0;0;DTB accesses 
system.cpu48.itb.fetch_hits;1242549;4355091;15574;167969;102591;5398;ITB hits 
system.cpu48.itb.fetch_misses;0;49;0;10;0;0;ITB misses 
system.cpu48.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu48.itb.fetch_accesses;1242549;4355140;15574;167979;102591;5398;ITB accesses 
system.cpu48.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu48.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu48.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu48.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu48.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu48.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu48.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu48.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu48.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu48.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu48.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu48.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu48.numCycles;644632468;1014355479;7031249;49902351;44531370;2441276;number of cpu cycles simulated 
system.cpu48.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu48.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu48.committedInsts;15924861;98166778;327313;2796359;1835049;99535;Number of instructions committed 
system.cpu48.committedOps;15924861;98166778;327313;2796359;1835049;99535;Number of ops (including micro ops) committed 
system.cpu48.num_int_alu_accesses;15412165;95983917;319401;2724828;1788124;96954;Number of integer alu accesses 
system.cpu48.num_fp_alu_accesses;1746;722594;134;16248;134;0;Number of float alu accesses 
system.cpu48.num_func_calls;610503;3553193;12244;103223;65560;3642;number of times a function call or return occured 
system.cpu48.num_conditional_control_insts;1561910;10923910;31789;287977;200976;10877;number of instructions that are conditional controls 
system.cpu48.num_int_insts;15412165;95983917;319401;2724828;1788124;96954;number of integer instructions 
system.cpu48.num_fp_insts;1746;722594;134;16248;134;0;number of float instructions 
system.cpu48.num_int_register_reads;21095604;134302158;445235;3805316;2490936;133329;number of times the integer registers were read 
system.cpu48.num_int_register_writes;12275333;75897927;258430;2170335;1422082;77236;number of times the integer registers were written 
system.cpu48.num_fp_register_reads;890;515556;66;9297;66;0;number of times the floating registers were read 
system.cpu48.num_fp_register_writes;896;448622;68;9428;68;0;number of times the floating registers were written 
system.cpu48.num_mem_refs;4908060;28513022;92567;815236;529036;29368;number of memory refs 
system.cpu48.num_load_insts;3494363;21061592;67879;592239;385649;21691;Number of load instructions 
system.cpu48.num_store_insts;1413697;7451430;24688;222997;143387;7677;Number of store instructions 
system.cpu48.num_idle_cycles;601132422.188396;746903657.071466;6145044.030386;42297207.022713;39595484.843933;2176089.036957;Number of idle cycles 
system.cpu48.num_busy_cycles;43500045.811604;267451821.928534;886204.969614;7605143.977287;4935885.156067;265186.963043;Number of busy cycles 
system.cpu48.not_idle_fraction;0.067480;0.263667;0.126038;0.152401;0.110841;0.108626;Percentage of non-idle cycles 
system.cpu48.idle_fraction;0.932520;0.736333;0.873962;0.847599;0.889159;0.891374;Percentage of idle cycles 
system.cpu48.Branches;2475451;15843790;49315;433569;295719;16189;Number of branches fetched 
system.cpu48.op_class::No_OpClass;54466;202827;720;8668;4985;244;Class of executed instruction 
system.cpu48.op_class::IntAlu;10435556;67603237;226827;1904069;1255649;67504;Class of executed instruction 
system.cpu48.op_class::IntMult;61942;359917;1355;11239;7066;392;Class of executed instruction 
system.cpu48.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::FloatAdd;88;100601;4;2685;4;0;Class of executed instruction 
system.cpu48.op_class::FloatCmp;0;9805;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::FloatCvt;0;3586;0;1437;0;0;Class of executed instruction 
system.cpu48.op_class::FloatMult;0;24373;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::FloatDiv;8;4619;0;457;0;0;Class of executed instruction 
system.cpu48.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::MemRead;3535715;21256849;68407;598264;389536;21880;Class of executed instruction 
system.cpu48.op_class::MemWrite;1413711;7465038;24690;223099;143391;7677;Class of executed instruction 
system.cpu48.op_class::IprAccess;423375;1137054;5310;46462;34418;1838;Class of executed instruction 
system.cpu48.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu48.op_class::total;15924861;98167906;327313;2796380;1835049;99535;Class of executed instruction 
system.cpu48.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu48.kern.inst.quiesce;9611;11596;74;591;521;26;number of quiesce instructions executed 
system.cpu48.kern.inst.hwrei;104135;255562;1302;10655;8341;452;number of hwrei instructions executed 
system.cpu48.kern.ipl_count::0;23604;65634;298;2696;1912;101;number of times we switched to this ipl 
system.cpu48.kern.ipl_count::22;5864;10401;72;511;456;25;number of times we switched to this ipl 
system.cpu48.kern.ipl_count::30;87;3730;2;133;70;1;number of times we switched to this ipl 
system.cpu48.kern.ipl_count::31;62809;135142;784;5870;4978;274;number of times we switched to this ipl 
system.cpu48.kern.ipl_count::total;92364;214907;1156;9210;7416;401;number of times we switched to this ipl 
system.cpu48.kern.ipl_good::0;23604;65634;298;2696;1912;101;number of times we switched to this ipl from a different ipl 
system.cpu48.kern.ipl_good::22;5864;10401;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu48.kern.ipl_good::30;87;3730;2;133;70;1;number of times we switched to this ipl from a different ipl 
system.cpu48.kern.ipl_good::31;23517;61918;296;2563;1842;100;number of times we switched to this ipl from a different ipl 
system.cpu48.kern.ipl_good::total;53072;141683;668;5903;4280;227;number of times we switched to this ipl from a different ipl 
system.cpu48.kern.ipl_ticks::0;5534209920000;7965857380000;67518960000;448619370000;428120020000;23533960000;number of cycles we spent at this ipl 
system.cpu48.kern.ipl_ticks::22;18189820000;34929550000;225320000;1638730000;1410440000;77200000;number of cycles we spent at this ipl 
system.cpu48.kern.ipl_ticks::30;867190000;25995420000;20190000;1131980000;689500000;10090000;number of cycles we spent at this ipl 
system.cpu48.kern.ipl_ticks::31;893057470000;2116772440000;2548020000;47633430000;15093740000;791510000;number of cycles we spent at this ipl 
system.cpu48.kern.ipl_ticks::total;6446324400000;10143554790000;70312490000;499023510000;445313700000;24412760000;number of cycles we spent at this ipl 
system.cpu48.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu48.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu48.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu48.kern.ipl_used::31;0.374421;0.458170;0.377551;0.436627;0.370028;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu48.kern.ipl_used::total;0.574596;0.659276;0.577855;0.640934;0.577131;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu48.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu48.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu48.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu48.kern.callpal::swpctx;26;7457;2;138;2;;number of callpals executed 
system.cpu48.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu48.kern.callpal::swpipl;80461;180882;1008;7724;6364;349;number of callpals executed 
system.cpu48.kern.callpal::rdps;11729;21370;144;1042;923;51;number of callpals executed 
system.cpu48.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu48.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu48.kern.callpal::rti;5951;19908;74;842;526;26;number of callpals executed 
system.cpu48.kern.callpal::rdunique;1;466;;4;;;number of callpals executed 
system.cpu48.kern.callpal::total;98182;240268;1228;9980;7815;426;number of callpals executed 
system.cpu48.kern.mode_switch::kernel;5979;27365;76;980;528;26;number of protection mode switches 
system.cpu48.kern.mode_switch::user;0;5825;0;199;0;0;number of protection mode switches 
system.cpu48.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu48.kern.mode_switch_good::kernel;0;0.212863;0;0.203061;0;0;fraction of useful protection mode switches 
system.cpu48.kern.mode_switch_good::user;nan;1;nan;1;nan;nan;fraction of useful protection mode switches 
system.cpu48.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu48.kern.mode_switch_good::total;0;0.351009;0;0.337574;0;0;fraction of useful protection mode switches 
system.cpu48.kern.mode_ticks::kernel;0;16460155830000;0;562453940000;0;0;number of ticks spent at the given mode 
system.cpu48.kern.mode_ticks::user;0;29829230000;0;840770000;0;0;number of ticks spent at the given mode 
system.cpu48.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu48.kern.swap_context;27;7457;2;138;2;0;number of times the context was actually changed 
system.cpu48.icache.tags.replacements;22815;545225;699;12332;3009;143;number of replacements 
system.cpu48.icache.tags.tagsinuse;382.690240;504.638760;512;512;512;512;Cycle average of tags in use 
system.cpu48.icache.tags.total_refs;8146363;99082773;582159;4436983;723020;5595004;Total number of references to valid blocks. 
system.cpu48.icache.tags.sampled_refs;22815;545225;699;12332;3009;655;Sample count of references to valid blocks. 
system.cpu48.icache.tags.avg_refs;357.061714;181.728228;832.845494;359.794275;240.285809;8541.990840;Average number of references to valid blocks. 
system.cpu48.icache.tags.warmup_cycle;0;16490101666250;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu48.icache.tags.occ_blocks::cpu48.inst;382.690240;504.638760;512;512;512;512;Average occupied blocks per requestor 
system.cpu48.icache.tags.occ_percent::cpu48.inst;0.747442;0.985623;1;1;1;1;Average percentage of cache occupancy 
system.cpu48.icache.tags.occ_percent::total;0.747442;0.985623;1;1;1;1;Average percentage of cache occupancy 
system.cpu48.icache.tags.occ_task_id_blocks::1024;440;512;512;512;512;512;Occupied blocks per task id 
system.cpu48.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu48.icache.tags.age_task_id_blocks_1024::3;15;12;147;;5;12;Occupied blocks per task id 
system.cpu48.icache.tags.age_task_id_blocks_1024::4;423;498;363;510;498;498;Occupied blocks per task id 
system.cpu48.icache.tags.occ_task_id_percent::1024;0.859375;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu48.icache.tags.tag_accesses;31872984;196881109;655325;5605092;3673107;199213;Number of tag accesses 
system.cpu48.icache.tags.data_accesses;31872984;196881109;655325;5605092;3673107;199213;Number of data accesses 
system.cpu48.icache.ReadReq_hits::cpu48.inst;15901599;97622609;326614;2784048;1832040;99392;number of ReadReq hits 
system.cpu48.icache.ReadReq_hits::total;15901599;97622609;326614;2784048;1832040;99392;number of ReadReq hits 
system.cpu48.icache.demand_hits::cpu48.inst;15901599;97622609;326614;2784048;1832040;99392;number of demand (read+write) hits 
system.cpu48.icache.demand_hits::total;15901599;97622609;326614;2784048;1832040;99392;number of demand (read+write) hits 
system.cpu48.icache.overall_hits::cpu48.inst;15901599;97622609;326614;2784048;1832040;99392;number of overall hits 
system.cpu48.icache.overall_hits::total;15901599;97622609;326614;2784048;1832040;99392;number of overall hits 
system.cpu48.icache.ReadReq_misses::cpu48.inst;23262;545297;699;12332;3009;143;number of ReadReq misses 
system.cpu48.icache.ReadReq_misses::total;23262;545297;699;12332;3009;143;number of ReadReq misses 
system.cpu48.icache.demand_misses::cpu48.inst;23262;545297;699;12332;3009;143;number of demand (read+write) misses 
system.cpu48.icache.demand_misses::total;23262;545297;699;12332;3009;143;number of demand (read+write) misses 
system.cpu48.icache.overall_misses::cpu48.inst;23262;545297;699;12332;3009;143;number of overall misses 
system.cpu48.icache.overall_misses::total;23262;545297;699;12332;3009;143;number of overall misses 
system.cpu48.icache.ReadReq_miss_latency::cpu48.inst;2601553999;54158977244;75227750;1252570750;338444000;15334000;number of ReadReq miss cycles 
system.cpu48.icache.ReadReq_miss_latency::total;2601553999;54158977244;75227750;1252570750;338444000;15334000;number of ReadReq miss cycles 
system.cpu48.icache.demand_miss_latency::cpu48.inst;2601553999;54158977244;75227750;1252570750;338444000;15334000;number of demand (read+write) miss cycles 
system.cpu48.icache.demand_miss_latency::total;2601553999;54158977244;75227750;1252570750;338444000;15334000;number of demand (read+write) miss cycles 
system.cpu48.icache.overall_miss_latency::cpu48.inst;2601553999;54158977244;75227750;1252570750;338444000;15334000;number of overall miss cycles 
system.cpu48.icache.overall_miss_latency::total;2601553999;54158977244;75227750;1252570750;338444000;15334000;number of overall miss cycles 
system.cpu48.icache.ReadReq_accesses::cpu48.inst;15924861;98167906;327313;2796380;1835049;99535;number of ReadReq accesses(hits+misses) 
system.cpu48.icache.ReadReq_accesses::total;15924861;98167906;327313;2796380;1835049;99535;number of ReadReq accesses(hits+misses) 
system.cpu48.icache.demand_accesses::cpu48.inst;15924861;98167906;327313;2796380;1835049;99535;number of demand (read+write) accesses 
system.cpu48.icache.demand_accesses::total;15924861;98167906;327313;2796380;1835049;99535;number of demand (read+write) accesses 
system.cpu48.icache.overall_accesses::cpu48.inst;15924861;98167906;327313;2796380;1835049;99535;number of overall (read+write) accesses 
system.cpu48.icache.overall_accesses::total;15924861;98167906;327313;2796380;1835049;99535;number of overall (read+write) accesses 
system.cpu48.icache.ReadReq_miss_rate::cpu48.inst;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;miss rate for ReadReq accesses 
system.cpu48.icache.ReadReq_miss_rate::total;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;miss rate for ReadReq accesses 
system.cpu48.icache.demand_miss_rate::cpu48.inst;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;miss rate for demand accesses 
system.cpu48.icache.demand_miss_rate::total;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;miss rate for demand accesses 
system.cpu48.icache.overall_miss_rate::cpu48.inst;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;miss rate for overall accesses 
system.cpu48.icache.overall_miss_rate::total;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;miss rate for overall accesses 
system.cpu48.icache.ReadReq_avg_miss_latency::cpu48.inst;111837.073296;99320.145249;107621.959943;101570.771164;112477.234962;107230.769231;average ReadReq miss latency 
system.cpu48.icache.ReadReq_avg_miss_latency::total;111837.073296;99320.145249;107621.959943;101570.771164;112477.234962;107230.769231;average ReadReq miss latency 
system.cpu48.icache.demand_avg_miss_latency::cpu48.inst;111837.073296;99320.145249;107621.959943;101570.771164;112477.234962;107230.769231;average overall miss latency 
system.cpu48.icache.demand_avg_miss_latency::total;111837.073296;99320.145249;107621.959943;101570.771164;112477.234962;107230.769231;average overall miss latency 
system.cpu48.icache.overall_avg_miss_latency::cpu48.inst;111837.073296;99320.145249;107621.959943;101570.771164;112477.234962;107230.769231;average overall miss latency 
system.cpu48.icache.overall_avg_miss_latency::total;111837.073296;99320.145249;107621.959943;101570.771164;112477.234962;107230.769231;average overall miss latency 
system.cpu48.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu48.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu48.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu48.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu48.icache.ReadReq_mshr_misses::cpu48.inst;23262;545297;699;12332;3009;143;number of ReadReq MSHR misses 
system.cpu48.icache.ReadReq_mshr_misses::total;23262;545297;699;12332;3009;143;number of ReadReq MSHR misses 
system.cpu48.icache.demand_mshr_misses::cpu48.inst;23262;545297;699;12332;3009;143;number of demand (read+write) MSHR misses 
system.cpu48.icache.demand_mshr_misses::total;23262;545297;699;12332;3009;143;number of demand (read+write) MSHR misses 
system.cpu48.icache.overall_mshr_misses::cpu48.inst;23262;545297;699;12332;3009;143;number of overall MSHR misses 
system.cpu48.icache.overall_mshr_misses::total;23262;545297;699;12332;3009;143;number of overall MSHR misses 
system.cpu48.icache.ReadReq_mshr_miss_latency::cpu48.inst;1995145001;40087823756;57194250;933753250;259974000;11588000;number of ReadReq MSHR miss cycles 
system.cpu48.icache.ReadReq_mshr_miss_latency::total;1995145001;40087823756;57194250;933753250;259974000;11588000;number of ReadReq MSHR miss cycles 
system.cpu48.icache.demand_mshr_miss_latency::cpu48.inst;1995145001;40087823756;57194250;933753250;259974000;11588000;number of demand (read+write) MSHR miss cycles 
system.cpu48.icache.demand_mshr_miss_latency::total;1995145001;40087823756;57194250;933753250;259974000;11588000;number of demand (read+write) MSHR miss cycles 
system.cpu48.icache.overall_mshr_miss_latency::cpu48.inst;1995145001;40087823756;57194250;933753250;259974000;11588000;number of overall MSHR miss cycles 
system.cpu48.icache.overall_mshr_miss_latency::total;1995145001;40087823756;57194250;933753250;259974000;11588000;number of overall MSHR miss cycles 
system.cpu48.icache.ReadReq_mshr_miss_rate::cpu48.inst;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;mshr miss rate for ReadReq accesses 
system.cpu48.icache.ReadReq_mshr_miss_rate::total;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;mshr miss rate for ReadReq accesses 
system.cpu48.icache.demand_mshr_miss_rate::cpu48.inst;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;mshr miss rate for demand accesses 
system.cpu48.icache.demand_mshr_miss_rate::total;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;mshr miss rate for demand accesses 
system.cpu48.icache.overall_mshr_miss_rate::cpu48.inst;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;mshr miss rate for overall accesses 
system.cpu48.icache.overall_mshr_miss_rate::total;0.001461;0.005555;0.002136;0.004410;0.001640;0.001437;mshr miss rate for overall accesses 
system.cpu48.icache.ReadReq_avg_mshr_miss_latency::cpu48.inst;85768.420643;73515.577302;81822.961373;75717.908693;86398.803589;81034.965035;average ReadReq mshr miss latency 
system.cpu48.icache.ReadReq_avg_mshr_miss_latency::total;85768.420643;73515.577302;81822.961373;75717.908693;86398.803589;81034.965035;average ReadReq mshr miss latency 
system.cpu48.icache.demand_avg_mshr_miss_latency::cpu48.inst;85768.420643;73515.577302;81822.961373;75717.908693;86398.803589;81034.965035;average overall mshr miss latency 
system.cpu48.icache.demand_avg_mshr_miss_latency::total;85768.420643;73515.577302;81822.961373;75717.908693;86398.803589;81034.965035;average overall mshr miss latency 
system.cpu48.icache.overall_avg_mshr_miss_latency::cpu48.inst;85768.420643;73515.577302;81822.961373;75717.908693;86398.803589;81034.965035;average overall mshr miss latency 
system.cpu48.icache.overall_avg_mshr_miss_latency::total;85768.420643;73515.577302;81822.961373;75717.908693;86398.803589;81034.965035;average overall mshr miss latency 
system.cpu48.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu48.dcache.tags.replacements;116856;1046431;3520;27815;15855;956;number of replacements 
system.cpu48.dcache.tags.tagsinuse;433.417616;787.232956;632.044732;617.231082;665.681425;658.441375;Cycle average of tags in use 
system.cpu48.dcache.tags.total_refs;1043610;25085152;150002;1482691;1097414;3621013;Total number of references to valid blocks. 
system.cpu48.dcache.tags.sampled_refs;116856;1046431;3520;27815;15855;1610;Sample count of references to valid blocks. 
system.cpu48.dcache.tags.avg_refs;8.930735;23.972103;42.614205;53.305447;69.215642;2249.076398;Average number of references to valid blocks. 
system.cpu48.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu48.dcache.tags.occ_blocks::cpu48.data;433.417616;787.232956;632.044732;617.231082;665.681425;658.441375;Average occupied blocks per requestor 
system.cpu48.dcache.tags.occ_percent::cpu48.data;0.423259;0.768782;0.617231;0.602765;0.650080;0.643009;Average percentage of cache occupancy 
system.cpu48.dcache.tags.occ_percent::total;0.423259;0.768782;0.617231;0.602765;0.650080;0.643009;Average percentage of cache occupancy 
system.cpu48.dcache.tags.occ_task_id_blocks::1024;602;639;623;603;659;654;Occupied blocks per task id 
system.cpu48.dcache.tags.age_task_id_blocks_1024::3;11;12;42;;4;10;Occupied blocks per task id 
system.cpu48.dcache.tags.age_task_id_blocks_1024::4;591;627;581;603;649;644;Occupied blocks per task id 
system.cpu48.dcache.tags.occ_task_id_percent::1024;0.587891;0.624023;0.608398;0.588867;0.643555;0.638672;Percentage of cache occupancy per task id 
system.cpu48.dcache.tags.tag_accesses;9955446;58301778;189052;1662254;1076689;59851;Number of tag accesses 
system.cpu48.dcache.tags.data_accesses;9955446;58301778;189052;1662254;1076689;59851;Number of data accesses 
system.cpu48.dcache.ReadReq_hits::cpu48.data;3251383;19655074;63096;554350;360340;20070;number of ReadReq hits 
system.cpu48.dcache.ReadReq_hits::total;3251383;19655074;63096;554350;360340;20070;number of ReadReq hits 
system.cpu48.dcache.WriteReq_hits::cpu48.data;1350363;7135280;23969;214876;137655;7371;number of WriteReq hits 
system.cpu48.dcache.WriteReq_hits::total;1350363;7135280;23969;214876;137655;7371;number of WriteReq hits 
system.cpu48.dcache.LoadLockedReq_hits::cpu48.data;39515;83167;358;2912;2873;196;number of LoadLockedReq hits 
system.cpu48.dcache.LoadLockedReq_hits::total;39515;83167;358;2912;2873;196;number of LoadLockedReq hits 
system.cpu48.dcache.StoreCondReq_hits::cpu48.data;13963;55576;173;1771;1127;62;number of StoreCondReq hits 
system.cpu48.dcache.StoreCondReq_hits::total;13963;55576;173;1771;1127;62;number of StoreCondReq hits 
system.cpu48.dcache.demand_hits::cpu48.data;4601746;26790354;87065;769226;497995;27441;number of demand (read+write) hits 
system.cpu48.dcache.demand_hits::total;4601746;26790354;87065;769226;497995;27441;number of demand (read+write) hits 
system.cpu48.dcache.overall_hits::cpu48.data;4601746;26790354;87065;769226;497995;27441;number of overall hits 
system.cpu48.dcache.overall_hits::total;4601746;26790354;87065;769226;497995;27441;number of overall hits 
system.cpu48.dcache.ReadReq_misses::cpu48.data;201106;1285712;4386;34193;22172;1414;number of ReadReq misses 
system.cpu48.dcache.ReadReq_misses::total;201106;1285712;4386;34193;22172;1414;number of ReadReq misses 
system.cpu48.dcache.WriteReq_misses::cpu48.data;10117;161839;177;3016;1585;47;number of WriteReq misses 
system.cpu48.dcache.WriteReq_misses::total;10117;161839;177;3016;1585;47;number of WriteReq misses 
system.cpu48.dcache.LoadLockedReq_misses::cpu48.data;2234;37017;39;767;264;11;number of LoadLockedReq misses 
system.cpu48.dcache.LoadLockedReq_misses::total;2234;37017;39;767;264;11;number of LoadLockedReq misses 
system.cpu48.dcache.StoreCondReq_misses::cpu48.data;6440;58465;91;1404;751;34;number of StoreCondReq misses 
system.cpu48.dcache.StoreCondReq_misses::total;6440;58465;91;1404;751;34;number of StoreCondReq misses 
system.cpu48.dcache.demand_misses::cpu48.data;211223;1447551;4563;37209;23757;1461;number of demand (read+write) misses 
system.cpu48.dcache.demand_misses::total;211223;1447551;4563;37209;23757;1461;number of demand (read+write) misses 
system.cpu48.dcache.overall_misses::cpu48.data;211223;1447551;4563;37209;23757;1461;number of overall misses 
system.cpu48.dcache.overall_misses::total;211223;1447551;4563;37209;23757;1461;number of overall misses 
system.cpu48.dcache.ReadReq_miss_latency::cpu48.data;16491655172;91745635790;391917773;2738085428;1836469631;119331165;number of ReadReq miss cycles 
system.cpu48.dcache.ReadReq_miss_latency::total;16491655172;91745635790;391917773;2738085428;1836469631;119331165;number of ReadReq miss cycles 
system.cpu48.dcache.WriteReq_miss_latency::cpu48.data;603592508;9944772342;10837368;186952057;106655595;2851714;number of WriteReq miss cycles 
system.cpu48.dcache.WriteReq_miss_latency::total;603592508;9944772342;10837368;186952057;106655595;2851714;number of WriteReq miss cycles 
system.cpu48.dcache.LoadLockedReq_miss_latency::cpu48.data;184599602;2363168402;3466497;50713225;20250180;882750;number of LoadLockedReq miss cycles 
system.cpu48.dcache.LoadLockedReq_miss_latency::total;184599602;2363168402;3466497;50713225;20250180;882750;number of LoadLockedReq miss cycles 
system.cpu48.dcache.StoreCondReq_miss_latency::cpu48.data;318522012;3526692932;4596939;82005520;38877576;1520983;number of StoreCondReq miss cycles 
system.cpu48.dcache.StoreCondReq_miss_latency::total;318522012;3526692932;4596939;82005520;38877576;1520983;number of StoreCondReq miss cycles 
system.cpu48.dcache.StoreCondFailReq_miss_latency::cpu48.data;59654997;11174999;500000;1080000;5658999;504000;number of StoreCondFailReq miss cycles 
system.cpu48.dcache.StoreCondFailReq_miss_latency::total;59654997;11174999;500000;1080000;5658999;504000;number of StoreCondFailReq miss cycles 
system.cpu48.dcache.demand_miss_latency::cpu48.data;17095247680;101690408132;402755141;2925037485;1943125226;122182879;number of demand (read+write) miss cycles 
system.cpu48.dcache.demand_miss_latency::total;17095247680;101690408132;402755141;2925037485;1943125226;122182879;number of demand (read+write) miss cycles 
system.cpu48.dcache.overall_miss_latency::cpu48.data;17095247680;101690408132;402755141;2925037485;1943125226;122182879;number of overall miss cycles 
system.cpu48.dcache.overall_miss_latency::total;17095247680;101690408132;402755141;2925037485;1943125226;122182879;number of overall miss cycles 
system.cpu48.dcache.ReadReq_accesses::cpu48.data;3452489;20940786;67482;588543;382512;21484;number of ReadReq accesses(hits+misses) 
system.cpu48.dcache.ReadReq_accesses::total;3452489;20940786;67482;588543;382512;21484;number of ReadReq accesses(hits+misses) 
system.cpu48.dcache.WriteReq_accesses::cpu48.data;1360480;7297119;24146;217892;139240;7418;number of WriteReq accesses(hits+misses) 
system.cpu48.dcache.WriteReq_accesses::total;1360480;7297119;24146;217892;139240;7418;number of WriteReq accesses(hits+misses) 
system.cpu48.dcache.LoadLockedReq_accesses::cpu48.data;41749;120184;397;3679;3137;207;number of LoadLockedReq accesses(hits+misses) 
system.cpu48.dcache.LoadLockedReq_accesses::total;41749;120184;397;3679;3137;207;number of LoadLockedReq accesses(hits+misses) 
system.cpu48.dcache.StoreCondReq_accesses::cpu48.data;20403;114041;264;3175;1878;96;number of StoreCondReq accesses(hits+misses) 
system.cpu48.dcache.StoreCondReq_accesses::total;20403;114041;264;3175;1878;96;number of StoreCondReq accesses(hits+misses) 
system.cpu48.dcache.demand_accesses::cpu48.data;4812969;28237905;91628;806435;521752;28902;number of demand (read+write) accesses 
system.cpu48.dcache.demand_accesses::total;4812969;28237905;91628;806435;521752;28902;number of demand (read+write) accesses 
system.cpu48.dcache.overall_accesses::cpu48.data;4812969;28237905;91628;806435;521752;28902;number of overall (read+write) accesses 
system.cpu48.dcache.overall_accesses::total;4812969;28237905;91628;806435;521752;28902;number of overall (read+write) accesses 
system.cpu48.dcache.ReadReq_miss_rate::cpu48.data;0.058250;0.061398;0.064995;0.058098;0.057964;0.065816;miss rate for ReadReq accesses 
system.cpu48.dcache.ReadReq_miss_rate::total;0.058250;0.061398;0.064995;0.058098;0.057964;0.065816;miss rate for ReadReq accesses 
system.cpu48.dcache.WriteReq_miss_rate::cpu48.data;0.007436;0.022178;0.007330;0.013842;0.011383;0.006336;miss rate for WriteReq accesses 
system.cpu48.dcache.WriteReq_miss_rate::total;0.007436;0.022178;0.007330;0.013842;0.011383;0.006336;miss rate for WriteReq accesses 
system.cpu48.dcache.LoadLockedReq_miss_rate::cpu48.data;0.053510;0.308003;0.098237;0.208481;0.084157;0.053140;miss rate for LoadLockedReq accesses 
system.cpu48.dcache.LoadLockedReq_miss_rate::total;0.053510;0.308003;0.098237;0.208481;0.084157;0.053140;miss rate for LoadLockedReq accesses 
system.cpu48.dcache.StoreCondReq_miss_rate::cpu48.data;0.315640;0.512666;0.344697;0.442205;0.399894;0.354167;miss rate for StoreCondReq accesses 
system.cpu48.dcache.StoreCondReq_miss_rate::total;0.315640;0.512666;0.344697;0.442205;0.399894;0.354167;miss rate for StoreCondReq accesses 
system.cpu48.dcache.demand_miss_rate::cpu48.data;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;miss rate for demand accesses 
system.cpu48.dcache.demand_miss_rate::total;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;miss rate for demand accesses 
system.cpu48.dcache.overall_miss_rate::cpu48.data;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;miss rate for overall accesses 
system.cpu48.dcache.overall_miss_rate::total;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;miss rate for overall accesses 
system.cpu48.dcache.ReadReq_avg_miss_latency::cpu48.data;82004.789375;71357.843584;89356.537392;80077.367531;82828.325410;84392.620226;average ReadReq miss latency 
system.cpu48.dcache.ReadReq_avg_miss_latency::total;82004.789375;71357.843584;89356.537392;80077.367531;82828.325410;84392.620226;average ReadReq miss latency 
system.cpu48.dcache.WriteReq_avg_miss_latency::cpu48.data;59661.214589;61448.552833;61228.067797;61986.756300;67290.596215;60674.765957;average WriteReq miss latency 
system.cpu48.dcache.WriteReq_avg_miss_latency::total;59661.214589;61448.552833;61228.067797;61986.756300;67290.596215;60674.765957;average WriteReq miss latency 
system.cpu48.dcache.LoadLockedReq_avg_miss_latency::cpu48.data;82631.871979;63840.084340;88884.538462;66118.937419;76705.227273;80250;average LoadLockedReq miss latency 
system.cpu48.dcache.LoadLockedReq_avg_miss_latency::total;82631.871979;63840.084340;88884.538462;66118.937419;76705.227273;80250;average LoadLockedReq miss latency 
system.cpu48.dcache.StoreCondReq_avg_miss_latency::cpu48.data;49459.939752;60321.439015;50515.813187;58408.490028;51767.744341;44734.794118;average StoreCondReq miss latency 
system.cpu48.dcache.StoreCondReq_avg_miss_latency::total;49459.939752;60321.439015;50515.813187;58408.490028;51767.744341;44734.794118;average StoreCondReq miss latency 
system.cpu48.dcache.StoreCondFailReq_avg_miss_latency::cpu48.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu48.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu48.dcache.demand_avg_miss_latency::cpu48.data;80934.593676;70249.965723;88265.426474;78611.021124;81791.691964;83629.622861;average overall miss latency 
system.cpu48.dcache.demand_avg_miss_latency::total;80934.593676;70249.965723;88265.426474;78611.021124;81791.691964;83629.622861;average overall miss latency 
system.cpu48.dcache.overall_avg_miss_latency::cpu48.data;80934.593676;70249.965723;88265.426474;78611.021124;81791.691964;83629.622861;average overall miss latency 
system.cpu48.dcache.overall_avg_miss_latency::total;80934.593676;70249.965723;88265.426474;78611.021124;81791.691964;83629.622861;average overall miss latency 
system.cpu48.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu48.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu48.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu48.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu48.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu48.dcache.writebacks::writebacks;2388;59079;76;1195;425;17;number of writebacks 
system.cpu48.dcache.writebacks::total;2388;59079;76;1195;425;17;number of writebacks 
system.cpu48.dcache.ReadReq_mshr_misses::cpu48.data;201106;1285712;4386;34193;22172;1414;number of ReadReq MSHR misses 
system.cpu48.dcache.ReadReq_mshr_misses::total;201106;1285712;4386;34193;22172;1414;number of ReadReq MSHR misses 
system.cpu48.dcache.WriteReq_mshr_misses::cpu48.data;10117;161839;177;3016;1585;47;number of WriteReq MSHR misses 
system.cpu48.dcache.WriteReq_mshr_misses::total;10117;161839;177;3016;1585;47;number of WriteReq MSHR misses 
system.cpu48.dcache.LoadLockedReq_mshr_misses::cpu48.data;2234;37017;39;767;264;11;number of LoadLockedReq MSHR misses 
system.cpu48.dcache.LoadLockedReq_mshr_misses::total;2234;37017;39;767;264;11;number of LoadLockedReq MSHR misses 
system.cpu48.dcache.StoreCondReq_mshr_misses::cpu48.data;6440;58436;88;1403;751;34;number of StoreCondReq MSHR misses 
system.cpu48.dcache.StoreCondReq_mshr_misses::total;6440;58436;88;1403;751;34;number of StoreCondReq MSHR misses 
system.cpu48.dcache.demand_mshr_misses::cpu48.data;211223;1447551;4563;37209;23757;1461;number of demand (read+write) MSHR misses 
system.cpu48.dcache.demand_mshr_misses::total;211223;1447551;4563;37209;23757;1461;number of demand (read+write) MSHR misses 
system.cpu48.dcache.overall_mshr_misses::cpu48.data;211223;1447551;4563;37209;23757;1461;number of overall MSHR misses 
system.cpu48.dcache.overall_mshr_misses::total;211223;1447551;4563;37209;23757;1461;number of overall MSHR misses 
system.cpu48.dcache.ReadReq_mshr_miss_latency::cpu48.data;11210911828;62020445210;281924227;1918988572;1279382369;82721835;number of ReadReq MSHR miss cycles 
system.cpu48.dcache.ReadReq_mshr_miss_latency::total;11210911828;62020445210;281924227;1918988572;1279382369;82721835;number of ReadReq MSHR miss cycles 
system.cpu48.dcache.WriteReq_mshr_miss_latency::cpu48.data;288271492;5688992658;5480632;103934943;61463405;1413286;number of WriteReq MSHR miss cycles 
system.cpu48.dcache.WriteReq_mshr_miss_latency::total;288271492;5688992658;5480632;103934943;61463405;1413286;number of WriteReq MSHR miss cycles 
system.cpu48.dcache.LoadLockedReq_mshr_miss_latency::cpu48.data;127539398;1542210598;2510503;33505775;13824820;634250;number of LoadLockedReq MSHR miss cycles 
system.cpu48.dcache.LoadLockedReq_mshr_miss_latency::total;127539398;1542210598;2510503;33505775;13824820;634250;number of LoadLockedReq MSHR miss cycles 
system.cpu48.dcache.StoreCondReq_mshr_miss_latency::cpu48.data;150528988;2114980068;2127061;46376480;19434424;754017;number of StoreCondReq MSHR miss cycles 
system.cpu48.dcache.StoreCondReq_mshr_miss_latency::total;150528988;2114980068;2127061;46376480;19434424;754017;number of StoreCondReq MSHR miss cycles 
system.cpu48.dcache.StoreCondFailReq_mshr_miss_latency::cpu48.data;43430003;7930001;390000;750000;4240001;350000;number of StoreCondFailReq MSHR miss cycles 
system.cpu48.dcache.StoreCondFailReq_mshr_miss_latency::total;43430003;7930001;390000;750000;4240001;350000;number of StoreCondFailReq MSHR miss cycles 
system.cpu48.dcache.demand_mshr_miss_latency::cpu48.data;11499183320;67709437868;287404859;2022923515;1340845774;84135121;number of demand (read+write) MSHR miss cycles 
system.cpu48.dcache.demand_mshr_miss_latency::total;11499183320;67709437868;287404859;2022923515;1340845774;84135121;number of demand (read+write) MSHR miss cycles 
system.cpu48.dcache.overall_mshr_miss_latency::cpu48.data;11499183320;67709437868;287404859;2022923515;1340845774;84135121;number of overall MSHR miss cycles 
system.cpu48.dcache.overall_mshr_miss_latency::total;11499183320;67709437868;287404859;2022923515;1340845774;84135121;number of overall MSHR miss cycles 
system.cpu48.dcache.ReadReq_mshr_uncacheable_latency::cpu48.data;27641000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu48.dcache.ReadReq_mshr_uncacheable_latency::total;27641000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu48.dcache.WriteReq_mshr_uncacheable_latency::cpu48.data;1535484000;4848015000;18731000;176859000;128228000;6450000;number of WriteReq MSHR uncacheable cycles 
system.cpu48.dcache.WriteReq_mshr_uncacheable_latency::total;1535484000;4848015000;18731000;176859000;128228000;6450000;number of WriteReq MSHR uncacheable cycles 
system.cpu48.dcache.overall_mshr_uncacheable_latency::cpu48.data;1563125000;4848015000;18731000;176859000;128228000;6450000;number of overall MSHR uncacheable cycles 
system.cpu48.dcache.overall_mshr_uncacheable_latency::total;1563125000;4848015000;18731000;176859000;128228000;6450000;number of overall MSHR uncacheable cycles 
system.cpu48.dcache.ReadReq_mshr_miss_rate::cpu48.data;0.058250;0.061398;0.064995;0.058098;0.057964;0.065816;mshr miss rate for ReadReq accesses 
system.cpu48.dcache.ReadReq_mshr_miss_rate::total;0.058250;0.061398;0.064995;0.058098;0.057964;0.065816;mshr miss rate for ReadReq accesses 
system.cpu48.dcache.WriteReq_mshr_miss_rate::cpu48.data;0.007436;0.022178;0.007330;0.013842;0.011383;0.006336;mshr miss rate for WriteReq accesses 
system.cpu48.dcache.WriteReq_mshr_miss_rate::total;0.007436;0.022178;0.007330;0.013842;0.011383;0.006336;mshr miss rate for WriteReq accesses 
system.cpu48.dcache.LoadLockedReq_mshr_miss_rate::cpu48.data;0.053510;0.308003;0.098237;0.208481;0.084157;0.053140;mshr miss rate for LoadLockedReq accesses 
system.cpu48.dcache.LoadLockedReq_mshr_miss_rate::total;0.053510;0.308003;0.098237;0.208481;0.084157;0.053140;mshr miss rate for LoadLockedReq accesses 
system.cpu48.dcache.StoreCondReq_mshr_miss_rate::cpu48.data;0.315640;0.512412;0.333333;0.441890;0.399894;0.354167;mshr miss rate for StoreCondReq accesses 
system.cpu48.dcache.StoreCondReq_mshr_miss_rate::total;0.315640;0.512412;0.333333;0.441890;0.399894;0.354167;mshr miss rate for StoreCondReq accesses 
system.cpu48.dcache.demand_mshr_miss_rate::cpu48.data;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;mshr miss rate for demand accesses 
system.cpu48.dcache.demand_mshr_miss_rate::total;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;mshr miss rate for demand accesses 
system.cpu48.dcache.overall_mshr_miss_rate::cpu48.data;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;mshr miss rate for overall accesses 
system.cpu48.dcache.overall_mshr_miss_rate::total;0.043886;0.051263;0.049799;0.046140;0.045533;0.050550;mshr miss rate for overall accesses 
system.cpu48.dcache.ReadReq_avg_mshr_miss_latency::cpu48.data;55746.282199;48238.209809;64278.209530;56122.263972;57702.614514;58502.004950;average ReadReq mshr miss latency 
system.cpu48.dcache.ReadReq_avg_mshr_miss_latency::total;55746.282199;48238.209809;64278.209530;56122.263972;57702.614514;58502.004950;average ReadReq mshr miss latency 
system.cpu48.dcache.WriteReq_avg_mshr_miss_latency::cpu48.data;28493.772067;35152.173815;30964.022599;34461.187997;38778.173502;30069.914894;average WriteReq mshr miss latency 
system.cpu48.dcache.WriteReq_avg_mshr_miss_latency::total;28493.772067;35152.173815;30964.022599;34461.187997;38778.173502;30069.914894;average WriteReq mshr miss latency 
system.cpu48.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu48.data;57090.151298;41662.225410;64371.871795;43684.191656;52366.742424;57659.090909;average LoadLockedReq mshr miss latency 
system.cpu48.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57090.151298;41662.225410;64371.871795;43684.191656;52366.742424;57659.090909;average LoadLockedReq mshr miss latency 
system.cpu48.dcache.StoreCondReq_avg_mshr_miss_latency::cpu48.data;23374.066460;36193.101307;24171.147727;33055.224519;25878.061252;22176.970588;average StoreCondReq mshr miss latency 
system.cpu48.dcache.StoreCondReq_avg_mshr_miss_latency::total;23374.066460;36193.101307;24171.147727;33055.224519;25878.061252;22176.970588;average StoreCondReq mshr miss latency 
system.cpu48.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu48.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu48.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu48.dcache.demand_avg_mshr_miss_latency::cpu48.data;54440.962016;46775.165689;62985.943239;54366.511194;56440.029212;57587.351814;average overall mshr miss latency 
system.cpu48.dcache.demand_avg_mshr_miss_latency::total;54440.962016;46775.165689;62985.943239;54366.511194;56440.029212;57587.351814;average overall mshr miss latency 
system.cpu48.dcache.overall_avg_mshr_miss_latency::cpu48.data;54440.962016;46775.165689;62985.943239;54366.511194;56440.029212;57587.351814;average overall mshr miss latency 
system.cpu48.dcache.overall_avg_mshr_miss_latency::total;54440.962016;46775.165689;62985.943239;54366.511194;56440.029212;57587.351814;average overall mshr miss latency 
system.cpu48.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu48.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu48.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu48.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu48.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu48.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu48.dcache.overall_avg_mshr_uncacheable_latency::cpu48.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu48.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu48.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu49.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu49.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu49.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu49.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu49.dtb.read_hits;3489679;20264963;68673;602346;628063;8677;DTB read hits 
system.cpu49.dtb.read_misses;0;502;0;18;672;0;DTB read misses 
system.cpu49.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu49.dtb.read_accesses;0;181088;0;4779;165633;0;DTB read accesses 
system.cpu49.dtb.write_hits;1406698;7120707;24670;225836;217145;4394;DTB write hits 
system.cpu49.dtb.write_misses;0;368;0;5;6234;0;DTB write misses 
system.cpu49.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu49.dtb.write_accesses;0;63406;0;2510;51660;0;DTB write accesses 
system.cpu49.dtb.data_hits;4896377;27385670;93343;828182;845208;13071;DTB hits 
system.cpu49.dtb.data_misses;0;870;0;23;6906;0;DTB misses 
system.cpu49.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu49.dtb.data_accesses;0;244494;0;7289;217293;0;DTB accesses 
system.cpu49.itb.fetch_hits;1241751;4217293;15574;168301;673486;5305;ITB hits 
system.cpu49.itb.fetch_misses;0;45;0;10;7;0;ITB misses 
system.cpu49.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu49.itb.fetch_accesses;1241751;4217338;15574;168311;673493;5305;ITB accesses 
system.cpu49.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu49.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu49.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu49.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu49.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu49.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu49.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu49.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu49.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu49.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu49.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu49.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu49.numCycles;644632467;1014355479;7031252;49902350;44531239;2441407;number of cpu cycles simulated 
system.cpu49.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu49.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu49.committedInsts;15909294;94236992;329141;2865853;2616341;36753;Number of instructions committed 
system.cpu49.committedOps;15909294;94236992;329141;2865853;2616341;36753;Number of ops (including micro ops) committed 
system.cpu49.num_int_alu_accesses;15397273;92131802;321167;2793243;2547388;35039;Number of integer alu accesses 
system.cpu49.num_fp_alu_accesses;1746;676964;134;16317;2572;0;Number of float alu accesses 
system.cpu49.num_func_calls;610251;3405579;12244;105621;71283;1498;number of times a function call or return occured 
system.cpu49.num_conditional_control_insts;1557526;10576590;32642;294791;301287;3283;number of instructions that are conditional controls 
system.cpu49.num_int_insts;15397273;92131802;321167;2793243;2547388;35039;number of integer instructions 
system.cpu49.num_fp_insts;1746;676964;134;16317;2572;0;number of float instructions 
system.cpu49.num_int_register_reads;21077006;128768155;447064;3906611;3457111;46699;number of times the integer registers were read 
system.cpu49.num_int_register_writes;12265614;72769721;259343;2226903;1997304;27188;number of times the integer registers were written 
system.cpu49.num_fp_register_reads;890;484111;66;9331;1281;0;number of times the floating registers were read 
system.cpu49.num_fp_register_writes;896;421244;68;9462;1312;0;number of times the floating registers were written 
system.cpu49.num_mem_refs;4902538;27461151;93433;830010;853689;13097;number of memory refs 
system.cpu49.num_load_insts;3489813;20301032;68683;603075;629582;8677;Number of load instructions 
system.cpu49.num_store_insts;1412725;7160119;24750;226935;224107;4420;Number of store instructions 
system.cpu49.num_idle_cycles;601181671.188549;757472204.304253;6138268.622295;42119054.461284;37206163.420443;2340490.235594;Number of idle cycles 
system.cpu49.num_busy_cycles;43450795.811451;256883274.695747;892983.377705;7783295.538716;7325075.579557;100916.764406;Number of busy cycles 
system.cpu49.not_idle_fraction;0.067404;0.253248;0.127002;0.155971;0.164493;0.041335;Percentage of non-idle cycles 
system.cpu49.idle_fraction;0.932596;0.746752;0.872998;0.844029;0.835507;0.958665;Percentage of idle cycles 
system.cpu49.Branches;2470263;15295333;50230;443715;404145;5620;Number of branches fetched 
system.cpu49.op_class::No_OpClass;54419;196998;720;8748;22510;227;Class of executed instruction 
system.cpu49.op_class::IntAlu;10425874;64784366;227789;1958279;1627640;21325;Class of executed instruction 
system.cpu49.op_class::IntMult;61918;344478;1355;11508;7326;125;Class of executed instruction 
system.cpu49.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::FloatAdd;88;95359;4;2687;89;0;Class of executed instruction 
system.cpu49.op_class::FloatCmp;0;9377;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::FloatCvt;0;3450;0;1437;5;0;Class of executed instruction 
system.cpu49.op_class::FloatMult;0;22547;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::FloatDiv;8;4401;0;457;0;0;Class of executed instruction 
system.cpu49.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::MemRead;3531142;20489898;69211;609126;634637;8858;Class of executed instruction 
system.cpu49.op_class::MemWrite;1412738;7173285;24752;227038;224329;4420;Class of executed instruction 
system.cpu49.op_class::IprAccess;423107;1113703;5310;46596;106711;1798;Class of executed instruction 
system.cpu49.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu49.op_class::total;15909294;94237862;329141;2865876;2623247;36753;Class of executed instruction 
system.cpu49.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu49.kern.inst.quiesce;9625;11290;74;595;498;26;number of quiesce instructions executed 
system.cpu49.kern.inst.hwrei;104069;251798;1302;10689;15930;441;number of hwrei instructions executed 
system.cpu49.kern.ipl_count::0;23589;64364;298;2701;2116;100;number of times we switched to this ipl 
system.cpu49.kern.ipl_count::22;5860;10400;72;511;456;25;number of times we switched to this ipl 
system.cpu49.kern.ipl_count::30;87;3442;2;133;87;1;number of times we switched to this ipl 
system.cpu49.kern.ipl_count::31;62770;134084;784;5892;5280;265;number of times we switched to this ipl 
system.cpu49.kern.ipl_count::total;92306;212290;1156;9237;7939;391;number of times we switched to this ipl 
system.cpu49.kern.ipl_good::0;23589;64364;298;2701;2116;100;number of times we switched to this ipl from a different ipl 
system.cpu49.kern.ipl_good::22;5860;10400;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu49.kern.ipl_good::30;87;3442;2;133;87;1;number of times we switched to this ipl from a different ipl 
system.cpu49.kern.ipl_good::31;23502;60937;296;2568;2029;99;number of times we switched to this ipl from a different ipl 
system.cpu49.kern.ipl_good::total;53038;139143;668;5913;4688;225;number of times we switched to this ipl from a different ipl 
system.cpu49.kern.ipl_ticks::0;5530437040000;8083983360000;67518350000;448535260000;416201760000;23607140000;number of cycles we spent at this ipl 
system.cpu49.kern.ipl_ticks::22;18171030000;34800690000;224910000;1640870000;1441140000;77060000;number of cycles we spent at this ipl 
system.cpu49.kern.ipl_ticks::30;868970000;24086450000;20160000;1133340000;821710000;9880000;number of cycles we spent at this ipl 
system.cpu49.kern.ipl_ticks::31;896847350000;2000684290000;2549100000;47714030000;26847780000;719990000;number of cycles we spent at this ipl 
system.cpu49.kern.ipl_ticks::total;6446324390000;10143554790000;70312520000;499023500000;445312390000;24414070000;number of cycles we spent at this ipl 
system.cpu49.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu49.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu49.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu49.kern.ipl_used::31;0.374415;0.454469;0.377551;0.435845;0.384280;0.373585;fraction of swpipl calls that actually changed the ipl 
system.cpu49.kern.ipl_used::total;0.574589;0.655438;0.577855;0.640143;0.590503;0.575448;fraction of swpipl calls that actually changed the ipl 
system.cpu49.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu49.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu49.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu49.kern.callpal::swpctx;26;6989;2;139;39;;number of callpals executed 
system.cpu49.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu49.kern.callpal::swpipl;80411;179115;1008;7751;6806;339;number of callpals executed 
system.cpu49.kern.callpal::rdps;11721;21395;144;1045;915;50;number of callpals executed 
system.cpu49.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu49.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu49.kern.callpal::rti;5947;19347;74;842;590;26;number of callpals executed 
system.cpu49.kern.callpal::rdunique;1;446;;4;16;;number of callpals executed 
system.cpu49.kern.callpal::total;98120;237055;1228;10012;8474;415;number of callpals executed 
system.cpu49.kern.mode_switch::kernel;5975;26336;76;981;629;26;number of protection mode switches 
system.cpu49.kern.mode_switch::user;0;5554;0;198;64;0;number of protection mode switches 
system.cpu49.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu49.kern.mode_switch_good::kernel;0;0.210890;0;0.201835;0.101749;0;fraction of useful protection mode switches 
system.cpu49.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu49.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu49.kern.mode_switch_good::total;0;0.348322;0;0.335878;0.184704;0;fraction of useful protection mode switches 
system.cpu49.kern.mode_ticks::kernel;0;16462886140000;0;562459410000;416693030000;0;number of ticks spent at the given mode 
system.cpu49.kern.mode_ticks::user;0;27919680000;0;841190000;16364490000;0;number of ticks spent at the given mode 
system.cpu49.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu49.kern.swap_context;27;6989;2;139;39;0;number of times the context was actually changed 
system.cpu49.icache.tags.replacements;22809;510999;703;12541;6035;51;number of replacements 
system.cpu49.icache.tags.tagsinuse;382.841665;505.321152;512;512;512;512;Cycle average of tags in use 
system.cpu49.icache.tags.total_refs;8043278;94993874;585114;3061304;2519390;6245556;Total number of references to valid blocks. 
system.cpu49.icache.tags.sampled_refs;22809;510999;703;12541;6035;563;Sample count of references to valid blocks. 
system.cpu49.icache.tags.avg_refs;352.636152;185.898356;832.310100;244.103660;417.463132;11093.349911;Average number of references to valid blocks. 
system.cpu49.icache.tags.warmup_cycle;0;16491009706250;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu49.icache.tags.occ_blocks::cpu49.inst;382.841665;505.321152;512;512;512;512;Average occupied blocks per requestor 
system.cpu49.icache.tags.occ_percent::cpu49.inst;0.747738;0.986955;1;1;1;1;Average percentage of cache occupancy 
system.cpu49.icache.tags.occ_percent::total;0.747738;0.986955;1;1;1;1;Average percentage of cache occupancy 
system.cpu49.icache.tags.occ_task_id_blocks::1024;441;512;512;512;512;512;Occupied blocks per task id 
system.cpu49.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu49.icache.tags.age_task_id_blocks_1024::3;15;13;150;;;;Occupied blocks per task id 
system.cpu49.icache.tags.age_task_id_blocks_1024::4;424;497;360;510;510;510;Occupied blocks per task id 
system.cpu49.icache.tags.occ_task_id_percent::1024;0.861328;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu49.icache.tags.tag_accesses;31841845;188986794;658985;5744293;5252529;73557;Number of tag accesses 
system.cpu49.icache.tags.data_accesses;31841845;188986794;658985;5744293;5252529;73557;Number of data accesses 
system.cpu49.icache.ReadReq_hits::cpu49.inst;15886037;93726792;328438;2853335;2617212;36702;number of ReadReq hits 
system.cpu49.icache.ReadReq_hits::total;15886037;93726792;328438;2853335;2617212;36702;number of ReadReq hits 
system.cpu49.icache.demand_hits::cpu49.inst;15886037;93726792;328438;2853335;2617212;36702;number of demand (read+write) hits 
system.cpu49.icache.demand_hits::total;15886037;93726792;328438;2853335;2617212;36702;number of demand (read+write) hits 
system.cpu49.icache.overall_hits::cpu49.inst;15886037;93726792;328438;2853335;2617212;36702;number of overall hits 
system.cpu49.icache.overall_hits::total;15886037;93726792;328438;2853335;2617212;36702;number of overall hits 
system.cpu49.icache.ReadReq_misses::cpu49.inst;23257;511070;703;12541;6035;51;number of ReadReq misses 
system.cpu49.icache.ReadReq_misses::total;23257;511070;703;12541;6035;51;number of ReadReq misses 
system.cpu49.icache.demand_misses::cpu49.inst;23257;511070;703;12541;6035;51;number of demand (read+write) misses 
system.cpu49.icache.demand_misses::total;23257;511070;703;12541;6035;51;number of demand (read+write) misses 
system.cpu49.icache.overall_misses::cpu49.inst;23257;511070;703;12541;6035;51;number of overall misses 
system.cpu49.icache.overall_misses::total;23257;511070;703;12541;6035;51;number of overall misses 
system.cpu49.icache.ReadReq_miss_latency::cpu49.inst;2598246500;50721195994;75806500;1278419500;660599499;5704750;number of ReadReq miss cycles 
system.cpu49.icache.ReadReq_miss_latency::total;2598246500;50721195994;75806500;1278419500;660599499;5704750;number of ReadReq miss cycles 
system.cpu49.icache.demand_miss_latency::cpu49.inst;2598246500;50721195994;75806500;1278419500;660599499;5704750;number of demand (read+write) miss cycles 
system.cpu49.icache.demand_miss_latency::total;2598246500;50721195994;75806500;1278419500;660599499;5704750;number of demand (read+write) miss cycles 
system.cpu49.icache.overall_miss_latency::cpu49.inst;2598246500;50721195994;75806500;1278419500;660599499;5704750;number of overall miss cycles 
system.cpu49.icache.overall_miss_latency::total;2598246500;50721195994;75806500;1278419500;660599499;5704750;number of overall miss cycles 
system.cpu49.icache.ReadReq_accesses::cpu49.inst;15909294;94237862;329141;2865876;2623247;36753;number of ReadReq accesses(hits+misses) 
system.cpu49.icache.ReadReq_accesses::total;15909294;94237862;329141;2865876;2623247;36753;number of ReadReq accesses(hits+misses) 
system.cpu49.icache.demand_accesses::cpu49.inst;15909294;94237862;329141;2865876;2623247;36753;number of demand (read+write) accesses 
system.cpu49.icache.demand_accesses::total;15909294;94237862;329141;2865876;2623247;36753;number of demand (read+write) accesses 
system.cpu49.icache.overall_accesses::cpu49.inst;15909294;94237862;329141;2865876;2623247;36753;number of overall (read+write) accesses 
system.cpu49.icache.overall_accesses::total;15909294;94237862;329141;2865876;2623247;36753;number of overall (read+write) accesses 
system.cpu49.icache.ReadReq_miss_rate::cpu49.inst;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;miss rate for ReadReq accesses 
system.cpu49.icache.ReadReq_miss_rate::total;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;miss rate for ReadReq accesses 
system.cpu49.icache.demand_miss_rate::cpu49.inst;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;miss rate for demand accesses 
system.cpu49.icache.demand_miss_rate::total;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;miss rate for demand accesses 
system.cpu49.icache.overall_miss_rate::cpu49.inst;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;miss rate for overall accesses 
system.cpu49.icache.overall_miss_rate::total;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;miss rate for overall accesses 
system.cpu49.icache.ReadReq_avg_miss_latency::cpu49.inst;111718.901836;99245.105355;107832.859175;101939.199426;109461.391715;111857.843137;average ReadReq miss latency 
system.cpu49.icache.ReadReq_avg_miss_latency::total;111718.901836;99245.105355;107832.859175;101939.199426;109461.391715;111857.843137;average ReadReq miss latency 
system.cpu49.icache.demand_avg_miss_latency::cpu49.inst;111718.901836;99245.105355;107832.859175;101939.199426;109461.391715;111857.843137;average overall miss latency 
system.cpu49.icache.demand_avg_miss_latency::total;111718.901836;99245.105355;107832.859175;101939.199426;109461.391715;111857.843137;average overall miss latency 
system.cpu49.icache.overall_avg_miss_latency::cpu49.inst;111718.901836;99245.105355;107832.859175;101939.199426;109461.391715;111857.843137;average overall miss latency 
system.cpu49.icache.overall_avg_miss_latency::total;111718.901836;99245.105355;107832.859175;101939.199426;109461.391715;111857.843137;average overall miss latency 
system.cpu49.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu49.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu49.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu49.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu49.icache.ReadReq_mshr_misses::cpu49.inst;23257;511070;703;12541;6035;51;number of ReadReq MSHR misses 
system.cpu49.icache.ReadReq_mshr_misses::total;23257;511070;703;12541;6035;51;number of ReadReq MSHR misses 
system.cpu49.icache.demand_mshr_misses::cpu49.inst;23257;511070;703;12541;6035;51;number of demand (read+write) MSHR misses 
system.cpu49.icache.demand_mshr_misses::total;23257;511070;703;12541;6035;51;number of demand (read+write) MSHR misses 
system.cpu49.icache.overall_mshr_misses::cpu49.inst;23257;511070;703;12541;6035;51;number of overall MSHR misses 
system.cpu49.icache.overall_mshr_misses::total;23257;511070;703;12541;6035;51;number of overall MSHR misses 
system.cpu49.icache.ReadReq_mshr_miss_latency::cpu49.inst;1971801500;37535442006;57597500;953670500;502926501;4284250;number of ReadReq MSHR miss cycles 
system.cpu49.icache.ReadReq_mshr_miss_latency::total;1971801500;37535442006;57597500;953670500;502926501;4284250;number of ReadReq MSHR miss cycles 
system.cpu49.icache.demand_mshr_miss_latency::cpu49.inst;1971801500;37535442006;57597500;953670500;502926501;4284250;number of demand (read+write) MSHR miss cycles 
system.cpu49.icache.demand_mshr_miss_latency::total;1971801500;37535442006;57597500;953670500;502926501;4284250;number of demand (read+write) MSHR miss cycles 
system.cpu49.icache.overall_mshr_miss_latency::cpu49.inst;1971801500;37535442006;57597500;953670500;502926501;4284250;number of overall MSHR miss cycles 
system.cpu49.icache.overall_mshr_miss_latency::total;1971801500;37535442006;57597500;953670500;502926501;4284250;number of overall MSHR miss cycles 
system.cpu49.icache.ReadReq_mshr_miss_rate::cpu49.inst;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;mshr miss rate for ReadReq accesses 
system.cpu49.icache.ReadReq_mshr_miss_rate::total;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;mshr miss rate for ReadReq accesses 
system.cpu49.icache.demand_mshr_miss_rate::cpu49.inst;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;mshr miss rate for demand accesses 
system.cpu49.icache.demand_mshr_miss_rate::total;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;mshr miss rate for demand accesses 
system.cpu49.icache.overall_mshr_miss_rate::cpu49.inst;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;mshr miss rate for overall accesses 
system.cpu49.icache.overall_mshr_miss_rate::total;0.001462;0.005423;0.002136;0.004376;0.002301;0.001388;mshr miss rate for overall accesses 
system.cpu49.icache.ReadReq_avg_mshr_miss_latency::cpu49.inst;84783.140560;73444.815790;81931.009957;76044.214975;83334.962883;84004.901961;average ReadReq mshr miss latency 
system.cpu49.icache.ReadReq_avg_mshr_miss_latency::total;84783.140560;73444.815790;81931.009957;76044.214975;83334.962883;84004.901961;average ReadReq mshr miss latency 
system.cpu49.icache.demand_avg_mshr_miss_latency::cpu49.inst;84783.140560;73444.815790;81931.009957;76044.214975;83334.962883;84004.901961;average overall mshr miss latency 
system.cpu49.icache.demand_avg_mshr_miss_latency::total;84783.140560;73444.815790;81931.009957;76044.214975;83334.962883;84004.901961;average overall mshr miss latency 
system.cpu49.icache.overall_avg_mshr_miss_latency::cpu49.inst;84783.140560;73444.815790;81931.009957;76044.214975;83334.962883;84004.901961;average overall mshr miss latency 
system.cpu49.icache.overall_avg_mshr_miss_latency::total;84783.140560;73444.815790;81931.009957;76044.214975;83334.962883;84004.901961;average overall mshr miss latency 
system.cpu49.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu49.dcache.tags.replacements;116710;1014721;3537;28535;25682;6;number of replacements 
system.cpu49.dcache.tags.tagsinuse;430.725033;758.518104;642.860115;634.802826;746.806291;723.049471;Cycle average of tags in use 
system.cpu49.dcache.tags.total_refs;1361180;22981040;21079;295991;7634095;170155;Total number of references to valid blocks. 
system.cpu49.dcache.tags.sampled_refs;116710;1014721;3537;28535;25682;719;Sample count of references to valid blocks. 
system.cpu49.dcache.tags.avg_refs;11.662925;22.647644;5.959570;10.372910;297.254692;236.655076;Average number of references to valid blocks. 
system.cpu49.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu49.dcache.tags.occ_blocks::cpu49.data;430.725033;758.518104;642.860115;634.802826;746.806291;723.049471;Average occupied blocks per requestor 
system.cpu49.dcache.tags.occ_percent::cpu49.data;0.420630;0.740740;0.627793;0.619925;0.729303;0.706103;Average percentage of cache occupancy 
system.cpu49.dcache.tags.occ_percent::total;0.420630;0.740740;0.627793;0.619925;0.729303;0.706103;Average percentage of cache occupancy 
system.cpu49.dcache.tags.occ_task_id_blocks::1024;586;642;636;615;724;713;Occupied blocks per task id 
system.cpu49.dcache.tags.age_task_id_blocks_1024::3;11;13;35;;4;3;Occupied blocks per task id 
system.cpu49.dcache.tags.age_task_id_blocks_1024::4;575;629;601;615;720;710;Occupied blocks per task id 
system.cpu49.dcache.tags.occ_task_id_percent::1024;0.572266;0.626953;0.621094;0.600586;0.707031;0.696289;Percentage of cache occupancy per task id 
system.cpu49.dcache.tags.tag_accesses;9943949;56150543;190829;1692849;1725356;26219;Number of tag accesses 
system.cpu49.dcache.tags.data_accesses;9943949;56150543;190829;1692849;1725356;26219;Number of data accesses 
system.cpu49.dcache.ReadReq_hits::cpu49.data;3248215;18948391;63665;563975;595522;8258;number of ReadReq hits 
system.cpu49.dcache.ReadReq_hits::total;3248215;18948391;63665;563975;595522;8258;number of ReadReq hits 
system.cpu49.dcache.WriteReq_hits::cpu49.data;1349818;6852423;23964;218631;203332;4164;number of WriteReq hits 
system.cpu49.dcache.WriteReq_hits::total;1349818;6852423;23964;218631;203332;4164;number of WriteReq hits 
system.cpu49.dcache.LoadLockedReq_hits::cpu49.data;39090;80647;418;3016;3521;153;number of LoadLockedReq hits 
system.cpu49.dcache.LoadLockedReq_hits::total;39090;80647;418;3016;3521;153;number of LoadLockedReq hits 
system.cpu49.dcache.StoreCondReq_hits::cpu49.data;14008;54241;171;1810;1379;60;number of StoreCondReq hits 
system.cpu49.dcache.StoreCondReq_hits::total;14008;54241;171;1810;1379;60;number of StoreCondReq hits 
system.cpu49.dcache.demand_hits::cpu49.data;4598033;25800814;87629;782606;798854;12422;number of demand (read+write) hits 
system.cpu49.dcache.demand_hits::total;4598033;25800814;87629;782606;798854;12422;number of demand (read+write) hits 
system.cpu49.dcache.overall_hits::cpu49.data;4598033;25800814;87629;782606;798854;12422;number of overall hits 
system.cpu49.dcache.overall_hits::total;4598033;25800814;87629;782606;798854;12422;number of overall hits 
system.cpu49.dcache.ReadReq_misses::cpu49.data;200161;1236529;4559;35305;29260;257;number of ReadReq misses 
system.cpu49.dcache.ReadReq_misses::total;200161;1236529;4559;35305;29260;257;number of ReadReq misses 
system.cpu49.dcache.WriteReq_misses::cpu49.data;9941;159021;182;3092;9287;42;number of WriteReq misses 
system.cpu49.dcache.WriteReq_misses::total;9941;159021;182;3092;9287;42;number of WriteReq misses 
system.cpu49.dcache.LoadLockedReq_misses::cpu49.data;2220;34963;41;761;607;9;number of LoadLockedReq misses 
system.cpu49.dcache.LoadLockedReq_misses::total;2220;34963;41;761;607;9;number of LoadLockedReq misses 
system.cpu49.dcache.StoreCondReq_misses::cpu49.data;6406;55557;90;1402;1178;29;number of StoreCondReq misses 
system.cpu49.dcache.StoreCondReq_misses::total;6406;55557;90;1402;1178;29;number of StoreCondReq misses 
system.cpu49.dcache.demand_misses::cpu49.data;210102;1395550;4741;38397;38547;299;number of demand (read+write) misses 
system.cpu49.dcache.demand_misses::total;210102;1395550;4741;38397;38547;299;number of demand (read+write) misses 
system.cpu49.dcache.overall_misses::cpu49.data;210102;1395550;4741;38397;38547;299;number of overall misses 
system.cpu49.dcache.overall_misses::total;210102;1395550;4741;38397;38547;299;number of overall misses 
system.cpu49.dcache.ReadReq_miss_latency::cpu49.data;16418879634;88325568974;408401753;2824978494;2676862020;19863796;number of ReadReq miss cycles 
system.cpu49.dcache.ReadReq_miss_latency::total;16418879634;88325568974;408401753;2824978494;2676862020;19863796;number of ReadReq miss cycles 
system.cpu49.dcache.WriteReq_miss_latency::cpu49.data;594339147;9954923556;11163864;188936792;892131943;3412464;number of WriteReq miss cycles 
system.cpu49.dcache.WriteReq_miss_latency::total;594339147;9954923556;11163864;188936792;892131943;3412464;number of WriteReq miss cycles 
system.cpu49.dcache.LoadLockedReq_miss_latency::cpu49.data;180952702;2235855919;3640740;50726231;43020057;630242;number of LoadLockedReq miss cycles 
system.cpu49.dcache.LoadLockedReq_miss_latency::total;180952702;2235855919;3640740;50726231;43020057;630242;number of LoadLockedReq miss cycles 
system.cpu49.dcache.StoreCondReq_miss_latency::cpu49.data;315777075;3348944093;4712937;80322511;65021571;1467984;number of StoreCondReq miss cycles 
system.cpu49.dcache.StoreCondReq_miss_latency::total;315777075;3348944093;4712937;80322511;65021571;1467984;number of StoreCondReq miss cycles 
system.cpu49.dcache.StoreCondFailReq_miss_latency::cpu49.data;61578997;7706999;368000;2714000;7308000;226000;number of StoreCondFailReq miss cycles 
system.cpu49.dcache.StoreCondFailReq_miss_latency::total;61578997;7706999;368000;2714000;7308000;226000;number of StoreCondFailReq miss cycles 
system.cpu49.dcache.demand_miss_latency::cpu49.data;17013218781;98280492530;419565617;3013915286;3568993963;23276260;number of demand (read+write) miss cycles 
system.cpu49.dcache.demand_miss_latency::total;17013218781;98280492530;419565617;3013915286;3568993963;23276260;number of demand (read+write) miss cycles 
system.cpu49.dcache.overall_miss_latency::cpu49.data;17013218781;98280492530;419565617;3013915286;3568993963;23276260;number of overall miss cycles 
system.cpu49.dcache.overall_miss_latency::total;17013218781;98280492530;419565617;3013915286;3568993963;23276260;number of overall miss cycles 
system.cpu49.dcache.ReadReq_accesses::cpu49.data;3448376;20184920;68224;599280;624782;8515;number of ReadReq accesses(hits+misses) 
system.cpu49.dcache.ReadReq_accesses::total;3448376;20184920;68224;599280;624782;8515;number of ReadReq accesses(hits+misses) 
system.cpu49.dcache.WriteReq_accesses::cpu49.data;1359759;7011444;24146;221723;212619;4206;number of WriteReq accesses(hits+misses) 
system.cpu49.dcache.WriteReq_accesses::total;1359759;7011444;24146;221723;212619;4206;number of WriteReq accesses(hits+misses) 
system.cpu49.dcache.LoadLockedReq_accesses::cpu49.data;41310;115610;459;3777;4128;162;number of LoadLockedReq accesses(hits+misses) 
system.cpu49.dcache.LoadLockedReq_accesses::total;41310;115610;459;3777;4128;162;number of LoadLockedReq accesses(hits+misses) 
system.cpu49.dcache.StoreCondReq_accesses::cpu49.data;20414;109798;261;3212;2557;89;number of StoreCondReq accesses(hits+misses) 
system.cpu49.dcache.StoreCondReq_accesses::total;20414;109798;261;3212;2557;89;number of StoreCondReq accesses(hits+misses) 
system.cpu49.dcache.demand_accesses::cpu49.data;4808135;27196364;92370;821003;837401;12721;number of demand (read+write) accesses 
system.cpu49.dcache.demand_accesses::total;4808135;27196364;92370;821003;837401;12721;number of demand (read+write) accesses 
system.cpu49.dcache.overall_accesses::cpu49.data;4808135;27196364;92370;821003;837401;12721;number of overall (read+write) accesses 
system.cpu49.dcache.overall_accesses::total;4808135;27196364;92370;821003;837401;12721;number of overall (read+write) accesses 
system.cpu49.dcache.ReadReq_miss_rate::cpu49.data;0.058045;0.061260;0.066824;0.058912;0.046832;0.030182;miss rate for ReadReq accesses 
system.cpu49.dcache.ReadReq_miss_rate::total;0.058045;0.061260;0.066824;0.058912;0.046832;0.030182;miss rate for ReadReq accesses 
system.cpu49.dcache.WriteReq_miss_rate::cpu49.data;0.007311;0.022680;0.007537;0.013945;0.043679;0.009986;miss rate for WriteReq accesses 
system.cpu49.dcache.WriteReq_miss_rate::total;0.007311;0.022680;0.007537;0.013945;0.043679;0.009986;miss rate for WriteReq accesses 
system.cpu49.dcache.LoadLockedReq_miss_rate::cpu49.data;0.053740;0.302422;0.089325;0.201483;0.147045;0.055556;miss rate for LoadLockedReq accesses 
system.cpu49.dcache.LoadLockedReq_miss_rate::total;0.053740;0.302422;0.089325;0.201483;0.147045;0.055556;miss rate for LoadLockedReq accesses 
system.cpu49.dcache.StoreCondReq_miss_rate::cpu49.data;0.313804;0.505993;0.344828;0.436488;0.460696;0.325843;miss rate for StoreCondReq accesses 
system.cpu49.dcache.StoreCondReq_miss_rate::total;0.313804;0.505993;0.344828;0.436488;0.460696;0.325843;miss rate for StoreCondReq accesses 
system.cpu49.dcache.demand_miss_rate::cpu49.data;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;miss rate for demand accesses 
system.cpu49.dcache.demand_miss_rate::total;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;miss rate for demand accesses 
system.cpu49.dcache.overall_miss_rate::cpu49.data;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;miss rate for overall accesses 
system.cpu49.dcache.overall_miss_rate::total;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;miss rate for overall accesses 
system.cpu49.dcache.ReadReq_avg_miss_latency::cpu49.data;82028.365336;71430.244640;89581.432990;80016.385611;91485.373206;77291.035019;average ReadReq miss latency 
system.cpu49.dcache.ReadReq_avg_miss_latency::total;82028.365336;71430.244640;89581.432990;80016.385611;91485.373206;77291.035019;average ReadReq miss latency 
system.cpu49.dcache.WriteReq_avg_miss_latency::cpu49.data;59786.655970;62601.314015;61339.912088;61105.042691;96062.446754;81249.142857;average WriteReq miss latency 
system.cpu49.dcache.WriteReq_avg_miss_latency::total;59786.655970;62601.314015;61339.912088;61105.042691;96062.446754;81249.142857;average WriteReq miss latency 
system.cpu49.dcache.LoadLockedReq_avg_miss_latency::cpu49.data;81510.226126;63949.201127;88798.536585;66657.333771;70873.240527;70026.888889;average LoadLockedReq miss latency 
system.cpu49.dcache.LoadLockedReq_avg_miss_latency::total;81510.226126;63949.201127;88798.536585;66657.333771;70873.240527;70026.888889;average LoadLockedReq miss latency 
system.cpu49.dcache.StoreCondReq_avg_miss_latency::cpu49.data;49293.954886;60279.426409;52365.966667;57291.377318;55196.579796;50620.137931;average StoreCondReq miss latency 
system.cpu49.dcache.StoreCondReq_avg_miss_latency::total;49293.954886;60279.426409;52365.966667;57291.377318;55196.579796;50620.137931;average StoreCondReq miss latency 
system.cpu49.dcache.StoreCondFailReq_avg_miss_latency::cpu49.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu49.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu49.dcache.demand_avg_miss_latency::cpu49.data;80975.996330;70424.200158;88497.282641;78493.509545;92588.112253;77847.023411;average overall miss latency 
system.cpu49.dcache.demand_avg_miss_latency::total;80975.996330;70424.200158;88497.282641;78493.509545;92588.112253;77847.023411;average overall miss latency 
system.cpu49.dcache.overall_avg_miss_latency::cpu49.data;80975.996330;70424.200158;88497.282641;78493.509545;92588.112253;77847.023411;average overall miss latency 
system.cpu49.dcache.overall_avg_miss_latency::total;80975.996330;70424.200158;88497.282641;78493.509545;92588.112253;77847.023411;average overall miss latency 
system.cpu49.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu49.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu49.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu49.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu49.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu49.dcache.writebacks::writebacks;2280;70813;71;1108;5604;2;number of writebacks 
system.cpu49.dcache.writebacks::total;2280;70813;71;1108;5604;2;number of writebacks 
system.cpu49.dcache.ReadReq_mshr_misses::cpu49.data;200161;1236529;4559;35305;29260;257;number of ReadReq MSHR misses 
system.cpu49.dcache.ReadReq_mshr_misses::total;200161;1236529;4559;35305;29260;257;number of ReadReq MSHR misses 
system.cpu49.dcache.WriteReq_mshr_misses::cpu49.data;9941;159021;182;3092;9287;42;number of WriteReq MSHR misses 
system.cpu49.dcache.WriteReq_mshr_misses::total;9941;159021;182;3092;9287;42;number of WriteReq MSHR misses 
system.cpu49.dcache.LoadLockedReq_mshr_misses::cpu49.data;2220;34963;41;761;607;9;number of LoadLockedReq MSHR misses 
system.cpu49.dcache.LoadLockedReq_mshr_misses::total;2220;34963;41;761;607;9;number of LoadLockedReq MSHR misses 
system.cpu49.dcache.StoreCondReq_mshr_misses::cpu49.data;6406;55536;89;1399;1176;29;number of StoreCondReq MSHR misses 
system.cpu49.dcache.StoreCondReq_mshr_misses::total;6406;55536;89;1399;1176;29;number of StoreCondReq MSHR misses 
system.cpu49.dcache.demand_mshr_misses::cpu49.data;210102;1395550;4741;38397;38547;299;number of demand (read+write) MSHR misses 
system.cpu49.dcache.demand_mshr_misses::total;210102;1395550;4741;38397;38547;299;number of demand (read+write) MSHR misses 
system.cpu49.dcache.overall_mshr_misses::cpu49.data;210102;1395550;4741;38397;38547;299;number of overall MSHR misses 
system.cpu49.dcache.overall_mshr_misses::total;210102;1395550;4741;38397;38547;299;number of overall MSHR misses 
system.cpu49.dcache.ReadReq_mshr_miss_latency::cpu49.data;11203090366;59721358026;292488247;1980729506;1929107980;12333204;number of ReadReq MSHR miss cycles 
system.cpu49.dcache.ReadReq_mshr_miss_latency::total;11203090366;59721358026;292488247;1980729506;1929107980;12333204;number of ReadReq MSHR miss cycles 
system.cpu49.dcache.WriteReq_mshr_miss_latency::cpu49.data;284474853;5769575444;5665136;104246208;648541057;2084536;number of WriteReq MSHR miss cycles 
system.cpu49.dcache.WriteReq_mshr_miss_latency::total;284474853;5769575444;5665136;104246208;648541057;2084536;number of WriteReq MSHR miss cycles 
system.cpu49.dcache.LoadLockedReq_mshr_miss_latency::cpu49.data;123705298;1460215081;2612260;33561769;28843943;403758;number of LoadLockedReq MSHR miss cycles 
system.cpu49.dcache.LoadLockedReq_mshr_miss_latency::total;123705298;1460215081;2612260;33561769;28843943;403758;number of LoadLockedReq MSHR miss cycles 
system.cpu49.dcache.StoreCondReq_mshr_miss_latency::cpu49.data;150759925;2002023907;2173063;45116489;36378429;732016;number of StoreCondReq MSHR miss cycles 
system.cpu49.dcache.StoreCondReq_mshr_miss_latency::total;150759925;2002023907;2173063;45116489;36378429;732016;number of StoreCondReq MSHR miss cycles 
system.cpu49.dcache.StoreCondFailReq_mshr_miss_latency::cpu49.data;44870003;5430001;280000;1900000;5680000;160000;number of StoreCondFailReq MSHR miss cycles 
system.cpu49.dcache.StoreCondFailReq_mshr_miss_latency::total;44870003;5430001;280000;1900000;5680000;160000;number of StoreCondFailReq MSHR miss cycles 
system.cpu49.dcache.demand_mshr_miss_latency::cpu49.data;11487565219;65490933470;298153383;2084975714;2577649037;14417740;number of demand (read+write) MSHR miss cycles 
system.cpu49.dcache.demand_mshr_miss_latency::total;11487565219;65490933470;298153383;2084975714;2577649037;14417740;number of demand (read+write) MSHR miss cycles 
system.cpu49.dcache.overall_mshr_miss_latency::cpu49.data;11487565219;65490933470;298153383;2084975714;2577649037;14417740;number of overall MSHR miss cycles 
system.cpu49.dcache.overall_mshr_miss_latency::total;11487565219;65490933470;298153383;2084975714;2577649037;14417740;number of overall MSHR miss cycles 
system.cpu49.dcache.ReadReq_mshr_uncacheable_latency::cpu49.data;28020000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu49.dcache.ReadReq_mshr_uncacheable_latency::total;28020000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu49.dcache.WriteReq_mshr_uncacheable_latency::cpu49.data;1520183000;4824982000;18467000;176165000;153131000;6400000;number of WriteReq MSHR uncacheable cycles 
system.cpu49.dcache.WriteReq_mshr_uncacheable_latency::total;1520183000;4824982000;18467000;176165000;153131000;6400000;number of WriteReq MSHR uncacheable cycles 
system.cpu49.dcache.overall_mshr_uncacheable_latency::cpu49.data;1548203000;4824982000;18467000;176165000;153131000;6400000;number of overall MSHR uncacheable cycles 
system.cpu49.dcache.overall_mshr_uncacheable_latency::total;1548203000;4824982000;18467000;176165000;153131000;6400000;number of overall MSHR uncacheable cycles 
system.cpu49.dcache.ReadReq_mshr_miss_rate::cpu49.data;0.058045;0.061260;0.066824;0.058912;0.046832;0.030182;mshr miss rate for ReadReq accesses 
system.cpu49.dcache.ReadReq_mshr_miss_rate::total;0.058045;0.061260;0.066824;0.058912;0.046832;0.030182;mshr miss rate for ReadReq accesses 
system.cpu49.dcache.WriteReq_mshr_miss_rate::cpu49.data;0.007311;0.022680;0.007537;0.013945;0.043679;0.009986;mshr miss rate for WriteReq accesses 
system.cpu49.dcache.WriteReq_mshr_miss_rate::total;0.007311;0.022680;0.007537;0.013945;0.043679;0.009986;mshr miss rate for WriteReq accesses 
system.cpu49.dcache.LoadLockedReq_mshr_miss_rate::cpu49.data;0.053740;0.302422;0.089325;0.201483;0.147045;0.055556;mshr miss rate for LoadLockedReq accesses 
system.cpu49.dcache.LoadLockedReq_mshr_miss_rate::total;0.053740;0.302422;0.089325;0.201483;0.147045;0.055556;mshr miss rate for LoadLockedReq accesses 
system.cpu49.dcache.StoreCondReq_mshr_miss_rate::cpu49.data;0.313804;0.505802;0.340996;0.435554;0.459914;0.325843;mshr miss rate for StoreCondReq accesses 
system.cpu49.dcache.StoreCondReq_mshr_miss_rate::total;0.313804;0.505802;0.340996;0.435554;0.459914;0.325843;mshr miss rate for StoreCondReq accesses 
system.cpu49.dcache.demand_mshr_miss_rate::cpu49.data;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;mshr miss rate for demand accesses 
system.cpu49.dcache.demand_mshr_miss_rate::total;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;mshr miss rate for demand accesses 
system.cpu49.dcache.overall_mshr_miss_rate::cpu49.data;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;mshr miss rate for overall accesses 
system.cpu49.dcache.overall_mshr_miss_rate::total;0.043697;0.051314;0.051326;0.046768;0.046032;0.023504;mshr miss rate for overall accesses 
system.cpu49.dcache.ReadReq_avg_mshr_miss_latency::cpu49.data;55970.395661;48297.579779;64156.228778;56103.370797;65929.869446;47989.120623;average ReadReq mshr miss latency 
system.cpu49.dcache.ReadReq_avg_mshr_miss_latency::total;55970.395661;48297.579779;64156.228778;56103.370797;65929.869446;47989.120623;average ReadReq mshr miss latency 
system.cpu49.dcache.WriteReq_avg_mshr_miss_latency::cpu49.data;28616.321597;36281.846071;31127.120879;33714.815006;69833.213847;49631.809524;average WriteReq mshr miss latency 
system.cpu49.dcache.WriteReq_avg_mshr_miss_latency::total;28616.321597;36281.846071;31127.120879;33714.815006;69833.213847;49631.809524;average WriteReq mshr miss latency 
system.cpu49.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu49.data;55723.107207;41764.582015;63713.658537;44102.193167;47518.851730;44862;average LoadLockedReq mshr miss latency 
system.cpu49.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55723.107207;41764.582015;63713.658537;44102.193167;47518.851730;44862;average LoadLockedReq mshr miss latency 
system.cpu49.dcache.StoreCondReq_avg_mshr_miss_latency::cpu49.data;23534.174992;36049.119616;24416.438202;32249.098642;30934.038265;25241.931034;average StoreCondReq mshr miss latency 
system.cpu49.dcache.StoreCondReq_avg_mshr_miss_latency::total;23534.174992;36049.119616;24416.438202;32249.098642;30934.038265;25241.931034;average StoreCondReq mshr miss latency 
system.cpu49.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu49.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu49.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu49.dcache.demand_avg_mshr_miss_latency::cpu49.data;54676.134539;46928.403475;62888.290023;54300.484777;66870.289179;48219.866221;average overall mshr miss latency 
system.cpu49.dcache.demand_avg_mshr_miss_latency::total;54676.134539;46928.403475;62888.290023;54300.484777;66870.289179;48219.866221;average overall mshr miss latency 
system.cpu49.dcache.overall_avg_mshr_miss_latency::cpu49.data;54676.134539;46928.403475;62888.290023;54300.484777;66870.289179;48219.866221;average overall mshr miss latency 
system.cpu49.dcache.overall_avg_mshr_miss_latency::total;54676.134539;46928.403475;62888.290023;54300.484777;66870.289179;48219.866221;average overall mshr miss latency 
system.cpu49.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu49.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu49.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu49.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu49.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu49.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu49.dcache.overall_avg_mshr_uncacheable_latency::cpu49.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu49.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu49.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu50.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu50.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu50.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu50.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu50.dtb.read_hits;3499608;14006046;50766;602338;610437;25574;DTB read hits 
system.cpu50.dtb.read_misses;0;357;0;13;664;0;DTB read misses 
system.cpu50.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu50.dtb.read_accesses;0;106151;0;2594;127632;0;DTB read accesses 
system.cpu50.dtb.write_hits;1406476;5231660;19869;216363;208336;7688;DTB write hits 
system.cpu50.dtb.write_misses;0;288;0;4;6269;0;DTB write misses 
system.cpu50.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu50.dtb.write_accesses;0;36975;0;1413;41379;0;DTB write accesses 
system.cpu50.dtb.data_hits;4906084;19237706;70635;818701;818773;33262;DTB hits 
system.cpu50.dtb.data_misses;0;645;0;17;6933;0;DTB misses 
system.cpu50.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu50.dtb.data_accesses;0;143126;0;4007;169011;0;DTB accesses 
system.cpu50.itb.fetch_hits;1240935;3311986;15466;143442;559939;5395;ITB hits 
system.cpu50.itb.fetch_misses;0;43;0;10;7;0;ITB misses 
system.cpu50.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu50.itb.fetch_accesses;1240935;3312029;15466;143452;559946;5395;ITB accesses 
system.cpu50.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu50.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu50.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu50.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu50.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu50.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu50.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu50.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu50.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu50.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu50.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu50.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu50.numCycles;644632466;1014355480;7031249;49902351;44531399;2441393;number of cpu cycles simulated 
system.cpu50.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu50.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu50.committedInsts;15924993;67316807;238762;2892903;2672405;107649;Number of instructions committed 
system.cpu50.committedOps;15924993;67316807;238762;2892903;2672405;107649;Number of ops (including micro ops) committed 
system.cpu50.num_int_alu_accesses;15411664;65739497;232040;2824471;2602762;105047;Number of integer alu accesses 
system.cpu50.num_fp_alu_accesses;1746;402659;134;9155;2166;0;Number of float alu accesses 
system.cpu50.num_func_calls;609527;2499615;9082;106435;77045;3650;number of times a function call or return occured 
system.cpu50.num_conditional_control_insts;1571066;6726075;22812;294397;301443;14824;number of instructions that are conditional controls 
system.cpu50.num_int_insts;15411664;65739497;232040;2824471;2602762;105047;number of integer instructions 
system.cpu50.num_fp_insts;1746;402659;134;9155;2166;0;number of float instructions 
system.cpu50.num_int_register_reads;21086266;92341844;321154;3949312;3562124;141608;number of times the integer registers were read 
system.cpu50.num_int_register_writes;12268085;52624428;186379;2268976;2058461;81366;number of times the integer registers were written 
system.cpu50.num_fp_register_reads;890;285138;66;5260;1075;0;number of times the floating registers were read 
system.cpu50.num_fp_register_writes;896;249171;68;5330;1104;0;number of times the floating registers were written 
system.cpu50.num_mem_refs;4912241;19286049;70725;819976;827167;33288;number of memory refs 
system.cpu50.num_load_insts;3499742;14027747;50776;602746;611917;25574;Number of load instructions 
system.cpu50.num_store_insts;1412499;5258302;19949;217230;215250;7714;Number of store instructions 
system.cpu50.num_idle_cycles;601115058.914021;831853578.276281;6378799.684421;42098432.761937;37131443.572208;2151159.102030;Number of idle cycles 
system.cpu50.num_busy_cycles;43517407.085979;182501901.723719;652449.315579;7803918.238063;7399955.427792;290233.897970;Number of busy cycles 
system.cpu50.not_idle_fraction;0.067507;0.179919;0.092793;0.156384;0.166174;0.118880;Percentage of non-idle cycles 
system.cpu50.idle_fraction;0.932493;0.820081;0.907207;0.843616;0.833826;0.881120;Percentage of idle cycles 
system.cpu50.Branches;2484484;10218847;36025;444481;412588;20167;Number of branches fetched 
system.cpu50.op_class::No_OpClass;54395;151359;699;7284;21824;243;Class of executed instruction 
system.cpu50.op_class::IntAlu;10432270;46472398;160589;2003437;1711692;71698;Class of executed instruction 
system.cpu50.op_class::IntMult;61839;261319;959;11884;8324;392;Class of executed instruction 
system.cpu50.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::FloatAdd;88;55166;4;1553;73;0;Class of executed instruction 
system.cpu50.op_class::FloatCmp;0;5293;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::FloatCvt;0;1936;0;837;5;0;Class of executed instruction 
system.cpu50.op_class::FloatMult;0;13235;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::FloatDiv;8;2510;0;268;0;0;Class of executed instruction 
system.cpu50.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::MemRead;3541049;14154519;51298;607827;616347;25764;Class of executed instruction 
system.cpu50.op_class::MemWrite;1412513;5262026;19951;217286;215279;7714;Class of executed instruction 
system.cpu50.op_class::IprAccess;422831;937691;5262;42544;105794;1838;Class of executed instruction 
system.cpu50.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu50.op_class::total;15924993;67317452;238762;2892920;2679338;107649;Class of executed instruction 
system.cpu50.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu50.kern.inst.quiesce;9641;11176;74;574;502;25;number of quiesce instructions executed 
system.cpu50.kern.inst.hwrei;104001;216081;1290;9984;15636;451;number of hwrei instructions executed 
system.cpu50.kern.ipl_count::0;23574;53766;298;2417;2032;101;number of times we switched to this ipl 
system.cpu50.kern.ipl_count::22;5856;10394;72;511;456;25;number of times we switched to this ipl 
system.cpu50.kern.ipl_count::30;87;2163;2;103;84;1;number of times we switched to this ipl 
system.cpu50.kern.ipl_count::31;62729;118905;772;5683;5113;274;number of times we switched to this ipl 
system.cpu50.kern.ipl_count::total;92246;185228;1144;8714;7685;401;number of times we switched to this ipl 
system.cpu50.kern.ipl_good::0;23574;53766;298;2417;2032;101;number of times we switched to this ipl from a different ipl 
system.cpu50.kern.ipl_good::22;5856;10394;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu50.kern.ipl_good::30;87;2163;2;103;84;1;number of times we switched to this ipl from a different ipl 
system.cpu50.kern.ipl_good::31;23487;51610;296;2314;1950;100;number of times we switched to this ipl from a different ipl 
system.cpu50.kern.ipl_good::total;53004;117933;668;5345;4522;227;number of times we switched to this ipl from a different ipl 
system.cpu50.kern.ipl_ticks::0;5526802560000;8825817710000;67536250000;463195400000;420091330000;23298330000;number of cycles we spent at this ipl 
system.cpu50.kern.ipl_ticks::22;18118220000;33869060000;224750000;1614060000;1432970000;78470000;number of cycles we spent at this ipl 
system.cpu50.kern.ipl_ticks::30;867160000;15215230000;20360000;932170000;800570000;10320000;number of cycles we spent at this ipl 
system.cpu50.kern.ipl_ticks::31;900536440000;1268652800000;2531130000;33281880000;22989120000;1026810000;number of cycles we spent at this ipl 
system.cpu50.kern.ipl_ticks::total;6446324380000;10143554800000;70312490000;499023510000;445313990000;24413930000;number of cycles we spent at this ipl 
system.cpu50.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu50.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu50.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu50.kern.ipl_used::31;0.374420;0.434044;0.383420;0.407179;0.381381;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu50.kern.ipl_used::total;0.574594;0.636691;0.583916;0.613381;0.588419;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu50.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu50.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu50.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu50.kern.callpal::swpctx;26;4194;2;77;33;;number of callpals executed 
system.cpu50.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu50.kern.callpal::swpipl;80359;156955;996;7380;6567;349;number of callpals executed 
system.cpu50.kern.callpal::rdps;11713;21335;144;1040;922;50;number of callpals executed 
system.cpu50.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu50.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu50.kern.callpal::rti;5943;15723;74;720;578;26;number of callpals executed 
system.cpu50.kern.callpal::rdunique;1;252;;2;15;;number of callpals executed 
system.cpu50.kern.callpal::total;98056;202843;1216;9343;8156;425;number of callpals executed 
system.cpu50.kern.mode_switch::kernel;5971;19917;76;797;611;26;number of protection mode switches 
system.cpu50.kern.mode_switch::user;0;3198;0;107;57;0;number of protection mode switches 
system.cpu50.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu50.kern.mode_switch_good::kernel;0;0.160566;0;0.134253;0.093290;0;fraction of useful protection mode switches 
system.cpu50.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu50.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu50.kern.mode_switch_good::total;0;0.276703;0;0.236726;0.170659;0;fraction of useful protection mode switches 
system.cpu50.kern.mode_ticks::kernel;0;16474398580000;0;560582640000;420636000000;0;number of ticks spent at the given mode 
system.cpu50.kern.mode_ticks::user;0;16674070000;0;477190000;13165080000;0;number of ticks spent at the given mode 
system.cpu50.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu50.kern.swap_context;27;4194;2;77;33;0;number of times the context was actually changed 
system.cpu50.icache.tags.replacements;22804;350699;589;9545;5841;160;number of replacements 
system.cpu50.icache.tags.tagsinuse;381.816694;500.646125;509;509;509;509;Cycle average of tags in use 
system.cpu50.icache.tags.total_refs;8086320;63411157;322869;3578128;7068054;6304417;Total number of references to valid blocks. 
system.cpu50.icache.tags.sampled_refs;22804;350699;589;9545;5841;669;Sample count of references to valid blocks. 
system.cpu50.icache.tags.avg_refs;354.600947;180.813624;548.164686;374.869356;1210.076014;9423.642750;Average number of references to valid blocks. 
system.cpu50.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu50.icache.tags.occ_blocks::cpu50.inst;381.816694;500.646125;509;509;509;509;Average occupied blocks per requestor 
system.cpu50.icache.tags.occ_percent::cpu50.inst;0.745736;0.977824;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu50.icache.tags.occ_percent::total;0.745736;0.977824;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu50.icache.tags.occ_task_id_blocks::1024;439;509;509;509;509;509;Occupied blocks per task id 
system.cpu50.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu50.icache.tags.age_task_id_blocks_1024::3;15;;147;15;5;5;Occupied blocks per task id 
system.cpu50.icache.tags.age_task_id_blocks_1024::4;422;507;360;492;495;495;Occupied blocks per task id 
system.cpu50.icache.tags.occ_task_id_percent::1024;0.857422;0.994141;0.994141;0.994141;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu50.icache.tags.tag_accesses;31873236;134985673;478113;5795385;5364517;215458;Number of tag accesses 
system.cpu50.icache.tags.data_accesses;31873236;134985673;478113;5795385;5364517;215458;Number of data accesses 
system.cpu50.icache.ReadReq_hits::cpu50.inst;15901743;66966683;238173;2883375;2673497;107489;number of ReadReq hits 
system.cpu50.icache.ReadReq_hits::total;15901743;66966683;238173;2883375;2673497;107489;number of ReadReq hits 
system.cpu50.icache.demand_hits::cpu50.inst;15901743;66966683;238173;2883375;2673497;107489;number of demand (read+write) hits 
system.cpu50.icache.demand_hits::total;15901743;66966683;238173;2883375;2673497;107489;number of demand (read+write) hits 
system.cpu50.icache.overall_hits::cpu50.inst;15901743;66966683;238173;2883375;2673497;107489;number of overall hits 
system.cpu50.icache.overall_hits::total;15901743;66966683;238173;2883375;2673497;107489;number of overall hits 
system.cpu50.icache.ReadReq_misses::cpu50.inst;23250;350769;589;9545;5841;160;number of ReadReq misses 
system.cpu50.icache.ReadReq_misses::total;23250;350769;589;9545;5841;160;number of ReadReq misses 
system.cpu50.icache.demand_misses::cpu50.inst;23250;350769;589;9545;5841;160;number of demand (read+write) misses 
system.cpu50.icache.demand_misses::total;23250;350769;589;9545;5841;160;number of demand (read+write) misses 
system.cpu50.icache.overall_misses::cpu50.inst;23250;350769;589;9545;5841;160;number of overall misses 
system.cpu50.icache.overall_misses::total;23250;350769;589;9545;5841;160;number of overall misses 
system.cpu50.icache.ReadReq_miss_latency::cpu50.inst;2560961250;35045445995;64377000;985357500;640008499;17774000;number of ReadReq miss cycles 
system.cpu50.icache.ReadReq_miss_latency::total;2560961250;35045445995;64377000;985357500;640008499;17774000;number of ReadReq miss cycles 
system.cpu50.icache.demand_miss_latency::cpu50.inst;2560961250;35045445995;64377000;985357500;640008499;17774000;number of demand (read+write) miss cycles 
system.cpu50.icache.demand_miss_latency::total;2560961250;35045445995;64377000;985357500;640008499;17774000;number of demand (read+write) miss cycles 
system.cpu50.icache.overall_miss_latency::cpu50.inst;2560961250;35045445995;64377000;985357500;640008499;17774000;number of overall miss cycles 
system.cpu50.icache.overall_miss_latency::total;2560961250;35045445995;64377000;985357500;640008499;17774000;number of overall miss cycles 
system.cpu50.icache.ReadReq_accesses::cpu50.inst;15924993;67317452;238762;2892920;2679338;107649;number of ReadReq accesses(hits+misses) 
system.cpu50.icache.ReadReq_accesses::total;15924993;67317452;238762;2892920;2679338;107649;number of ReadReq accesses(hits+misses) 
system.cpu50.icache.demand_accesses::cpu50.inst;15924993;67317452;238762;2892920;2679338;107649;number of demand (read+write) accesses 
system.cpu50.icache.demand_accesses::total;15924993;67317452;238762;2892920;2679338;107649;number of demand (read+write) accesses 
system.cpu50.icache.overall_accesses::cpu50.inst;15924993;67317452;238762;2892920;2679338;107649;number of overall (read+write) accesses 
system.cpu50.icache.overall_accesses::total;15924993;67317452;238762;2892920;2679338;107649;number of overall (read+write) accesses 
system.cpu50.icache.ReadReq_miss_rate::cpu50.inst;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;miss rate for ReadReq accesses 
system.cpu50.icache.ReadReq_miss_rate::total;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;miss rate for ReadReq accesses 
system.cpu50.icache.demand_miss_rate::cpu50.inst;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;miss rate for demand accesses 
system.cpu50.icache.demand_miss_rate::total;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;miss rate for demand accesses 
system.cpu50.icache.overall_miss_rate::cpu50.inst;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;miss rate for overall accesses 
system.cpu50.icache.overall_miss_rate::total;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;miss rate for overall accesses 
system.cpu50.icache.ReadReq_avg_miss_latency::cpu50.inst;110148.870968;99910.328436;109298.811545;103232.844421;109571.734121;111087.500000;average ReadReq miss latency 
system.cpu50.icache.ReadReq_avg_miss_latency::total;110148.870968;99910.328436;109298.811545;103232.844421;109571.734121;111087.500000;average ReadReq miss latency 
system.cpu50.icache.demand_avg_miss_latency::cpu50.inst;110148.870968;99910.328436;109298.811545;103232.844421;109571.734121;111087.500000;average overall miss latency 
system.cpu50.icache.demand_avg_miss_latency::total;110148.870968;99910.328436;109298.811545;103232.844421;109571.734121;111087.500000;average overall miss latency 
system.cpu50.icache.overall_avg_miss_latency::cpu50.inst;110148.870968;99910.328436;109298.811545;103232.844421;109571.734121;111087.500000;average overall miss latency 
system.cpu50.icache.overall_avg_miss_latency::total;110148.870968;99910.328436;109298.811545;103232.844421;109571.734121;111087.500000;average overall miss latency 
system.cpu50.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu50.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu50.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu50.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu50.icache.ReadReq_mshr_misses::cpu50.inst;23250;350769;589;9545;5841;160;number of ReadReq MSHR misses 
system.cpu50.icache.ReadReq_mshr_misses::total;23250;350769;589;9545;5841;160;number of ReadReq MSHR misses 
system.cpu50.icache.demand_mshr_misses::cpu50.inst;23250;350769;589;9545;5841;160;number of demand (read+write) MSHR misses 
system.cpu50.icache.demand_mshr_misses::total;23250;350769;589;9545;5841;160;number of demand (read+write) MSHR misses 
system.cpu50.icache.overall_mshr_misses::cpu50.inst;23250;350769;589;9545;5841;160;number of overall MSHR misses 
system.cpu50.icache.overall_mshr_misses::total;23250;350769;589;9545;5841;160;number of overall MSHR misses 
system.cpu50.icache.ReadReq_mshr_miss_latency::cpu50.inst;1954995750;25990881005;49172000;739189500;487641501;13598000;number of ReadReq MSHR miss cycles 
system.cpu50.icache.ReadReq_mshr_miss_latency::total;1954995750;25990881005;49172000;739189500;487641501;13598000;number of ReadReq MSHR miss cycles 
system.cpu50.icache.demand_mshr_miss_latency::cpu50.inst;1954995750;25990881005;49172000;739189500;487641501;13598000;number of demand (read+write) MSHR miss cycles 
system.cpu50.icache.demand_mshr_miss_latency::total;1954995750;25990881005;49172000;739189500;487641501;13598000;number of demand (read+write) MSHR miss cycles 
system.cpu50.icache.overall_mshr_miss_latency::cpu50.inst;1954995750;25990881005;49172000;739189500;487641501;13598000;number of overall MSHR miss cycles 
system.cpu50.icache.overall_mshr_miss_latency::total;1954995750;25990881005;49172000;739189500;487641501;13598000;number of overall MSHR miss cycles 
system.cpu50.icache.ReadReq_mshr_miss_rate::cpu50.inst;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;mshr miss rate for ReadReq accesses 
system.cpu50.icache.ReadReq_mshr_miss_rate::total;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;mshr miss rate for ReadReq accesses 
system.cpu50.icache.demand_mshr_miss_rate::cpu50.inst;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;mshr miss rate for demand accesses 
system.cpu50.icache.demand_mshr_miss_rate::total;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;mshr miss rate for demand accesses 
system.cpu50.icache.overall_mshr_miss_rate::cpu50.inst;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;mshr miss rate for overall accesses 
system.cpu50.icache.overall_mshr_miss_rate::total;0.001460;0.005211;0.002467;0.003299;0.002180;0.001486;mshr miss rate for overall accesses 
system.cpu50.icache.ReadReq_avg_mshr_miss_latency::cpu50.inst;84085.838710;74096.858631;83483.870968;77442.587742;83485.961479;84987.500000;average ReadReq mshr miss latency 
system.cpu50.icache.ReadReq_avg_mshr_miss_latency::total;84085.838710;74096.858631;83483.870968;77442.587742;83485.961479;84987.500000;average ReadReq mshr miss latency 
system.cpu50.icache.demand_avg_mshr_miss_latency::cpu50.inst;84085.838710;74096.858631;83483.870968;77442.587742;83485.961479;84987.500000;average overall mshr miss latency 
system.cpu50.icache.demand_avg_mshr_miss_latency::total;84085.838710;74096.858631;83483.870968;77442.587742;83485.961479;84987.500000;average overall mshr miss latency 
system.cpu50.icache.overall_avg_mshr_miss_latency::cpu50.inst;84085.838710;74096.858631;83483.870968;77442.587742;83485.961479;84987.500000;average overall mshr miss latency 
system.cpu50.icache.overall_avg_mshr_miss_latency::total;84085.838710;74096.858631;83483.870968;77442.587742;83485.961479;84987.500000;average overall mshr miss latency 
system.cpu50.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu50.dcache.tags.replacements;116651;723446;2131;31315;28923;947;number of replacements 
system.cpu50.dcache.tags.tagsinuse;436.617879;797.303029;682.273250;662.813221;777.459479;808.245467;Cycle average of tags in use 
system.cpu50.dcache.tags.total_refs;1230493;16465909;11273;209068;6534364;169197;Total number of references to valid blocks. 
system.cpu50.dcache.tags.sampled_refs;116651;723446;2131;31315;28923;1736;Sample count of references to valid blocks. 
system.cpu50.dcache.tags.avg_refs;10.548499;22.760384;5.290005;6.676289;225.922760;97.463710;Average number of references to valid blocks. 
system.cpu50.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu50.dcache.tags.occ_blocks::cpu50.data;436.617879;797.303029;682.273250;662.813221;777.459479;808.245467;Average occupied blocks per requestor 
system.cpu50.dcache.tags.occ_percent::cpu50.data;0.426385;0.778616;0.666282;0.647279;0.759238;0.789302;Average percentage of cache occupancy 
system.cpu50.dcache.tags.occ_percent::total;0.426385;0.778616;0.666282;0.647279;0.759238;0.789302;Average percentage of cache occupancy 
system.cpu50.dcache.tags.occ_task_id_blocks::1024;598;695;671;635;807;789;Occupied blocks per task id 
system.cpu50.dcache.tags.age_task_id_blocks_1024::3;11;2;31;12;8;10;Occupied blocks per task id 
system.cpu50.dcache.tags.age_task_id_blocks_1024::4;587;693;640;623;793;773;Occupied blocks per task id 
system.cpu50.dcache.tags.occ_task_id_percent::1024;0.583984;0.678711;0.655273;0.620117;0.788086;0.770508;Percentage of cache occupancy per task id 
system.cpu50.dcache.tags.tag_accesses;9964226;39417254;143818;1674772;1675572;67714;Number of tag accesses 
system.cpu50.dcache.tags.data_accesses;9964226;39417254;143818;1674772;1675572;67714;Number of data accesses 
system.cpu50.dcache.ReadReq_hits::cpu50.data;3253416;13083847;47434;562739;573436;23861;number of ReadReq hits 
system.cpu50.dcache.ReadReq_hits::total;3253416;13083847;47434;562739;573436;23861;number of ReadReq hits 
system.cpu50.dcache.WriteReq_hits::cpu50.data;1348560;5063015;19214;210712;195450;7369;number of WriteReq hits 
system.cpu50.dcache.WriteReq_hits::total;1348560;5063015;19214;210712;195450;7369;number of WriteReq hits 
system.cpu50.dcache.LoadLockedReq_hits::cpu50.data;40791;58053;394;2409;3741;222;number of LoadLockedReq hits 
system.cpu50.dcache.LoadLockedReq_hits::total;40791;58053;394;2409;3741;222;number of LoadLockedReq hits 
system.cpu50.dcache.StoreCondReq_hits::cpu50.data;14043;38977;171;1511;1283;62;number of StoreCondReq hits 
system.cpu50.dcache.StoreCondReq_hits::total;14043;38977;171;1511;1283;62;number of StoreCondReq hits 
system.cpu50.dcache.demand_hits::cpu50.data;4601976;18146862;66648;773451;768886;31230;number of demand (read+write) hits 
system.cpu50.dcache.demand_hits::total;4601976;18146862;66648;773451;768886;31230;number of demand (read+write) hits 
system.cpu50.dcache.overall_hits::cpu50.data;4601976;18146862;66648;773451;768886;31230;number of overall hits 
system.cpu50.dcache.overall_hits::total;4601976;18146862;66648;773451;768886;31230;number of overall hits 
system.cpu50.dcache.ReadReq_misses::cpu50.data;203188;866841;2920;37062;33599;1479;number of ReadReq misses 
system.cpu50.dcache.ReadReq_misses::total;203188;866841;2920;37062;33599;1479;number of ReadReq misses 
system.cpu50.dcache.WriteReq_misses::cpu50.data;9881;91366;168;2286;8260;60;number of WriteReq misses 
system.cpu50.dcache.WriteReq_misses::total;9881;91366;168;2286;8260;60;number of WriteReq misses 
system.cpu50.dcache.LoadLockedReq_misses::cpu50.data;2219;18649;28;523;477;12;number of LoadLockedReq misses 
system.cpu50.dcache.LoadLockedReq_misses::total;2219;18649;28;523;477;12;number of LoadLockedReq misses 
system.cpu50.dcache.StoreCondReq_misses::cpu50.data;6378;33757;89;1058;989;33;number of StoreCondReq misses 
system.cpu50.dcache.StoreCondReq_misses::total;6378;33757;89;1058;989;33;number of StoreCondReq misses 
system.cpu50.dcache.demand_misses::cpu50.data;213069;958207;3088;39348;41859;1539;number of demand (read+write) misses 
system.cpu50.dcache.demand_misses::total;213069;958207;3088;39348;41859;1539;number of demand (read+write) misses 
system.cpu50.dcache.overall_misses::cpu50.data;213069;958207;3088;39348;41859;1539;number of overall misses 
system.cpu50.dcache.overall_misses::total;213069;958207;3088;39348;41859;1539;number of overall misses 
system.cpu50.dcache.ReadReq_miss_latency::cpu50.data;16691353251;62416904753;263619974;3046036091;3028828493;129820759;number of ReadReq miss cycles 
system.cpu50.dcache.ReadReq_miss_latency::total;16691353251;62416904753;263619974;3046036091;3028828493;129820759;number of ReadReq miss cycles 
system.cpu50.dcache.WriteReq_miss_latency::cpu50.data;586890957;5501131742;9873111;140526035;795926634;5623713;number of WriteReq miss cycles 
system.cpu50.dcache.WriteReq_miss_latency::total;586890957;5501131742;9873111;140526035;795926634;5623713;number of WriteReq miss cycles 
system.cpu50.dcache.LoadLockedReq_miss_latency::cpu50.data;177941198;1211191660;2522748;37584743;35805849;977994;number of LoadLockedReq miss cycles 
system.cpu50.dcache.LoadLockedReq_miss_latency::total;177941198;1211191660;2522748;37584743;35805849;977994;number of LoadLockedReq miss cycles 
system.cpu50.dcache.StoreCondReq_miss_latency::cpu50.data;313078112;1992639783;4693936;60816523;51848577;1520983;number of StoreCondReq miss cycles 
system.cpu50.dcache.StoreCondReq_miss_latency::total;313078112;1992639783;4693936;60816523;51848577;1520983;number of StoreCondReq miss cycles 
system.cpu50.dcache.StoreCondFailReq_miss_latency::cpu50.data;61044995;9996000;468000;934999;8502999;472000;number of StoreCondFailReq miss cycles 
system.cpu50.dcache.StoreCondFailReq_miss_latency::total;61044995;9996000;468000;934999;8502999;472000;number of StoreCondFailReq miss cycles 
system.cpu50.dcache.demand_miss_latency::cpu50.data;17278244208;67918036495;273493085;3186562126;3824755127;135444472;number of demand (read+write) miss cycles 
system.cpu50.dcache.demand_miss_latency::total;17278244208;67918036495;273493085;3186562126;3824755127;135444472;number of demand (read+write) miss cycles 
system.cpu50.dcache.overall_miss_latency::cpu50.data;17278244208;67918036495;273493085;3186562126;3824755127;135444472;number of overall miss cycles 
system.cpu50.dcache.overall_miss_latency::total;17278244208;67918036495;273493085;3186562126;3824755127;135444472;number of overall miss cycles 
system.cpu50.dcache.ReadReq_accesses::cpu50.data;3456604;13950688;50354;599801;607035;25340;number of ReadReq accesses(hits+misses) 
system.cpu50.dcache.ReadReq_accesses::total;3456604;13950688;50354;599801;607035;25340;number of ReadReq accesses(hits+misses) 
system.cpu50.dcache.WriteReq_accesses::cpu50.data;1358441;5154381;19382;212998;203710;7429;number of WriteReq accesses(hits+misses) 
system.cpu50.dcache.WriteReq_accesses::total;1358441;5154381;19382;212998;203710;7429;number of WriteReq accesses(hits+misses) 
system.cpu50.dcache.LoadLockedReq_accesses::cpu50.data;43010;76702;422;2932;4218;234;number of LoadLockedReq accesses(hits+misses) 
system.cpu50.dcache.LoadLockedReq_accesses::total;43010;76702;422;2932;4218;234;number of LoadLockedReq accesses(hits+misses) 
system.cpu50.dcache.StoreCondReq_accesses::cpu50.data;20421;72734;260;2569;2272;95;number of StoreCondReq accesses(hits+misses) 
system.cpu50.dcache.StoreCondReq_accesses::total;20421;72734;260;2569;2272;95;number of StoreCondReq accesses(hits+misses) 
system.cpu50.dcache.demand_accesses::cpu50.data;4815045;19105069;69736;812799;810745;32769;number of demand (read+write) accesses 
system.cpu50.dcache.demand_accesses::total;4815045;19105069;69736;812799;810745;32769;number of demand (read+write) accesses 
system.cpu50.dcache.overall_accesses::cpu50.data;4815045;19105069;69736;812799;810745;32769;number of overall (read+write) accesses 
system.cpu50.dcache.overall_accesses::total;4815045;19105069;69736;812799;810745;32769;number of overall (read+write) accesses 
system.cpu50.dcache.ReadReq_miss_rate::cpu50.data;0.058783;0.062136;0.057989;0.061790;0.055349;0.058366;miss rate for ReadReq accesses 
system.cpu50.dcache.ReadReq_miss_rate::total;0.058783;0.062136;0.057989;0.061790;0.055349;0.058366;miss rate for ReadReq accesses 
system.cpu50.dcache.WriteReq_miss_rate::cpu50.data;0.007274;0.017726;0.008668;0.010732;0.040548;0.008076;miss rate for WriteReq accesses 
system.cpu50.dcache.WriteReq_miss_rate::total;0.007274;0.017726;0.008668;0.010732;0.040548;0.008076;miss rate for WriteReq accesses 
system.cpu50.dcache.LoadLockedReq_miss_rate::cpu50.data;0.051593;0.243136;0.066351;0.178377;0.113087;0.051282;miss rate for LoadLockedReq accesses 
system.cpu50.dcache.LoadLockedReq_miss_rate::total;0.051593;0.243136;0.066351;0.178377;0.113087;0.051282;miss rate for LoadLockedReq accesses 
system.cpu50.dcache.StoreCondReq_miss_rate::cpu50.data;0.312326;0.464116;0.342308;0.411833;0.435299;0.347368;miss rate for StoreCondReq accesses 
system.cpu50.dcache.StoreCondReq_miss_rate::total;0.312326;0.464116;0.342308;0.411833;0.435299;0.347368;miss rate for StoreCondReq accesses 
system.cpu50.dcache.demand_miss_rate::cpu50.data;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;miss rate for demand accesses 
system.cpu50.dcache.demand_miss_rate::total;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;miss rate for demand accesses 
system.cpu50.dcache.overall_miss_rate::cpu50.data;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;miss rate for overall accesses 
system.cpu50.dcache.overall_miss_rate::total;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;miss rate for overall accesses 
system.cpu50.dcache.ReadReq_avg_miss_latency::cpu50.data;82147.337692;72005.021397;90280.813014;82187.580028;90146.388077;87776.037187;average ReadReq miss latency 
system.cpu50.dcache.ReadReq_avg_miss_latency::total;82147.337692;72005.021397;90280.813014;82187.580028;90146.388077;87776.037187;average ReadReq miss latency 
system.cpu50.dcache.WriteReq_avg_miss_latency::cpu50.data;59395.906993;60209.834534;58768.517857;61472.456255;96359.156659;93728.550000;average WriteReq miss latency 
system.cpu50.dcache.WriteReq_avg_miss_latency::total;59395.906993;60209.834534;58768.517857;61472.456255;96359.156659;93728.550000;average WriteReq miss latency 
system.cpu50.dcache.LoadLockedReq_avg_miss_latency::cpu50.data;80189.814331;64946.734946;90098.142857;71863.753346;75064.672956;81499.500000;average LoadLockedReq miss latency 
system.cpu50.dcache.LoadLockedReq_avg_miss_latency::total;80189.814331;64946.734946;90098.142857;71863.753346;75064.672956;81499.500000;average LoadLockedReq miss latency 
system.cpu50.dcache.StoreCondReq_avg_miss_latency::cpu50.data;49087.192223;59028.935717;52740.853933;57482.535917;52425.254803;46090.393939;average StoreCondReq miss latency 
system.cpu50.dcache.StoreCondReq_avg_miss_latency::total;49087.192223;59028.935717;52740.853933;57482.535917;52425.254803;46090.393939;average StoreCondReq miss latency 
system.cpu50.dcache.StoreCondFailReq_avg_miss_latency::cpu50.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu50.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu50.dcache.demand_avg_miss_latency::cpu50.data;81092.248089;70880.338481;88566.413536;80984.093880;91372.348288;88008.103964;average overall miss latency 
system.cpu50.dcache.demand_avg_miss_latency::total;81092.248089;70880.338481;88566.413536;80984.093880;91372.348288;88008.103964;average overall miss latency 
system.cpu50.dcache.overall_avg_miss_latency::cpu50.data;81092.248089;70880.338481;88566.413536;80984.093880;91372.348288;88008.103964;average overall miss latency 
system.cpu50.dcache.overall_avg_miss_latency::total;81092.248089;70880.338481;88566.413536;80984.093880;91372.348288;88008.103964;average overall miss latency 
system.cpu50.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu50.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu50.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu50.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu50.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu50.dcache.writebacks::writebacks;2269;31067;46;886;5643;26;number of writebacks 
system.cpu50.dcache.writebacks::total;2269;31067;46;886;5643;26;number of writebacks 
system.cpu50.dcache.ReadReq_mshr_misses::cpu50.data;203188;866841;2920;37062;33599;1479;number of ReadReq MSHR misses 
system.cpu50.dcache.ReadReq_mshr_misses::total;203188;866841;2920;37062;33599;1479;number of ReadReq MSHR misses 
system.cpu50.dcache.WriteReq_mshr_misses::cpu50.data;9881;91366;168;2286;8260;60;number of WriteReq MSHR misses 
system.cpu50.dcache.WriteReq_mshr_misses::total;9881;91366;168;2286;8260;60;number of WriteReq MSHR misses 
system.cpu50.dcache.LoadLockedReq_mshr_misses::cpu50.data;2219;18649;28;523;477;12;number of LoadLockedReq MSHR misses 
system.cpu50.dcache.LoadLockedReq_mshr_misses::total;2219;18649;28;523;477;12;number of LoadLockedReq MSHR misses 
system.cpu50.dcache.StoreCondReq_mshr_misses::cpu50.data;6377;33738;89;1057;989;33;number of StoreCondReq MSHR misses 
system.cpu50.dcache.StoreCondReq_mshr_misses::total;6377;33738;89;1057;989;33;number of StoreCondReq MSHR misses 
system.cpu50.dcache.demand_mshr_misses::cpu50.data;213069;958207;3088;39348;41859;1539;number of demand (read+write) MSHR misses 
system.cpu50.dcache.demand_mshr_misses::total;213069;958207;3088;39348;41859;1539;number of demand (read+write) MSHR misses 
system.cpu50.dcache.overall_mshr_misses::cpu50.data;213069;958207;3088;39348;41859;1539;number of overall MSHR misses 
system.cpu50.dcache.overall_mshr_misses::total;213069;958207;3088;39348;41859;1539;number of overall MSHR misses 
system.cpu50.dcache.ReadReq_mshr_miss_latency::cpu50.data;11340467749;42334491247;188216026;2153200909;2169269507;90912241;number of ReadReq MSHR miss cycles 
system.cpu50.dcache.ReadReq_mshr_miss_latency::total;11340467749;42334491247;188216026;2153200909;2169269507;90912241;number of ReadReq MSHR miss cycles 
system.cpu50.dcache.WriteReq_mshr_miss_latency::cpu50.data;277789043;3040399258;4701889;76665965;580190366;3840287;number of WriteReq MSHR miss cycles 
system.cpu50.dcache.WriteReq_mshr_miss_latency::total;277789043;3040399258;4701889;76665965;580190366;3840287;number of WriteReq MSHR miss cycles 
system.cpu50.dcache.LoadLockedReq_mshr_miss_latency::cpu50.data;120881802;795193340;1842252;25555257;24558151;657006;number of LoadLockedReq MSHR miss cycles 
system.cpu50.dcache.LoadLockedReq_mshr_miss_latency::total;120881802;795193340;1842252;25555257;24558151;657006;number of LoadLockedReq MSHR miss cycles 
system.cpu50.dcache.StoreCondReq_mshr_miss_latency::cpu50.data;148513888;1133787217;2151064;32722477;27761423;753017;number of StoreCondReq MSHR miss cycles 
system.cpu50.dcache.StoreCondReq_mshr_miss_latency::total;148513888;1133787217;2151064;32722477;27761423;753017;number of StoreCondReq MSHR miss cycles 
system.cpu50.dcache.StoreCondFailReq_mshr_miss_latency::cpu50.data;43940005;7180000;380000;660001;6380001;340000;number of StoreCondFailReq MSHR miss cycles 
system.cpu50.dcache.StoreCondFailReq_mshr_miss_latency::total;43940005;7180000;380000;660001;6380001;340000;number of StoreCondFailReq MSHR miss cycles 
system.cpu50.dcache.demand_mshr_miss_latency::cpu50.data;11618256792;45374890505;192917915;2229866874;2749459873;94752528;number of demand (read+write) MSHR miss cycles 
system.cpu50.dcache.demand_mshr_miss_latency::total;11618256792;45374890505;192917915;2229866874;2749459873;94752528;number of demand (read+write) MSHR miss cycles 
system.cpu50.dcache.overall_mshr_miss_latency::cpu50.data;11618256792;45374890505;192917915;2229866874;2749459873;94752528;number of overall MSHR miss cycles 
system.cpu50.dcache.overall_mshr_miss_latency::total;11618256792;45374890505;192917915;2229866874;2749459873;94752528;number of overall MSHR miss cycles 
system.cpu50.dcache.ReadReq_mshr_uncacheable_latency::cpu50.data;28234000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu50.dcache.ReadReq_mshr_uncacheable_latency::total;28234000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu50.dcache.WriteReq_mshr_uncacheable_latency::cpu50.data;1507138000;3557460000;18439000;159102000;136851000;6746000;number of WriteReq MSHR uncacheable cycles 
system.cpu50.dcache.WriteReq_mshr_uncacheable_latency::total;1507138000;3557460000;18439000;159102000;136851000;6746000;number of WriteReq MSHR uncacheable cycles 
system.cpu50.dcache.overall_mshr_uncacheable_latency::cpu50.data;1535372000;3557460000;18439000;159102000;136851000;6746000;number of overall MSHR uncacheable cycles 
system.cpu50.dcache.overall_mshr_uncacheable_latency::total;1535372000;3557460000;18439000;159102000;136851000;6746000;number of overall MSHR uncacheable cycles 
system.cpu50.dcache.ReadReq_mshr_miss_rate::cpu50.data;0.058783;0.062136;0.057989;0.061790;0.055349;0.058366;mshr miss rate for ReadReq accesses 
system.cpu50.dcache.ReadReq_mshr_miss_rate::total;0.058783;0.062136;0.057989;0.061790;0.055349;0.058366;mshr miss rate for ReadReq accesses 
system.cpu50.dcache.WriteReq_mshr_miss_rate::cpu50.data;0.007274;0.017726;0.008668;0.010732;0.040548;0.008076;mshr miss rate for WriteReq accesses 
system.cpu50.dcache.WriteReq_mshr_miss_rate::total;0.007274;0.017726;0.008668;0.010732;0.040548;0.008076;mshr miss rate for WriteReq accesses 
system.cpu50.dcache.LoadLockedReq_mshr_miss_rate::cpu50.data;0.051593;0.243136;0.066351;0.178377;0.113087;0.051282;mshr miss rate for LoadLockedReq accesses 
system.cpu50.dcache.LoadLockedReq_mshr_miss_rate::total;0.051593;0.243136;0.066351;0.178377;0.113087;0.051282;mshr miss rate for LoadLockedReq accesses 
system.cpu50.dcache.StoreCondReq_mshr_miss_rate::cpu50.data;0.312277;0.463855;0.342308;0.411444;0.435299;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu50.dcache.StoreCondReq_mshr_miss_rate::total;0.312277;0.463855;0.342308;0.411444;0.435299;0.347368;mshr miss rate for StoreCondReq accesses 
system.cpu50.dcache.demand_mshr_miss_rate::cpu50.data;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;mshr miss rate for demand accesses 
system.cpu50.dcache.demand_mshr_miss_rate::total;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;mshr miss rate for demand accesses 
system.cpu50.dcache.overall_mshr_miss_rate::cpu50.data;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;mshr miss rate for overall accesses 
system.cpu50.dcache.overall_mshr_miss_rate::total;0.044251;0.050155;0.044281;0.048410;0.051630;0.046965;mshr miss rate for overall accesses 
system.cpu50.dcache.ReadReq_avg_mshr_miss_latency::cpu50.data;55812.684553;48837.666016;64457.543151;58097.266985;64563.514003;61468.722786;average ReadReq mshr miss latency 
system.cpu50.dcache.ReadReq_avg_mshr_miss_latency::total;55812.684553;48837.666016;64457.543151;58097.266985;64563.514003;61468.722786;average ReadReq mshr miss latency 
system.cpu50.dcache.WriteReq_avg_mshr_miss_latency::cpu50.data;28113.454407;33277.140928;27987.434524;33537.167542;70240.964407;64004.783333;average WriteReq mshr miss latency 
system.cpu50.dcache.WriteReq_avg_mshr_miss_latency::total;28113.454407;33277.140928;27987.434524;33537.167542;70240.964407;64004.783333;average WriteReq mshr miss latency 
system.cpu50.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu50.data;54475.800811;42639.998928;65794.714286;48862.824092;51484.593291;54750.500000;average LoadLockedReq mshr miss latency 
system.cpu50.dcache.LoadLockedReq_avg_mshr_miss_latency::total;54475.800811;42639.998928;65794.714286;48862.824092;51484.593291;54750.500000;average LoadLockedReq mshr miss latency 
system.cpu50.dcache.StoreCondReq_avg_mshr_miss_latency::cpu50.data;23288.989807;33605.643992;24169.258427;30957.877956;28070.195147;22818.696970;average StoreCondReq mshr miss latency 
system.cpu50.dcache.StoreCondReq_avg_mshr_miss_latency::total;23288.989807;33605.643992;24169.258427;30957.877956;28070.195147;22818.696970;average StoreCondReq mshr miss latency 
system.cpu50.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu50.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu50.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu50.dcache.demand_avg_mshr_miss_latency::cpu50.data;54528.142489;47353.954318;62473.418070;56670.399360;65683.840345;61567.594542;average overall mshr miss latency 
system.cpu50.dcache.demand_avg_mshr_miss_latency::total;54528.142489;47353.954318;62473.418070;56670.399360;65683.840345;61567.594542;average overall mshr miss latency 
system.cpu50.dcache.overall_avg_mshr_miss_latency::cpu50.data;54528.142489;47353.954318;62473.418070;56670.399360;65683.840345;61567.594542;average overall mshr miss latency 
system.cpu50.dcache.overall_avg_mshr_miss_latency::total;54528.142489;47353.954318;62473.418070;56670.399360;65683.840345;61567.594542;average overall mshr miss latency 
system.cpu50.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu50.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu50.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu50.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu50.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu50.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu50.dcache.overall_avg_mshr_uncacheable_latency::cpu50.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu50.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu50.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu51.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu51.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu51.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu51.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu51.dtb.read_hits;3488333;14123186;27865;623822;877286;23421;DTB read hits 
system.cpu51.dtb.read_misses;0;401;0;29;1384;0;DTB read misses 
system.cpu51.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu51.dtb.read_accesses;0;104943;0;173790;356702;0;DTB read accesses 
system.cpu51.dtb.write_hits;1405344;5207806;13547;250702;324661;7682;DTB write hits 
system.cpu51.dtb.write_misses;0;261;0;5;12547;0;DTB write misses 
system.cpu51.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu51.dtb.write_accesses;0;36896;0;80589;116199;0;DTB write accesses 
system.cpu51.dtb.data_hits;4893677;19330992;41412;874524;1201947;31103;DTB hits 
system.cpu51.dtb.data_misses;0;662;0;34;13931;0;DTB misses 
system.cpu51.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu51.dtb.data_accesses;0;141839;0;254379;472901;0;DTB accesses 
system.cpu51.itb.fetch_hits;1240122;3334433;15322;1011107;1331241;5395;ITB hits 
system.cpu51.itb.fetch_misses;0;49;0;10;7;0;ITB misses 
system.cpu51.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu51.itb.fetch_accesses;1240122;3334482;15322;1011117;1331248;5395;ITB accesses 
system.cpu51.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu51.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu51.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu51.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu51.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu51.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu51.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu51.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu51.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu51.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu51.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu51.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu51.numCycles;644632466;1014355479;7031252;49920265;44513482;2441393;number of cpu cycles simulated 
system.cpu51.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu51.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu51.committedInsts;15903842;66910460;120365;2955860;3664951;103482;Number of instructions committed 
system.cpu51.committedOps;15903842;66910460;120365;2955860;3664951;103482;Number of ops (including micro ops) committed 
system.cpu51.num_int_alu_accesses;15391265;65329019;115231;2732788;3571012;100891;Number of integer alu accesses 
system.cpu51.num_fp_alu_accesses;1746;397438;134;413602;4471;0;Number of float alu accesses 
system.cpu51.num_func_calls;609841;2466567;4864;77283;85614;3652;number of times a function call or return occured 
system.cpu51.num_conditional_control_insts;1557768;6961106;10725;310434;372841;12694;number of instructions that are conditional controls 
system.cpu51.num_int_insts;15391265;65329019;115231;2732788;3571012;100891;number of integer instructions 
system.cpu51.num_fp_insts;1746;397438;134;413602;4471;0;number of float instructions 
system.cpu51.num_int_register_reads;21068171;91486848;155243;4197759;4867994;137586;number of times the integer registers were read 
system.cpu51.num_int_register_writes;12260606;52026204;90108;1978707;2827396;79333;number of times the integer registers were written 
system.cpu51.num_fp_register_reads;890;280352;66;409895;2229;0;number of times the floating registers were read 
system.cpu51.num_fp_register_writes;896;245128;68;330774;2284;0;number of times the floating registers were written 
system.cpu51.num_mem_refs;4899830;19379855;41502;875762;1218342;31129;number of memory refs 
system.cpu51.num_load_insts;3488467;14144776;27875;624216;880366;23421;Number of load instructions 
system.cpu51.num_store_insts;1411363;5235079;13627;251546;337976;7708;Number of store instructions 
system.cpu51.num_idle_cycles;601247263.735446;832661379.679018;6693900.539099;41979250.227910;34108810.434139;2163486.301389;Number of idle cycles 
system.cpu51.num_busy_cycles;43385202.264554;181694099.320983;337351.460901;7941014.772090;10404671.565861;277906.698611;Number of busy cycles 
system.cpu51.not_idle_fraction;0.067302;0.179123;0.047979;0.159074;0.233742;0.113831;Percentage of non-idle cycles 
system.cpu51.idle_fraction;0.932698;0.820877;0.952021;0.840926;0.766258;0.886169;Percentage of idle cycles 
system.cpu51.Branches;2470862;10406942;18185;420789;495466;18027;Number of branches fetched 
system.cpu51.op_class::No_OpClass;54355;154831;670;10016;41612;244;Class of executed instruction 
system.cpu51.op_class::IntAlu;10423818;45955824;72044;1849172;2225199;69689;Class of executed instruction 
system.cpu51.op_class::IntMult;61889;254232;431;8323;9207;392;Class of executed instruction 
system.cpu51.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::FloatAdd;88;53632;4;85181;158;0;Class of executed instruction 
system.cpu51.op_class::FloatCmp;0;5259;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::FloatCvt;0;1911;0;837;10;0;Class of executed instruction 
system.cpu51.op_class::FloatMult;0;12921;0;78296;0;0;Class of executed instruction 
system.cpu51.op_class::FloatDiv;8;2506;0;1156;0;0;Class of executed instruction 
system.cpu51.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::MemRead;3529752;14282874;28389;629140;885741;23611;Class of executed instruction 
system.cpu51.op_class::MemWrite;1411377;5240940;13629;251593;338061;7708;Class of executed instruction 
system.cpu51.op_class::IprAccess;422555;946192;5198;42180;178894;1838;Class of executed instruction 
system.cpu51.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu51.op_class::total;15903842;66911122;120365;2955894;3678882;103482;Class of executed instruction 
system.cpu51.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu51.kern.inst.quiesce;9656;11152;74;557;478;25;number of quiesce instructions executed 
system.cpu51.kern.inst.hwrei;103934;219094;1274;9857;23217;451;number of hwrei instructions executed 
system.cpu51.kern.ipl_count::0;23558;54333;298;2402;2234;101;number of times we switched to this ipl 
system.cpu51.kern.ipl_count::22;5852;10395;72;511;457;25;number of times we switched to this ipl 
system.cpu51.kern.ipl_count::30;87;2144;2;100;97;1;number of times we switched to this ipl 
system.cpu51.kern.ipl_count::31;62689;120593;756;5582;5337;274;number of times we switched to this ipl 
system.cpu51.kern.ipl_count::total;92186;187465;1128;8595;8125;401;number of times we switched to this ipl 
system.cpu51.kern.ipl_good::0;23558;54333;298;2402;2234;101;number of times we switched to this ipl from a different ipl 
system.cpu51.kern.ipl_good::22;5852;10395;72;511;457;25;number of times we switched to this ipl from a different ipl 
system.cpu51.kern.ipl_good::30;87;2144;2;100;97;1;number of times we switched to this ipl from a different ipl 
system.cpu51.kern.ipl_good::31;23471;52198;296;2302;2142;100;number of times we switched to this ipl from a different ipl 
system.cpu51.kern.ipl_good::total;52968;119070;668;5315;4930;227;number of times we switched to this ipl from a different ipl 
system.cpu51.kern.ipl_ticks::0;5523005620000;8798576410000;67559720000;464347770000;413826610000;23430840000;number of cycles we spent at this ipl 
system.cpu51.kern.ipl_ticks::22;18101140000;33810380000;224440000;1623630000;1463220000;78340000;number of cycles we spent at this ipl 
system.cpu51.kern.ipl_ticks::30;867560000;15072020000;20010000;904290000;887840000;10180000;number of cycles we spent at this ipl 
system.cpu51.kern.ipl_ticks::31;904350060000;1296095980000;2508350000;32143890000;29140220000;894570000;number of cycles we spent at this ipl 
system.cpu51.kern.ipl_ticks::total;6446324380000;10143554790000;70312520000;499019580000;445317890000;24413930000;number of cycles we spent at this ipl 
system.cpu51.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu51.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu51.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu51.kern.ipl_used::31;0.374404;0.432844;0.391534;0.412397;0.401349;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu51.kern.ipl_used::total;0.574577;0.635159;0.592199;0.618383;0.606769;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu51.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu51.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu51.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu51.kern.callpal::swpctx;26;4161;2;71;67;;number of callpals executed 
system.cpu51.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu51.kern.callpal::swpipl;80307;159242;980;7274;6907;349;number of callpals executed 
system.cpu51.kern.callpal::rdps;11706;21358;144;1030;919;50;number of callpals executed 
system.cpu51.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu51.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu51.kern.callpal::rti;5939;15692;74;710;666;26;number of callpals executed 
system.cpu51.kern.callpal::rdunique;1;252;;2;69;;number of callpals executed 
system.cpu51.kern.callpal::total;97993;205852;1200;9202;8727;425;number of callpals executed 
system.cpu51.kern.mode_switch::kernel;5967;19853;76;782;732;26;number of protection mode switches 
system.cpu51.kern.mode_switch::user;0;3183;0;125;153;0;number of protection mode switches 
system.cpu51.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu51.kern.mode_switch_good::kernel;0;0.160328;0;0.159847;0.209016;0;fraction of useful protection mode switches 
system.cpu51.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu51.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu51.kern.mode_switch_good::total;0;0.276350;0;0.275634;0.345763;0;fraction of useful protection mode switches 
system.cpu51.kern.mode_ticks::kernel;0;16474562700000;0;538891700000;397506450000;0;number of ticks spent at the given mode 
system.cpu51.kern.mode_ticks::user;0;16362950000;0;22963960000;35791140000;0;number of ticks spent at the given mode 
system.cpu51.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu51.kern.swap_context;27;4161;2;71;67;0;number of times the context was actually changed 
system.cpu51.icache.tags.replacements;22791;346087;402;7832;9374;164;number of replacements 
system.cpu51.icache.tags.tagsinuse;382.075818;501.759994;508;508;508;508;Cycle average of tags in use 
system.cpu51.icache.tags.total_refs;7758059;67511822;265515;3250807;5095624;5404595;Total number of references to valid blocks. 
system.cpu51.icache.tags.sampled_refs;22791;346087;402;7832;9374;672;Sample count of references to valid blocks. 
system.cpu51.icache.tags.avg_refs;340.400114;195.071823;660.485075;415.067288;543.591210;8042.552083;Average number of references to valid blocks. 
system.cpu51.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu51.icache.tags.occ_blocks::cpu51.inst;382.075818;501.759994;508;508;508;508;Average occupied blocks per requestor 
system.cpu51.icache.tags.occ_percent::cpu51.inst;0.746242;0.980000;0.992188;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu51.icache.tags.occ_percent::total;0.746242;0.980000;0.992188;0.992188;0.992188;0.992188;Average percentage of cache occupancy 
system.cpu51.icache.tags.occ_task_id_blocks::1024;440;508;508;508;508;508;Occupied blocks per task id 
system.cpu51.icache.tags.age_task_id_blocks_1024::2;2;2;;8;9;9;Occupied blocks per task id 
system.cpu51.icache.tags.age_task_id_blocks_1024::3;15;;148;3;5;5;Occupied blocks per task id 
system.cpu51.icache.tags.age_task_id_blocks_1024::4;423;506;358;494;494;494;Occupied blocks per task id 
system.cpu51.icache.tags.occ_task_id_percent::1024;0.859375;0.992188;0.992188;0.992188;0.992188;0.992188;Percentage of cache occupancy per task id 
system.cpu51.icache.tags.tag_accesses;31830922;134168399;241132;5919622;7367136;207128;Number of tag accesses 
system.cpu51.icache.tags.data_accesses;31830922;134168399;241132;5919622;7367136;207128;Number of data accesses 
system.cpu51.icache.ReadReq_hits::cpu51.inst;15880604;66564967;119963;2948063;3669507;103318;number of ReadReq hits 
system.cpu51.icache.ReadReq_hits::total;15880604;66564967;119963;2948063;3669507;103318;number of ReadReq hits 
system.cpu51.icache.demand_hits::cpu51.inst;15880604;66564967;119963;2948063;3669507;103318;number of demand (read+write) hits 
system.cpu51.icache.demand_hits::total;15880604;66564967;119963;2948063;3669507;103318;number of demand (read+write) hits 
system.cpu51.icache.overall_hits::cpu51.inst;15880604;66564967;119963;2948063;3669507;103318;number of overall hits 
system.cpu51.icache.overall_hits::total;15880604;66564967;119963;2948063;3669507;103318;number of overall hits 
system.cpu51.icache.ReadReq_misses::cpu51.inst;23238;346155;402;7832;9374;164;number of ReadReq misses 
system.cpu51.icache.ReadReq_misses::total;23238;346155;402;7832;9374;164;number of ReadReq misses 
system.cpu51.icache.demand_misses::cpu51.inst;23238;346155;402;7832;9374;164;number of demand (read+write) misses 
system.cpu51.icache.demand_misses::total;23238;346155;402;7832;9374;164;number of demand (read+write) misses 
system.cpu51.icache.overall_misses::cpu51.inst;23238;346155;402;7832;9374;164;number of overall misses 
system.cpu51.icache.overall_misses::total;23238;346155;402;7832;9374;164;number of overall misses 
system.cpu51.icache.ReadReq_miss_latency::cpu51.inst;2543897000;34523501493;43748750;807454000;1017130750;18203000;number of ReadReq miss cycles 
system.cpu51.icache.ReadReq_miss_latency::total;2543897000;34523501493;43748750;807454000;1017130750;18203000;number of ReadReq miss cycles 
system.cpu51.icache.demand_miss_latency::cpu51.inst;2543897000;34523501493;43748750;807454000;1017130750;18203000;number of demand (read+write) miss cycles 
system.cpu51.icache.demand_miss_latency::total;2543897000;34523501493;43748750;807454000;1017130750;18203000;number of demand (read+write) miss cycles 
system.cpu51.icache.overall_miss_latency::cpu51.inst;2543897000;34523501493;43748750;807454000;1017130750;18203000;number of overall miss cycles 
system.cpu51.icache.overall_miss_latency::total;2543897000;34523501493;43748750;807454000;1017130750;18203000;number of overall miss cycles 
system.cpu51.icache.ReadReq_accesses::cpu51.inst;15903842;66911122;120365;2955895;3678881;103482;number of ReadReq accesses(hits+misses) 
system.cpu51.icache.ReadReq_accesses::total;15903842;66911122;120365;2955895;3678881;103482;number of ReadReq accesses(hits+misses) 
system.cpu51.icache.demand_accesses::cpu51.inst;15903842;66911122;120365;2955895;3678881;103482;number of demand (read+write) accesses 
system.cpu51.icache.demand_accesses::total;15903842;66911122;120365;2955895;3678881;103482;number of demand (read+write) accesses 
system.cpu51.icache.overall_accesses::cpu51.inst;15903842;66911122;120365;2955895;3678881;103482;number of overall (read+write) accesses 
system.cpu51.icache.overall_accesses::total;15903842;66911122;120365;2955895;3678881;103482;number of overall (read+write) accesses 
system.cpu51.icache.ReadReq_miss_rate::cpu51.inst;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;miss rate for ReadReq accesses 
system.cpu51.icache.ReadReq_miss_rate::total;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;miss rate for ReadReq accesses 
system.cpu51.icache.demand_miss_rate::cpu51.inst;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;miss rate for demand accesses 
system.cpu51.icache.demand_miss_rate::total;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;miss rate for demand accesses 
system.cpu51.icache.overall_miss_rate::cpu51.inst;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;miss rate for overall accesses 
system.cpu51.icache.overall_miss_rate::total;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;miss rate for overall accesses 
system.cpu51.icache.ReadReq_avg_miss_latency::cpu51.inst;109471.426112;99734.227421;108827.736318;103096.782431;108505.520589;110993.902439;average ReadReq miss latency 
system.cpu51.icache.ReadReq_avg_miss_latency::total;109471.426112;99734.227421;108827.736318;103096.782431;108505.520589;110993.902439;average ReadReq miss latency 
system.cpu51.icache.demand_avg_miss_latency::cpu51.inst;109471.426112;99734.227421;108827.736318;103096.782431;108505.520589;110993.902439;average overall miss latency 
system.cpu51.icache.demand_avg_miss_latency::total;109471.426112;99734.227421;108827.736318;103096.782431;108505.520589;110993.902439;average overall miss latency 
system.cpu51.icache.overall_avg_miss_latency::cpu51.inst;109471.426112;99734.227421;108827.736318;103096.782431;108505.520589;110993.902439;average overall miss latency 
system.cpu51.icache.overall_avg_miss_latency::total;109471.426112;99734.227421;108827.736318;103096.782431;108505.520589;110993.902439;average overall miss latency 
system.cpu51.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu51.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu51.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu51.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu51.icache.ReadReq_mshr_misses::cpu51.inst;23238;346155;402;7832;9374;164;number of ReadReq MSHR misses 
system.cpu51.icache.ReadReq_mshr_misses::total;23238;346155;402;7832;9374;164;number of ReadReq MSHR misses 
system.cpu51.icache.demand_mshr_misses::cpu51.inst;23238;346155;402;7832;9374;164;number of demand (read+write) MSHR misses 
system.cpu51.icache.demand_mshr_misses::total;23238;346155;402;7832;9374;164;number of demand (read+write) MSHR misses 
system.cpu51.icache.overall_mshr_misses::cpu51.inst;23238;346155;402;7832;9374;164;number of overall MSHR misses 
system.cpu51.icache.overall_mshr_misses::total;23238;346155;402;7832;9374;164;number of overall MSHR misses 
system.cpu51.icache.ReadReq_mshr_miss_latency::cpu51.inst;1920044000;25586799507;33343250;604030000;772596250;13815000;number of ReadReq MSHR miss cycles 
system.cpu51.icache.ReadReq_mshr_miss_latency::total;1920044000;25586799507;33343250;604030000;772596250;13815000;number of ReadReq MSHR miss cycles 
system.cpu51.icache.demand_mshr_miss_latency::cpu51.inst;1920044000;25586799507;33343250;604030000;772596250;13815000;number of demand (read+write) MSHR miss cycles 
system.cpu51.icache.demand_mshr_miss_latency::total;1920044000;25586799507;33343250;604030000;772596250;13815000;number of demand (read+write) MSHR miss cycles 
system.cpu51.icache.overall_mshr_miss_latency::cpu51.inst;1920044000;25586799507;33343250;604030000;772596250;13815000;number of overall MSHR miss cycles 
system.cpu51.icache.overall_mshr_miss_latency::total;1920044000;25586799507;33343250;604030000;772596250;13815000;number of overall MSHR miss cycles 
system.cpu51.icache.ReadReq_mshr_miss_rate::cpu51.inst;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;mshr miss rate for ReadReq accesses 
system.cpu51.icache.ReadReq_mshr_miss_rate::total;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;mshr miss rate for ReadReq accesses 
system.cpu51.icache.demand_mshr_miss_rate::cpu51.inst;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;mshr miss rate for demand accesses 
system.cpu51.icache.demand_mshr_miss_rate::total;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;mshr miss rate for demand accesses 
system.cpu51.icache.overall_mshr_miss_rate::cpu51.inst;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;mshr miss rate for overall accesses 
system.cpu51.icache.overall_mshr_miss_rate::total;0.001461;0.005173;0.003340;0.002650;0.002548;0.001585;mshr miss rate for overall accesses 
system.cpu51.icache.ReadReq_avg_mshr_miss_latency::cpu51.inst;82625.182890;73917.174407;82943.407960;77123.340143;82419.058033;84237.804878;average ReadReq mshr miss latency 
system.cpu51.icache.ReadReq_avg_mshr_miss_latency::total;82625.182890;73917.174407;82943.407960;77123.340143;82419.058033;84237.804878;average ReadReq mshr miss latency 
system.cpu51.icache.demand_avg_mshr_miss_latency::cpu51.inst;82625.182890;73917.174407;82943.407960;77123.340143;82419.058033;84237.804878;average overall mshr miss latency 
system.cpu51.icache.demand_avg_mshr_miss_latency::total;82625.182890;73917.174407;82943.407960;77123.340143;82419.058033;84237.804878;average overall mshr miss latency 
system.cpu51.icache.overall_avg_mshr_miss_latency::cpu51.inst;82625.182890;73917.174407;82943.407960;77123.340143;82419.058033;84237.804878;average overall mshr miss latency 
system.cpu51.icache.overall_avg_mshr_miss_latency::total;82625.182890;73917.174407;82943.407960;77123.340143;82419.058033;84237.804878;average overall mshr miss latency 
system.cpu51.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu51.dcache.tags.replacements;116671;689346;263;19888;51003;938;number of replacements 
system.cpu51.dcache.tags.tagsinuse;432.337546;798.686418;711.625522;825.387388;772.589475;848.550566;Cycle average of tags in use 
system.cpu51.dcache.tags.total_refs;953596;17626280;51253;2965580;3434036;149212;Total number of references to valid blocks. 
system.cpu51.dcache.tags.sampled_refs;116671;689346;263;19888;51003;1762;Sample count of references to valid blocks. 
system.cpu51.dcache.tags.avg_refs;8.173376;25.569569;194.878327;149.114039;67.330079;84.683314;Average number of references to valid blocks. 
system.cpu51.dcache.tags.warmup_cycle;0;0;0;0;17401122380000;0;Cycle when the warmup percentage was hit. 
system.cpu51.dcache.tags.occ_blocks::cpu51.data;432.337546;798.686418;711.625522;825.387388;772.589475;848.550566;Average occupied blocks per requestor 
system.cpu51.dcache.tags.occ_percent::cpu51.data;0.422205;0.779967;0.694947;0.806042;0.754482;0.828663;Average percentage of cache occupancy 
system.cpu51.dcache.tags.occ_percent::total;0.422205;0.779967;0.694947;0.806042;0.754482;0.828663;Average percentage of cache occupancy 
system.cpu51.dcache.tags.occ_task_id_blocks::1024;600;718;689;889;848;824;Occupied blocks per task id 
system.cpu51.dcache.tags.age_task_id_blocks_1024::3;11;2;38;2;8;9;Occupied blocks per task id 
system.cpu51.dcache.tags.age_task_id_blocks_1024::4;589;716;651;855;834;809;Occupied blocks per task id 
system.cpu51.dcache.tags.occ_task_id_percent::1024;0.585938;0.701172;0.672852;0.868164;0.828125;0.804688;Percentage of cache occupancy per task id 
system.cpu51.dcache.tags.tag_accesses;9938348;39576431;83332;1773701;2467249;63384;Number of tag accesses 
system.cpu51.dcache.tags.data_accesses;9938348;39576431;83332;1773701;2467249;63384;Number of data accesses 
system.cpu51.dcache.ReadReq_hits::cpu51.data;3246419;13225588;26467;596507;828443;21748;number of ReadReq hits 
system.cpu51.dcache.ReadReq_hits::total;3246419;13225588;26467;596507;828443;21748;number of ReadReq hits 
system.cpu51.dcache.WriteReq_hits::cpu51.data;1348760;5031182;12877;245322;301152;7374;number of WriteReq hits 
system.cpu51.dcache.WriteReq_hits::total;1348760;5031182;12877;245322;301152;7374;number of WriteReq hits 
system.cpu51.dcache.LoadLockedReq_hits::cpu51.data;40100;59045;433;2454;3707;211;number of LoadLockedReq hits 
system.cpu51.dcache.LoadLockedReq_hits::total;40100;59045;433;2454;3707;211;number of LoadLockedReq hits 
system.cpu51.dcache.StoreCondReq_hits::cpu51.data;14086;39439;171;1501;1653;62;number of StoreCondReq hits 
system.cpu51.dcache.StoreCondReq_hits::total;14086;39439;171;1501;1653;62;number of StoreCondReq hits 
system.cpu51.dcache.demand_hits::cpu51.data;4595179;18256770;39344;841829;1129595;29122;number of demand (read+write) hits 
system.cpu51.dcache.demand_hits::total;4595179;18256770;39344;841829;1129595;29122;number of demand (read+write) hits 
system.cpu51.dcache.overall_hits::cpu51.data;4595179;18256770;39344;841829;1129595;29122;number of overall hits 
system.cpu51.dcache.overall_hits::total;4595179;18256770;39344;841829;1129595;29122;number of overall hits 
system.cpu51.dcache.ReadReq_misses::cpu51.data;199639;839494;953;24771;46005;1451;number of ReadReq misses 
system.cpu51.dcache.ReadReq_misses::total;199639;839494;953;24771;46005;1451;number of ReadReq misses 
system.cpu51.dcache.WriteReq_misses::cpu51.data;9843;96793;147;2016;18604;61;number of WriteReq misses 
system.cpu51.dcache.WriteReq_misses::total;9843;96793;147;2016;18604;61;number of WriteReq misses 
system.cpu51.dcache.LoadLockedReq_misses::cpu51.data;2180;20248;22;455;827;11;number of LoadLockedReq misses 
system.cpu51.dcache.LoadLockedReq_misses::total;2180;20248;22;455;827;11;number of LoadLockedReq misses 
system.cpu51.dcache.StoreCondReq_misses::cpu51.data;6306;35886;97;1000;1302;30;number of StoreCondReq misses 
system.cpu51.dcache.StoreCondReq_misses::total;6306;35886;97;1000;1302;30;number of StoreCondReq misses 
system.cpu51.dcache.demand_misses::cpu51.data;209482;936287;1100;26787;64609;1512;number of demand (read+write) misses 
system.cpu51.dcache.demand_misses::total;209482;936287;1100;26787;64609;1512;number of demand (read+write) misses 
system.cpu51.dcache.overall_misses::cpu51.data;209482;936287;1100;26787;64609;1512;number of overall misses 
system.cpu51.dcache.overall_misses::total;209482;936287;1100;26787;64609;1512;number of overall misses 
system.cpu51.dcache.ReadReq_miss_latency::cpu51.data;15990181642;60115076726;71748725;2033089759;4237389797;130531485;number of ReadReq miss cycles 
system.cpu51.dcache.ReadReq_miss_latency::total;15990181642;60115076726;71748725;2033089759;4237389797;130531485;number of ReadReq miss cycles 
system.cpu51.dcache.WriteReq_miss_latency::cpu51.data;579579544;5824857177;8314864;124714294;1911779827;5185964;number of WriteReq miss cycles 
system.cpu51.dcache.WriteReq_miss_latency::total;579579544;5824857177;8314864;124714294;1911779827;5185964;number of WriteReq miss cycles 
system.cpu51.dcache.LoadLockedReq_miss_latency::cpu51.data;174950710;1310404827;1566249;30664740;61086752;863000;number of LoadLockedReq miss cycles 
system.cpu51.dcache.LoadLockedReq_miss_latency::total;174950710;1310404827;1566249;30664740;61086752;863000;number of LoadLockedReq miss cycles 
system.cpu51.dcache.StoreCondReq_miss_latency::cpu51.data;310020134;2126067675;4733936;57231549;73562571;1520983;number of StoreCondReq miss cycles 
system.cpu51.dcache.StoreCondReq_miss_latency::total;310020134;2126067675;4733936;57231549;73562571;1520983;number of StoreCondReq miss cycles 
system.cpu51.dcache.StoreCondFailReq_miss_latency::cpu51.data;61522999;9240000;884000;1078998;6588000;216000;number of StoreCondFailReq miss cycles 
system.cpu51.dcache.StoreCondFailReq_miss_latency::total;61522999;9240000;884000;1078998;6588000;216000;number of StoreCondFailReq miss cycles 
system.cpu51.dcache.demand_miss_latency::cpu51.data;16569761186;65939933903;80063589;2157804053;6149169624;135717449;number of demand (read+write) miss cycles 
system.cpu51.dcache.demand_miss_latency::total;16569761186;65939933903;80063589;2157804053;6149169624;135717449;number of demand (read+write) miss cycles 
system.cpu51.dcache.overall_miss_latency::cpu51.data;16569761186;65939933903;80063589;2157804053;6149169624;135717449;number of overall miss cycles 
system.cpu51.dcache.overall_miss_latency::total;16569761186;65939933903;80063589;2157804053;6149169624;135717449;number of overall miss cycles 
system.cpu51.dcache.ReadReq_accesses::cpu51.data;3446058;14065082;27420;621278;874448;23199;number of ReadReq accesses(hits+misses) 
system.cpu51.dcache.ReadReq_accesses::total;3446058;14065082;27420;621278;874448;23199;number of ReadReq accesses(hits+misses) 
system.cpu51.dcache.WriteReq_accesses::cpu51.data;1358603;5127975;13024;247338;319756;7435;number of WriteReq accesses(hits+misses) 
system.cpu51.dcache.WriteReq_accesses::total;1358603;5127975;13024;247338;319756;7435;number of WriteReq accesses(hits+misses) 
system.cpu51.dcache.LoadLockedReq_accesses::cpu51.data;42280;79293;455;2909;4534;222;number of LoadLockedReq accesses(hits+misses) 
system.cpu51.dcache.LoadLockedReq_accesses::total;42280;79293;455;2909;4534;222;number of LoadLockedReq accesses(hits+misses) 
system.cpu51.dcache.StoreCondReq_accesses::cpu51.data;20392;75325;268;2501;2955;92;number of StoreCondReq accesses(hits+misses) 
system.cpu51.dcache.StoreCondReq_accesses::total;20392;75325;268;2501;2955;92;number of StoreCondReq accesses(hits+misses) 
system.cpu51.dcache.demand_accesses::cpu51.data;4804661;19193057;40444;868616;1194204;30634;number of demand (read+write) accesses 
system.cpu51.dcache.demand_accesses::total;4804661;19193057;40444;868616;1194204;30634;number of demand (read+write) accesses 
system.cpu51.dcache.overall_accesses::cpu51.data;4804661;19193057;40444;868616;1194204;30634;number of overall (read+write) accesses 
system.cpu51.dcache.overall_accesses::total;4804661;19193057;40444;868616;1194204;30634;number of overall (read+write) accesses 
system.cpu51.dcache.ReadReq_miss_rate::cpu51.data;0.057933;0.059686;0.034756;0.039871;0.052610;0.062546;miss rate for ReadReq accesses 
system.cpu51.dcache.ReadReq_miss_rate::total;0.057933;0.059686;0.034756;0.039871;0.052610;0.062546;miss rate for ReadReq accesses 
system.cpu51.dcache.WriteReq_miss_rate::cpu51.data;0.007245;0.018875;0.011287;0.008151;0.058182;0.008204;miss rate for WriteReq accesses 
system.cpu51.dcache.WriteReq_miss_rate::total;0.007245;0.018875;0.011287;0.008151;0.058182;0.008204;miss rate for WriteReq accesses 
system.cpu51.dcache.LoadLockedReq_miss_rate::cpu51.data;0.051561;0.255357;0.048352;0.156411;0.182400;0.049550;miss rate for LoadLockedReq accesses 
system.cpu51.dcache.LoadLockedReq_miss_rate::total;0.051561;0.255357;0.048352;0.156411;0.182400;0.049550;miss rate for LoadLockedReq accesses 
system.cpu51.dcache.StoreCondReq_miss_rate::cpu51.data;0.309239;0.476416;0.361940;0.399840;0.440609;0.326087;miss rate for StoreCondReq accesses 
system.cpu51.dcache.StoreCondReq_miss_rate::total;0.309239;0.476416;0.361940;0.399840;0.440609;0.326087;miss rate for StoreCondReq accesses 
system.cpu51.dcache.demand_miss_rate::cpu51.data;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;miss rate for demand accesses 
system.cpu51.dcache.demand_miss_rate::total;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;miss rate for demand accesses 
system.cpu51.dcache.overall_miss_rate::cpu51.data;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;miss rate for overall accesses 
system.cpu51.dcache.overall_miss_rate::total;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;miss rate for overall accesses 
system.cpu51.dcache.ReadReq_avg_miss_latency::cpu51.data;80095.480552;71608.703250;75287.224554;82075.401033;92107.157852;89959.672640;average ReadReq miss latency 
system.cpu51.dcache.ReadReq_avg_miss_latency::total;80095.480552;71608.703250;75287.224554;82075.401033;92107.157852;89959.672640;average ReadReq miss latency 
system.cpu51.dcache.WriteReq_avg_miss_latency::cpu51.data;58882.408209;60178.496141;56563.700680;61862.249008;102761.762363;85015.803279;average WriteReq miss latency 
system.cpu51.dcache.WriteReq_avg_miss_latency::total;58882.408209;60178.496141;56563.700680;61862.249008;102761.762363;85015.803279;average WriteReq miss latency 
system.cpu51.dcache.LoadLockedReq_avg_miss_latency::cpu51.data;80252.619266;64717.741357;71193.136364;67395.032967;73865.480048;78454.545455;average LoadLockedReq miss latency 
system.cpu51.dcache.LoadLockedReq_avg_miss_latency::total;80252.619266;64717.741357;71193.136364;67395.032967;73865.480048;78454.545455;average LoadLockedReq miss latency 
system.cpu51.dcache.StoreCondReq_avg_miss_latency::cpu51.data;49162.723438;59245.044725;48803.463918;57231.549000;56499.670507;50699.433333;average StoreCondReq miss latency 
system.cpu51.dcache.StoreCondReq_avg_miss_latency::total;49162.723438;59245.044725;48803.463918;57231.549000;56499.670507;50699.433333;average StoreCondReq miss latency 
system.cpu51.dcache.StoreCondFailReq_avg_miss_latency::cpu51.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu51.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu51.dcache.demand_avg_miss_latency::cpu51.data;79098.734908;70427.052712;72785.080909;80554.151379;95175.124580;89760.217593;average overall miss latency 
system.cpu51.dcache.demand_avg_miss_latency::total;79098.734908;70427.052712;72785.080909;80554.151379;95175.124580;89760.217593;average overall miss latency 
system.cpu51.dcache.overall_avg_miss_latency::cpu51.data;79098.734908;70427.052712;72785.080909;80554.151379;95175.124580;89760.217593;average overall miss latency 
system.cpu51.dcache.overall_avg_miss_latency::total;79098.734908;70427.052712;72785.080909;80554.151379;95175.124580;89760.217593;average overall miss latency 
system.cpu51.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu51.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu51.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu51.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu51.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu51.dcache.writebacks::writebacks;2435;31384;17;881;16274;26;number of writebacks 
system.cpu51.dcache.writebacks::total;2435;31384;17;881;16274;26;number of writebacks 
system.cpu51.dcache.ReadReq_mshr_misses::cpu51.data;199639;839494;953;24771;46005;1451;number of ReadReq MSHR misses 
system.cpu51.dcache.ReadReq_mshr_misses::total;199639;839494;953;24771;46005;1451;number of ReadReq MSHR misses 
system.cpu51.dcache.WriteReq_mshr_misses::cpu51.data;9843;96793;147;2016;18604;61;number of WriteReq MSHR misses 
system.cpu51.dcache.WriteReq_mshr_misses::total;9843;96793;147;2016;18604;61;number of WriteReq MSHR misses 
system.cpu51.dcache.LoadLockedReq_mshr_misses::cpu51.data;2180;20248;22;455;827;11;number of LoadLockedReq MSHR misses 
system.cpu51.dcache.LoadLockedReq_mshr_misses::total;2180;20248;22;455;827;11;number of LoadLockedReq MSHR misses 
system.cpu51.dcache.StoreCondReq_mshr_misses::cpu51.data;6305;35875;97;1000;1301;30;number of StoreCondReq MSHR misses 
system.cpu51.dcache.StoreCondReq_mshr_misses::total;6305;35875;97;1000;1301;30;number of StoreCondReq MSHR misses 
system.cpu51.dcache.demand_mshr_misses::cpu51.data;209482;936287;1100;26787;64609;1512;number of demand (read+write) MSHR misses 
system.cpu51.dcache.demand_mshr_misses::total;209482;936287;1100;26787;64609;1512;number of demand (read+write) MSHR misses 
system.cpu51.dcache.overall_mshr_misses::cpu51.data;209482;936287;1100;26787;64609;1512;number of overall MSHR misses 
system.cpu51.dcache.overall_mshr_misses::total;209482;936287;1100;26787;64609;1512;number of overall MSHR misses 
system.cpu51.dcache.ReadReq_mshr_miss_latency::cpu51.data;10823819358;40701169274;45133275;1435744241;3072378203;92267515;number of ReadReq MSHR miss cycles 
system.cpu51.dcache.ReadReq_mshr_miss_latency::total;10823819358;40701169274;45133275;1435744241;3072378203;92267515;number of ReadReq MSHR miss cycles 
system.cpu51.dcache.WriteReq_mshr_miss_latency::cpu51.data;272476456;3230639823;3662136;66819706;1427204173;3404036;number of WriteReq MSHR miss cycles 
system.cpu51.dcache.WriteReq_mshr_miss_latency::total;272476456;3230639823;3662136;66819706;1427204173;3404036;number of WriteReq MSHR miss cycles 
system.cpu51.dcache.LoadLockedReq_mshr_miss_latency::cpu51.data;119627290;858865173;1053751;20330260;41732248;605000;number of LoadLockedReq MSHR miss cycles 
system.cpu51.dcache.LoadLockedReq_mshr_miss_latency::total;119627290;858865173;1053751;20330260;41732248;605000;number of LoadLockedReq MSHR miss cycles 
system.cpu51.dcache.StoreCondReq_mshr_miss_latency::cpu51.data;147906866;1219010325;2188064;30790451;41855429;745017;number of StoreCondReq MSHR miss cycles 
system.cpu51.dcache.StoreCondReq_mshr_miss_latency::total;147906866;1219010325;2188064;30790451;41855429;745017;number of StoreCondReq MSHR miss cycles 
system.cpu51.dcache.StoreCondFailReq_mshr_miss_latency::cpu51.data;44880001;6600000;620000;760002;5180000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu51.dcache.StoreCondFailReq_mshr_miss_latency::total;44880001;6600000;620000;760002;5180000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu51.dcache.demand_mshr_miss_latency::cpu51.data;11096295814;43931809097;48795411;1502563947;4499582376;95671551;number of demand (read+write) MSHR miss cycles 
system.cpu51.dcache.demand_mshr_miss_latency::total;11096295814;43931809097;48795411;1502563947;4499582376;95671551;number of demand (read+write) MSHR miss cycles 
system.cpu51.dcache.overall_mshr_miss_latency::cpu51.data;11096295814;43931809097;48795411;1502563947;4499582376;95671551;number of overall MSHR miss cycles 
system.cpu51.dcache.overall_mshr_miss_latency::total;11096295814;43931809097;48795411;1502563947;4499582376;95671551;number of overall MSHR miss cycles 
system.cpu51.dcache.ReadReq_mshr_uncacheable_latency::cpu51.data;28446000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu51.dcache.ReadReq_mshr_uncacheable_latency::total;28446000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu51.dcache.WriteReq_mshr_uncacheable_latency::cpu51.data;1495732000;3707256000;18289000;168348000;147837000;6781000;number of WriteReq MSHR uncacheable cycles 
system.cpu51.dcache.WriteReq_mshr_uncacheable_latency::total;1495732000;3707256000;18289000;168348000;147837000;6781000;number of WriteReq MSHR uncacheable cycles 
system.cpu51.dcache.overall_mshr_uncacheable_latency::cpu51.data;1524178000;3707256000;18289000;168348000;147837000;6781000;number of overall MSHR uncacheable cycles 
system.cpu51.dcache.overall_mshr_uncacheable_latency::total;1524178000;3707256000;18289000;168348000;147837000;6781000;number of overall MSHR uncacheable cycles 
system.cpu51.dcache.ReadReq_mshr_miss_rate::cpu51.data;0.057933;0.059686;0.034756;0.039871;0.052610;0.062546;mshr miss rate for ReadReq accesses 
system.cpu51.dcache.ReadReq_mshr_miss_rate::total;0.057933;0.059686;0.034756;0.039871;0.052610;0.062546;mshr miss rate for ReadReq accesses 
system.cpu51.dcache.WriteReq_mshr_miss_rate::cpu51.data;0.007245;0.018875;0.011287;0.008151;0.058182;0.008204;mshr miss rate for WriteReq accesses 
system.cpu51.dcache.WriteReq_mshr_miss_rate::total;0.007245;0.018875;0.011287;0.008151;0.058182;0.008204;mshr miss rate for WriteReq accesses 
system.cpu51.dcache.LoadLockedReq_mshr_miss_rate::cpu51.data;0.051561;0.255357;0.048352;0.156411;0.182400;0.049550;mshr miss rate for LoadLockedReq accesses 
system.cpu51.dcache.LoadLockedReq_mshr_miss_rate::total;0.051561;0.255357;0.048352;0.156411;0.182400;0.049550;mshr miss rate for LoadLockedReq accesses 
system.cpu51.dcache.StoreCondReq_mshr_miss_rate::cpu51.data;0.309190;0.476269;0.361940;0.399840;0.440271;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu51.dcache.StoreCondReq_mshr_miss_rate::total;0.309190;0.476269;0.361940;0.399840;0.440271;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu51.dcache.demand_mshr_miss_rate::cpu51.data;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;mshr miss rate for demand accesses 
system.cpu51.dcache.demand_mshr_miss_rate::total;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;mshr miss rate for demand accesses 
system.cpu51.dcache.overall_mshr_miss_rate::cpu51.data;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;mshr miss rate for overall accesses 
system.cpu51.dcache.overall_mshr_miss_rate::total;0.043600;0.048783;0.027198;0.030839;0.054102;0.049357;mshr miss rate for overall accesses 
system.cpu51.dcache.ReadReq_avg_mshr_miss_latency::cpu51.data;54216.958400;48482.978168;47359.155299;57960.689556;66783.571416;63588.914542;average ReadReq mshr miss latency 
system.cpu51.dcache.ReadReq_avg_mshr_miss_latency::total;54216.958400;48482.978168;47359.155299;57960.689556;66783.571416;63588.914542;average ReadReq mshr miss latency 
system.cpu51.dcache.WriteReq_avg_mshr_miss_latency::cpu51.data;27682.257035;33376.791948;24912.489796;33144.695437;76714.909321;55803.868852;average WriteReq mshr miss latency 
system.cpu51.dcache.WriteReq_avg_mshr_miss_latency::total;27682.257035;33376.791948;24912.489796;33144.695437;76714.909321;55803.868852;average WriteReq mshr miss latency 
system.cpu51.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu51.data;54874.903670;42417.284324;47897.772727;44681.890110;50462.210399;55000;average LoadLockedReq mshr miss latency 
system.cpu51.dcache.LoadLockedReq_avg_mshr_miss_latency::total;54874.903670;42417.284324;47897.772727;44681.890110;50462.210399;55000;average LoadLockedReq mshr miss latency 
system.cpu51.dcache.StoreCondReq_avg_mshr_miss_latency::cpu51.data;23458.662331;33979.381882;22557.360825;30790.451000;32171.736357;24833.900000;average StoreCondReq mshr miss latency 
system.cpu51.dcache.StoreCondReq_avg_mshr_miss_latency::total;23458.662331;33979.381882;22557.360825;30790.451000;32171.736357;24833.900000;average StoreCondReq mshr miss latency 
system.cpu51.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu51.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu51.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu51.dcache.demand_avg_mshr_miss_latency::cpu51.data;52970.163613;46921.306284;44359.464545;56093.028223;69643.275333;63274.835317;average overall mshr miss latency 
system.cpu51.dcache.demand_avg_mshr_miss_latency::total;52970.163613;46921.306284;44359.464545;56093.028223;69643.275333;63274.835317;average overall mshr miss latency 
system.cpu51.dcache.overall_avg_mshr_miss_latency::cpu51.data;52970.163613;46921.306284;44359.464545;56093.028223;69643.275333;63274.835317;average overall mshr miss latency 
system.cpu51.dcache.overall_avg_mshr_miss_latency::total;52970.163613;46921.306284;44359.464545;56093.028223;69643.275333;63274.835317;average overall mshr miss latency 
system.cpu51.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu51.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu51.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu51.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu51.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu51.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu51.dcache.overall_avg_mshr_uncacheable_latency::cpu51.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu51.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu51.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu52.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu52.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu52.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu52.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu52.dtb.read_hits;3673457;13700335;68686;624785;688875;23884;DTB read hits 
system.cpu52.dtb.read_misses;0;401;0;29;700;0;DTB read misses 
system.cpu52.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu52.dtb.read_accesses;0;102962;0;68094;197143;0;DTB read accesses 
system.cpu52.dtb.write_hits;1456125;5092675;24663;222702;257097;7667;DTB write hits 
system.cpu52.dtb.write_misses;0;268;0;5;6266;0;DTB write misses 
system.cpu52.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu52.dtb.write_accesses;0;35905;0;31443;66508;0;DTB write accesses 
system.cpu52.dtb.data_hits;5129582;18793010;93349;847487;945972;31551;DTB hits 
system.cpu52.dtb.data_misses;0;669;0;34;6966;0;DTB misses 
system.cpu52.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu52.dtb.data_accesses;0;138867;0;99537;263651;0;DTB accesses 
system.cpu52.itb.fetch_hits;1240515;3289083;15574;474868;784774;5395;ITB hits 
system.cpu52.itb.fetch_misses;0;47;0;10;7;0;ITB misses 
system.cpu52.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu52.itb.fetch_accesses;1240515;3289130;15574;474878;784781;5395;ITB accesses 
system.cpu52.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu52.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu52.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu52.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu52.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu52.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu52.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu52.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu52.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu52.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu52.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu52.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu52.numCycles;644632465;1014355480;7031249;49920267;44513481;2441398;number of cpu cycles simulated 
system.cpu52.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu52.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu52.committedInsts;16853486;65118100;328978;2782648;2961391;104348;Number of instructions committed 
system.cpu52.committedOps;16853486;65118100;328978;2782648;2961391;104348;Number of ops (including micro ops) committed 
system.cpu52.num_int_alu_accesses;16328648;63578788;321007;2657028;2887443;101772;Number of integer alu accesses 
system.cpu52.num_fp_alu_accesses;1746;398781;134;162514;2707;0;Number of float alu accesses 
system.cpu52.num_func_calls;643855;2405759;12242;87433;78925;3652;number of times a function call or return occured 
system.cpu52.num_conditional_control_insts;1654353;6670082;32623;336437;324134;13142;number of instructions that are conditional controls 
system.cpu52.num_int_insts;16328648;63578788;321007;2657028;2887443;101772;number of integer instructions 
system.cpu52.num_fp_insts;1746;398781;134;162514;2707;0;number of float instructions 
system.cpu52.num_int_register_reads;22397601;89112999;446757;3800192;3953797;138452;number of times the integer registers were read 
system.cpu52.num_int_register_writes;13033609;50706094;259209;2001970;2271113;79766;number of times the integer registers were written 
system.cpu52.num_fp_register_reads;890;281476;66;158807;1347;0;number of times the floating registers were read 
system.cpu52.num_fp_register_writes;896;246549;68;128838;1380;0;number of times the floating registers were written 
system.cpu52.num_mem_refs;5135731;18841330;93439;848845;954570;31577;number of memory refs 
system.cpu52.num_load_insts;3673591;13722062;68696;625179;690466;23884;Number of load instructions 
system.cpu52.num_store_insts;1462140;5119268;24743;223666;264104;7693;Number of store instructions 
system.cpu52.num_idle_cycles;599005621.026500;837537965.302498;6138202.797898;42341294.003433;36199646.925530;2161305.986853;Number of idle cycles 
system.cpu52.num_busy_cycles;45626843.973500;176817514.697502;893046.202102;7578972.996567;8313834.074470;280092.013147;Number of busy cycles 
system.cpu52.not_idle_fraction;0.070780;0.174315;0.127011;0.151822;0.186771;0.114726;Percentage of non-idle cycles 
system.cpu52.idle_fraction;0.929220;0.825685;0.872989;0.848178;0.813229;0.885274;Percentage of idle cycles 
system.cpu52.Branches;2613435;10033309;50207;460598;437985;18460;Number of branches fetched 
system.cpu52.op_class::No_OpClass;54517;151199;719;7795;24475;244;Class of executed instruction 
system.cpu52.op_class::IntAlu;11132807;44734211;227621;1801978;1868497;70107;Class of executed instruction 
system.cpu52.op_class::IntMult;66177;249441;1355;9025;8443;392;Class of executed instruction 
system.cpu52.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::FloatAdd;88;54529;4;33365;94;0;Class of executed instruction 
system.cpu52.op_class::FloatCmp;0;5271;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::FloatCvt;0;1920;0;837;5;0;Class of executed instruction 
system.cpu52.op_class::FloatMult;0;12675;0;29912;0;0;Class of executed instruction 
system.cpu52.op_class::FloatDiv;8;2506;0;388;0;0;Class of executed instruction 
system.cpu52.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::MemRead;3714921;13848464;69224;631190;695380;24074;Class of executed instruction 
system.cpu52.op_class::MemWrite;1462153;5122989;24745;224086;264229;7693;Class of executed instruction 
system.cpu52.op_class::IprAccess;422815;935564;5310;44106;107234;1838;Class of executed instruction 
system.cpu52.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu52.op_class::total;16853486;65118769;328978;2782682;2968357;104348;Class of executed instruction 
system.cpu52.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu52.kern.inst.quiesce;9670;11207;74;565;492;25;number of quiesce instructions executed 
system.cpu52.kern.inst.hwrei;104001;215521;1302;10470;15941;451;number of hwrei instructions executed 
system.cpu52.kern.ipl_count::0;23543;53682;298;2525;2104;101;number of times we switched to this ipl 
system.cpu52.kern.ipl_count::22;5848;10401;72;511;456;25;number of times we switched to this ipl 
system.cpu52.kern.ipl_count::30;87;2160;2;100;87;1;number of times we switched to this ipl 
system.cpu52.kern.ipl_count::31;62782;118426;784;5952;5188;274;number of times we switched to this ipl 
system.cpu52.kern.ipl_count::total;92260;184669;1156;9088;7835;401;number of times we switched to this ipl 
system.cpu52.kern.ipl_good::0;23543;53682;298;2525;2104;101;number of times we switched to this ipl from a different ipl 
system.cpu52.kern.ipl_good::22;5848;10401;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu52.kern.ipl_good::30;87;2160;2;100;87;1;number of times we switched to this ipl from a different ipl 
system.cpu52.kern.ipl_good::31;23456;51538;296;2425;2019;100;number of times we switched to this ipl from a different ipl 
system.cpu52.kern.ipl_good::total;52934;117781;668;5561;4666;227;number of times we switched to this ipl from a different ipl 
system.cpu52.kern.ipl_ticks::0;5519280810000;8815327180000;67519150000;456655980000;417915500000;23387800000;number of cycles we spent at this ipl 
system.cpu52.kern.ipl_ticks::22;18050380000;34079420000;224010000;1612430000;1439920000;78240000;number of cycles we spent at this ipl 
system.cpu52.kern.ipl_ticks::30;867620000;15182270000;20280000;904780000;816820000;10340000;number of cycles we spent at this ipl 
system.cpu52.kern.ipl_ticks::31;908125560000;1278965930000;2549050000;39846410000;25145640000;937600000;number of cycles we spent at this ipl 
system.cpu52.kern.ipl_ticks::total;6446324370000;10143554800000;70312490000;499019600000;445317880000;24413980000;number of cycles we spent at this ipl 
system.cpu52.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu52.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu52.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu52.kern.ipl_used::31;0.373610;0.435192;0.377551;0.407426;0.389167;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu52.kern.ipl_used::total;0.573748;0.637795;0.577855;0.611906;0.595533;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu52.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu52.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu52.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu52.kern.callpal::swpctx;26;4188;2;71;41;;number of callpals executed 
system.cpu52.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu52.kern.callpal::swpipl;80389;156407;1008;7765;6675;349;number of callpals executed 
system.cpu52.kern.callpal::rdps;11699;21327;144;1027;918;50;number of callpals executed 
system.cpu52.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu52.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu52.kern.callpal::rti;5935;15716;74;712;617;26;number of callpals executed 
system.cpu52.kern.callpal::rdunique;1;252;;2;48;;number of callpals executed 
system.cpu52.kern.callpal::total;98064;202259;1228;9815;8425;425;number of callpals executed 
system.cpu52.kern.mode_switch::kernel;5963;19904;76;784;657;26;number of protection mode switches 
system.cpu52.kern.mode_switch::user;0;3192;0;110;97;0;number of protection mode switches 
system.cpu52.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu52.kern.mode_switch_good::kernel;0;0.160370;0;0.140306;0.147641;0;fraction of useful protection mode switches 
system.cpu52.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu52.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu52.kern.mode_switch_good::total;0;0.276411;0;0.246085;0.257294;0;fraction of useful protection mode switches 
system.cpu52.kern.mode_ticks::kernel;0;16473387440000;0;553589830000;414949220000;0;number of ticks spent at the given mode 
system.cpu52.kern.mode_ticks::user;0;16155770000;0;8962430000;19848360000;0;number of ticks spent at the given mode 
system.cpu52.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu52.kern.swap_context;27;4188;2;71;41;0;number of times the context was actually changed 
system.cpu52.icache.tags.replacements;24037;343437;701;8050;7124;164;number of replacements 
system.cpu52.icache.tags.tagsinuse;381.518609;498.785937;505;505;505.452395;506;Cycle average of tags in use 
system.cpu52.icache.tags.total_refs;9291045;61704059;441665;4254912;6716373;5364510;Total number of references to valid blocks. 
system.cpu52.icache.tags.sampled_refs;24037;343437;701;8050;7124;670;Sample count of references to valid blocks. 
system.cpu52.icache.tags.avg_refs;386.530973;179.666311;630.049929;528.560497;942.781162;8006.731343;Average number of references to valid blocks. 
system.cpu52.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu52.icache.tags.occ_blocks::cpu52.inst;381.518609;498.785937;505;505;505.452395;506;Average occupied blocks per requestor 
system.cpu52.icache.tags.occ_percent::cpu52.inst;0.745154;0.974191;0.986328;0.986328;0.987212;0.988281;Average percentage of cache occupancy 
system.cpu52.icache.tags.occ_percent::total;0.745154;0.974191;0.986328;0.986328;0.987212;0.988281;Average percentage of cache occupancy 
system.cpu52.icache.tags.occ_task_id_blocks::1024;441;505;505;505;506;506;Occupied blocks per task id 
system.cpu52.icache.tags.age_task_id_blocks_1024::2;2;2;;8;9;9;Occupied blocks per task id 
system.cpu52.icache.tags.age_task_id_blocks_1024::3;12;15;148;3;5;5;Occupied blocks per task id 
system.cpu52.icache.tags.age_task_id_blocks_1024::4;427;488;355;491;492;492;Occupied blocks per task id 
system.cpu52.icache.tags.occ_task_id_percent::1024;0.861328;0.986328;0.986328;0.986328;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu52.icache.tags.tag_accesses;33731457;130581039;658657;5573416;5943837;208860;Number of tag accesses 
system.cpu52.icache.tags.data_accesses;33731457;130581039;658657;5573416;5943837;208860;Number of data accesses 
system.cpu52.icache.ReadReq_hits::cpu52.inst;16829001;64775268;328277;2774633;2961231;104184;number of ReadReq hits 
system.cpu52.icache.ReadReq_hits::total;16829001;64775268;328277;2774633;2961231;104184;number of ReadReq hits 
system.cpu52.icache.demand_hits::cpu52.inst;16829001;64775268;328277;2774633;2961231;104184;number of demand (read+write) hits 
system.cpu52.icache.demand_hits::total;16829001;64775268;328277;2774633;2961231;104184;number of demand (read+write) hits 
system.cpu52.icache.overall_hits::cpu52.inst;16829001;64775268;328277;2774633;2961231;104184;number of overall hits 
system.cpu52.icache.overall_hits::total;16829001;64775268;328277;2774633;2961231;104184;number of overall hits 
system.cpu52.icache.ReadReq_misses::cpu52.inst;24485;343501;701;8050;7125;164;number of ReadReq misses 
system.cpu52.icache.ReadReq_misses::total;24485;343501;701;8050;7125;164;number of ReadReq misses 
system.cpu52.icache.demand_misses::cpu52.inst;24485;343501;701;8050;7125;164;number of demand (read+write) misses 
system.cpu52.icache.demand_misses::total;24485;343501;701;8050;7125;164;number of demand (read+write) misses 
system.cpu52.icache.overall_misses::cpu52.inst;24485;343501;701;8050;7125;164;number of overall misses 
system.cpu52.icache.overall_misses::total;24485;343501;701;8050;7125;164;number of overall misses 
system.cpu52.icache.ReadReq_miss_latency::cpu52.inst;2560260500;34216048747;75905500;838052250;782409499;17593750;number of ReadReq miss cycles 
system.cpu52.icache.ReadReq_miss_latency::total;2560260500;34216048747;75905500;838052250;782409499;17593750;number of ReadReq miss cycles 
system.cpu52.icache.demand_miss_latency::cpu52.inst;2560260500;34216048747;75905500;838052250;782409499;17593750;number of demand (read+write) miss cycles 
system.cpu52.icache.demand_miss_latency::total;2560260500;34216048747;75905500;838052250;782409499;17593750;number of demand (read+write) miss cycles 
system.cpu52.icache.overall_miss_latency::cpu52.inst;2560260500;34216048747;75905500;838052250;782409499;17593750;number of overall miss cycles 
system.cpu52.icache.overall_miss_latency::total;2560260500;34216048747;75905500;838052250;782409499;17593750;number of overall miss cycles 
system.cpu52.icache.ReadReq_accesses::cpu52.inst;16853486;65118769;328978;2782683;2968356;104348;number of ReadReq accesses(hits+misses) 
system.cpu52.icache.ReadReq_accesses::total;16853486;65118769;328978;2782683;2968356;104348;number of ReadReq accesses(hits+misses) 
system.cpu52.icache.demand_accesses::cpu52.inst;16853486;65118769;328978;2782683;2968356;104348;number of demand (read+write) accesses 
system.cpu52.icache.demand_accesses::total;16853486;65118769;328978;2782683;2968356;104348;number of demand (read+write) accesses 
system.cpu52.icache.overall_accesses::cpu52.inst;16853486;65118769;328978;2782683;2968356;104348;number of overall (read+write) accesses 
system.cpu52.icache.overall_accesses::total;16853486;65118769;328978;2782683;2968356;104348;number of overall (read+write) accesses 
system.cpu52.icache.ReadReq_miss_rate::cpu52.inst;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;miss rate for ReadReq accesses 
system.cpu52.icache.ReadReq_miss_rate::total;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;miss rate for ReadReq accesses 
system.cpu52.icache.demand_miss_rate::cpu52.inst;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;miss rate for demand accesses 
system.cpu52.icache.demand_miss_rate::total;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;miss rate for demand accesses 
system.cpu52.icache.overall_miss_rate::cpu52.inst;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;miss rate for overall accesses 
system.cpu52.icache.overall_miss_rate::total;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;miss rate for overall accesses 
system.cpu52.icache.ReadReq_avg_miss_latency::cpu52.inst;104564.447621;99609.750036;108281.740371;104105.869565;109811.859509;107278.963415;average ReadReq miss latency 
system.cpu52.icache.ReadReq_avg_miss_latency::total;104564.447621;99609.750036;108281.740371;104105.869565;109811.859509;107278.963415;average ReadReq miss latency 
system.cpu52.icache.demand_avg_miss_latency::cpu52.inst;104564.447621;99609.750036;108281.740371;104105.869565;109811.859509;107278.963415;average overall miss latency 
system.cpu52.icache.demand_avg_miss_latency::total;104564.447621;99609.750036;108281.740371;104105.869565;109811.859509;107278.963415;average overall miss latency 
system.cpu52.icache.overall_avg_miss_latency::cpu52.inst;104564.447621;99609.750036;108281.740371;104105.869565;109811.859509;107278.963415;average overall miss latency 
system.cpu52.icache.overall_avg_miss_latency::total;104564.447621;99609.750036;108281.740371;104105.869565;109811.859509;107278.963415;average overall miss latency 
system.cpu52.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu52.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu52.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu52.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu52.icache.ReadReq_mshr_misses::cpu52.inst;24485;343501;701;8050;7125;164;number of ReadReq MSHR misses 
system.cpu52.icache.ReadReq_mshr_misses::total;24485;343501;701;8050;7125;164;number of ReadReq MSHR misses 
system.cpu52.icache.demand_mshr_misses::cpu52.inst;24485;343501;701;8050;7125;164;number of demand (read+write) MSHR misses 
system.cpu52.icache.demand_mshr_misses::total;24485;343501;701;8050;7125;164;number of demand (read+write) MSHR misses 
system.cpu52.icache.overall_mshr_misses::cpu52.inst;24485;343501;701;8050;7125;164;number of overall MSHR misses 
system.cpu52.icache.overall_mshr_misses::total;24485;343501;701;8050;7125;164;number of overall MSHR misses 
system.cpu52.icache.ReadReq_mshr_miss_latency::cpu52.inst;1927964500;25359143253;57757500;629397750;596476501;13329250;number of ReadReq MSHR miss cycles 
system.cpu52.icache.ReadReq_mshr_miss_latency::total;1927964500;25359143253;57757500;629397750;596476501;13329250;number of ReadReq MSHR miss cycles 
system.cpu52.icache.demand_mshr_miss_latency::cpu52.inst;1927964500;25359143253;57757500;629397750;596476501;13329250;number of demand (read+write) MSHR miss cycles 
system.cpu52.icache.demand_mshr_miss_latency::total;1927964500;25359143253;57757500;629397750;596476501;13329250;number of demand (read+write) MSHR miss cycles 
system.cpu52.icache.overall_mshr_miss_latency::cpu52.inst;1927964500;25359143253;57757500;629397750;596476501;13329250;number of overall MSHR miss cycles 
system.cpu52.icache.overall_mshr_miss_latency::total;1927964500;25359143253;57757500;629397750;596476501;13329250;number of overall MSHR miss cycles 
system.cpu52.icache.ReadReq_mshr_miss_rate::cpu52.inst;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;mshr miss rate for ReadReq accesses 
system.cpu52.icache.ReadReq_mshr_miss_rate::total;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;mshr miss rate for ReadReq accesses 
system.cpu52.icache.demand_mshr_miss_rate::cpu52.inst;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;mshr miss rate for demand accesses 
system.cpu52.icache.demand_mshr_miss_rate::total;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;mshr miss rate for demand accesses 
system.cpu52.icache.overall_mshr_miss_rate::cpu52.inst;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;mshr miss rate for overall accesses 
system.cpu52.icache.overall_mshr_miss_rate::total;0.001453;0.005275;0.002131;0.002893;0.002400;0.001572;mshr miss rate for overall accesses 
system.cpu52.icache.ReadReq_avg_mshr_miss_latency::cpu52.inst;78740.637125;73825.529629;82393.009986;78186.055901;83716.000140;81275.914634;average ReadReq mshr miss latency 
system.cpu52.icache.ReadReq_avg_mshr_miss_latency::total;78740.637125;73825.529629;82393.009986;78186.055901;83716.000140;81275.914634;average ReadReq mshr miss latency 
system.cpu52.icache.demand_avg_mshr_miss_latency::cpu52.inst;78740.637125;73825.529629;82393.009986;78186.055901;83716.000140;81275.914634;average overall mshr miss latency 
system.cpu52.icache.demand_avg_mshr_miss_latency::total;78740.637125;73825.529629;82393.009986;78186.055901;83716.000140;81275.914634;average overall mshr miss latency 
system.cpu52.icache.overall_avg_mshr_miss_latency::cpu52.inst;78740.637125;73825.529629;82393.009986;78186.055901;83716.000140;81275.914634;average overall mshr miss latency 
system.cpu52.icache.overall_avg_mshr_miss_latency::total;78740.637125;73825.529629;82393.009986;78186.055901;83716.000140;81275.914634;average overall mshr miss latency 
system.cpu52.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu52.dcache.tags.replacements;133032;670658;3530;20939;35407;939;number of replacements 
system.cpu52.dcache.tags.tagsinuse;425.723972;808.225820;672.063042;688.869985;777.367364;845.629600;Cycle average of tags in use 
system.cpu52.dcache.tags.total_refs;1397300;16539561;156926;1516114;4878608;168705;Total number of references to valid blocks. 
system.cpu52.dcache.tags.sampled_refs;133032;670658;3530;20939;35407;1758;Sample count of references to valid blocks. 
system.cpu52.dcache.tags.avg_refs;10.503488;24.661692;44.454958;72.406228;137.786539;95.964164;Average number of references to valid blocks. 
system.cpu52.dcache.tags.warmup_cycle;0;0;0;0;17403977940000;0;Cycle when the warmup percentage was hit. 
system.cpu52.dcache.tags.occ_blocks::cpu52.data;425.723972;808.225820;672.063042;688.869985;777.367364;845.629600;Average occupied blocks per requestor 
system.cpu52.dcache.tags.occ_percent::cpu52.data;0.415746;0.789283;0.656312;0.672725;0.759148;0.825810;Average percentage of cache occupancy 
system.cpu52.dcache.tags.occ_percent::total;0.415746;0.789283;0.656312;0.672725;0.759148;0.825810;Average percentage of cache occupancy 
system.cpu52.dcache.tags.occ_task_id_blocks::1024;578;673;648;719;844;819;Occupied blocks per task id 
system.cpu52.dcache.tags.age_task_id_blocks_1024::3;15;15;36;1;8;8;Occupied blocks per task id 
system.cpu52.dcache.tags.age_task_id_blocks_1024::4;563;658;612;686;830;805;Occupied blocks per task id 
system.cpu52.dcache.tags.occ_task_id_percent::1024;0.564453;0.657227;0.632812;0.702148;0.824219;0.799805;Percentage of cache occupancy per task id 
system.cpu52.dcache.tags.tag_accesses;10427056;38476149;190858;1722504;1937512;64267;Number of tag accesses 
system.cpu52.dcache.tags.data_accesses;10427056;38476149;190858;1722504;1937512;64267;Number of data accesses 
system.cpu52.dcache.ReadReq_hits::cpu52.data;3415695;12829868;63675;594037;647396;22272;number of ReadReq hits 
system.cpu52.dcache.ReadReq_hits::total;3415695;12829868;63675;594037;647396;22272;number of ReadReq hits 
system.cpu52.dcache.WriteReq_hits::cpu52.data;1399249;4923805;23956;215545;240288;7374;number of WriteReq hits 
system.cpu52.dcache.WriteReq_hits::total;1399249;4923805;23956;215545;240288;7374;number of WriteReq hits 
system.cpu52.dcache.LoadLockedReq_hits::cpu52.data;39343;57916;419;2862;3954;196;number of LoadLockedReq hits 
system.cpu52.dcache.LoadLockedReq_hits::total;39343;57916;419;2862;3954;196;number of LoadLockedReq hits 
system.cpu52.dcache.StoreCondReq_hits::cpu52.data;13911;38814;173;1637;1439;62;number of StoreCondReq hits 
system.cpu52.dcache.StoreCondReq_hits::total;13911;38814;173;1637;1439;62;number of StoreCondReq hits 
system.cpu52.dcache.demand_hits::cpu52.data;4814944;17753673;87631;809582;887684;29646;number of demand (read+write) hits 
system.cpu52.dcache.demand_hits::total;4814944;17753673;87631;809582;887684;29646;number of demand (read+write) hits 
system.cpu52.dcache.overall_hits::cpu52.data;4814944;17753673;87631;809582;887684;29646;number of overall hits 
system.cpu52.dcache.overall_hits::total;4814944;17753673;87631;809582;887684;29646;number of overall hits 
system.cpu52.dcache.ReadReq_misses::cpu52.data;216160;815448;4564;27552;37681;1405;number of ReadReq misses 
system.cpu52.dcache.ReadReq_misses::total;216160;815448;4564;27552;37681;1405;number of ReadReq misses 
system.cpu52.dcache.WriteReq_misses::cpu52.data;10217;91925;184;3155;11707;61;number of WriteReq misses 
system.cpu52.dcache.WriteReq_misses::total;10217;91925;184;3155;11707;61;number of WriteReq misses 
system.cpu52.dcache.LoadLockedReq_misses::cpu52.data;2263;18429;38;699;735;11;number of LoadLockedReq misses 
system.cpu52.dcache.LoadLockedReq_misses::total;2263;18429;38;699;735;11;number of LoadLockedReq misses 
system.cpu52.dcache.StoreCondReq_misses::cpu52.data;6486;33791;89;1360;1198;31;number of StoreCondReq misses 
system.cpu52.dcache.StoreCondReq_misses::total;6486;33791;89;1360;1198;31;number of StoreCondReq misses 
system.cpu52.dcache.demand_misses::cpu52.data;226377;907373;4748;30707;49388;1466;number of demand (read+write) misses 
system.cpu52.dcache.demand_misses::total;226377;907373;4748;30707;49388;1466;number of demand (read+write) misses 
system.cpu52.dcache.overall_misses::cpu52.data;226377;907373;4748;30707;49388;1466;number of overall misses 
system.cpu52.dcache.overall_misses::total;226377;907373;4748;30707;49388;1466;number of overall misses 
system.cpu52.dcache.ReadReq_miss_latency::cpu52.data;14852072205;58038265921;412126342;2319847638;3407538382;125787318;number of ReadReq miss cycles 
system.cpu52.dcache.ReadReq_miss_latency::total;14852072205;58038265921;412126342;2319847638;3407538382;125787318;number of ReadReq miss cycles 
system.cpu52.dcache.WriteReq_miss_latency::cpu52.data;600596245;5736528843;12011870;194371965;1193715570;5522464;number of WriteReq miss cycles 
system.cpu52.dcache.WriteReq_miss_latency::total;600596245;5736528843;12011870;194371965;1193715570;5522464;number of WriteReq miss cycles 
system.cpu52.dcache.LoadLockedReq_miss_latency::cpu52.data;174652267;1186116427;3035743;46952476;54318728;875990;number of LoadLockedReq miss cycles 
system.cpu52.dcache.LoadLockedReq_miss_latency::total;174652267;1186116427;3035743;46952476;54318728;875990;number of LoadLockedReq miss cycles 
system.cpu52.dcache.StoreCondReq_miss_latency::cpu52.data;318652963;1994444710;4587938;79357543;65559572;1520983;number of StoreCondReq miss cycles 
system.cpu52.dcache.StoreCondReq_miss_latency::total;318652963;1994444710;4587938;79357543;65559572;1520983;number of StoreCondReq miss cycles 
system.cpu52.dcache.StoreCondFailReq_miss_latency::cpu52.data;62166000;10068000;492000;1346000;7270999;288000;number of StoreCondFailReq miss cycles 
system.cpu52.dcache.StoreCondFailReq_miss_latency::total;62166000;10068000;492000;1346000;7270999;288000;number of StoreCondFailReq miss cycles 
system.cpu52.dcache.demand_miss_latency::cpu52.data;15452668450;63774794764;424138212;2514219603;4601253952;131309782;number of demand (read+write) miss cycles 
system.cpu52.dcache.demand_miss_latency::total;15452668450;63774794764;424138212;2514219603;4601253952;131309782;number of demand (read+write) miss cycles 
system.cpu52.dcache.overall_miss_latency::cpu52.data;15452668450;63774794764;424138212;2514219603;4601253952;131309782;number of overall miss cycles 
system.cpu52.dcache.overall_miss_latency::total;15452668450;63774794764;424138212;2514219603;4601253952;131309782;number of overall miss cycles 
system.cpu52.dcache.ReadReq_accesses::cpu52.data;3631855;13645316;68239;621589;685077;23677;number of ReadReq accesses(hits+misses) 
system.cpu52.dcache.ReadReq_accesses::total;3631855;13645316;68239;621589;685077;23677;number of ReadReq accesses(hits+misses) 
system.cpu52.dcache.WriteReq_accesses::cpu52.data;1409466;5015730;24140;218700;251995;7435;number of WriteReq accesses(hits+misses) 
system.cpu52.dcache.WriteReq_accesses::total;1409466;5015730;24140;218700;251995;7435;number of WriteReq accesses(hits+misses) 
system.cpu52.dcache.LoadLockedReq_accesses::cpu52.data;41606;76345;457;3561;4689;207;number of LoadLockedReq accesses(hits+misses) 
system.cpu52.dcache.LoadLockedReq_accesses::total;41606;76345;457;3561;4689;207;number of LoadLockedReq accesses(hits+misses) 
system.cpu52.dcache.StoreCondReq_accesses::cpu52.data;20397;72605;262;2997;2637;93;number of StoreCondReq accesses(hits+misses) 
system.cpu52.dcache.StoreCondReq_accesses::total;20397;72605;262;2997;2637;93;number of StoreCondReq accesses(hits+misses) 
system.cpu52.dcache.demand_accesses::cpu52.data;5041321;18661046;92379;840289;937072;31112;number of demand (read+write) accesses 
system.cpu52.dcache.demand_accesses::total;5041321;18661046;92379;840289;937072;31112;number of demand (read+write) accesses 
system.cpu52.dcache.overall_accesses::cpu52.data;5041321;18661046;92379;840289;937072;31112;number of overall (read+write) accesses 
system.cpu52.dcache.overall_accesses::total;5041321;18661046;92379;840289;937072;31112;number of overall (read+write) accesses 
system.cpu52.dcache.ReadReq_miss_rate::cpu52.data;0.059518;0.059760;0.066883;0.044325;0.055003;0.059340;miss rate for ReadReq accesses 
system.cpu52.dcache.ReadReq_miss_rate::total;0.059518;0.059760;0.066883;0.044325;0.055003;0.059340;miss rate for ReadReq accesses 
system.cpu52.dcache.WriteReq_miss_rate::cpu52.data;0.007249;0.018327;0.007622;0.014426;0.046457;0.008204;miss rate for WriteReq accesses 
system.cpu52.dcache.WriteReq_miss_rate::total;0.007249;0.018327;0.007622;0.014426;0.046457;0.008204;miss rate for WriteReq accesses 
system.cpu52.dcache.LoadLockedReq_miss_rate::cpu52.data;0.054391;0.241391;0.083151;0.196293;0.156750;0.053140;miss rate for LoadLockedReq accesses 
system.cpu52.dcache.LoadLockedReq_miss_rate::total;0.054391;0.241391;0.083151;0.196293;0.156750;0.053140;miss rate for LoadLockedReq accesses 
system.cpu52.dcache.StoreCondReq_miss_rate::cpu52.data;0.317988;0.465409;0.339695;0.453787;0.454304;0.333333;miss rate for StoreCondReq accesses 
system.cpu52.dcache.StoreCondReq_miss_rate::total;0.317988;0.465409;0.339695;0.453787;0.454304;0.333333;miss rate for StoreCondReq accesses 
system.cpu52.dcache.demand_miss_rate::cpu52.data;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;miss rate for demand accesses 
system.cpu52.dcache.demand_miss_rate::total;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;miss rate for demand accesses 
system.cpu52.dcache.overall_miss_rate::cpu52.data;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;miss rate for overall accesses 
system.cpu52.dcache.overall_miss_rate::total;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;miss rate for overall accesses 
system.cpu52.dcache.ReadReq_avg_miss_latency::cpu52.data;68708.698210;71173.472644;90299.373795;84198.883493;90431.208885;89528.340214;average ReadReq miss latency 
system.cpu52.dcache.ReadReq_avg_miss_latency::total;68708.698210;71173.472644;90299.373795;84198.883493;90431.208885;89528.340214;average ReadReq miss latency 
system.cpu52.dcache.WriteReq_avg_miss_latency::cpu52.data;58784.011452;62404.447571;65281.902174;61607.595880;101965.966516;90532.196721;average WriteReq miss latency 
system.cpu52.dcache.WriteReq_avg_miss_latency::total;58784.011452;62404.447571;65281.902174;61607.595880;101965.966516;90532.196721;average WriteReq miss latency 
system.cpu52.dcache.LoadLockedReq_avg_miss_latency::cpu52.data;77177.316394;64361.410114;79887.973684;67170.924177;73903.031293;79635.454545;average LoadLockedReq miss latency 
system.cpu52.dcache.LoadLockedReq_avg_miss_latency::total;77177.316394;64361.410114;79887.973684;67170.924177;73903.031293;79635.454545;average LoadLockedReq miss latency 
system.cpu52.dcache.StoreCondReq_avg_miss_latency::cpu52.data;49129.349830;59022.956113;51549.865169;58351.134559;54724.183639;49063.967742;average StoreCondReq miss latency 
system.cpu52.dcache.StoreCondReq_avg_miss_latency::total;49129.349830;59022.956113;51549.865169;58351.134559;54724.183639;49063.967742;average StoreCondReq miss latency 
system.cpu52.dcache.StoreCondFailReq_avg_miss_latency::cpu52.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu52.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu52.dcache.demand_avg_miss_latency::cpu52.data;68260.770529;70285.091979;89329.867734;81877.734816;93165.423828;89570.110505;average overall miss latency 
system.cpu52.dcache.demand_avg_miss_latency::total;68260.770529;70285.091979;89329.867734;81877.734816;93165.423828;89570.110505;average overall miss latency 
system.cpu52.dcache.overall_avg_miss_latency::cpu52.data;68260.770529;70285.091979;89329.867734;81877.734816;93165.423828;89570.110505;average overall miss latency 
system.cpu52.dcache.overall_avg_miss_latency::total;68260.770529;70285.091979;89329.867734;81877.734816;93165.423828;89570.110505;average overall miss latency 
system.cpu52.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu52.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu52.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu52.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu52.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu52.dcache.writebacks::writebacks;2836;28392;77;1101;8680;27;number of writebacks 
system.cpu52.dcache.writebacks::total;2836;28392;77;1101;8680;27;number of writebacks 
system.cpu52.dcache.ReadReq_mshr_misses::cpu52.data;216160;815448;4564;27552;37681;1405;number of ReadReq MSHR misses 
system.cpu52.dcache.ReadReq_mshr_misses::total;216160;815448;4564;27552;37681;1405;number of ReadReq MSHR misses 
system.cpu52.dcache.WriteReq_mshr_misses::cpu52.data;10217;91925;184;3155;11707;61;number of WriteReq MSHR misses 
system.cpu52.dcache.WriteReq_mshr_misses::total;10217;91925;184;3155;11707;61;number of WriteReq MSHR misses 
system.cpu52.dcache.LoadLockedReq_mshr_misses::cpu52.data;2263;18429;38;699;735;11;number of LoadLockedReq MSHR misses 
system.cpu52.dcache.LoadLockedReq_mshr_misses::total;2263;18429;38;699;735;11;number of LoadLockedReq MSHR misses 
system.cpu52.dcache.StoreCondReq_mshr_misses::cpu52.data;6483;33780;89;1359;1196;31;number of StoreCondReq MSHR misses 
system.cpu52.dcache.StoreCondReq_mshr_misses::total;6483;33780;89;1359;1196;31;number of StoreCondReq MSHR misses 
system.cpu52.dcache.demand_mshr_misses::cpu52.data;226377;907373;4748;30707;49388;1466;number of demand (read+write) MSHR misses 
system.cpu52.dcache.demand_mshr_misses::total;226377;907373;4748;30707;49388;1466;number of demand (read+write) MSHR misses 
system.cpu52.dcache.overall_mshr_misses::cpu52.data;226377;907373;4748;30707;49388;1466;number of overall MSHR misses 
system.cpu52.dcache.overall_mshr_misses::total;226377;907373;4748;30707;49388;1466;number of overall MSHR misses 
system.cpu52.dcache.ReadReq_mshr_miss_latency::cpu52.data;9485073795;39199315079;296209658;1646183362;2446138618;88787682;number of ReadReq MSHR miss cycles 
system.cpu52.dcache.ReadReq_mshr_miss_latency::total;9485073795;39199315079;296209658;1646183362;2446138618;88787682;number of ReadReq MSHR miss cycles 
system.cpu52.dcache.WriteReq_mshr_miss_latency::cpu52.data;283378755;3240532157;6531130;110618035;886986430;3727536;number of WriteReq MSHR miss cycles 
system.cpu52.dcache.WriteReq_mshr_miss_latency::total;283378755;3240532157;6531130;110618035;886986430;3727536;number of WriteReq MSHR miss cycles 
system.cpu52.dcache.LoadLockedReq_mshr_miss_latency::cpu52.data;117754733;776245573;2090257;31090524;36903272;579010;number of LoadLockedReq MSHR miss cycles 
system.cpu52.dcache.LoadLockedReq_mshr_miss_latency::total;117754733;776245573;2090257;31090524;36903272;579010;number of LoadLockedReq MSHR miss cycles 
system.cpu52.dcache.StoreCondReq_mshr_miss_latency::cpu52.data;149767037;1133912290;2114062;44997457;36625428;751017;number of StoreCondReq MSHR miss cycles 
system.cpu52.dcache.StoreCondReq_mshr_miss_latency::total;149767037;1133912290;2114062;44997457;36625428;751017;number of StoreCondReq MSHR miss cycles 
system.cpu52.dcache.StoreCondFailReq_mshr_miss_latency::cpu52.data;45270000;7230000;360000;950000;5390001;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu52.dcache.StoreCondFailReq_mshr_miss_latency::total;45270000;7230000;360000;950000;5390001;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu52.dcache.demand_mshr_miss_latency::cpu52.data;9768452550;42439847236;302740788;1756801397;3333125048;92515218;number of demand (read+write) MSHR miss cycles 
system.cpu52.dcache.demand_mshr_miss_latency::total;9768452550;42439847236;302740788;1756801397;3333125048;92515218;number of demand (read+write) MSHR miss cycles 
system.cpu52.dcache.overall_mshr_miss_latency::cpu52.data;9768452550;42439847236;302740788;1756801397;3333125048;92515218;number of overall MSHR miss cycles 
system.cpu52.dcache.overall_mshr_miss_latency::total;9768452550;42439847236;302740788;1756801397;3333125048;92515218;number of overall MSHR miss cycles 
system.cpu52.dcache.ReadReq_mshr_uncacheable_latency::cpu52.data;28666000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu52.dcache.ReadReq_mshr_uncacheable_latency::total;28666000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu52.dcache.WriteReq_mshr_uncacheable_latency::cpu52.data;1482669000;3857215000;18079000;185095000;152340000;6779000;number of WriteReq MSHR uncacheable cycles 
system.cpu52.dcache.WriteReq_mshr_uncacheable_latency::total;1482669000;3857215000;18079000;185095000;152340000;6779000;number of WriteReq MSHR uncacheable cycles 
system.cpu52.dcache.overall_mshr_uncacheable_latency::cpu52.data;1511335000;3857215000;18079000;185095000;152340000;6779000;number of overall MSHR uncacheable cycles 
system.cpu52.dcache.overall_mshr_uncacheable_latency::total;1511335000;3857215000;18079000;185095000;152340000;6779000;number of overall MSHR uncacheable cycles 
system.cpu52.dcache.ReadReq_mshr_miss_rate::cpu52.data;0.059518;0.059760;0.066883;0.044325;0.055003;0.059340;mshr miss rate for ReadReq accesses 
system.cpu52.dcache.ReadReq_mshr_miss_rate::total;0.059518;0.059760;0.066883;0.044325;0.055003;0.059340;mshr miss rate for ReadReq accesses 
system.cpu52.dcache.WriteReq_mshr_miss_rate::cpu52.data;0.007249;0.018327;0.007622;0.014426;0.046457;0.008204;mshr miss rate for WriteReq accesses 
system.cpu52.dcache.WriteReq_mshr_miss_rate::total;0.007249;0.018327;0.007622;0.014426;0.046457;0.008204;mshr miss rate for WriteReq accesses 
system.cpu52.dcache.LoadLockedReq_mshr_miss_rate::cpu52.data;0.054391;0.241391;0.083151;0.196293;0.156750;0.053140;mshr miss rate for LoadLockedReq accesses 
system.cpu52.dcache.LoadLockedReq_mshr_miss_rate::total;0.054391;0.241391;0.083151;0.196293;0.156750;0.053140;mshr miss rate for LoadLockedReq accesses 
system.cpu52.dcache.StoreCondReq_mshr_miss_rate::cpu52.data;0.317841;0.465257;0.339695;0.453453;0.453546;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu52.dcache.StoreCondReq_mshr_miss_rate::total;0.317841;0.465257;0.339695;0.453453;0.453546;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu52.dcache.demand_mshr_miss_rate::cpu52.data;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;mshr miss rate for demand accesses 
system.cpu52.dcache.demand_mshr_miss_rate::total;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;mshr miss rate for demand accesses 
system.cpu52.dcache.overall_mshr_miss_rate::cpu52.data;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;mshr miss rate for overall accesses 
system.cpu52.dcache.overall_mshr_miss_rate::total;0.044904;0.048624;0.051397;0.036543;0.052705;0.047120;mshr miss rate for overall accesses 
system.cpu52.dcache.ReadReq_avg_mshr_miss_latency::cpu52.data;43879.875069;48070.894869;64901.327344;59748.234684;64917.030281;63194.079715;average ReadReq mshr miss latency 
system.cpu52.dcache.ReadReq_avg_mshr_miss_latency::total;43879.875069;48070.894869;64901.327344;59748.234684;64917.030281;63194.079715;average ReadReq mshr miss latency 
system.cpu52.dcache.WriteReq_avg_mshr_miss_latency::cpu52.data;27736.004209;35251.913593;35495.271739;35061.183835;75765.476211;61107.147541;average WriteReq mshr miss latency 
system.cpu52.dcache.WriteReq_avg_mshr_miss_latency::total;27736.004209;35251.913593;35495.271739;35061.183835;75765.476211;61107.147541;average WriteReq mshr miss latency 
system.cpu52.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu52.data;52034.791427;42120.873243;55006.763158;44478.575107;50208.533333;52637.272727;average LoadLockedReq mshr miss latency 
system.cpu52.dcache.LoadLockedReq_avg_mshr_miss_latency::total;52034.791427;42120.873243;55006.763158;44478.575107;50208.533333;52637.272727;average LoadLockedReq mshr miss latency 
system.cpu52.dcache.StoreCondReq_avg_mshr_miss_latency::cpu52.data;23101.501928;33567.563351;23753.505618;33110.711553;30623.267559;24226.354839;average StoreCondReq mshr miss latency 
system.cpu52.dcache.StoreCondReq_avg_mshr_miss_latency::total;23101.501928;33567.563351;23753.505618;33110.711553;30623.267559;24226.354839;average StoreCondReq mshr miss latency 
system.cpu52.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu52.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu52.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu52.dcache.demand_avg_mshr_miss_latency::cpu52.data;43151.258962;46772.217419;63761.749789;57211.756179;67488.560946;63107.242838;average overall mshr miss latency 
system.cpu52.dcache.demand_avg_mshr_miss_latency::total;43151.258962;46772.217419;63761.749789;57211.756179;67488.560946;63107.242838;average overall mshr miss latency 
system.cpu52.dcache.overall_avg_mshr_miss_latency::cpu52.data;43151.258962;46772.217419;63761.749789;57211.756179;67488.560946;63107.242838;average overall mshr miss latency 
system.cpu52.dcache.overall_avg_mshr_miss_latency::total;43151.258962;46772.217419;63761.749789;57211.756179;67488.560946;63107.242838;average overall mshr miss latency 
system.cpu52.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu52.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu52.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu52.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu52.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu52.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu52.dcache.overall_avg_mshr_uncacheable_latency::cpu52.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu52.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu52.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu53.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu53.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu53.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu53.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu53.dtb.read_hits;3595383;21221334;67953;615875;655135;20846;DTB read hits 
system.cpu53.dtb.read_misses;0;506;0;13;679;0;DTB read misses 
system.cpu53.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu53.dtb.read_accesses;0;198666;0;2596;171809;0;DTB read accesses 
system.cpu53.dtb.write_hits;1437604;7485495;24620;211133;232595;7642;DTB write hits 
system.cpu53.dtb.write_misses;0;405;0;4;6248;0;DTB write misses 
system.cpu53.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu53.dtb.write_accesses;0;68465;0;1415;53718;0;DTB write accesses 
system.cpu53.dtb.data_hits;5032987;28706829;92573;827008;887730;28488;DTB hits 
system.cpu53.dtb.data_misses;0;911;0;17;6927;0;DTB misses 
system.cpu53.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu53.dtb.data_accesses;0;267131;0;4011;225527;0;DTB accesses 
system.cpu53.itb.fetch_hits;1239267;4369559;15592;143906;692199;5398;ITB hits 
system.cpu53.itb.fetch_misses;0;48;0;10;7;0;ITB misses 
system.cpu53.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu53.itb.fetch_accesses;1239267;4369607;15592;143916;692206;5398;ITB accesses 
system.cpu53.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu53.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu53.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu53.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu53.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu53.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu53.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu53.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu53.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu53.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu53.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu53.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu53.numCycles;644632465;1014355479;7031252;49902351;44531370;2441274;number of cpu cycles simulated 
system.cpu53.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu53.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu53.committedInsts;16500923;99409152;327692;2853327;2816656;97973;Number of instructions committed 
system.cpu53.committedOps;16500923;99409152;327692;2853327;2816656;97973;Number of ops (including micro ops) committed 
system.cpu53.num_int_alu_accesses;15981956;97207476;319769;2786159;2745458;95405;Number of integer alu accesses 
system.cpu53.num_fp_alu_accesses;1746;736260;134;9289;2572;0;Number of float alu accesses 
system.cpu53.num_func_calls;632577;3595988;12248;102651;76987;3644;number of times a function call or return occured 
system.cpu53.num_conditional_control_insts;1604693;11020401;31901;317651;313026;10052;number of instructions that are conditional controls 
system.cpu53.num_int_insts;15981956;97207476;319769;2786159;2745458;95405;number of integer instructions 
system.cpu53.num_fp_insts;1746;736260;134;9289;2572;0;number of float instructions 
system.cpu53.num_int_register_reads;21921651;136129659;445768;3865949;3756870;131911;number of times the integer registers were read 
system.cpu53.num_int_register_writes;12759390;76921934;258677;2214600;2165246;76505;number of times the integer registers were written 
system.cpu53.num_fp_register_reads;890;528020;66;5326;1281;0;number of times the floating registers were read 
system.cpu53.num_fp_register_writes;896;459410;68;5398;1312;0;number of times the floating registers were written 
system.cpu53.num_mem_refs;5039132;28787095;92663;828300;896169;28514;number of memory refs 
system.cpu53.num_load_insts;3595517;21260247;67963;616293;656661;20846;Number of load instructions 
system.cpu53.num_store_insts;1443615;7526848;24700;212007;239508;7668;Number of store instructions 
system.cpu53.num_idle_cycles;599706857.898616;743603266.503682;6144184.851243;42184080.261267;36686292.169063;2181046.354705;Number of idle cycles 
system.cpu53.num_busy_cycles;44925607.101384;270752212.496318;887067.148757;7718270.738733;7845077.830937;260227.645295;Number of busy cycles 
system.cpu53.not_idle_fraction;0.069692;0.266920;0.126161;0.154667;0.176170;0.106595;Percentage of non-idle cycles 
system.cpu53.idle_fraction;0.930308;0.733080;0.873839;0.845333;0.823830;0.893405;Percentage of idle cycles 
system.cpu53.Branches;2546866;15997950;49435;462612;424017;15352;Number of branches fetched 
system.cpu53.op_class::No_OpClass;54424;203791;723;7270;23225;245;Class of executed instruction 
system.cpu53.op_class::IntAlu;10878872;68562384;227097;1955832;1784886;66795;Class of executed instruction 
system.cpu53.op_class::IntMult;64756;365502;1355;11401;8302;392;Class of executed instruction 
system.cpu53.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::FloatAdd;88;104568;4;1557;89;0;Class of executed instruction 
system.cpu53.op_class::FloatCmp;0;9991;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::FloatCvt;0;3602;0;837;5;0;Class of executed instruction 
system.cpu53.op_class::FloatMult;0;25045;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::FloatDiv;8;4736;0;268;0;0;Class of executed instruction 
system.cpu53.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::MemRead;3636799;21454754;68493;621415;661235;21035;Class of executed instruction 
system.cpu53.op_class::MemWrite;1443629;7539654;24702;212063;239546;7668;Class of executed instruction 
system.cpu53.op_class::IprAccess;422347;1136036;5318;42701;106295;1838;Class of executed instruction 
system.cpu53.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu53.op_class::total;16500923;99410063;327692;2853344;2823583;97973;Class of executed instruction 
system.cpu53.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu53.kern.inst.quiesce;9686;11513;74;575;502;26;number of quiesce instructions executed 
system.cpu53.kern.inst.hwrei;103885;255027;1304;10027;15713;452;number of hwrei instructions executed 
system.cpu53.kern.ipl_count::0;23526;65699;299;2432;2074;101;number of times we switched to this ipl 
system.cpu53.kern.ipl_count::22;5844;10393;72;511;456;25;number of times we switched to this ipl 
system.cpu53.kern.ipl_count::30;87;3766;2;104;87;1;number of times we switched to this ipl 
system.cpu53.kern.ipl_count::31;62695;134728;785;5699;5147;274;number of times we switched to this ipl 
system.cpu53.kern.ipl_count::total;92152;214586;1158;8746;7764;401;number of times we switched to this ipl 
system.cpu53.kern.ipl_good::0;23526;65699;299;2432;2074;101;number of times we switched to this ipl from a different ipl 
system.cpu53.kern.ipl_good::22;5844;10393;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu53.kern.ipl_good::30;87;3766;2;104;87;1;number of times we switched to this ipl from a different ipl 
system.cpu53.kern.ipl_good::31;23439;61942;297;2328;1989;100;number of times we switched to this ipl from a different ipl 
system.cpu53.kern.ipl_good::total;52896;141800;670;5375;4606;227;number of times we switched to this ipl from a different ipl 
system.cpu53.kern.ipl_ticks::0;5515560200000;7946571060000;67517410000;462346460000;419110210000;23577330000;number of cycles we spent at this ipl 
system.cpu53.kern.ipl_ticks::22;18016660000;34785320000;223610000;1608970000;1435250000;76780000;number of cycles we spent at this ipl 
system.cpu53.kern.ipl_ticks::30;867660000;26320050000;20240000;936010000;818290000;10070000;number of cycles we spent at this ipl 
system.cpu53.kern.ipl_ticks::31;911879850000;2135878360000;2551260000;34132070000;23949950000;748560000;number of cycles we spent at this ipl 
system.cpu53.kern.ipl_ticks::total;6446324370000;10143554790000;70312520000;499023510000;445313700000;24412740000;number of cycles we spent at this ipl 
system.cpu53.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu53.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu53.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu53.kern.ipl_used::31;0.373858;0.459756;0.378344;0.408493;0.386439;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu53.kern.ipl_used::total;0.574008;0.660807;0.578584;0.614567;0.593251;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu53.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu53.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu53.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu53.kern.callpal::swpctx;26;7551;2;79;39;;number of callpals executed 
system.cpu53.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu53.kern.callpal::swpipl;80289;180387;1010;7410;6625;349;number of callpals executed 
system.cpu53.kern.callpal::rdps;11691;21437;144;1049;915;51;number of callpals executed 
system.cpu53.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu53.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu53.kern.callpal::rti;5931;20047;74;721;596;26;number of callpals executed 
system.cpu53.kern.callpal::rdunique;1;472;;2;16;;number of callpals executed 
system.cpu53.kern.callpal::total;97952;239916;1230;9385;8236;426;number of callpals executed 
system.cpu53.kern.mode_switch::kernel;5959;27598;76;800;635;26;number of protection mode switches 
system.cpu53.kern.mode_switch::user;0;5942;0;107;75;0;number of protection mode switches 
system.cpu53.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu53.kern.mode_switch_good::kernel;0;0.215305;0;0.133750;0.118110;0;fraction of useful protection mode switches 
system.cpu53.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu53.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu53.kern.mode_switch_good::total;0;0.354323;0;0.235943;0.211268;0;fraction of useful protection mode switches 
system.cpu53.kern.mode_ticks::kernel;0;16459482230000;0;564181320000;413059580000;0;number of ticks spent at the given mode 
system.cpu53.kern.mode_ticks::user;0;30351830000;0;477720000;16964290000;0;number of ticks spent at the given mode 
system.cpu53.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu53.kern.swap_context;27;7551;2;79;39;0;number of times the context was actually changed 
system.cpu53.icache.tags.replacements;23683;546671;697;9701;6287;159;number of replacements 
system.cpu53.icache.tags.tagsinuse;381.335113;504.379761;512;512;512;512;Cycle average of tags in use 
system.cpu53.icache.tags.total_refs;8213583;92643115;611073;5125538;9073505;5759047;Total number of references to valid blocks. 
system.cpu53.icache.tags.sampled_refs;23683;546671;697;9701;6287;671;Sample count of references to valid blocks. 
system.cpu53.icache.tags.avg_refs;346.813453;169.467769;876.718795;528.351510;1443.216956;8582.782414;Average number of references to valid blocks. 
system.cpu53.icache.tags.warmup_cycle;0;16490022106250;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu53.icache.tags.occ_blocks::cpu53.inst;381.335113;504.379761;512;512;512;512;Average occupied blocks per requestor 
system.cpu53.icache.tags.occ_percent::cpu53.inst;0.744795;0.985117;1;1;1;1;Average percentage of cache occupancy 
system.cpu53.icache.tags.occ_percent::total;0.744795;0.985117;1;1;1;1;Average percentage of cache occupancy 
system.cpu53.icache.tags.occ_task_id_blocks::1024;439;512;512;512;512;512;Occupied blocks per task id 
system.cpu53.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu53.icache.tags.age_task_id_blocks_1024::3;15;15;147;15;5;12;Occupied blocks per task id 
system.cpu53.icache.tags.age_task_id_blocks_1024::4;422;495;363;495;498;498;Occupied blocks per task id 
system.cpu53.icache.tags.occ_task_id_percent::1024;0.857422;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu53.icache.tags.tag_accesses;33025975;199366870;656081;5716389;5653453;196105;Number of tag accesses 
system.cpu53.icache.tags.data_accesses;33025975;199366870;656081;5716389;5653453;196105;Number of data accesses 
system.cpu53.icache.ReadReq_hits::cpu53.inst;16476794;98863319;326995;2843643;2817296;97814;number of ReadReq hits 
system.cpu53.icache.ReadReq_hits::total;16476794;98863319;326995;2843643;2817296;97814;number of ReadReq hits 
system.cpu53.icache.demand_hits::cpu53.inst;16476794;98863319;326995;2843643;2817296;97814;number of demand (read+write) hits 
system.cpu53.icache.demand_hits::total;16476794;98863319;326995;2843643;2817296;97814;number of demand (read+write) hits 
system.cpu53.icache.overall_hits::cpu53.inst;16476794;98863319;326995;2843643;2817296;97814;number of overall hits 
system.cpu53.icache.overall_hits::total;16476794;98863319;326995;2843643;2817296;97814;number of overall hits 
system.cpu53.icache.ReadReq_misses::cpu53.inst;24129;546744;697;9701;6287;159;number of ReadReq misses 
system.cpu53.icache.ReadReq_misses::total;24129;546744;697;9701;6287;159;number of ReadReq misses 
system.cpu53.icache.demand_misses::cpu53.inst;24129;546744;697;9701;6287;159;number of demand (read+write) misses 
system.cpu53.icache.demand_misses::total;24129;546744;697;9701;6287;159;number of demand (read+write) misses 
system.cpu53.icache.overall_misses::cpu53.inst;24129;546744;697;9701;6287;159;number of overall misses 
system.cpu53.icache.overall_misses::total;24129;546744;697;9701;6287;159;number of overall misses 
system.cpu53.icache.ReadReq_miss_latency::cpu53.inst;2617822749;54276028995;72497000;987725000;677235000;17084750;number of ReadReq miss cycles 
system.cpu53.icache.ReadReq_miss_latency::total;2617822749;54276028995;72497000;987725000;677235000;17084750;number of ReadReq miss cycles 
system.cpu53.icache.demand_miss_latency::cpu53.inst;2617822749;54276028995;72497000;987725000;677235000;17084750;number of demand (read+write) miss cycles 
system.cpu53.icache.demand_miss_latency::total;2617822749;54276028995;72497000;987725000;677235000;17084750;number of demand (read+write) miss cycles 
system.cpu53.icache.overall_miss_latency::cpu53.inst;2617822749;54276028995;72497000;987725000;677235000;17084750;number of overall miss cycles 
system.cpu53.icache.overall_miss_latency::total;2617822749;54276028995;72497000;987725000;677235000;17084750;number of overall miss cycles 
system.cpu53.icache.ReadReq_accesses::cpu53.inst;16500923;99410063;327692;2853344;2823583;97973;number of ReadReq accesses(hits+misses) 
system.cpu53.icache.ReadReq_accesses::total;16500923;99410063;327692;2853344;2823583;97973;number of ReadReq accesses(hits+misses) 
system.cpu53.icache.demand_accesses::cpu53.inst;16500923;99410063;327692;2853344;2823583;97973;number of demand (read+write) accesses 
system.cpu53.icache.demand_accesses::total;16500923;99410063;327692;2853344;2823583;97973;number of demand (read+write) accesses 
system.cpu53.icache.overall_accesses::cpu53.inst;16500923;99410063;327692;2853344;2823583;97973;number of overall (read+write) accesses 
system.cpu53.icache.overall_accesses::total;16500923;99410063;327692;2853344;2823583;97973;number of overall (read+write) accesses 
system.cpu53.icache.ReadReq_miss_rate::cpu53.inst;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;miss rate for ReadReq accesses 
system.cpu53.icache.ReadReq_miss_rate::total;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;miss rate for ReadReq accesses 
system.cpu53.icache.demand_miss_rate::cpu53.inst;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;miss rate for demand accesses 
system.cpu53.icache.demand_miss_rate::total;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;miss rate for demand accesses 
system.cpu53.icache.overall_miss_rate::cpu53.inst;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;miss rate for overall accesses 
system.cpu53.icache.overall_miss_rate::total;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;miss rate for overall accesses 
system.cpu53.icache.ReadReq_avg_miss_latency::cpu53.inst;108492.799080;99271.375626;104012.912482;101816.823008;107719.898203;107451.257862;average ReadReq miss latency 
system.cpu53.icache.ReadReq_avg_miss_latency::total;108492.799080;99271.375626;104012.912482;101816.823008;107719.898203;107451.257862;average ReadReq miss latency 
system.cpu53.icache.demand_avg_miss_latency::cpu53.inst;108492.799080;99271.375626;104012.912482;101816.823008;107719.898203;107451.257862;average overall miss latency 
system.cpu53.icache.demand_avg_miss_latency::total;108492.799080;99271.375626;104012.912482;101816.823008;107719.898203;107451.257862;average overall miss latency 
system.cpu53.icache.overall_avg_miss_latency::cpu53.inst;108492.799080;99271.375626;104012.912482;101816.823008;107719.898203;107451.257862;average overall miss latency 
system.cpu53.icache.overall_avg_miss_latency::total;108492.799080;99271.375626;104012.912482;101816.823008;107719.898203;107451.257862;average overall miss latency 
system.cpu53.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu53.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu53.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu53.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu53.icache.ReadReq_mshr_misses::cpu53.inst;24129;546744;697;9701;6287;159;number of ReadReq MSHR misses 
system.cpu53.icache.ReadReq_mshr_misses::total;24129;546744;697;9701;6287;159;number of ReadReq MSHR misses 
system.cpu53.icache.demand_mshr_misses::cpu53.inst;24129;546744;697;9701;6287;159;number of demand (read+write) MSHR misses 
system.cpu53.icache.demand_mshr_misses::total;24129;546744;697;9701;6287;159;number of demand (read+write) MSHR misses 
system.cpu53.icache.overall_mshr_misses::cpu53.inst;24129;546744;697;9701;6287;159;number of overall MSHR misses 
system.cpu53.icache.overall_mshr_misses::total;24129;546744;697;9701;6287;159;number of overall MSHR misses 
system.cpu53.icache.ReadReq_mshr_miss_latency::cpu53.inst;1969057251;40176112005;54457000;735653000;512862000;12871250;number of ReadReq MSHR miss cycles 
system.cpu53.icache.ReadReq_mshr_miss_latency::total;1969057251;40176112005;54457000;735653000;512862000;12871250;number of ReadReq MSHR miss cycles 
system.cpu53.icache.demand_mshr_miss_latency::cpu53.inst;1969057251;40176112005;54457000;735653000;512862000;12871250;number of demand (read+write) MSHR miss cycles 
system.cpu53.icache.demand_mshr_miss_latency::total;1969057251;40176112005;54457000;735653000;512862000;12871250;number of demand (read+write) MSHR miss cycles 
system.cpu53.icache.overall_mshr_miss_latency::cpu53.inst;1969057251;40176112005;54457000;735653000;512862000;12871250;number of overall MSHR miss cycles 
system.cpu53.icache.overall_mshr_miss_latency::total;1969057251;40176112005;54457000;735653000;512862000;12871250;number of overall MSHR miss cycles 
system.cpu53.icache.ReadReq_mshr_miss_rate::cpu53.inst;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;mshr miss rate for ReadReq accesses 
system.cpu53.icache.ReadReq_mshr_miss_rate::total;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;mshr miss rate for ReadReq accesses 
system.cpu53.icache.demand_mshr_miss_rate::cpu53.inst;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;mshr miss rate for demand accesses 
system.cpu53.icache.demand_mshr_miss_rate::total;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;mshr miss rate for demand accesses 
system.cpu53.icache.overall_mshr_miss_rate::cpu53.inst;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;mshr miss rate for overall accesses 
system.cpu53.icache.overall_mshr_miss_rate::total;0.001462;0.005500;0.002127;0.003400;0.002227;0.001623;mshr miss rate for overall accesses 
system.cpu53.icache.ReadReq_avg_mshr_miss_latency::cpu53.inst;81605.422977;73482.492730;78130.559541;75832.697660;81574.996024;80951.257862;average ReadReq mshr miss latency 
system.cpu53.icache.ReadReq_avg_mshr_miss_latency::total;81605.422977;73482.492730;78130.559541;75832.697660;81574.996024;80951.257862;average ReadReq mshr miss latency 
system.cpu53.icache.demand_avg_mshr_miss_latency::cpu53.inst;81605.422977;73482.492730;78130.559541;75832.697660;81574.996024;80951.257862;average overall mshr miss latency 
system.cpu53.icache.demand_avg_mshr_miss_latency::total;81605.422977;73482.492730;78130.559541;75832.697660;81574.996024;80951.257862;average overall mshr miss latency 
system.cpu53.icache.overall_avg_mshr_miss_latency::cpu53.inst;81605.422977;73482.492730;78130.559541;75832.697660;81574.996024;80951.257862;average overall mshr miss latency 
system.cpu53.icache.overall_avg_mshr_miss_latency::total;81605.422977;73482.492730;78130.559541;75832.697660;81574.996024;80951.257862;average overall mshr miss latency 
system.cpu53.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu53.dcache.tags.replacements;127402;1092519;3557;29269;30831;961;number of replacements 
system.cpu53.dcache.tags.tagsinuse;430.788694;807.952797;648.431368;631.587452;780.118683;793.042563;Cycle average of tags in use 
system.cpu53.dcache.tags.total_refs;1037247;24081228;15082;327822;8249140;178800;Total number of references to valid blocks. 
system.cpu53.dcache.tags.sampled_refs;127402;1092519;3557;29269;30831;1716;Sample count of references to valid blocks. 
system.cpu53.dcache.tags.avg_refs;8.141528;22.041931;4.240090;11.200314;267.559923;104.195804;Average number of references to valid blocks. 
system.cpu53.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu53.dcache.tags.occ_blocks::cpu53.data;430.788694;807.952797;648.431368;631.587452;780.118683;793.042563;Average occupied blocks per requestor 
system.cpu53.dcache.tags.occ_percent::cpu53.data;0.420692;0.789016;0.633234;0.616785;0.761835;0.774456;Average percentage of cache occupancy 
system.cpu53.dcache.tags.occ_percent::total;0.420692;0.789016;0.633234;0.616785;0.761835;0.774456;Average percentage of cache occupancy 
system.cpu53.dcache.tags.occ_task_id_blocks::1024;582;644;647;608;794;755;Occupied blocks per task id 
system.cpu53.dcache.tags.age_task_id_blocks_1024::3;10;12;47;14;8;13;Occupied blocks per task id 
system.cpu53.dcache.tags.age_task_id_blocks_1024::4;572;632;600;594;780;742;Occupied blocks per task id 
system.cpu53.dcache.tags.occ_task_id_percent::1024;0.568359;0.628906;0.631836;0.593750;0.775391;0.737305;Percentage of cache occupancy per task id 
system.cpu53.dcache.tags.tag_accesses;10227544;58891193;189234;1689562;1815369;58132;Number of tag accesses 
system.cpu53.dcache.tags.data_accesses;10227544;58891193;189234;1689562;1815369;58132;Number of data accesses 
system.cpu53.dcache.ReadReq_hits::cpu53.data;3348169;19815438;63162;577850;617807;19277;number of ReadReq hits 
system.cpu53.dcache.ReadReq_hits::total;3348169;19815438;63162;577850;617807;19277;number of ReadReq hits 
system.cpu53.dcache.WriteReq_hits::cpu53.data;1381974;7209830;23977;205361;218363;7370;number of WriteReq hits 
system.cpu53.dcache.WriteReq_hits::total;1381974;7209830;23977;205361;218363;7370;number of WriteReq hits 
system.cpu53.dcache.LoadLockedReq_hits::cpu53.data;37962;83247;368;2530;3699;182;number of LoadLockedReq hits 
system.cpu53.dcache.LoadLockedReq_hits::total;37962;83247;368;2530;3699;182;number of LoadLockedReq hits 
system.cpu53.dcache.StoreCondReq_hits::cpu53.data;13899;56093;175;1536;1371;62;number of StoreCondReq hits 
system.cpu53.dcache.StoreCondReq_hits::total;13899;56093;175;1536;1371;62;number of StoreCondReq hits 
system.cpu53.dcache.demand_hits::cpu53.data;4730143;27025268;87139;783211;836170;26647;number of demand (read+write) hits 
system.cpu53.dcache.demand_hits::total;4730143;27025268;87139;783211;836170;26647;number of demand (read+write) hits 
system.cpu53.dcache.overall_hits::cpu53.data;4730143;27025268;87139;783211;836170;26647;number of overall hits 
system.cpu53.dcache.overall_hits::total;4730143;27025268;87139;783211;836170;26647;number of overall hits 
system.cpu53.dcache.ReadReq_misses::cpu53.data;206997;1324266;4402;35389;33941;1376;number of ReadReq misses 
system.cpu53.dcache.ReadReq_misses::total;206997;1324266;4402;35389;33941;1376;number of ReadReq misses 
system.cpu53.dcache.WriteReq_misses::cpu53.data;10210;163224;178;2316;9596;54;number of WriteReq misses 
system.cpu53.dcache.WriteReq_misses::total;10210;163224;178;2316;9596;54;number of WriteReq misses 
system.cpu53.dcache.LoadLockedReq_misses::cpu53.data;2257;36790;31;511;535;11;number of LoadLockedReq misses 
system.cpu53.dcache.LoadLockedReq_misses::total;2257;36790;31;511;535;11;number of LoadLockedReq misses 
system.cpu53.dcache.StoreCondReq_misses::cpu53.data;6630;57900;84;1067;1011;31;number of StoreCondReq misses 
system.cpu53.dcache.StoreCondReq_misses::total;6630;57900;84;1067;1011;31;number of StoreCondReq misses 
system.cpu53.dcache.demand_misses::cpu53.data;217207;1487490;4580;37705;43537;1430;number of demand (read+write) misses 
system.cpu53.dcache.demand_misses::total;217207;1487490;4580;37705;43537;1430;number of demand (read+write) misses 
system.cpu53.dcache.overall_misses::cpu53.data;217207;1487490;4580;37705;43537;1430;number of overall misses 
system.cpu53.dcache.overall_misses::total;217207;1487490;4580;37705;43537;1430;number of overall misses 
system.cpu53.dcache.ReadReq_miss_latency::cpu53.data;16680320334;94858267248;396026353;2798892610;3048038581;114237044;number of ReadReq miss cycles 
system.cpu53.dcache.ReadReq_miss_latency::total;16680320334;94858267248;396026353;2798892610;3048038581;114237044;number of ReadReq miss cycles 
system.cpu53.dcache.WriteReq_miss_latency::cpu53.data;600284220;10051213788;10608618;140947227;950029063;3978213;number of WriteReq miss cycles 
system.cpu53.dcache.WriteReq_miss_latency::total;600284220;10051213788;10608618;140947227;950029063;3978213;number of WriteReq miss cycles 
system.cpu53.dcache.LoadLockedReq_miss_latency::cpu53.data;187265733;2349305387;2810988;35292485;40192000;843250;number of LoadLockedReq miss cycles 
system.cpu53.dcache.LoadLockedReq_miss_latency::total;187265733;2349305387;2810988;35292485;40192000;843250;number of LoadLockedReq miss cycles 
system.cpu53.dcache.StoreCondReq_miss_latency::cpu53.data;319042991;3492897938;4517936;61119530;54376587;1520983;number of StoreCondReq miss cycles 
system.cpu53.dcache.StoreCondReq_miss_latency::total;319042991;3492897938;4517936;61119530;54376587;1520983;number of StoreCondReq miss cycles 
system.cpu53.dcache.StoreCondFailReq_miss_latency::cpu53.data;72378992;9120000;144000;1224000;6176000;288000;number of StoreCondFailReq miss cycles 
system.cpu53.dcache.StoreCondFailReq_miss_latency::total;72378992;9120000;144000;1224000;6176000;288000;number of StoreCondFailReq miss cycles 
system.cpu53.dcache.demand_miss_latency::cpu53.data;17280604554;104909481036;406634971;2939839837;3998067644;118215257;number of demand (read+write) miss cycles 
system.cpu53.dcache.demand_miss_latency::total;17280604554;104909481036;406634971;2939839837;3998067644;118215257;number of demand (read+write) miss cycles 
system.cpu53.dcache.overall_miss_latency::cpu53.data;17280604554;104909481036;406634971;2939839837;3998067644;118215257;number of overall miss cycles 
system.cpu53.dcache.overall_miss_latency::total;17280604554;104909481036;406634971;2939839837;3998067644;118215257;number of overall miss cycles 
system.cpu53.dcache.ReadReq_accesses::cpu53.data;3555166;21139704;67564;613239;651748;20653;number of ReadReq accesses(hits+misses) 
system.cpu53.dcache.ReadReq_accesses::total;3555166;21139704;67564;613239;651748;20653;number of ReadReq accesses(hits+misses) 
system.cpu53.dcache.WriteReq_accesses::cpu53.data;1392184;7373054;24155;207677;227959;7424;number of WriteReq accesses(hits+misses) 
system.cpu53.dcache.WriteReq_accesses::total;1392184;7373054;24155;207677;227959;7424;number of WriteReq accesses(hits+misses) 
system.cpu53.dcache.LoadLockedReq_accesses::cpu53.data;40219;120037;399;3041;4234;193;number of LoadLockedReq accesses(hits+misses) 
system.cpu53.dcache.LoadLockedReq_accesses::total;40219;120037;399;3041;4234;193;number of LoadLockedReq accesses(hits+misses) 
system.cpu53.dcache.StoreCondReq_accesses::cpu53.data;20529;113993;259;2603;2382;93;number of StoreCondReq accesses(hits+misses) 
system.cpu53.dcache.StoreCondReq_accesses::total;20529;113993;259;2603;2382;93;number of StoreCondReq accesses(hits+misses) 
system.cpu53.dcache.demand_accesses::cpu53.data;4947350;28512758;91719;820916;879707;28077;number of demand (read+write) accesses 
system.cpu53.dcache.demand_accesses::total;4947350;28512758;91719;820916;879707;28077;number of demand (read+write) accesses 
system.cpu53.dcache.overall_accesses::cpu53.data;4947350;28512758;91719;820916;879707;28077;number of overall (read+write) accesses 
system.cpu53.dcache.overall_accesses::total;4947350;28512758;91719;820916;879707;28077;number of overall (read+write) accesses 
system.cpu53.dcache.ReadReq_miss_rate::cpu53.data;0.058224;0.062644;0.065153;0.057708;0.052077;0.066625;miss rate for ReadReq accesses 
system.cpu53.dcache.ReadReq_miss_rate::total;0.058224;0.062644;0.065153;0.057708;0.052077;0.066625;miss rate for ReadReq accesses 
system.cpu53.dcache.WriteReq_miss_rate::cpu53.data;0.007334;0.022138;0.007369;0.011152;0.042095;0.007274;miss rate for WriteReq accesses 
system.cpu53.dcache.WriteReq_miss_rate::total;0.007334;0.022138;0.007369;0.011152;0.042095;0.007274;miss rate for WriteReq accesses 
system.cpu53.dcache.LoadLockedReq_miss_rate::cpu53.data;0.056118;0.306489;0.077694;0.168037;0.126358;0.056995;miss rate for LoadLockedReq accesses 
system.cpu53.dcache.LoadLockedReq_miss_rate::total;0.056118;0.306489;0.077694;0.168037;0.126358;0.056995;miss rate for LoadLockedReq accesses 
system.cpu53.dcache.StoreCondReq_miss_rate::cpu53.data;0.322958;0.507926;0.324324;0.409912;0.424433;0.333333;miss rate for StoreCondReq accesses 
system.cpu53.dcache.StoreCondReq_miss_rate::total;0.322958;0.507926;0.324324;0.409912;0.424433;0.333333;miss rate for StoreCondReq accesses 
system.cpu53.dcache.demand_miss_rate::cpu53.data;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;miss rate for demand accesses 
system.cpu53.dcache.demand_miss_rate::total;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;miss rate for demand accesses 
system.cpu53.dcache.overall_miss_rate::cpu53.data;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;miss rate for overall accesses 
system.cpu53.dcache.overall_miss_rate::total;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;miss rate for overall accesses 
system.cpu53.dcache.ReadReq_avg_miss_latency::cpu53.data;80582.425513;71630.825867;89965.096093;79089.338778;89804.029964;83021.107558;average ReadReq miss latency 
system.cpu53.dcache.ReadReq_avg_miss_latency::total;80582.425513;71630.825867;89965.096093;79089.338778;89804.029964;83021.107558;average ReadReq miss latency 
system.cpu53.dcache.WriteReq_avg_miss_latency::cpu53.data;58793.753183;61579.264005;59598.977528;60858.042746;99002.611817;73670.611111;average WriteReq miss latency 
system.cpu53.dcache.WriteReq_avg_miss_latency::total;58793.753183;61579.264005;59598.977528;60858.042746;99002.611817;73670.611111;average WriteReq miss latency 
system.cpu53.dcache.LoadLockedReq_avg_miss_latency::cpu53.data;82971.082410;63857.172792;90677.032258;69065.528376;75125.233645;76659.090909;average LoadLockedReq miss latency 
system.cpu53.dcache.LoadLockedReq_avg_miss_latency::total;82971.082410;63857.172792;90677.032258;69065.528376;75125.233645;76659.090909;average LoadLockedReq miss latency 
system.cpu53.dcache.StoreCondReq_avg_miss_latency::cpu53.data;48121.114781;60326.389257;53784.952381;57281.658857;53784.952522;49063.967742;average StoreCondReq miss latency 
system.cpu53.dcache.StoreCondReq_avg_miss_latency::total;48121.114781;60326.389257;53784.952381;57281.658857;53784.952522;49063.967742;average StoreCondReq miss latency 
system.cpu53.dcache.StoreCondFailReq_avg_miss_latency::cpu53.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu53.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu53.dcache.demand_avg_miss_latency::cpu53.data;79558.230416;70527.856346;88784.928166;77969.495743;91831.491467;82668.011888;average overall miss latency 
system.cpu53.dcache.demand_avg_miss_latency::total;79558.230416;70527.856346;88784.928166;77969.495743;91831.491467;82668.011888;average overall miss latency 
system.cpu53.dcache.overall_avg_miss_latency::cpu53.data;79558.230416;70527.856346;88784.928166;77969.495743;91831.491467;82668.011888;average overall miss latency 
system.cpu53.dcache.overall_avg_miss_latency::total;79558.230416;70527.856346;88784.928166;77969.495743;91831.491467;82668.011888;average overall miss latency 
system.cpu53.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu53.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu53.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu53.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu53.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu53.dcache.writebacks::writebacks;2561;71724;69;818;6798;21;number of writebacks 
system.cpu53.dcache.writebacks::total;2561;71724;69;818;6798;21;number of writebacks 
system.cpu53.dcache.ReadReq_mshr_misses::cpu53.data;206997;1324266;4402;35389;33941;1376;number of ReadReq MSHR misses 
system.cpu53.dcache.ReadReq_mshr_misses::total;206997;1324266;4402;35389;33941;1376;number of ReadReq MSHR misses 
system.cpu53.dcache.WriteReq_mshr_misses::cpu53.data;10210;163224;178;2316;9596;54;number of WriteReq MSHR misses 
system.cpu53.dcache.WriteReq_mshr_misses::total;10210;163224;178;2316;9596;54;number of WriteReq MSHR misses 
system.cpu53.dcache.LoadLockedReq_mshr_misses::cpu53.data;2257;36790;31;511;535;11;number of LoadLockedReq MSHR misses 
system.cpu53.dcache.LoadLockedReq_mshr_misses::total;2257;36790;31;511;535;11;number of LoadLockedReq MSHR misses 
system.cpu53.dcache.StoreCondReq_mshr_misses::cpu53.data;6630;57879;84;1067;1010;31;number of StoreCondReq MSHR misses 
system.cpu53.dcache.StoreCondReq_mshr_misses::total;6630;57879;84;1067;1010;31;number of StoreCondReq MSHR misses 
system.cpu53.dcache.demand_mshr_misses::cpu53.data;217207;1487490;4580;37705;43537;1430;number of demand (read+write) MSHR misses 
system.cpu53.dcache.demand_mshr_misses::total;217207;1487490;4580;37705;43537;1430;number of demand (read+write) MSHR misses 
system.cpu53.dcache.overall_mshr_misses::cpu53.data;217207;1487490;4580;37705;43537;1430;number of overall MSHR misses 
system.cpu53.dcache.overall_mshr_misses::total;217207;1487490;4580;37705;43537;1430;number of overall MSHR misses 
system.cpu53.dcache.ReadReq_mshr_miss_latency::cpu53.data;11364742666;64207704752;284814647;1957118390;2184667419;78923956;number of ReadReq MSHR miss cycles 
system.cpu53.dcache.ReadReq_mshr_miss_latency::total;11364742666;64207704752;284814647;1957118390;2184667419;78923956;number of ReadReq MSHR miss cycles 
system.cpu53.dcache.WriteReq_mshr_miss_latency::cpu53.data;285966780;5763771212;5298382;75900773;697903937;2387787;number of WriteReq MSHR miss cycles 
system.cpu53.dcache.WriteReq_mshr_miss_latency::total;285966780;5763771212;5298382;75900773;697903937;2387787;number of WriteReq MSHR miss cycles 
system.cpu53.dcache.LoadLockedReq_mshr_miss_latency::cpu53.data;129663267;1534016613;2027012;23668515;27579000;575750;number of LoadLockedReq MSHR miss cycles 
system.cpu53.dcache.LoadLockedReq_mshr_miss_latency::total;129663267;1534016613;2027012;23668515;27579000;575750;number of LoadLockedReq MSHR miss cycles 
system.cpu53.dcache.StoreCondReq_mshr_miss_latency::cpu53.data;151465009;2092938062;2039064;33049470;29667413;749017;number of StoreCondReq MSHR miss cycles 
system.cpu53.dcache.StoreCondReq_mshr_miss_latency::total;151465009;2092938062;2039064;33049470;29667413;749017;number of StoreCondReq MSHR miss cycles 
system.cpu53.dcache.StoreCondFailReq_mshr_miss_latency::cpu53.data;52150008;6480000;100000;850000;4460000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu53.dcache.StoreCondFailReq_mshr_miss_latency::total;52150008;6480000;100000;850000;4460000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu53.dcache.demand_mshr_miss_latency::cpu53.data;11650709446;69971475964;290113029;2033019163;2882571356;81311743;number of demand (read+write) MSHR miss cycles 
system.cpu53.dcache.demand_mshr_miss_latency::total;11650709446;69971475964;290113029;2033019163;2882571356;81311743;number of demand (read+write) MSHR miss cycles 
system.cpu53.dcache.overall_mshr_miss_latency::cpu53.data;11650709446;69971475964;290113029;2033019163;2882571356;81311743;number of overall MSHR miss cycles 
system.cpu53.dcache.overall_mshr_miss_latency::total;11650709446;69971475964;290113029;2033019163;2882571356;81311743;number of overall MSHR miss cycles 
system.cpu53.dcache.ReadReq_mshr_uncacheable_latency::cpu53.data;29102000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu53.dcache.ReadReq_mshr_uncacheable_latency::total;29102000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu53.dcache.WriteReq_mshr_uncacheable_latency::cpu53.data;1470069000;4730553000;18051000;157104000;137292000;6206000;number of WriteReq MSHR uncacheable cycles 
system.cpu53.dcache.WriteReq_mshr_uncacheable_latency::total;1470069000;4730553000;18051000;157104000;137292000;6206000;number of WriteReq MSHR uncacheable cycles 
system.cpu53.dcache.overall_mshr_uncacheable_latency::cpu53.data;1499171000;4730553000;18051000;157104000;137292000;6206000;number of overall MSHR uncacheable cycles 
system.cpu53.dcache.overall_mshr_uncacheable_latency::total;1499171000;4730553000;18051000;157104000;137292000;6206000;number of overall MSHR uncacheable cycles 
system.cpu53.dcache.ReadReq_mshr_miss_rate::cpu53.data;0.058224;0.062644;0.065153;0.057708;0.052077;0.066625;mshr miss rate for ReadReq accesses 
system.cpu53.dcache.ReadReq_mshr_miss_rate::total;0.058224;0.062644;0.065153;0.057708;0.052077;0.066625;mshr miss rate for ReadReq accesses 
system.cpu53.dcache.WriteReq_mshr_miss_rate::cpu53.data;0.007334;0.022138;0.007369;0.011152;0.042095;0.007274;mshr miss rate for WriteReq accesses 
system.cpu53.dcache.WriteReq_mshr_miss_rate::total;0.007334;0.022138;0.007369;0.011152;0.042095;0.007274;mshr miss rate for WriteReq accesses 
system.cpu53.dcache.LoadLockedReq_mshr_miss_rate::cpu53.data;0.056118;0.306489;0.077694;0.168037;0.126358;0.056995;mshr miss rate for LoadLockedReq accesses 
system.cpu53.dcache.LoadLockedReq_mshr_miss_rate::total;0.056118;0.306489;0.077694;0.168037;0.126358;0.056995;mshr miss rate for LoadLockedReq accesses 
system.cpu53.dcache.StoreCondReq_mshr_miss_rate::cpu53.data;0.322958;0.507742;0.324324;0.409912;0.424013;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu53.dcache.StoreCondReq_mshr_miss_rate::total;0.322958;0.507742;0.324324;0.409912;0.424013;0.333333;mshr miss rate for StoreCondReq accesses 
system.cpu53.dcache.demand_mshr_miss_rate::cpu53.data;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;mshr miss rate for demand accesses 
system.cpu53.dcache.demand_mshr_miss_rate::total;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;mshr miss rate for demand accesses 
system.cpu53.dcache.overall_mshr_miss_rate::cpu53.data;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;mshr miss rate for overall accesses 
system.cpu53.dcache.overall_mshr_miss_rate::total;0.043904;0.052169;0.049935;0.045930;0.049490;0.050931;mshr miss rate for overall accesses 
system.cpu53.dcache.ReadReq_avg_mshr_miss_latency::cpu53.data;54902.934178;48485.504236;64701.191958;55303.014779;64366.619104;57357.526163;average ReadReq mshr miss latency 
system.cpu53.dcache.ReadReq_avg_mshr_miss_latency::total;54902.934178;48485.504236;64701.191958;55303.014779;64366.619104;57357.526163;average ReadReq mshr miss latency 
system.cpu53.dcache.WriteReq_avg_mshr_miss_latency::cpu53.data;28008.499510;35312.032618;29766.191011;32772.354491;72728.630367;44218.277778;average WriteReq mshr miss latency 
system.cpu53.dcache.WriteReq_avg_mshr_miss_latency::total;28008.499510;35312.032618;29766.191011;32772.354491;72728.630367;44218.277778;average WriteReq mshr miss latency 
system.cpu53.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu53.data;57449.387240;41696.564637;65387.483871;46318.033268;51549.532710;52340.909091;average LoadLockedReq mshr miss latency 
system.cpu53.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57449.387240;41696.564637;65387.483871;46318.033268;51549.532710;52340.909091;average LoadLockedReq mshr miss latency 
system.cpu53.dcache.StoreCondReq_avg_mshr_miss_latency::cpu53.data;22845.401056;36160.577446;24274.571429;30974.198688;29373.676238;24161.838710;average StoreCondReq mshr miss latency 
system.cpu53.dcache.StoreCondReq_avg_mshr_miss_latency::total;22845.401056;36160.577446;24274.571429;30974.198688;29373.676238;24161.838710;average StoreCondReq mshr miss latency 
system.cpu53.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu53.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu53.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu53.dcache.demand_avg_mshr_miss_latency::cpu53.data;53638.738374;47039.963942;63343.456114;53919.086673;66209.691894;56861.358741;average overall mshr miss latency 
system.cpu53.dcache.demand_avg_mshr_miss_latency::total;53638.738374;47039.963942;63343.456114;53919.086673;66209.691894;56861.358741;average overall mshr miss latency 
system.cpu53.dcache.overall_avg_mshr_miss_latency::cpu53.data;53638.738374;47039.963942;63343.456114;53919.086673;66209.691894;56861.358741;average overall mshr miss latency 
system.cpu53.dcache.overall_avg_mshr_miss_latency::total;53638.738374;47039.963942;63343.456114;53919.086673;66209.691894;56861.358741;average overall mshr miss latency 
system.cpu53.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu53.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu53.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu53.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu53.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu53.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu53.dcache.overall_avg_mshr_uncacheable_latency::cpu53.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu53.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu53.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu54.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu54.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu54.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu54.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu54.dtb.read_hits;3584150;16157177;30194;532558;536654;8569;DTB read hits 
system.cpu54.dtb.read_misses;0;463;0;13;670;0;DTB read misses 
system.cpu54.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu54.dtb.read_accesses;0;128404;0;2595;144049;0;DTB read accesses 
system.cpu54.dtb.write_hits;1434978;5745292;14293;197530;200656;4384;DTB write hits 
system.cpu54.dtb.write_misses;0;374;0;5;6199;0;DTB write misses 
system.cpu54.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu54.dtb.write_accesses;0;44012;0;1414;47493;0;DTB write accesses 
system.cpu54.dtb.data_hits;5019128;21902469;44487;730088;737310;12953;DTB hits 
system.cpu54.dtb.data_misses;0;837;0;18;6869;0;DTB misses 
system.cpu54.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu54.dtb.data_accesses;0;172416;0;4009;191542;0;DTB accesses 
system.cpu54.itb.fetch_hits;1238412;3545362;15340;143277;613521;5305;ITB hits 
system.cpu54.itb.fetch_misses;0;44;0;10;7;0;ITB misses 
system.cpu54.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu54.itb.fetch_accesses;1238412;3545406;15340;143287;613528;5305;ITB accesses 
system.cpu54.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu54.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu54.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu54.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu54.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu54.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu54.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu54.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu54.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu54.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu54.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu54.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu54.numCycles;644632464;1014355480;7031356;49902244;44531241;2441406;number of cpu cycles simulated 
system.cpu54.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu54.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu54.committedInsts;16458022;75916710;133991;2537477;2237137;36498;Number of instructions committed 
system.cpu54.committedOps;16458022;75916710;133991;2537477;2237137;36498;Number of ops (including micro ops) committed 
system.cpu54.num_int_alu_accesses;15939550;74189787;128704;2473684;2173002;34793;Number of integer alu accesses 
system.cpu54.num_fp_alu_accesses;1746;472002;134;9156;2434;0;Number of float alu accesses 
system.cpu54.num_func_calls;631287;2761105;5392;93769;58595;1498;number of times a function call or return occured 
system.cpu54.num_conditional_control_insts;1596854;8200210;11674;257526;261995;3165;number of instructions that are conditional controls 
system.cpu54.num_int_insts;15939550;74189787;128704;2473684;2173002;34793;number of integer instructions 
system.cpu54.num_fp_insts;1746;472002;134;9156;2434;0;number of float instructions 
system.cpu54.num_int_register_reads;21865484;103776030;174862;3452540;2941085;46443;number of times the integer registers were read 
system.cpu54.num_int_register_writes;12727568;58941443;101573;1980384;1684978;27060;number of times the integer registers were written 
system.cpu54.num_fp_register_reads;890;337831;66;5261;1207;0;number of times the floating registers were read 
system.cpu54.num_fp_register_writes;896;294246;68;5330;1240;0;number of times the floating registers were written 
system.cpu54.num_mem_refs;5025269;21957216;44577;731364;745669;12979;number of memory refs 
system.cpu54.num_load_insts;3584284;16182242;30204;532966;538155;8569;Number of load instructions 
system.cpu54.num_store_insts;1440985;5774974;14373;198398;207514;4410;Number of store instructions 
system.cpu54.num_idle_cycles;599840180.598033;808215346.732409;6660111.907968;43032943.577416;38214379.022301;2341442.284438;Number of idle cycles 
system.cpu54.num_busy_cycles;44792283.401967;206140133.267591;371244.092032;6869300.422584;6316861.977699;99963.715562;Number of busy cycles 
system.cpu54.not_idle_fraction;0.069485;0.203223;0.052798;0.137655;0.141852;0.040945;Percentage of non-idle cycles 
system.cpu54.idle_fraction;0.930515;0.796777;0.947202;0.862345;0.858148;0.959055;Percentage of idle cycles 
system.cpu54.Branches;2537368;12047364;19808;390438;347700;5493;Number of branches fetched 
system.cpu54.op_class::No_OpClass;54382;162940;674;7204;23150;227;Class of executed instruction 
system.cpu54.op_class::IntAlu;10850348;52284175;82516;1738383;1359151;21188;Class of executed instruction 
system.cpu54.op_class::IntMult;64605;287072;497;10295;5975;125;Class of executed instruction 
system.cpu54.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::FloatAdd;88;66596;4;1553;81;0;Class of executed instruction 
system.cpu54.op_class::FloatCmp;0;6231;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::FloatCvt;0;2214;0;837;5;0;Class of executed instruction 
system.cpu54.op_class::FloatMult;0;16181;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::FloatDiv;8;2987;0;268;0;0;Class of executed instruction 
system.cpu54.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::MemRead;3625537;16327730;30719;538011;542709;8750;Class of executed instruction 
system.cpu54.op_class::MemWrite;1440999;5780918;14375;198454;207557;4410;Class of executed instruction 
system.cpu54.op_class::IprAccess;422055;980503;5206;42490;105378;1798;Class of executed instruction 
system.cpu54.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu54.op_class::total;16458022;75917547;133991;2537495;2244006;36498;Class of executed instruction 
system.cpu54.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu54.kern.inst.quiesce;9704;11156;74;580;502;26;number of quiesce instructions executed 
system.cpu54.kern.inst.hwrei;103812;224791;1276;9962;15584;441;number of hwrei instructions executed 
system.cpu54.kern.ipl_count::0;23509;56231;298;2426;2073;100;number of times we switched to this ipl 
system.cpu54.kern.ipl_count::22;5840;10394;72;512;456;25;number of times we switched to this ipl 
system.cpu54.kern.ipl_count::30;87;2461;2;103;86;1;number of times we switched to this ipl 
system.cpu54.kern.ipl_count::31;62652;122642;758;5653;5079;265;number of times we switched to this ipl 
system.cpu54.kern.ipl_count::total;92088;191728;1130;8694;7694;391;number of times we switched to this ipl 
system.cpu54.kern.ipl_good::0;23509;56231;298;2426;2073;100;number of times we switched to this ipl from a different ipl 
system.cpu54.kern.ipl_good::22;5840;10394;72;512;456;25;number of times we switched to this ipl from a different ipl 
system.cpu54.kern.ipl_good::30;87;2461;2;103;86;1;number of times we switched to this ipl from a different ipl 
system.cpu54.kern.ipl_good::31;23422;53778;296;2324;1987;99;number of times we switched to this ipl from a different ipl 
system.cpu54.kern.ipl_good::total;52858;122864;668;5365;4602;225;number of times we switched to this ipl from a different ipl 
system.cpu54.kern.ipl_ticks::0;5511915140000;8640168090000;67561560000;463404730000;419118520000;23608080000;number of cycles we spent at this ipl 
system.cpu54.kern.ipl_ticks::22;17965850000;33913060000;223190000;1606980000;1429760000;76540000;number of cycles we spent at this ipl 
system.cpu54.kern.ipl_ticks::30;866770000;17289620000;19770000;925950000;810480000;9880000;number of cycles we spent at this ipl 
system.cpu54.kern.ipl_ticks::31;915576600000;1452184030000;2509040000;33084780000;23953650000;719560000;number of cycles we spent at this ipl 
system.cpu54.kern.ipl_ticks::total;6446324360000;10143554800000;70313560000;499022440000;445312410000;24414060000;number of cycles we spent at this ipl 
system.cpu54.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu54.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu54.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu54.kern.ipl_used::31;0.373843;0.438496;0.390501;0.411109;0.391219;0.373585;fraction of swpipl calls that actually changed the ipl 
system.cpu54.kern.ipl_used::total;0.573994;0.640825;0.591150;0.617092;0.598128;0.575448;fraction of swpipl calls that actually changed the ipl 
system.cpu54.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu54.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu54.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu54.kern.callpal::swpctx;26;4830;2;77;37;;number of callpals executed 
system.cpu54.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu54.kern.callpal::swpipl;80233;162330;982;7360;6557;339;number of callpals executed 
system.cpu54.kern.callpal::rdps;11682;21393;144;1037;917;50;number of callpals executed 
system.cpu54.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu54.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu54.kern.callpal::rti;5927;16550;74;720;595;26;number of callpals executed 
system.cpu54.kern.callpal::rdunique;1;294;;2;16;;number of callpals executed 
system.cpu54.kern.callpal::total;97883;211062;1202;9320;8166;415;number of callpals executed 
system.cpu54.kern.mode_switch::kernel;5955;21380;76;797;632;26;number of protection mode switches 
system.cpu54.kern.mode_switch::user;0;3721;0;111;69;0;number of protection mode switches 
system.cpu54.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu54.kern.mode_switch_good::kernel;0;0.174041;0;0.139272;0.109177;0;fraction of useful protection mode switches 
system.cpu54.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu54.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu54.kern.mode_switch_good::total;0;0.296482;0;0.244493;0.196862;0;fraction of useful protection mode switches 
system.cpu54.kern.mode_ticks::kernel;0;16470225470000;0;561264360000;418702990000;0;number of ticks spent at the given mode 
system.cpu54.kern.mode_ticks::user;0;19834950000;0;476910000;14766940000;0;number of ticks spent at the given mode 
system.cpu54.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu54.kern.swap_context;27;4830;2;77;37;0;number of times the context was actually changed 
system.cpu54.icache.tags.replacements;23629;391942;422;8988;5607;51;number of replacements 
system.cpu54.icache.tags.tagsinuse;380.929629;502.457329;509;509;509;509;Cycle average of tags in use 
system.cpu54.icache.tags.total_refs;8442144;72492378;323725;3462503;6701278;5474361;Total number of references to valid blocks. 
system.cpu54.icache.tags.sampled_refs;23629;391942;422;8988;5607;560;Sample count of references to valid blocks. 
system.cpu54.icache.tags.avg_refs;357.278937;184.956902;767.120853;385.236204;1195.162832;9775.644643;Average number of references to valid blocks. 
system.cpu54.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu54.icache.tags.occ_blocks::cpu54.inst;380.929629;502.457329;509;509;509;509;Average occupied blocks per requestor 
system.cpu54.icache.tags.occ_percent::cpu54.inst;0.744003;0.981362;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu54.icache.tags.occ_percent::total;0.744003;0.981362;0.994141;0.994141;0.994141;0.994141;Average percentage of cache occupancy 
system.cpu54.icache.tags.occ_task_id_blocks::1024;439;509;509;509;509;509;Occupied blocks per task id 
system.cpu54.icache.tags.age_task_id_blocks_1024::2;2;2;5;2;2;2;Occupied blocks per task id 
system.cpu54.icache.tags.age_task_id_blocks_1024::3;15;;147;;;;Occupied blocks per task id 
system.cpu54.icache.tags.age_task_id_blocks_1024::4;422;507;348;507;507;507;Occupied blocks per task id 
system.cpu54.icache.tags.occ_task_id_percent::1024;0.857422;0.994141;0.994141;0.994141;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu54.icache.tags.tag_accesses;32940119;152227106;268404;5083978;4493619;73047;Number of tag accesses 
system.cpu54.icache.tags.data_accesses;32940119;152227106;268404;5083978;4493619;73047;Number of data accesses 
system.cpu54.icache.ReadReq_hits::cpu54.inst;16433947;75525535;133569;2528507;2238399;36447;number of ReadReq hits 
system.cpu54.icache.ReadReq_hits::total;16433947;75525535;133569;2528507;2238399;36447;number of ReadReq hits 
system.cpu54.icache.demand_hits::cpu54.inst;16433947;75525535;133569;2528507;2238399;36447;number of demand (read+write) hits 
system.cpu54.icache.demand_hits::total;16433947;75525535;133569;2528507;2238399;36447;number of demand (read+write) hits 
system.cpu54.icache.overall_hits::cpu54.inst;16433947;75525535;133569;2528507;2238399;36447;number of overall hits 
system.cpu54.icache.overall_hits::total;16433947;75525535;133569;2528507;2238399;36447;number of overall hits 
system.cpu54.icache.ReadReq_misses::cpu54.inst;24075;392012;422;8988;5607;51;number of ReadReq misses 
system.cpu54.icache.ReadReq_misses::total;24075;392012;422;8988;5607;51;number of ReadReq misses 
system.cpu54.icache.demand_misses::cpu54.inst;24075;392012;422;8988;5607;51;number of demand (read+write) misses 
system.cpu54.icache.demand_misses::total;24075;392012;422;8988;5607;51;number of demand (read+write) misses 
system.cpu54.icache.overall_misses::cpu54.inst;24075;392012;422;8988;5607;51;number of overall misses 
system.cpu54.icache.overall_misses::total;24075;392012;422;8988;5607;51;number of overall misses 
system.cpu54.icache.ReadReq_miss_latency::cpu54.inst;2571952000;38975415995;44326250;915698249;609878249;5386250;number of ReadReq miss cycles 
system.cpu54.icache.ReadReq_miss_latency::total;2571952000;38975415995;44326250;915698249;609878249;5386250;number of ReadReq miss cycles 
system.cpu54.icache.demand_miss_latency::cpu54.inst;2571952000;38975415995;44326250;915698249;609878249;5386250;number of demand (read+write) miss cycles 
system.cpu54.icache.demand_miss_latency::total;2571952000;38975415995;44326250;915698249;609878249;5386250;number of demand (read+write) miss cycles 
system.cpu54.icache.overall_miss_latency::cpu54.inst;2571952000;38975415995;44326250;915698249;609878249;5386250;number of overall miss cycles 
system.cpu54.icache.overall_miss_latency::total;2571952000;38975415995;44326250;915698249;609878249;5386250;number of overall miss cycles 
system.cpu54.icache.ReadReq_accesses::cpu54.inst;16458022;75917547;133991;2537495;2244006;36498;number of ReadReq accesses(hits+misses) 
system.cpu54.icache.ReadReq_accesses::total;16458022;75917547;133991;2537495;2244006;36498;number of ReadReq accesses(hits+misses) 
system.cpu54.icache.demand_accesses::cpu54.inst;16458022;75917547;133991;2537495;2244006;36498;number of demand (read+write) accesses 
system.cpu54.icache.demand_accesses::total;16458022;75917547;133991;2537495;2244006;36498;number of demand (read+write) accesses 
system.cpu54.icache.overall_accesses::cpu54.inst;16458022;75917547;133991;2537495;2244006;36498;number of overall (read+write) accesses 
system.cpu54.icache.overall_accesses::total;16458022;75917547;133991;2537495;2244006;36498;number of overall (read+write) accesses 
system.cpu54.icache.ReadReq_miss_rate::cpu54.inst;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;miss rate for ReadReq accesses 
system.cpu54.icache.ReadReq_miss_rate::total;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;miss rate for ReadReq accesses 
system.cpu54.icache.demand_miss_rate::cpu54.inst;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;miss rate for demand accesses 
system.cpu54.icache.demand_miss_rate::total;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;miss rate for demand accesses 
system.cpu54.icache.overall_miss_rate::cpu54.inst;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;miss rate for overall accesses 
system.cpu54.icache.overall_miss_rate::total;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;miss rate for overall accesses 
system.cpu54.icache.ReadReq_avg_miss_latency::cpu54.inst;106830.820353;99424.038027;105038.507109;101880.090009;108770.866595;105612.745098;average ReadReq miss latency 
system.cpu54.icache.ReadReq_avg_miss_latency::total;106830.820353;99424.038027;105038.507109;101880.090009;108770.866595;105612.745098;average ReadReq miss latency 
system.cpu54.icache.demand_avg_miss_latency::cpu54.inst;106830.820353;99424.038027;105038.507109;101880.090009;108770.866595;105612.745098;average overall miss latency 
system.cpu54.icache.demand_avg_miss_latency::total;106830.820353;99424.038027;105038.507109;101880.090009;108770.866595;105612.745098;average overall miss latency 
system.cpu54.icache.overall_avg_miss_latency::cpu54.inst;106830.820353;99424.038027;105038.507109;101880.090009;108770.866595;105612.745098;average overall miss latency 
system.cpu54.icache.overall_avg_miss_latency::total;106830.820353;99424.038027;105038.507109;101880.090009;108770.866595;105612.745098;average overall miss latency 
system.cpu54.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu54.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu54.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu54.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu54.icache.ReadReq_mshr_misses::cpu54.inst;24075;392012;422;8988;5607;51;number of ReadReq MSHR misses 
system.cpu54.icache.ReadReq_mshr_misses::total;24075;392012;422;8988;5607;51;number of ReadReq MSHR misses 
system.cpu54.icache.demand_mshr_misses::cpu54.inst;24075;392012;422;8988;5607;51;number of demand (read+write) MSHR misses 
system.cpu54.icache.demand_mshr_misses::total;24075;392012;422;8988;5607;51;number of demand (read+write) MSHR misses 
system.cpu54.icache.overall_mshr_misses::cpu54.inst;24075;392012;422;8988;5607;51;number of overall MSHR misses 
system.cpu54.icache.overall_mshr_misses::total;24075;392012;422;8988;5607;51;number of overall MSHR misses 
system.cpu54.icache.ReadReq_mshr_miss_latency::cpu54.inst;1939659000;28850773005;33244750;683378751;463099751;4034750;number of ReadReq MSHR miss cycles 
system.cpu54.icache.ReadReq_mshr_miss_latency::total;1939659000;28850773005;33244750;683378751;463099751;4034750;number of ReadReq MSHR miss cycles 
system.cpu54.icache.demand_mshr_miss_latency::cpu54.inst;1939659000;28850773005;33244750;683378751;463099751;4034750;number of demand (read+write) MSHR miss cycles 
system.cpu54.icache.demand_mshr_miss_latency::total;1939659000;28850773005;33244750;683378751;463099751;4034750;number of demand (read+write) MSHR miss cycles 
system.cpu54.icache.overall_mshr_miss_latency::cpu54.inst;1939659000;28850773005;33244750;683378751;463099751;4034750;number of overall MSHR miss cycles 
system.cpu54.icache.overall_mshr_miss_latency::total;1939659000;28850773005;33244750;683378751;463099751;4034750;number of overall MSHR miss cycles 
system.cpu54.icache.ReadReq_mshr_miss_rate::cpu54.inst;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;mshr miss rate for ReadReq accesses 
system.cpu54.icache.ReadReq_mshr_miss_rate::total;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;mshr miss rate for ReadReq accesses 
system.cpu54.icache.demand_mshr_miss_rate::cpu54.inst;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;mshr miss rate for demand accesses 
system.cpu54.icache.demand_mshr_miss_rate::total;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;mshr miss rate for demand accesses 
system.cpu54.icache.overall_mshr_miss_rate::cpu54.inst;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;mshr miss rate for overall accesses 
system.cpu54.icache.overall_mshr_miss_rate::total;0.001463;0.005164;0.003149;0.003542;0.002499;0.001397;mshr miss rate for overall accesses 
system.cpu54.icache.ReadReq_avg_mshr_miss_latency::cpu54.inst;80567.352025;73596.657768;78779.028436;76032.348798;82593.142679;79112.745098;average ReadReq mshr miss latency 
system.cpu54.icache.ReadReq_avg_mshr_miss_latency::total;80567.352025;73596.657768;78779.028436;76032.348798;82593.142679;79112.745098;average ReadReq mshr miss latency 
system.cpu54.icache.demand_avg_mshr_miss_latency::cpu54.inst;80567.352025;73596.657768;78779.028436;76032.348798;82593.142679;79112.745098;average overall mshr miss latency 
system.cpu54.icache.demand_avg_mshr_miss_latency::total;80567.352025;73596.657768;78779.028436;76032.348798;82593.142679;79112.745098;average overall mshr miss latency 
system.cpu54.icache.overall_avg_mshr_miss_latency::cpu54.inst;80567.352025;73596.657768;78779.028436;76032.348798;82593.142679;79112.745098;average overall mshr miss latency 
system.cpu54.icache.overall_avg_mshr_miss_latency::total;80567.352025;73596.657768;78779.028436;76032.348798;82593.142679;79112.745098;average overall mshr miss latency 
system.cpu54.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu54.dcache.tags.replacements;126420;802099;493;25308;22539;4;number of replacements 
system.cpu54.dcache.tags.tagsinuse;435.076322;812.779698;640.748306;641.675592;744.475097;673.616571;Cycle average of tags in use 
system.cpu54.dcache.tags.total_refs;793259;17868230;12150;188750;8147861;122394;Total number of references to valid blocks. 
system.cpu54.dcache.tags.sampled_refs;126420;802099;493;25308;22539;673;Sample count of references to valid blocks. 
system.cpu54.dcache.tags.avg_refs;6.274790;22.276839;24.645030;7.458116;361.500555;181.863299;Average number of references to valid blocks. 
system.cpu54.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu54.dcache.tags.occ_blocks::cpu54.data;435.076322;812.779698;640.748306;641.675592;744.475097;673.616571;Average occupied blocks per requestor 
system.cpu54.dcache.tags.occ_percent::cpu54.data;0.424879;0.793730;0.625731;0.626636;0.727026;0.657829;Average percentage of cache occupancy 
system.cpu54.dcache.tags.occ_percent::total;0.424879;0.793730;0.625731;0.626636;0.727026;0.657829;Average percentage of cache occupancy 
system.cpu54.dcache.tags.occ_task_id_blocks::1024;590;647;649;624;673;669;Occupied blocks per task id 
system.cpu54.dcache.tags.age_task_id_blocks_1024::3;10;1;30;1;4;3;Occupied blocks per task id 
system.cpu54.dcache.tags.age_task_id_blocks_1024::4;580;646;606;623;669;666;Occupied blocks per task id 
system.cpu54.dcache.tags.occ_task_id_percent::1024;0.576172;0.631836;0.633789;0.609375;0.657227;0.653320;Percentage of cache occupancy per task id 
system.cpu54.dcache.tags.tag_accesses;10198717;44872022;89685;1491398;1505206;25970;Number of tag accesses 
system.cpu54.dcache.tags.data_accesses;10198717;44872022;89685;1491398;1505206;25970;Number of data accesses 
system.cpu54.dcache.ReadReq_hits::cpu54.data;3338559;15121646;28730;498574;508782;8184;number of ReadReq hits 
system.cpu54.dcache.ReadReq_hits::total;3338559;15121646;28730;498574;508782;8184;number of ReadReq hits 
system.cpu54.dcache.WriteReq_hits::cpu54.data;1379783;5552024;13675;191760;186436;4164;number of WriteReq hits 
system.cpu54.dcache.WriteReq_hits::total;1379783;5552024;13675;191760;186436;4164;number of WriteReq hits 
system.cpu54.dcache.LoadLockedReq_hits::cpu54.data;38120;63154;385;2615;3682;143;number of LoadLockedReq hits 
system.cpu54.dcache.LoadLockedReq_hits::total;38120;63154;385;2615;3682;143;number of LoadLockedReq hits 
system.cpu54.dcache.StoreCondReq_hits::cpu54.data;13893;42319;175;1525;1342;60;number of StoreCondReq hits 
system.cpu54.dcache.StoreCondReq_hits::total;13893;42319;175;1525;1342;60;number of StoreCondReq hits 
system.cpu54.dcache.demand_hits::cpu54.data;4718342;20673670;42405;690334;695218;12348;number of demand (read+write) hits 
system.cpu54.dcache.demand_hits::total;4718342;20673670;42405;690334;695218;12348;number of demand (read+write) hits 
system.cpu54.dcache.overall_hits::cpu54.data;4718342;20673670;42405;690334;695218;12348;number of overall hits 
system.cpu54.dcache.overall_hits::total;4718342;20673670;42405;690334;695218;12348;number of overall hits 
system.cpu54.dcache.ReadReq_misses::cpu54.data;205248;974393;1069;31266;24506;232;number of ReadReq misses 
system.cpu54.dcache.ReadReq_misses::total;205248;974393;1069;31266;24506;232;number of ReadReq misses 
system.cpu54.dcache.WriteReq_misses::cpu54.data;10236;108563;146;2223;9613;42;number of WriteReq misses 
system.cpu54.dcache.WriteReq_misses::total;10236;108563;146;2223;9613;42;number of WriteReq misses 
system.cpu54.dcache.LoadLockedReq_misses::cpu54.data;2224;22586;20;498;515;10;number of LoadLockedReq misses 
system.cpu54.dcache.LoadLockedReq_misses::total;2224;22586;20;498;515;10;number of LoadLockedReq misses 
system.cpu54.dcache.StoreCondReq_misses::cpu54.data;6533;39055;87;1071;1061;26;number of StoreCondReq misses 
system.cpu54.dcache.StoreCondReq_misses::total;6533;39055;87;1071;1061;26;number of StoreCondReq misses 
system.cpu54.dcache.demand_misses::cpu54.data;215484;1082956;1215;33489;34119;274;number of demand (read+write) misses 
system.cpu54.dcache.demand_misses::total;215484;1082956;1215;33489;34119;274;number of demand (read+write) misses 
system.cpu54.dcache.overall_misses::cpu54.data;215484;1082956;1215;33489;34119;274;number of overall misses 
system.cpu54.dcache.overall_misses::total;215484;1082956;1215;33489;34119;274;number of overall misses 
system.cpu54.dcache.ReadReq_miss_latency::cpu54.data;16501863779;69578328872;76485579;2584771850;2247459731;18234532;number of ReadReq miss cycles 
system.cpu54.dcache.ReadReq_miss_latency::total;16501863779;69578328872;76485579;2584771850;2247459731;18234532;number of ReadReq miss cycles 
system.cpu54.dcache.WriteReq_miss_latency::cpu54.data;607963497;6725544222;8667870;134237522;1003246101;3072714;number of WriteReq miss cycles 
system.cpu54.dcache.WriteReq_miss_latency::total;607963497;6725544222;8667870;134237522;1003246101;3072714;number of WriteReq miss cycles 
system.cpu54.dcache.LoadLockedReq_miss_latency::cpu54.data;181217616;1458821403;1401750;34794241;36715744;690250;number of LoadLockedReq miss cycles 
system.cpu54.dcache.LoadLockedReq_miss_latency::total;181217616;1458821403;1401750;34794241;36715744;690250;number of LoadLockedReq miss cycles 
system.cpu54.dcache.StoreCondReq_miss_latency::cpu54.data;318339975;2318384516;4473938;60266535;56450563;1458983;number of StoreCondReq miss cycles 
system.cpu54.dcache.StoreCondReq_miss_latency::total;318339975;2318384516;4473938;60266535;56450563;1458983;number of StoreCondReq miss cycles 
system.cpu54.dcache.StoreCondFailReq_miss_latency::cpu54.data;67657995;12001998;492000;2570000;7498000;;number of StoreCondFailReq miss cycles 
system.cpu54.dcache.StoreCondFailReq_miss_latency::total;67657995;12001998;492000;2570000;7498000;;number of StoreCondFailReq miss cycles 
system.cpu54.dcache.demand_miss_latency::cpu54.data;17109827276;76303873094;85153449;2719009372;3250705832;21307246;number of demand (read+write) miss cycles 
system.cpu54.dcache.demand_miss_latency::total;17109827276;76303873094;85153449;2719009372;3250705832;21307246;number of demand (read+write) miss cycles 
system.cpu54.dcache.overall_miss_latency::cpu54.data;17109827276;76303873094;85153449;2719009372;3250705832;21307246;number of overall miss cycles 
system.cpu54.dcache.overall_miss_latency::total;17109827276;76303873094;85153449;2719009372;3250705832;21307246;number of overall miss cycles 
system.cpu54.dcache.ReadReq_accesses::cpu54.data;3543807;16096039;29799;529840;533288;8416;number of ReadReq accesses(hits+misses) 
system.cpu54.dcache.ReadReq_accesses::total;3543807;16096039;29799;529840;533288;8416;number of ReadReq accesses(hits+misses) 
system.cpu54.dcache.WriteReq_accesses::cpu54.data;1390019;5660587;13821;193983;196049;4206;number of WriteReq accesses(hits+misses) 
system.cpu54.dcache.WriteReq_accesses::total;1390019;5660587;13821;193983;196049;4206;number of WriteReq accesses(hits+misses) 
system.cpu54.dcache.LoadLockedReq_accesses::cpu54.data;40344;85740;405;3113;4197;153;number of LoadLockedReq accesses(hits+misses) 
system.cpu54.dcache.LoadLockedReq_accesses::total;40344;85740;405;3113;4197;153;number of LoadLockedReq accesses(hits+misses) 
system.cpu54.dcache.StoreCondReq_accesses::cpu54.data;20426;81374;262;2596;2403;86;number of StoreCondReq accesses(hits+misses) 
system.cpu54.dcache.StoreCondReq_accesses::total;20426;81374;262;2596;2403;86;number of StoreCondReq accesses(hits+misses) 
system.cpu54.dcache.demand_accesses::cpu54.data;4933826;21756626;43620;723823;729337;12622;number of demand (read+write) accesses 
system.cpu54.dcache.demand_accesses::total;4933826;21756626;43620;723823;729337;12622;number of demand (read+write) accesses 
system.cpu54.dcache.overall_accesses::cpu54.data;4933826;21756626;43620;723823;729337;12622;number of overall (read+write) accesses 
system.cpu54.dcache.overall_accesses::total;4933826;21756626;43620;723823;729337;12622;number of overall (read+write) accesses 
system.cpu54.dcache.ReadReq_miss_rate::cpu54.data;0.057917;0.060536;0.035874;0.059010;0.045953;0.027567;miss rate for ReadReq accesses 
system.cpu54.dcache.ReadReq_miss_rate::total;0.057917;0.060536;0.035874;0.059010;0.045953;0.027567;miss rate for ReadReq accesses 
system.cpu54.dcache.WriteReq_miss_rate::cpu54.data;0.007364;0.019179;0.010564;0.011460;0.049034;0.009986;miss rate for WriteReq accesses 
system.cpu54.dcache.WriteReq_miss_rate::total;0.007364;0.019179;0.010564;0.011460;0.049034;0.009986;miss rate for WriteReq accesses 
system.cpu54.dcache.LoadLockedReq_miss_rate::cpu54.data;0.055126;0.263424;0.049383;0.159974;0.122707;0.065359;miss rate for LoadLockedReq accesses 
system.cpu54.dcache.LoadLockedReq_miss_rate::total;0.055126;0.263424;0.049383;0.159974;0.122707;0.065359;miss rate for LoadLockedReq accesses 
system.cpu54.dcache.StoreCondReq_miss_rate::cpu54.data;0.319837;0.479944;0.332061;0.412558;0.441531;0.302326;miss rate for StoreCondReq accesses 
system.cpu54.dcache.StoreCondReq_miss_rate::total;0.319837;0.479944;0.332061;0.412558;0.441531;0.302326;miss rate for StoreCondReq accesses 
system.cpu54.dcache.demand_miss_rate::cpu54.data;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;miss rate for demand accesses 
system.cpu54.dcache.demand_miss_rate::total;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;miss rate for demand accesses 
system.cpu54.dcache.overall_miss_rate::cpu54.data;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;miss rate for overall accesses 
system.cpu54.dcache.overall_miss_rate::total;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;miss rate for overall accesses 
system.cpu54.dcache.ReadReq_avg_miss_latency::cpu54.data;80399.632537;71406.843924;71548.717493;82670.371970;91710.590508;78597.120690;average ReadReq miss latency 
system.cpu54.dcache.ReadReq_avg_miss_latency::total;80399.632537;71406.843924;71548.717493;82670.371970;91710.590508;78597.120690;average ReadReq miss latency 
system.cpu54.dcache.WriteReq_avg_miss_latency::cpu54.data;59394.636284;61950.611369;59368.972603;60385.749888;104363.476646;73159.857143;average WriteReq miss latency 
system.cpu54.dcache.WriteReq_avg_miss_latency::total;59394.636284;61950.611369;59368.972603;60385.749888;104363.476646;73159.857143;average WriteReq miss latency 
system.cpu54.dcache.LoadLockedReq_avg_miss_latency::cpu54.data;81482.741007;64589.630878;70087.500000;69867.953815;71292.706796;69025;average LoadLockedReq miss latency 
system.cpu54.dcache.LoadLockedReq_avg_miss_latency::total;81482.741007;64589.630878;70087.500000;69867.953815;71292.706796;69025;average LoadLockedReq miss latency 
system.cpu54.dcache.StoreCondReq_avg_miss_latency::cpu54.data;48727.992500;59362.041121;51424.574713;56271.274510;53205.054665;56114.730769;average StoreCondReq miss latency 
system.cpu54.dcache.StoreCondReq_avg_miss_latency::total;48727.992500;59362.041121;51424.574713;56271.274510;53205.054665;56114.730769;average StoreCondReq miss latency 
system.cpu54.dcache.StoreCondFailReq_avg_miss_latency::cpu54.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu54.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu54.dcache.demand_avg_miss_latency::cpu54.data;79401.845501;70458.885766;70085.143210;81191.118636;95275.530701;77763.671533;average overall miss latency 
system.cpu54.dcache.demand_avg_miss_latency::total;79401.845501;70458.885766;70085.143210;81191.118636;95275.530701;77763.671533;average overall miss latency 
system.cpu54.dcache.overall_avg_miss_latency::cpu54.data;79401.845501;70458.885766;70085.143210;81191.118636;95275.530701;77763.671533;average overall miss latency 
system.cpu54.dcache.overall_avg_miss_latency::total;79401.845501;70458.885766;70085.143210;81191.118636;95275.530701;77763.671533;average overall miss latency 
system.cpu54.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu54.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu54.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu54.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu54.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu54.dcache.writebacks::writebacks;2552;42358;20;744;6997;1;number of writebacks 
system.cpu54.dcache.writebacks::total;2552;42358;20;744;6997;1;number of writebacks 
system.cpu54.dcache.ReadReq_mshr_misses::cpu54.data;205248;974393;1069;31266;24506;232;number of ReadReq MSHR misses 
system.cpu54.dcache.ReadReq_mshr_misses::total;205248;974393;1069;31266;24506;232;number of ReadReq MSHR misses 
system.cpu54.dcache.WriteReq_mshr_misses::cpu54.data;10236;108563;146;2223;9613;42;number of WriteReq MSHR misses 
system.cpu54.dcache.WriteReq_mshr_misses::total;10236;108563;146;2223;9613;42;number of WriteReq MSHR misses 
system.cpu54.dcache.LoadLockedReq_mshr_misses::cpu54.data;2224;22586;20;498;515;10;number of LoadLockedReq MSHR misses 
system.cpu54.dcache.LoadLockedReq_mshr_misses::total;2224;22586;20;498;515;10;number of LoadLockedReq MSHR misses 
system.cpu54.dcache.StoreCondReq_mshr_misses::cpu54.data;6532;39034;87;1071;1061;26;number of StoreCondReq MSHR misses 
system.cpu54.dcache.StoreCondReq_mshr_misses::total;6532;39034;87;1071;1061;26;number of StoreCondReq MSHR misses 
system.cpu54.dcache.demand_mshr_misses::cpu54.data;215484;1082956;1215;33489;34119;274;number of demand (read+write) MSHR misses 
system.cpu54.dcache.demand_mshr_misses::total;215484;1082956;1215;33489;34119;274;number of demand (read+write) MSHR misses 
system.cpu54.dcache.overall_mshr_misses::cpu54.data;215484;1082956;1215;33489;34119;274;number of overall MSHR misses 
system.cpu54.dcache.overall_mshr_misses::total;215484;1082956;1215;33489;34119;274;number of overall MSHR misses 
system.cpu54.dcache.ReadReq_mshr_miss_latency::cpu54.data;11221101221;47053717128;48718421;1828602150;1612861269;11139468;number of ReadReq MSHR miss cycles 
system.cpu54.dcache.ReadReq_mshr_miss_latency::total;11221101221;47053717128;48718421;1828602150;1612861269;11139468;number of ReadReq MSHR miss cycles 
system.cpu54.dcache.WriteReq_mshr_miss_latency::cpu54.data;293300503;3823194778;4102130;71974478;746980899;1769286;number of WriteReq MSHR miss cycles 
system.cpu54.dcache.WriteReq_mshr_miss_latency::total;293300503;3823194778;4102130;71974478;746980899;1769286;number of WriteReq MSHR miss cycles 
system.cpu54.dcache.LoadLockedReq_mshr_miss_latency::cpu54.data;124576384;955714597;943250;23426759;24776256;463750;number of LoadLockedReq MSHR miss cycles 
system.cpu54.dcache.LoadLockedReq_mshr_miss_latency::total;124576384;955714597;943250;23426759;24776256;463750;number of LoadLockedReq MSHR miss cycles 
system.cpu54.dcache.StoreCondReq_mshr_miss_latency::cpu54.data;149932025;1340639484;2052062;32580465;30736437;717017;number of StoreCondReq MSHR miss cycles 
system.cpu54.dcache.StoreCondReq_mshr_miss_latency::total;149932025;1340639484;2052062;32580465;30736437;717017;number of StoreCondReq MSHR miss cycles 
system.cpu54.dcache.StoreCondFailReq_mshr_miss_latency::cpu54.data;49420005;8460002;360000;1800000;5430000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu54.dcache.StoreCondFailReq_mshr_miss_latency::total;49420005;8460002;360000;1800000;5430000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu54.dcache.demand_mshr_miss_latency::cpu54.data;11514401724;50876911906;52820551;1900576628;2359842168;12908754;number of demand (read+write) MSHR miss cycles 
system.cpu54.dcache.demand_mshr_miss_latency::total;11514401724;50876911906;52820551;1900576628;2359842168;12908754;number of demand (read+write) MSHR miss cycles 
system.cpu54.dcache.overall_mshr_miss_latency::cpu54.data;11514401724;50876911906;52820551;1900576628;2359842168;12908754;number of overall MSHR miss cycles 
system.cpu54.dcache.overall_mshr_miss_latency::total;11514401724;50876911906;52820551;1900576628;2359842168;12908754;number of overall MSHR miss cycles 
system.cpu54.dcache.ReadReq_mshr_uncacheable_latency::cpu54.data;29314000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu54.dcache.ReadReq_mshr_uncacheable_latency::total;29314000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu54.dcache.WriteReq_mshr_uncacheable_latency::cpu54.data;1458548000;3758705000;17891000;156052000;137178000;6156000;number of WriteReq MSHR uncacheable cycles 
system.cpu54.dcache.WriteReq_mshr_uncacheable_latency::total;1458548000;3758705000;17891000;156052000;137178000;6156000;number of WriteReq MSHR uncacheable cycles 
system.cpu54.dcache.overall_mshr_uncacheable_latency::cpu54.data;1487862000;3758705000;17891000;156052000;137178000;6156000;number of overall MSHR uncacheable cycles 
system.cpu54.dcache.overall_mshr_uncacheable_latency::total;1487862000;3758705000;17891000;156052000;137178000;6156000;number of overall MSHR uncacheable cycles 
system.cpu54.dcache.ReadReq_mshr_miss_rate::cpu54.data;0.057917;0.060536;0.035874;0.059010;0.045953;0.027567;mshr miss rate for ReadReq accesses 
system.cpu54.dcache.ReadReq_mshr_miss_rate::total;0.057917;0.060536;0.035874;0.059010;0.045953;0.027567;mshr miss rate for ReadReq accesses 
system.cpu54.dcache.WriteReq_mshr_miss_rate::cpu54.data;0.007364;0.019179;0.010564;0.011460;0.049034;0.009986;mshr miss rate for WriteReq accesses 
system.cpu54.dcache.WriteReq_mshr_miss_rate::total;0.007364;0.019179;0.010564;0.011460;0.049034;0.009986;mshr miss rate for WriteReq accesses 
system.cpu54.dcache.LoadLockedReq_mshr_miss_rate::cpu54.data;0.055126;0.263424;0.049383;0.159974;0.122707;0.065359;mshr miss rate for LoadLockedReq accesses 
system.cpu54.dcache.LoadLockedReq_mshr_miss_rate::total;0.055126;0.263424;0.049383;0.159974;0.122707;0.065359;mshr miss rate for LoadLockedReq accesses 
system.cpu54.dcache.StoreCondReq_mshr_miss_rate::cpu54.data;0.319789;0.479686;0.332061;0.412558;0.441531;0.302326;mshr miss rate for StoreCondReq accesses 
system.cpu54.dcache.StoreCondReq_mshr_miss_rate::total;0.319789;0.479686;0.332061;0.412558;0.441531;0.302326;mshr miss rate for StoreCondReq accesses 
system.cpu54.dcache.demand_mshr_miss_rate::cpu54.data;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;mshr miss rate for demand accesses 
system.cpu54.dcache.demand_mshr_miss_rate::total;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;mshr miss rate for demand accesses 
system.cpu54.dcache.overall_mshr_miss_rate::cpu54.data;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;mshr miss rate for overall accesses 
system.cpu54.dcache.overall_mshr_miss_rate::total;0.043675;0.049776;0.027854;0.046267;0.046781;0.021708;mshr miss rate for overall accesses 
system.cpu54.dcache.ReadReq_avg_mshr_miss_latency::cpu54.data;54670.940623;48290.286494;45573.826941;58485.324314;65814.954256;48014.948276;average ReadReq mshr miss latency 
system.cpu54.dcache.ReadReq_avg_mshr_miss_latency::total;54670.940623;48290.286494;45573.826941;58485.324314;65814.954256;48014.948276;average ReadReq mshr miss latency 
system.cpu54.dcache.WriteReq_avg_mshr_miss_latency::cpu54.data;28653.820145;35216.370016;28096.780822;32377.183086;77705.284407;42125.857143;average WriteReq mshr miss latency 
system.cpu54.dcache.WriteReq_avg_mshr_miss_latency::total;28653.820145;35216.370016;28096.780822;32377.183086;77705.284407;42125.857143;average WriteReq mshr miss latency 
system.cpu54.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu54.data;56014.561151;42314.469007;47162.500000;47041.684739;48109.234951;46375;average LoadLockedReq mshr miss latency 
system.cpu54.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56014.561151;42314.469007;47162.500000;47041.684739;48109.234951;46375;average LoadLockedReq mshr miss latency 
system.cpu54.dcache.StoreCondReq_avg_mshr_miss_latency::cpu54.data;22953.463717;34345.429216;23586.919540;30420.602241;28969.309142;27577.576923;average StoreCondReq mshr miss latency 
system.cpu54.dcache.StoreCondReq_avg_mshr_miss_latency::total;22953.463717;34345.429216;23586.919540;30420.602241;28969.309142;27577.576923;average StoreCondReq mshr miss latency 
system.cpu54.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu54.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu54.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu54.dcache.demand_avg_mshr_miss_latency::cpu54.data;53435.065824;46979.666677;43473.704527;56752.265759;69165.044931;47112.240876;average overall mshr miss latency 
system.cpu54.dcache.demand_avg_mshr_miss_latency::total;53435.065824;46979.666677;43473.704527;56752.265759;69165.044931;47112.240876;average overall mshr miss latency 
system.cpu54.dcache.overall_avg_mshr_miss_latency::cpu54.data;53435.065824;46979.666677;43473.704527;56752.265759;69165.044931;47112.240876;average overall mshr miss latency 
system.cpu54.dcache.overall_avg_mshr_miss_latency::total;53435.065824;46979.666677;43473.704527;56752.265759;69165.044931;47112.240876;average overall mshr miss latency 
system.cpu54.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu54.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu54.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu54.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu54.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu54.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu54.dcache.overall_avg_mshr_uncacheable_latency::cpu54.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu54.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu54.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu55.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu55.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu55.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu55.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu55.dtb.read_hits;3652317;22542855;67604;685403;599435;23914;DTB read hits 
system.cpu55.dtb.read_misses;0;503;0;18;680;0;DTB read misses 
system.cpu55.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu55.dtb.read_accesses;0;205409;0;5160;165732;0;DTB read accesses 
system.cpu55.dtb.write_hits;1450719;7847650;24581;249842;213233;7656;DTB write hits 
system.cpu55.dtb.write_misses;0;414;0;4;6317;0;DTB write misses 
system.cpu55.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu55.dtb.write_accesses;0;72176;0;2822;51743;0;DTB write accesses 
system.cpu55.dtb.data_hits;5103036;30390505;92185;935245;812668;31570;DTB hits 
system.cpu55.dtb.data_misses;0;917;0;22;6997;0;DTB misses 
system.cpu55.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu55.dtb.data_accesses;0;277585;0;7982;217475;0;DTB accesses 
system.cpu55.itb.fetch_hits;1238330;4510618;15574;174411;672148;5395;ITB hits 
system.cpu55.itb.fetch_misses;0;50;0;10;7;0;ITB misses 
system.cpu55.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu55.itb.fetch_accesses;1238330;4510668;15574;174421;672155;5395;ITB accesses 
system.cpu55.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu55.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu55.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu55.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu55.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu55.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu55.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu55.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu55.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu55.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu55.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu55.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu55.numCycles;644632464;1014355479;7031252;49920267;44513485;2441386;number of cpu cycles simulated 
system.cpu55.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu55.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu55.committedInsts;16766638;104803860;326652;3278145;2566645;104364;Number of instructions committed 
system.cpu55.committedOps;16766638;104803860;326652;3278145;2566645;104364;Number of ops (including micro ops) committed 
system.cpu55.num_int_alu_accesses;16242829;102501996;318768;3198871;2498833;101799;Number of integer alu accesses 
system.cpu55.num_fp_alu_accesses;1813;769710;134;18238;2706;0;Number of float alu accesses 
system.cpu55.num_func_calls;641099;3775689;12244;120552;71043;3652;number of times a function call or return occured 
system.cpu55.num_conditional_control_insts;1640128;11863115;31490;337657;271719;13161;number of instructions that are conditional controls 
system.cpu55.num_int_insts;16242829;102501996;318768;3198871;2498833;101799;number of integer instructions 
system.cpu55.num_fp_insts;1813;769710;134;18238;2706;0;number of float instructions 
system.cpu55.num_int_register_reads;22282116;143299586;444575;4478895;3413836;138468;number of times the integer registers were read 
system.cpu55.num_int_register_writes;12967944;80919504;258096;2557661;1981892;79774;number of times the integer registers were written 
system.cpu55.num_fp_register_reads;923;548570;66;10483;1347;0;number of times the floating registers were read 
system.cpu55.num_fp_register_writes;930;478212;68;10626;1380;0;number of times the floating registers were written 
system.cpu55.num_mem_refs;5109183;30475127;92275;937168;821202;31596;number of memory refs 
system.cpu55.num_load_insts;3652456;22583822;67614;686186;600979;23914;Number of load instructions 
system.cpu55.num_store_insts;1456727;7891305;24661;250982;220223;7682;Number of store instructions 
system.cpu55.num_idle_cycles;599252098.901041;728639978.670155;6147075.245613;41042181.188506;37352207.494093;2161586.857811;Number of idle cycles 
system.cpu55.num_busy_cycles;45380365.098959;285715500.329845;884176.754387;8878085.811494;7161277.505907;279799.142189;Number of busy cycles 
system.cpu55.not_idle_fraction;0.070397;0.281672;0.125750;0.177845;0.160879;0.114607;Percentage of non-idle cycles 
system.cpu55.idle_fraction;0.929603;0.718328;0.874250;0.822155;0.839121;0.885393;Percentage of idle cycles 
system.cpu55.Branches;2595743;17084634;48988;506892;374492;18468;Number of branches fetched 
system.cpu55.op_class::No_OpClass;54405;212562;720;9172;22237;244;Class of executed instruction 
system.cpu55.op_class::IntAlu;11073762;72191220;226458;2259358;1611299;70104;Class of executed instruction 
system.cpu55.op_class::IntMult;65853;381861;1355;13368;7554;392;Class of executed instruction 
system.cpu55.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::FloatAdd;90;107254;4;3104;93;0;Class of executed instruction 
system.cpu55.op_class::FloatCmp;0;10508;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::FloatCvt;0;3845;0;1674;5;0;Class of executed instruction 
system.cpu55.op_class::FloatMult;0;25576;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::FloatDiv;8;4990;0;536;0;0;Class of executed instruction 
system.cpu55.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::MemRead;3693720;22791297;68142;692434;605483;24104;Class of executed instruction 
system.cpu55.op_class::MemWrite;1456741;7906841;24663;251094;220258;7682;Class of executed instruction 
system.cpu55.op_class::IprAccess;422059;1168823;5310;47427;106713;1838;Class of executed instruction 
system.cpu55.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu55.op_class::total;16766638;104804777;326652;3278167;2573642;104364;Class of executed instruction 
system.cpu55.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu55.kern.inst.quiesce;9719;11567;74;593;506;25;number of quiesce instructions executed 
system.cpu55.kern.inst.hwrei;103809;262499;1302;10848;15724;451;number of hwrei instructions executed 
system.cpu55.kern.ipl_count::0;23500;67661;298;2742;2055;101;number of times we switched to this ipl 
system.cpu55.kern.ipl_count::22;5837;10396;72;511;456;25;number of times we switched to this ipl 
system.cpu55.kern.ipl_count::30;88;3963;2;139;88;1;number of times we switched to this ipl 
system.cpu55.kern.ipl_count::31;62666;138395;784;5976;5101;274;number of times we switched to this ipl 
system.cpu55.kern.ipl_count::total;92091;220415;1156;9368;7700;401;number of times we switched to this ipl 
system.cpu55.kern.ipl_good::0;23500;67661;298;2742;2055;101;number of times we switched to this ipl from a different ipl 
system.cpu55.kern.ipl_good::22;5837;10396;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu55.kern.ipl_good::30;88;3963;2;139;88;1;number of times we switched to this ipl from a different ipl 
system.cpu55.kern.ipl_good::31;23412;63714;296;2603;1969;100;number of times we switched to this ipl from a different ipl 
system.cpu55.kern.ipl_good::total;52837;145734;668;5995;4568;227;number of times we switched to this ipl from a different ipl 
system.cpu55.kern.ipl_ticks::0;5508234470000;7822176470000;67521790000;445819520000;419179510000;23377660000;number of cycles we spent at this ipl 
system.cpu55.kern.ipl_ticks::22;17952730000;34810850000;222960000;1634660000;1427530000;77830000;number of cycles we spent at this ipl 
system.cpu55.kern.ipl_ticks::30;873280000;27672260000;20200000;1176970000;824180000;10070000;number of cycles we spent at this ipl 
system.cpu55.kern.ipl_ticks::31;919263880000;2258895210000;2547570000;50388430000;23886720000;948300000;number of cycles we spent at this ipl 
system.cpu55.kern.ipl_ticks::total;6446324360000;10143554790000;70312520000;499019580000;445317940000;24413860000;number of cycles we spent at this ipl 
system.cpu55.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu55.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu55.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu55.kern.ipl_used::31;0.373600;0.460378;0.377551;0.435576;0.386003;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu55.kern.ipl_used::total;0.573748;0.661180;0.577855;0.639944;0.593247;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu55.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu55.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu55.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu55.kern.callpal::swpctx;27;7955;2;150;41;;number of callpals executed 
system.cpu55.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu55.kern.callpal::swpipl;80240;185506;1008;7857;6564;349;number of callpals executed 
system.cpu55.kern.callpal::rdps;11675;21430;144;1046;916;50;number of callpals executed 
system.cpu55.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu55.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu55.kern.callpal::rti;5925;20561;74;861;592;26;number of callpals executed 
system.cpu55.kern.callpal::rdunique;1;503;;4;16;;number of callpals executed 
system.cpu55.kern.callpal::total;97882;247184;1228;10166;8176;425;number of callpals executed 
system.cpu55.kern.mode_switch::kernel;5954;28516;76;1012;632;26;number of protection mode switches 
system.cpu55.kern.mode_switch::user;0;6275;0;212;68;0;number of protection mode switches 
system.cpu55.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu55.kern.mode_switch_good::kernel;0;0.220052;0;0.209486;0.107595;0;fraction of useful protection mode switches 
system.cpu55.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu55.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu55.kern.mode_switch_good::total;0;0.360725;0;0.346405;0.194286;0;fraction of useful protection mode switches 
system.cpu55.kern.mode_ticks::kernel;0;16460014990000;0;560554360000;417599880000;0;number of ticks spent at the given mode 
system.cpu55.kern.mode_ticks::user;0;31570090000;0;935860000;16399910000;0;number of ticks spent at the given mode 
system.cpu55.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu55.kern.swap_context;28;7955;2;150;41;0;number of times the context was actually changed 
system.cpu55.icache.tags.replacements;23915;572656;693;13617;6073;164;number of replacements 
system.cpu55.icache.tags.tagsinuse;378.458230;500.510634;508;508;508.456625;509;Cycle average of tags in use 
system.cpu55.icache.tags.total_refs;9233236;97879486;589389;10922661;2523525;6088279;Total number of references to valid blocks. 
system.cpu55.icache.tags.sampled_refs;23915;572656;693;13617;6073;673;Sample count of references to valid blocks. 
system.cpu55.icache.tags.avg_refs;386.085553;170.921960;850.489177;802.134171;415.531862;9046.476969;Average number of references to valid blocks. 
system.cpu55.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu55.icache.tags.occ_blocks::cpu55.inst;378.458230;500.510634;508;508;508.456625;509;Average occupied blocks per requestor 
system.cpu55.icache.tags.occ_percent::cpu55.inst;0.739176;0.977560;0.992188;0.992188;0.993079;0.994141;Average percentage of cache occupancy 
system.cpu55.icache.tags.occ_percent::total;0.739176;0.977560;0.992188;0.992188;0.993079;0.994141;Average percentage of cache occupancy 
system.cpu55.icache.tags.occ_task_id_blocks::1024;439;508;508;508;509;509;Occupied blocks per task id 
system.cpu55.icache.tags.age_task_id_blocks_1024::2;2;2;;8;9;9;Occupied blocks per task id 
system.cpu55.icache.tags.age_task_id_blocks_1024::3;12;15;147;3;5;5;Occupied blocks per task id 
system.cpu55.icache.tags.age_task_id_blocks_1024::4;425;491;359;494;495;495;Occupied blocks per task id 
system.cpu55.icache.tags.occ_task_id_percent::1024;0.857422;0.992188;0.992188;0.992188;0.994141;0.994141;Percentage of cache occupancy per task id 
system.cpu55.icache.tags.tag_accesses;33557637;210182279;653997;6569953;5153356;208892;Number of tag accesses 
system.cpu55.icache.tags.data_accesses;33557637;210182279;653997;6569953;5153356;208892;Number of data accesses 
system.cpu55.icache.ReadReq_hits::cpu55.inst;16742277;104232052;325959;3264551;2567567;104200;number of ReadReq hits 
system.cpu55.icache.ReadReq_hits::total;16742277;104232052;325959;3264551;2567567;104200;number of ReadReq hits 
system.cpu55.icache.demand_hits::cpu55.inst;16742277;104232052;325959;3264551;2567567;104200;number of demand (read+write) hits 
system.cpu55.icache.demand_hits::total;16742277;104232052;325959;3264551;2567567;104200;number of demand (read+write) hits 
system.cpu55.icache.overall_hits::cpu55.inst;16742277;104232052;325959;3264551;2567567;104200;number of overall hits 
system.cpu55.icache.overall_hits::total;16742277;104232052;325959;3264551;2567567;104200;number of overall hits 
system.cpu55.icache.ReadReq_misses::cpu55.inst;24361;572725;693;13617;6074;164;number of ReadReq misses 
system.cpu55.icache.ReadReq_misses::total;24361;572725;693;13617;6074;164;number of ReadReq misses 
system.cpu55.icache.demand_misses::cpu55.inst;24361;572725;693;13617;6074;164;number of demand (read+write) misses 
system.cpu55.icache.demand_misses::total;24361;572725;693;13617;6074;164;number of demand (read+write) misses 
system.cpu55.icache.overall_misses::cpu55.inst;24361;572725;693;13617;6074;164;number of overall misses 
system.cpu55.icache.overall_misses::total;24361;572725;693;13617;6074;164;number of overall misses 
system.cpu55.icache.ReadReq_miss_latency::cpu55.inst;2523929750;56845762741;72105500;1375156250;653457000;17235000;number of ReadReq miss cycles 
system.cpu55.icache.ReadReq_miss_latency::total;2523929750;56845762741;72105500;1375156250;653457000;17235000;number of ReadReq miss cycles 
system.cpu55.icache.demand_miss_latency::cpu55.inst;2523929750;56845762741;72105500;1375156250;653457000;17235000;number of demand (read+write) miss cycles 
system.cpu55.icache.demand_miss_latency::total;2523929750;56845762741;72105500;1375156250;653457000;17235000;number of demand (read+write) miss cycles 
system.cpu55.icache.overall_miss_latency::cpu55.inst;2523929750;56845762741;72105500;1375156250;653457000;17235000;number of overall miss cycles 
system.cpu55.icache.overall_miss_latency::total;2523929750;56845762741;72105500;1375156250;653457000;17235000;number of overall miss cycles 
system.cpu55.icache.ReadReq_accesses::cpu55.inst;16766638;104804777;326652;3278168;2573641;104364;number of ReadReq accesses(hits+misses) 
system.cpu55.icache.ReadReq_accesses::total;16766638;104804777;326652;3278168;2573641;104364;number of ReadReq accesses(hits+misses) 
system.cpu55.icache.demand_accesses::cpu55.inst;16766638;104804777;326652;3278168;2573641;104364;number of demand (read+write) accesses 
system.cpu55.icache.demand_accesses::total;16766638;104804777;326652;3278168;2573641;104364;number of demand (read+write) accesses 
system.cpu55.icache.overall_accesses::cpu55.inst;16766638;104804777;326652;3278168;2573641;104364;number of overall (read+write) accesses 
system.cpu55.icache.overall_accesses::total;16766638;104804777;326652;3278168;2573641;104364;number of overall (read+write) accesses 
system.cpu55.icache.ReadReq_miss_rate::cpu55.inst;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;miss rate for ReadReq accesses 
system.cpu55.icache.ReadReq_miss_rate::total;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;miss rate for ReadReq accesses 
system.cpu55.icache.demand_miss_rate::cpu55.inst;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;miss rate for demand accesses 
system.cpu55.icache.demand_miss_rate::total;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;miss rate for demand accesses 
system.cpu55.icache.overall_miss_rate::cpu55.inst;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;miss rate for overall accesses 
system.cpu55.icache.overall_miss_rate::total;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;miss rate for overall accesses 
system.cpu55.icache.ReadReq_avg_miss_latency::cpu55.inst;103605.342556;99254.900242;104048.340548;100988.194903;107582.647349;105091.463415;average ReadReq miss latency 
system.cpu55.icache.ReadReq_avg_miss_latency::total;103605.342556;99254.900242;104048.340548;100988.194903;107582.647349;105091.463415;average ReadReq miss latency 
system.cpu55.icache.demand_avg_miss_latency::cpu55.inst;103605.342556;99254.900242;104048.340548;100988.194903;107582.647349;105091.463415;average overall miss latency 
system.cpu55.icache.demand_avg_miss_latency::total;103605.342556;99254.900242;104048.340548;100988.194903;107582.647349;105091.463415;average overall miss latency 
system.cpu55.icache.overall_avg_miss_latency::cpu55.inst;103605.342556;99254.900242;104048.340548;100988.194903;107582.647349;105091.463415;average overall miss latency 
system.cpu55.icache.overall_avg_miss_latency::total;103605.342556;99254.900242;104048.340548;100988.194903;107582.647349;105091.463415;average overall miss latency 
system.cpu55.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu55.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu55.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu55.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu55.icache.ReadReq_mshr_misses::cpu55.inst;24361;572725;693;13617;6074;164;number of ReadReq MSHR misses 
system.cpu55.icache.ReadReq_mshr_misses::total;24361;572725;693;13617;6074;164;number of ReadReq MSHR misses 
system.cpu55.icache.demand_mshr_misses::cpu55.inst;24361;572725;693;13617;6074;164;number of demand (read+write) MSHR misses 
system.cpu55.icache.demand_mshr_misses::total;24361;572725;693;13617;6074;164;number of demand (read+write) MSHR misses 
system.cpu55.icache.overall_mshr_misses::cpu55.inst;24361;572725;693;13617;6074;164;number of overall MSHR misses 
system.cpu55.icache.overall_mshr_misses::total;24361;572725;693;13617;6074;164;number of overall MSHR misses 
system.cpu55.icache.ReadReq_mshr_miss_latency::cpu55.inst;1876285250;42062276259;54034500;1022410750;494604000;12858000;number of ReadReq MSHR miss cycles 
system.cpu55.icache.ReadReq_mshr_miss_latency::total;1876285250;42062276259;54034500;1022410750;494604000;12858000;number of ReadReq MSHR miss cycles 
system.cpu55.icache.demand_mshr_miss_latency::cpu55.inst;1876285250;42062276259;54034500;1022410750;494604000;12858000;number of demand (read+write) MSHR miss cycles 
system.cpu55.icache.demand_mshr_miss_latency::total;1876285250;42062276259;54034500;1022410750;494604000;12858000;number of demand (read+write) MSHR miss cycles 
system.cpu55.icache.overall_mshr_miss_latency::cpu55.inst;1876285250;42062276259;54034500;1022410750;494604000;12858000;number of overall MSHR miss cycles 
system.cpu55.icache.overall_mshr_miss_latency::total;1876285250;42062276259;54034500;1022410750;494604000;12858000;number of overall MSHR miss cycles 
system.cpu55.icache.ReadReq_mshr_miss_rate::cpu55.inst;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;mshr miss rate for ReadReq accesses 
system.cpu55.icache.ReadReq_mshr_miss_rate::total;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;mshr miss rate for ReadReq accesses 
system.cpu55.icache.demand_mshr_miss_rate::cpu55.inst;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;mshr miss rate for demand accesses 
system.cpu55.icache.demand_mshr_miss_rate::total;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;mshr miss rate for demand accesses 
system.cpu55.icache.overall_mshr_miss_rate::cpu55.inst;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;mshr miss rate for overall accesses 
system.cpu55.icache.overall_mshr_miss_rate::total;0.001453;0.005465;0.002122;0.004154;0.002360;0.001571;mshr miss rate for overall accesses 
system.cpu55.icache.ReadReq_avg_mshr_miss_latency::cpu55.inst;77020.042281;73442.361097;77971.861472;75083.406771;81429.700362;78402.439024;average ReadReq mshr miss latency 
system.cpu55.icache.ReadReq_avg_mshr_miss_latency::total;77020.042281;73442.361097;77971.861472;75083.406771;81429.700362;78402.439024;average ReadReq mshr miss latency 
system.cpu55.icache.demand_avg_mshr_miss_latency::cpu55.inst;77020.042281;73442.361097;77971.861472;75083.406771;81429.700362;78402.439024;average overall mshr miss latency 
system.cpu55.icache.demand_avg_mshr_miss_latency::total;77020.042281;73442.361097;77971.861472;75083.406771;81429.700362;78402.439024;average overall mshr miss latency 
system.cpu55.icache.overall_avg_mshr_miss_latency::cpu55.inst;77020.042281;73442.361097;77971.861472;75083.406771;81429.700362;78402.439024;average overall mshr miss latency 
system.cpu55.icache.overall_avg_mshr_miss_latency::total;77020.042281;73442.361097;77971.861472;75083.406771;81429.700362;78402.439024;average overall mshr miss latency 
system.cpu55.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu55.dcache.tags.replacements;130725;1147026;3520;35300;26567;936;number of replacements 
system.cpu55.dcache.tags.tagsinuse;437.935789;800.057211;687.266440;642.059833;785.602431;767.094255;Cycle average of tags in use 
system.cpu55.dcache.tags.total_refs;1096336;26982587;12988;782474;6462416;253798;Total number of references to valid blocks. 
system.cpu55.dcache.tags.sampled_refs;130725;1147026;3520;35300;26567;1689;Sample count of references to valid blocks. 
system.cpu55.dcache.tags.avg_refs;8.386583;23.523954;3.689773;22.166402;243.249746;150.265246;Average number of references to valid blocks. 
system.cpu55.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu55.dcache.tags.occ_blocks::cpu55.data;437.935789;800.057211;687.266440;642.059833;785.602431;767.094255;Average occupied blocks per requestor 
system.cpu55.dcache.tags.occ_percent::cpu55.data;0.427672;0.781306;0.671159;0.627012;0.767190;0.749115;Average percentage of cache occupancy 
system.cpu55.dcache.tags.occ_percent::total;0.427672;0.781306;0.671159;0.627012;0.767190;0.749115;Average percentage of cache occupancy 
system.cpu55.dcache.tags.occ_task_id_blocks::1024;577;700;653;634;762;753;Occupied blocks per task id 
system.cpu55.dcache.tags.age_task_id_blocks_1024::3;14;13;36;1;8;9;Occupied blocks per task id 
system.cpu55.dcache.tags.age_task_id_blocks_1024::4;563;687;617;601;748;738;Occupied blocks per task id 
system.cpu55.dcache.tags.occ_task_id_percent::1024;0.563477;0.683594;0.637695;0.619141;0.744141;0.735352;Percentage of cache occupancy per task id 
system.cpu55.dcache.tags.tag_accesses;10372297;62344061;188440;1914499;1660819;64294;Number of tag accesses 
system.cpu55.dcache.tags.data_accesses;10372297;62344061;188440;1914499;1660819;64294;Number of data accesses 
system.cpu55.dcache.ReadReq_hits::cpu55.data;3397010;21063042;62934;640033;565838;22343;number of ReadReq hits 
system.cpu55.dcache.ReadReq_hits::total;3397010;21063042;62934;640033;565838;22343;number of ReadReq hits 
system.cpu55.dcache.WriteReq_hits::cpu55.data;1394455;7546222;23958;242465;200220;7372;number of WriteReq hits 
system.cpu55.dcache.WriteReq_hits::total;1394455;7546222;23958;242465;200220;7372;number of WriteReq hits 
system.cpu55.dcache.LoadLockedReq_hits::cpu55.data;39726;86905;334;2957;3553;185;number of LoadLockedReq hits 
system.cpu55.dcache.LoadLockedReq_hits::total;39726;86905;334;2957;3553;185;number of LoadLockedReq hits 
system.cpu55.dcache.StoreCondReq_hits::cpu55.data;13884;58479;174;1867;1310;62;number of StoreCondReq hits 
system.cpu55.dcache.StoreCondReq_hits::total;13884;58479;174;1867;1310;62;number of StoreCondReq hits 
system.cpu55.dcache.demand_hits::cpu55.data;4791465;28609264;86892;882498;766058;29715;number of demand (read+write) hits 
system.cpu55.dcache.demand_hits::total;4791465;28609264;86892;882498;766058;29715;number of demand (read+write) hits 
system.cpu55.dcache.overall_hits::cpu55.data;4791465;28609264;86892;882498;766058;29715;number of overall hits 
system.cpu55.dcache.overall_hits::total;4791465;28609264;86892;882498;766058;29715;number of overall hits 
system.cpu55.dcache.ReadReq_misses::cpu55.data;213349;1392980;4311;42352;30407;1375;number of ReadReq misses 
system.cpu55.dcache.ReadReq_misses::total;213349;1392980;4311;42352;30407;1375;number of ReadReq misses 
system.cpu55.dcache.WriteReq_misses::cpu55.data;10256;182636;188;3285;8550;63;number of WriteReq misses 
system.cpu55.dcache.WriteReq_misses::total;10256;182636;188;3285;8550;63;number of WriteReq misses 
system.cpu55.dcache.LoadLockedReq_misses::cpu55.data;2237;40392;35;827;500;11;number of LoadLockedReq misses 
system.cpu55.dcache.LoadLockedReq_misses::total;2237;40392;35;827;500;11;number of LoadLockedReq misses 
system.cpu55.dcache.StoreCondReq_misses::cpu55.data;6452;62601;84;1429;996;30;number of StoreCondReq misses 
system.cpu55.dcache.StoreCondReq_misses::total;6452;62601;84;1429;996;30;number of StoreCondReq misses 
system.cpu55.dcache.demand_misses::cpu55.data;223605;1575616;4499;45637;38957;1438;number of demand (read+write) misses 
system.cpu55.dcache.demand_misses::total;223605;1575616;4499;45637;38957;1438;number of demand (read+write) misses 
system.cpu55.dcache.overall_misses::cpu55.data;223605;1575616;4499;45637;38957;1438;number of overall misses 
system.cpu55.dcache.overall_misses::total;223605;1575616;4499;45637;38957;1438;number of overall misses 
system.cpu55.dcache.ReadReq_miss_latency::cpu55.data;14704926274;99539717057;392368940;3334793285;2799828995;122224485;number of ReadReq miss cycles 
system.cpu55.dcache.ReadReq_miss_latency::total;14704926274;99539717057;392368940;3334793285;2799828995;122224485;number of ReadReq miss cycles 
system.cpu55.dcache.WriteReq_miss_latency::cpu55.data;600144734;11508834081;12464618;204671277;852466301;5410462;number of WriteReq miss cycles 
system.cpu55.dcache.WriteReq_miss_latency::total;600144734;11508834081;12464618;204671277;852466301;5410462;number of WriteReq miss cycles 
system.cpu55.dcache.LoadLockedReq_miss_latency::cpu55.data;168843402;2581043666;3116995;54600718;37087842;855744;number of LoadLockedReq miss cycles 
system.cpu55.dcache.LoadLockedReq_miss_latency::total;168843402;2581043666;3116995;54600718;37087842;855744;number of LoadLockedReq miss cycles 
system.cpu55.dcache.StoreCondReq_miss_latency::cpu55.data;318217968;3785480770;4543940;83840553;54144575;1520983;number of StoreCondReq miss cycles 
system.cpu55.dcache.StoreCondReq_miss_latency::total;318217968;3785480770;4543940;83840553;54144575;1520983;number of StoreCondReq miss cycles 
system.cpu55.dcache.StoreCondFailReq_miss_latency::cpu55.data;61820997;8646999;144000;1224000;5110000;316000;number of StoreCondFailReq miss cycles 
system.cpu55.dcache.StoreCondFailReq_miss_latency::total;61820997;8646999;144000;1224000;5110000;316000;number of StoreCondFailReq miss cycles 
system.cpu55.dcache.demand_miss_latency::cpu55.data;15305071008;111048551138;404833558;3539464562;3652295296;127634947;number of demand (read+write) miss cycles 
system.cpu55.dcache.demand_miss_latency::total;15305071008;111048551138;404833558;3539464562;3652295296;127634947;number of demand (read+write) miss cycles 
system.cpu55.dcache.overall_miss_latency::cpu55.data;15305071008;111048551138;404833558;3539464562;3652295296;127634947;number of overall miss cycles 
system.cpu55.dcache.overall_miss_latency::total;15305071008;111048551138;404833558;3539464562;3652295296;127634947;number of overall miss cycles 
system.cpu55.dcache.ReadReq_accesses::cpu55.data;3610359;22456022;67245;682385;596245;23718;number of ReadReq accesses(hits+misses) 
system.cpu55.dcache.ReadReq_accesses::total;3610359;22456022;67245;682385;596245;23718;number of ReadReq accesses(hits+misses) 
system.cpu55.dcache.WriteReq_accesses::cpu55.data;1404711;7728858;24146;245750;208770;7435;number of WriteReq accesses(hits+misses) 
system.cpu55.dcache.WriteReq_accesses::total;1404711;7728858;24146;245750;208770;7435;number of WriteReq accesses(hits+misses) 
system.cpu55.dcache.LoadLockedReq_accesses::cpu55.data;41963;127297;369;3784;4053;196;number of LoadLockedReq accesses(hits+misses) 
system.cpu55.dcache.LoadLockedReq_accesses::total;41963;127297;369;3784;4053;196;number of LoadLockedReq accesses(hits+misses) 
system.cpu55.dcache.StoreCondReq_accesses::cpu55.data;20336;121080;258;3296;2306;92;number of StoreCondReq accesses(hits+misses) 
system.cpu55.dcache.StoreCondReq_accesses::total;20336;121080;258;3296;2306;92;number of StoreCondReq accesses(hits+misses) 
system.cpu55.dcache.demand_accesses::cpu55.data;5015070;30184880;91391;928135;805015;31153;number of demand (read+write) accesses 
system.cpu55.dcache.demand_accesses::total;5015070;30184880;91391;928135;805015;31153;number of demand (read+write) accesses 
system.cpu55.dcache.overall_accesses::cpu55.data;5015070;30184880;91391;928135;805015;31153;number of overall (read+write) accesses 
system.cpu55.dcache.overall_accesses::total;5015070;30184880;91391;928135;805015;31153;number of overall (read+write) accesses 
system.cpu55.dcache.ReadReq_miss_rate::cpu55.data;0.059094;0.062031;0.064109;0.062065;0.050997;0.057973;miss rate for ReadReq accesses 
system.cpu55.dcache.ReadReq_miss_rate::total;0.059094;0.062031;0.064109;0.062065;0.050997;0.057973;miss rate for ReadReq accesses 
system.cpu55.dcache.WriteReq_miss_rate::cpu55.data;0.007301;0.023630;0.007786;0.013367;0.040954;0.008473;miss rate for WriteReq accesses 
system.cpu55.dcache.WriteReq_miss_rate::total;0.007301;0.023630;0.007786;0.013367;0.040954;0.008473;miss rate for WriteReq accesses 
system.cpu55.dcache.LoadLockedReq_miss_rate::cpu55.data;0.053309;0.317305;0.094851;0.218552;0.123365;0.056122;miss rate for LoadLockedReq accesses 
system.cpu55.dcache.LoadLockedReq_miss_rate::total;0.053309;0.317305;0.094851;0.218552;0.123365;0.056122;miss rate for LoadLockedReq accesses 
system.cpu55.dcache.StoreCondReq_miss_rate::cpu55.data;0.317270;0.517022;0.325581;0.433556;0.431917;0.326087;miss rate for StoreCondReq accesses 
system.cpu55.dcache.StoreCondReq_miss_rate::total;0.317270;0.517022;0.325581;0.433556;0.431917;0.326087;miss rate for StoreCondReq accesses 
system.cpu55.dcache.demand_miss_rate::cpu55.data;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;miss rate for demand accesses 
system.cpu55.dcache.demand_miss_rate::total;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;miss rate for demand accesses 
system.cpu55.dcache.overall_miss_rate::cpu55.data;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;miss rate for overall accesses 
system.cpu55.dcache.overall_miss_rate::total;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;miss rate for overall accesses 
system.cpu55.dcache.ReadReq_avg_miss_latency::cpu55.data;68924.280283;71458.109274;91015.759685;78739.924561;92078.435722;88890.534545;average ReadReq miss latency 
system.cpu55.dcache.ReadReq_avg_miss_latency::total;68924.280283;71458.109274;91015.759685;78739.924561;92078.435722;88890.534545;average ReadReq miss latency 
system.cpu55.dcache.WriteReq_avg_miss_latency::cpu55.data;58516.452223;63015.145322;66301.159574;62304.802740;99703.660936;85880.349206;average WriteReq miss latency 
system.cpu55.dcache.WriteReq_avg_miss_latency::total;58516.452223;63015.145322;66301.159574;62304.802740;99703.660936;85880.349206;average WriteReq miss latency 
system.cpu55.dcache.LoadLockedReq_avg_miss_latency::cpu55.data;75477.604828;63899.872896;89057;66022.633615;74175.684000;77794.909091;average LoadLockedReq miss latency 
system.cpu55.dcache.LoadLockedReq_avg_miss_latency::total;75477.604828;63899.872896;89057;66022.633615;74175.684000;77794.909091;average LoadLockedReq miss latency 
system.cpu55.dcache.StoreCondReq_avg_miss_latency::cpu55.data;49320.825790;60469.972844;54094.523810;58670.785864;54362.023092;50699.433333;average StoreCondReq miss latency 
system.cpu55.dcache.StoreCondReq_avg_miss_latency::total;49320.825790;60469.972844;54094.523810;58670.785864;54362.023092;50699.433333;average StoreCondReq miss latency 
system.cpu55.dcache.StoreCondFailReq_avg_miss_latency::cpu55.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu55.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu55.dcache.demand_avg_miss_latency::cpu55.data;68446.908647;70479.451299;89983.009113;77556.906940;93751.964884;88758.655772;average overall miss latency 
system.cpu55.dcache.demand_avg_miss_latency::total;68446.908647;70479.451299;89983.009113;77556.906940;93751.964884;88758.655772;average overall miss latency 
system.cpu55.dcache.overall_avg_miss_latency::cpu55.data;68446.908647;70479.451299;89983.009113;77556.906940;93751.964884;88758.655772;average overall miss latency 
system.cpu55.dcache.overall_avg_miss_latency::total;68446.908647;70479.451299;89983.009113;77556.906940;93751.964884;88758.655772;average overall miss latency 
system.cpu55.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu55.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu55.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu55.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu55.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu55.dcache.writebacks::writebacks;2595;84846;73;1500;5483;23;number of writebacks 
system.cpu55.dcache.writebacks::total;2595;84846;73;1500;5483;23;number of writebacks 
system.cpu55.dcache.ReadReq_mshr_misses::cpu55.data;213349;1392980;4311;42352;30407;1375;number of ReadReq MSHR misses 
system.cpu55.dcache.ReadReq_mshr_misses::total;213349;1392980;4311;42352;30407;1375;number of ReadReq MSHR misses 
system.cpu55.dcache.WriteReq_mshr_misses::cpu55.data;10256;182636;188;3285;8550;63;number of WriteReq MSHR misses 
system.cpu55.dcache.WriteReq_mshr_misses::total;10256;182636;188;3285;8550;63;number of WriteReq MSHR misses 
system.cpu55.dcache.LoadLockedReq_mshr_misses::cpu55.data;2237;40392;35;827;500;11;number of LoadLockedReq MSHR misses 
system.cpu55.dcache.LoadLockedReq_mshr_misses::total;2237;40392;35;827;500;11;number of LoadLockedReq MSHR misses 
system.cpu55.dcache.StoreCondReq_mshr_misses::cpu55.data;6449;62572;84;1429;995;30;number of StoreCondReq MSHR misses 
system.cpu55.dcache.StoreCondReq_mshr_misses::total;6449;62572;84;1429;995;30;number of StoreCondReq MSHR misses 
system.cpu55.dcache.demand_mshr_misses::cpu55.data;223605;1575616;4499;45637;38957;1438;number of demand (read+write) MSHR misses 
system.cpu55.dcache.demand_mshr_misses::total;223605;1575616;4499;45637;38957;1438;number of demand (read+write) MSHR misses 
system.cpu55.dcache.overall_mshr_misses::cpu55.data;223605;1575616;4499;45637;38957;1438;number of overall MSHR misses 
system.cpu55.dcache.overall_mshr_misses::total;223605;1575616;4499;45637;38957;1438;number of overall MSHR misses 
system.cpu55.dcache.ReadReq_mshr_miss_latency::cpu55.data;9436698726;67343167943;284267060;2329388715;2019284005;86146515;number of ReadReq MSHR miss cycles 
system.cpu55.dcache.ReadReq_mshr_miss_latency::total;9436698726;67343167943;284267060;2329388715;2019284005;86146515;number of ReadReq MSHR miss cycles 
system.cpu55.dcache.WriteReq_mshr_miss_latency::cpu55.data;284153266;6745075919;6837382;115397723;626158699;3574538;number of WriteReq MSHR miss cycles 
system.cpu55.dcache.WriteReq_mshr_miss_latency::total;284153266;6745075919;6837382;115397723;626158699;3574538;number of WriteReq MSHR miss cycles 
system.cpu55.dcache.LoadLockedReq_mshr_miss_latency::cpu55.data;111043598;1685255334;2234005;35927282;25353158;578256;number of LoadLockedReq MSHR miss cycles 
system.cpu55.dcache.LoadLockedReq_mshr_miss_latency::total;111043598;1685255334;2234005;35927282;25353158;578256;number of LoadLockedReq MSHR miss cycles 
system.cpu55.dcache.StoreCondReq_mshr_miss_latency::cpu55.data;151785032;2280452230;2105060;47987447;29235425;749017;number of StoreCondReq MSHR miss cycles 
system.cpu55.dcache.StoreCondReq_mshr_miss_latency::total;151785032;2280452230;2105060;47987447;29235425;749017;number of StoreCondReq MSHR miss cycles 
system.cpu55.dcache.StoreCondFailReq_mshr_miss_latency::cpu55.data;45420003;6040001;100000;850000;3680000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu55.dcache.StoreCondFailReq_mshr_miss_latency::total;45420003;6040001;100000;850000;3680000;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu55.dcache.demand_mshr_miss_latency::cpu55.data;9720851992;74088243862;291104442;2444786438;2645442704;89721053;number of demand (read+write) MSHR miss cycles 
system.cpu55.dcache.demand_mshr_miss_latency::total;9720851992;74088243862;291104442;2444786438;2645442704;89721053;number of demand (read+write) MSHR miss cycles 
system.cpu55.dcache.overall_mshr_miss_latency::cpu55.data;9720851992;74088243862;291104442;2444786438;2645442704;89721053;number of overall MSHR miss cycles 
system.cpu55.dcache.overall_mshr_miss_latency::total;9720851992;74088243862;291104442;2444786438;2645442704;89721053;number of overall MSHR miss cycles 
system.cpu55.dcache.ReadReq_mshr_uncacheable_latency::cpu55.data;29526000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu55.dcache.ReadReq_mshr_uncacheable_latency::total;29526000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu55.dcache.WriteReq_mshr_uncacheable_latency::cpu55.data;1447133000;4965878000;17753000;177569000;135511000;6643000;number of WriteReq MSHR uncacheable cycles 
system.cpu55.dcache.WriteReq_mshr_uncacheable_latency::total;1447133000;4965878000;17753000;177569000;135511000;6643000;number of WriteReq MSHR uncacheable cycles 
system.cpu55.dcache.overall_mshr_uncacheable_latency::cpu55.data;1476659000;4965878000;17753000;177569000;135511000;6643000;number of overall MSHR uncacheable cycles 
system.cpu55.dcache.overall_mshr_uncacheable_latency::total;1476659000;4965878000;17753000;177569000;135511000;6643000;number of overall MSHR uncacheable cycles 
system.cpu55.dcache.ReadReq_mshr_miss_rate::cpu55.data;0.059094;0.062031;0.064109;0.062065;0.050997;0.057973;mshr miss rate for ReadReq accesses 
system.cpu55.dcache.ReadReq_mshr_miss_rate::total;0.059094;0.062031;0.064109;0.062065;0.050997;0.057973;mshr miss rate for ReadReq accesses 
system.cpu55.dcache.WriteReq_mshr_miss_rate::cpu55.data;0.007301;0.023630;0.007786;0.013367;0.040954;0.008473;mshr miss rate for WriteReq accesses 
system.cpu55.dcache.WriteReq_mshr_miss_rate::total;0.007301;0.023630;0.007786;0.013367;0.040954;0.008473;mshr miss rate for WriteReq accesses 
system.cpu55.dcache.LoadLockedReq_mshr_miss_rate::cpu55.data;0.053309;0.317305;0.094851;0.218552;0.123365;0.056122;mshr miss rate for LoadLockedReq accesses 
system.cpu55.dcache.LoadLockedReq_mshr_miss_rate::total;0.053309;0.317305;0.094851;0.218552;0.123365;0.056122;mshr miss rate for LoadLockedReq accesses 
system.cpu55.dcache.StoreCondReq_mshr_miss_rate::cpu55.data;0.317122;0.516782;0.325581;0.433556;0.431483;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu55.dcache.StoreCondReq_mshr_miss_rate::total;0.317122;0.516782;0.325581;0.433556;0.431483;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu55.dcache.demand_mshr_miss_rate::cpu55.data;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;mshr miss rate for demand accesses 
system.cpu55.dcache.demand_mshr_miss_rate::total;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;mshr miss rate for demand accesses 
system.cpu55.dcache.overall_mshr_miss_rate::cpu55.data;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;mshr miss rate for overall accesses 
system.cpu55.dcache.overall_mshr_miss_rate::total;0.044587;0.052199;0.049228;0.049171;0.048393;0.046159;mshr miss rate for overall accesses 
system.cpu55.dcache.ReadReq_avg_mshr_miss_latency::cpu55.data;44231.277044;48344.676839;65939.935050;55000.678008;66408.524517;62652.010909;average ReadReq mshr miss latency 
system.cpu55.dcache.ReadReq_avg_mshr_miss_latency::total;44231.277044;48344.676839;65939.935050;55000.678008;66408.524517;62652.010909;average ReadReq mshr miss latency 
system.cpu55.dcache.WriteReq_avg_mshr_miss_latency::cpu55.data;27706.051677;36931.798326;36369.053191;35128.682801;73234.935556;56738.698413;average WriteReq mshr miss latency 
system.cpu55.dcache.WriteReq_avg_mshr_miss_latency::total;27706.051677;36931.798326;36369.053191;35128.682801;73234.935556;56738.698413;average WriteReq mshr miss latency 
system.cpu55.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu55.data;49639.516316;41722.502822;63828.714286;43442.904474;50706.316000;52568.727273;average LoadLockedReq mshr miss latency 
system.cpu55.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49639.516316;41722.502822;63828.714286;43442.904474;50706.316000;52568.727273;average LoadLockedReq mshr miss latency 
system.cpu55.dcache.StoreCondReq_avg_mshr_miss_latency::cpu55.data;23536.212126;36445.250751;25060.238095;33581.138558;29382.336683;24967.233333;average StoreCondReq mshr miss latency 
system.cpu55.dcache.StoreCondReq_avg_mshr_miss_latency::total;23536.212126;36445.250751;25060.238095;33581.138558;29382.336683;24967.233333;average StoreCondReq mshr miss latency 
system.cpu55.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu55.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu55.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu55.dcache.demand_avg_mshr_miss_latency::cpu55.data;43473.321223;47021.764099;64704.254723;53570.270570;67906.735734;62392.943672;average overall mshr miss latency 
system.cpu55.dcache.demand_avg_mshr_miss_latency::total;43473.321223;47021.764099;64704.254723;53570.270570;67906.735734;62392.943672;average overall mshr miss latency 
system.cpu55.dcache.overall_avg_mshr_miss_latency::cpu55.data;43473.321223;47021.764099;64704.254723;53570.270570;67906.735734;62392.943672;average overall mshr miss latency 
system.cpu55.dcache.overall_avg_mshr_miss_latency::total;43473.321223;47021.764099;64704.254723;53570.270570;67906.735734;62392.943672;average overall mshr miss latency 
system.cpu55.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu55.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu55.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu55.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu55.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu55.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu55.dcache.overall_avg_mshr_uncacheable_latency::cpu55.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu55.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu55.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu56.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu56.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu56.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu56.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu56.dtb.read_hits;3605910;18230997;68150;462039;456630;21304;DTB read hits 
system.cpu56.dtb.read_misses;0;367;0;0;0;0;DTB read misses 
system.cpu56.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu56.dtb.read_accesses;0;169872;0;0;0;0;DTB read accesses 
system.cpu56.dtb.write_hits;1434519;6597472;24623;164785;162547;7591;DTB write hits 
system.cpu56.dtb.write_misses;0;245;0;0;0;0;DTB write misses 
system.cpu56.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu56.dtb.write_accesses;0;58004;0;0;0;0;DTB write accesses 
system.cpu56.dtb.data_hits;5040429;24828469;92773;626824;619177;28895;DTB hits 
system.cpu56.dtb.data_misses;0;612;0;0;0;0;DTB misses 
system.cpu56.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu56.dtb.data_accesses;0;227876;0;0;0;0;DTB accesses 
system.cpu56.itb.fetch_hits;1236963;3999585;15574;111841;102945;5398;ITB hits 
system.cpu56.itb.fetch_misses;0;37;0;0;0;0;ITB misses 
system.cpu56.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu56.itb.fetch_accesses;1236963;3999622;15574;111841;102945;5398;ITB accesses 
system.cpu56.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu56.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu56.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu56.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu56.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu56.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu56.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu56.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu56.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu56.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu56.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu56.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu56.numCycles;644632463;1014355480;7031250;49902350;44531403;2441244;number of cpu cycles simulated 
system.cpu56.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu56.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu56.committedInsts;16489089;86513499;327938;2179806;2201968;98685;Number of instructions committed 
system.cpu56.committedOps;16489089;86513499;327938;2179806;2201968;98685;Number of ops (including micro ops) committed 
system.cpu56.num_int_alu_accesses;15967973;84551966;320011;2126665;2149806;96168;Number of integer alu accesses 
system.cpu56.num_fp_alu_accesses;1746;632634;134;0;134;0;Number of float alu accesses 
system.cpu56.num_func_calls;629807;3167006;12244;80224;78244;3644;number of times a function call or return occured 
system.cpu56.num_conditional_control_insts;1624783;9147132;32089;223392;240798;10459;number of instructions that are conditional controls 
system.cpu56.num_int_insts;15967973;84551966;320011;2126665;2149806;96168;number of integer instructions 
system.cpu56.num_fp_insts;1746;632634;134;0;134;0;number of float instructions 
system.cpu56.num_int_register_reads;21880668;118684302;445860;2950832;3005120;132623;number of times the integer registers were read 
system.cpu56.num_int_register_writes;12731363;67258987;258740;1709084;1718278;76861;number of times the integer registers were written 
system.cpu56.num_fp_register_reads;890;451865;66;0;66;0;number of times the floating registers were read 
system.cpu56.num_fp_register_writes;896;394420;68;0;68;0;number of times the floating registers were written 
system.cpu56.num_mem_refs;5046563;24897982;92863;627402;619719;28921;number of memory refs 
system.cpu56.num_load_insts;3606044;18264396;68160;462039;456640;21304;Number of load instructions 
system.cpu56.num_store_insts;1440519;6633586;24703;165363;163079;7617;Number of store instructions 
system.cpu56.num_idle_cycles;599681457.825354;779179781.870475;6143899.180838;44030786.318473;38618218.265550;2179804.573144;Number of idle cycles 
system.cpu56.num_busy_cycles;44951005.174646;235175698.129525;887350.819162;5871563.681527;5913184.734450;261439.426856;Number of busy cycles 
system.cpu56.not_idle_fraction;0.069731;0.231847;0.126201;0.117661;0.132787;0.107093;Percentage of non-idle cycles 
system.cpu56.idle_fraction;0.930269;0.768153;0.873799;0.882339;0.867213;0.892907;Percentage of idle cycles 
system.cpu56.Branches;2566675;13543163;49630;338100;353290;15708;Number of branches fetched 
system.cpu56.op_class::No_OpClass;54311;180269;720;5143;5105;245;Class of executed instruction 
system.cpu56.op_class::IntAlu;10860893;59745367;227156;1497102;1529976;67100;Class of executed instruction 
system.cpu56.op_class::IntMult;64443;324703;1355;8881;8682;392;Class of executed instruction 
system.cpu56.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::FloatAdd;88;88986;4;0;4;0;Class of executed instruction 
system.cpu56.op_class::FloatCmp;0;8340;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::FloatCvt;0;2963;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::FloatMult;0;21451;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::FloatDiv;8;4016;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::MemRead;3647250;18436578;68688;465903;460542;21493;Class of executed instruction 
system.cpu56.op_class::MemWrite;1440532;6641711;24705;165363;163081;7617;Class of executed instruction 
system.cpu56.op_class::IprAccess;421564;1059727;5310;37414;34578;1838;Class of executed instruction 
system.cpu56.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu56.op_class::total;16489089;86514111;327938;2179806;2201968;98685;Class of executed instruction 
system.cpu56.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu56.kern.inst.quiesce;9731;11464;74;569;522;26;number of quiesce instructions executed 
system.cpu56.kern.inst.hwrei;103690;239090;1302;9081;8379;452;number of hwrei instructions executed 
system.cpu56.kern.ipl_count::0;23480;61241;298;2105;1910;101;number of times we switched to this ipl 
system.cpu56.kern.ipl_count::22;5833;10395;72;511;456;25;number of times we switched to this ipl 
system.cpu56.kern.ipl_count::30;87;3289;2;67;70;1;number of times we switched to this ipl 
system.cpu56.kern.ipl_count::31;62581;127552;784;5370;5020;274;number of times we switched to this ipl 
system.cpu56.kern.ipl_count::total;91981;202477;1156;8053;7456;401;number of times we switched to this ipl 
system.cpu56.kern.ipl_good::0;23480;61241;298;2105;1910;101;number of times we switched to this ipl from a different ipl 
system.cpu56.kern.ipl_good::22;5833;10395;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu56.kern.ipl_good::30;87;3289;2;67;70;1;number of times we switched to this ipl from a different ipl 
system.cpu56.kern.ipl_good::31;23393;57963;296;2038;1840;100;number of times we switched to this ipl from a different ipl 
system.cpu56.kern.ipl_good::total;52793;132888;668;4721;4276;227;number of times we switched to this ipl from a different ipl 
system.cpu56.kern.ipl_ticks::0;5504521740000;8253422640000;67523190000;480640750000;428341680000;23507390000;number of cycles we spent at this ipl 
system.cpu56.kern.ipl_ticks::22;17900210000;34633060000;222660000;1574310000;1397740000;76490000;number of cycles we spent at this ipl 
system.cpu56.kern.ipl_ticks::30;865560000;23014340000;20200000;666260000;692900000;10310000;number of cycles we spent at this ipl 
system.cpu56.kern.ipl_ticks::31;923036840000;1832484760000;2546450000;16142180000;14881710000;818250000;number of cycles we spent at this ipl 
system.cpu56.kern.ipl_ticks::total;6446324350000;10143554800000;70312500000;499023500000;445314030000;24412440000;number of cycles we spent at this ipl 
system.cpu56.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu56.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu56.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu56.kern.ipl_used::31;0.373804;0.454426;0.377551;0.379516;0.366534;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu56.kern.ipl_used::total;0.573955;0.656312;0.577855;0.586241;0.573498;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu56.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu56.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu56.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu56.kern.callpal::swpctx;26;6502;2;;2;;number of callpals executed 
system.cpu56.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu56.kern.callpal::swpipl;80140;170143;1008;6897;6404;349;number of callpals executed 
system.cpu56.kern.callpal::rdps;11667;21390;144;1028;921;51;number of callpals executed 
system.cpu56.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu56.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu56.kern.callpal::rti;5920;18659;74;578;526;26;number of callpals executed 
system.cpu56.kern.callpal::rdunique;1;396;;;;;number of callpals executed 
system.cpu56.kern.callpal::total;97768;224766;1228;8503;7853;426;number of callpals executed 
system.cpu56.kern.mode_switch::kernel;5948;25161;76;578;528;26;number of protection mode switches 
system.cpu56.kern.mode_switch::user;0;5034;0;0;0;0;number of protection mode switches 
system.cpu56.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu56.kern.mode_switch_good::kernel;0;0.200072;0;0;0;0;fraction of useful protection mode switches 
system.cpu56.kern.mode_switch_good::user;nan;1;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu56.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu56.kern.mode_switch_good::total;0;0.333433;0;0;0;0;fraction of useful protection mode switches 
system.cpu56.kern.mode_ticks::kernel;0;16466195680000;0;0;0;0;number of ticks spent at the given mode 
system.cpu56.kern.mode_ticks::user;0;25853320000;0;0;0;0;number of ticks spent at the given mode 
system.cpu56.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu56.kern.swap_context;27;6502;2;0;2;0;number of times the context was actually changed 
system.cpu56.icache.tags.replacements;23571;480031;693;3760;3466;142;number of replacements 
system.cpu56.icache.tags.tagsinuse;379.107784;501.714030;507;507;507;507;Cycle average of tags in use 
system.cpu56.icache.tags.total_refs;8180115;80950581;535634;820871;1766128;15046076;Total number of references to valid blocks. 
system.cpu56.icache.tags.sampled_refs;23571;480031;693;3760;3466;649;Sample count of references to valid blocks. 
system.cpu56.icache.tags.avg_refs;347.041492;168.636153;772.920635;218.316755;509.557992;23183.476117;Average number of references to valid blocks. 
system.cpu56.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu56.icache.tags.occ_blocks::cpu56.inst;379.107784;501.714030;507;507;507;507;Average occupied blocks per requestor 
system.cpu56.icache.tags.occ_percent::cpu56.inst;0.740445;0.979910;0.990234;0.990234;0.990234;0.990234;Average percentage of cache occupancy 
system.cpu56.icache.tags.occ_percent::total;0.740445;0.979910;0.990234;0.990234;0.990234;0.990234;Average percentage of cache occupancy 
system.cpu56.icache.tags.occ_task_id_blocks::1024;439;507;507;507;507;507;Occupied blocks per task id 
system.cpu56.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;2;Occupied blocks per task id 
system.cpu56.icache.tags.age_task_id_blocks_1024::3;15;12;149;15;5;12;Occupied blocks per task id 
system.cpu56.icache.tags.age_task_id_blocks_1024::4;422;493;356;490;493;493;Occupied blocks per task id 
system.cpu56.icache.tags.occ_task_id_percent::1024;0.857422;0.990234;0.990234;0.990234;0.990234;0.990234;Percentage of cache occupancy per task id 
system.cpu56.icache.tags.tag_accesses;33002195;173508321;656569;4363372;4407402;197512;Number of tag accesses 
system.cpu56.icache.tags.data_accesses;33002195;173508321;656569;4363372;4407402;197512;Number of data accesses 
system.cpu56.icache.ReadReq_hits::cpu56.inst;16465072;86034012;327245;2176046;2198502;98543;number of ReadReq hits 
system.cpu56.icache.ReadReq_hits::total;16465072;86034012;327245;2176046;2198502;98543;number of ReadReq hits 
system.cpu56.icache.demand_hits::cpu56.inst;16465072;86034012;327245;2176046;2198502;98543;number of demand (read+write) hits 
system.cpu56.icache.demand_hits::total;16465072;86034012;327245;2176046;2198502;98543;number of demand (read+write) hits 
system.cpu56.icache.overall_hits::cpu56.inst;16465072;86034012;327245;2176046;2198502;98543;number of overall hits 
system.cpu56.icache.overall_hits::total;16465072;86034012;327245;2176046;2198502;98543;number of overall hits 
system.cpu56.icache.ReadReq_misses::cpu56.inst;24017;480099;693;3760;3466;142;number of ReadReq misses 
system.cpu56.icache.ReadReq_misses::total;24017;480099;693;3760;3466;142;number of ReadReq misses 
system.cpu56.icache.demand_misses::cpu56.inst;24017;480099;693;3760;3466;142;number of demand (read+write) misses 
system.cpu56.icache.demand_misses::total;24017;480099;693;3760;3466;142;number of demand (read+write) misses 
system.cpu56.icache.overall_misses::cpu56.inst;24017;480099;693;3760;3466;142;number of overall misses 
system.cpu56.icache.overall_misses::total;24017;480099;693;3760;3466;142;number of overall misses 
system.cpu56.icache.ReadReq_miss_latency::cpu56.inst;2535753000;47701303245;72247750;403630500;382499750;15132250;number of ReadReq miss cycles 
system.cpu56.icache.ReadReq_miss_latency::total;2535753000;47701303245;72247750;403630500;382499750;15132250;number of ReadReq miss cycles 
system.cpu56.icache.demand_miss_latency::cpu56.inst;2535753000;47701303245;72247750;403630500;382499750;15132250;number of demand (read+write) miss cycles 
system.cpu56.icache.demand_miss_latency::total;2535753000;47701303245;72247750;403630500;382499750;15132250;number of demand (read+write) miss cycles 
system.cpu56.icache.overall_miss_latency::cpu56.inst;2535753000;47701303245;72247750;403630500;382499750;15132250;number of overall miss cycles 
system.cpu56.icache.overall_miss_latency::total;2535753000;47701303245;72247750;403630500;382499750;15132250;number of overall miss cycles 
system.cpu56.icache.ReadReq_accesses::cpu56.inst;16489089;86514111;327938;2179806;2201968;98685;number of ReadReq accesses(hits+misses) 
system.cpu56.icache.ReadReq_accesses::total;16489089;86514111;327938;2179806;2201968;98685;number of ReadReq accesses(hits+misses) 
system.cpu56.icache.demand_accesses::cpu56.inst;16489089;86514111;327938;2179806;2201968;98685;number of demand (read+write) accesses 
system.cpu56.icache.demand_accesses::total;16489089;86514111;327938;2179806;2201968;98685;number of demand (read+write) accesses 
system.cpu56.icache.overall_accesses::cpu56.inst;16489089;86514111;327938;2179806;2201968;98685;number of overall (read+write) accesses 
system.cpu56.icache.overall_accesses::total;16489089;86514111;327938;2179806;2201968;98685;number of overall (read+write) accesses 
system.cpu56.icache.ReadReq_miss_rate::cpu56.inst;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;miss rate for ReadReq accesses 
system.cpu56.icache.ReadReq_miss_rate::total;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;miss rate for ReadReq accesses 
system.cpu56.icache.demand_miss_rate::cpu56.inst;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;miss rate for demand accesses 
system.cpu56.icache.demand_miss_rate::total;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;miss rate for demand accesses 
system.cpu56.icache.overall_miss_rate::cpu56.inst;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;miss rate for overall accesses 
system.cpu56.icache.overall_miss_rate::total;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;miss rate for overall accesses 
system.cpu56.icache.ReadReq_avg_miss_latency::cpu56.inst;105581.588042;99357.222667;104253.607504;107348.537234;110357.688979;106565.140845;average ReadReq miss latency 
system.cpu56.icache.ReadReq_avg_miss_latency::total;105581.588042;99357.222667;104253.607504;107348.537234;110357.688979;106565.140845;average ReadReq miss latency 
system.cpu56.icache.demand_avg_miss_latency::cpu56.inst;105581.588042;99357.222667;104253.607504;107348.537234;110357.688979;106565.140845;average overall miss latency 
system.cpu56.icache.demand_avg_miss_latency::total;105581.588042;99357.222667;104253.607504;107348.537234;110357.688979;106565.140845;average overall miss latency 
system.cpu56.icache.overall_avg_miss_latency::cpu56.inst;105581.588042;99357.222667;104253.607504;107348.537234;110357.688979;106565.140845;average overall miss latency 
system.cpu56.icache.overall_avg_miss_latency::total;105581.588042;99357.222667;104253.607504;107348.537234;110357.688979;106565.140845;average overall miss latency 
system.cpu56.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu56.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu56.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu56.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu56.icache.ReadReq_mshr_misses::cpu56.inst;24017;480099;693;3760;3466;142;number of ReadReq MSHR misses 
system.cpu56.icache.ReadReq_mshr_misses::total;24017;480099;693;3760;3466;142;number of ReadReq MSHR misses 
system.cpu56.icache.demand_mshr_misses::cpu56.inst;24017;480099;693;3760;3466;142;number of demand (read+write) MSHR misses 
system.cpu56.icache.demand_mshr_misses::total;24017;480099;693;3760;3466;142;number of demand (read+write) MSHR misses 
system.cpu56.icache.overall_mshr_misses::cpu56.inst;24017;480099;693;3760;3466;142;number of overall MSHR misses 
system.cpu56.icache.overall_mshr_misses::total;24017;480099;693;3760;3466;142;number of overall MSHR misses 
system.cpu56.icache.ReadReq_mshr_miss_latency::cpu56.inst;1906946000;35312652755;54256250;305346500;291804250;11412750;number of ReadReq MSHR miss cycles 
system.cpu56.icache.ReadReq_mshr_miss_latency::total;1906946000;35312652755;54256250;305346500;291804250;11412750;number of ReadReq MSHR miss cycles 
system.cpu56.icache.demand_mshr_miss_latency::cpu56.inst;1906946000;35312652755;54256250;305346500;291804250;11412750;number of demand (read+write) MSHR miss cycles 
system.cpu56.icache.demand_mshr_miss_latency::total;1906946000;35312652755;54256250;305346500;291804250;11412750;number of demand (read+write) MSHR miss cycles 
system.cpu56.icache.overall_mshr_miss_latency::cpu56.inst;1906946000;35312652755;54256250;305346500;291804250;11412750;number of overall MSHR miss cycles 
system.cpu56.icache.overall_mshr_miss_latency::total;1906946000;35312652755;54256250;305346500;291804250;11412750;number of overall MSHR miss cycles 
system.cpu56.icache.ReadReq_mshr_miss_rate::cpu56.inst;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;mshr miss rate for ReadReq accesses 
system.cpu56.icache.ReadReq_mshr_miss_rate::total;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;mshr miss rate for ReadReq accesses 
system.cpu56.icache.demand_mshr_miss_rate::cpu56.inst;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;mshr miss rate for demand accesses 
system.cpu56.icache.demand_mshr_miss_rate::total;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;mshr miss rate for demand accesses 
system.cpu56.icache.overall_mshr_miss_rate::cpu56.inst;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;mshr miss rate for overall accesses 
system.cpu56.icache.overall_mshr_miss_rate::total;0.001457;0.005549;0.002113;0.001725;0.001574;0.001439;mshr miss rate for overall accesses 
system.cpu56.icache.ReadReq_avg_mshr_miss_latency::cpu56.inst;79399.841779;73552.856296;78291.847042;81209.175532;84190.493364;80371.478873;average ReadReq mshr miss latency 
system.cpu56.icache.ReadReq_avg_mshr_miss_latency::total;79399.841779;73552.856296;78291.847042;81209.175532;84190.493364;80371.478873;average ReadReq mshr miss latency 
system.cpu56.icache.demand_avg_mshr_miss_latency::cpu56.inst;79399.841779;73552.856296;78291.847042;81209.175532;84190.493364;80371.478873;average overall mshr miss latency 
system.cpu56.icache.demand_avg_mshr_miss_latency::total;79399.841779;73552.856296;78291.847042;81209.175532;84190.493364;80371.478873;average overall mshr miss latency 
system.cpu56.icache.overall_avg_mshr_miss_latency::cpu56.inst;79399.841779;73552.856296;78291.847042;81209.175532;84190.493364;80371.478873;average overall mshr miss latency 
system.cpu56.icache.overall_avg_mshr_miss_latency::total;79399.841779;73552.856296;78291.847042;81209.175532;84190.493364;80371.478873;average overall mshr miss latency 
system.cpu56.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu56.dcache.tags.replacements;125519;931162;3556;22001;21459;952;number of replacements 
system.cpu56.dcache.tags.tagsinuse;435.811248;790.457729;680.065774;595.586755;694.835174;685.451814;Cycle average of tags in use 
system.cpu56.dcache.tags.total_refs;1078919;19271170;53008;1628530;523192;4717341;Total number of references to valid blocks. 
system.cpu56.dcache.tags.sampled_refs;125519;931162;3556;22001;21459;1633;Sample count of references to valid blocks. 
system.cpu56.dcache.tags.avg_refs;8.595663;20.695830;14.906637;74.020726;24.381006;2888.757502;Average number of references to valid blocks. 
system.cpu56.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu56.dcache.tags.occ_blocks::cpu56.data;435.811248;790.457729;680.065774;595.586755;694.835174;685.451814;Average occupied blocks per requestor 
system.cpu56.dcache.tags.occ_percent::cpu56.data;0.425597;0.771931;0.664127;0.581628;0.678550;0.669387;Average percentage of cache occupancy 
system.cpu56.dcache.tags.occ_percent::total;0.425597;0.771931;0.664127;0.581628;0.678550;0.669387;Average percentage of cache occupancy 
system.cpu56.dcache.tags.occ_task_id_blocks::1024;589;677;662;572;687;681;Occupied blocks per task id 
system.cpu56.dcache.tags.age_task_id_blocks_1024::3;9;12;41;12;5;11;Occupied blocks per task id 
system.cpu56.dcache.tags.age_task_id_blocks_1024::4;580;665;621;560;676;670;Occupied blocks per task id 
system.cpu56.dcache.tags.occ_task_id_percent::1024;0.575195;0.661133;0.646484;0.558594;0.670898;0.665039;Percentage of cache occupancy per task id 
system.cpu56.dcache.tags.tag_accesses;10243109;50916927;189664;1278693;1264691;58878;Number of tag accesses 
system.cpu56.dcache.tags.data_accesses;10243109;50916927;189664;1278693;1264691;58878;Number of data accesses 
system.cpu56.dcache.ReadReq_hits::cpu56.data;3350390;17025057;63303;432999;423860;19945;number of ReadReq hits 
system.cpu56.dcache.ReadReq_hits::total;3350390;17025057;63303;432999;423860;19945;number of ReadReq hits 
system.cpu56.dcache.WriteReq_hits::cpu56.data;1377130;6365894;23969;160657;156961;7380;number of WriteReq hits 
system.cpu56.dcache.WriteReq_hits::total;1377130;6365894;23969;160657;156961;7380;number of WriteReq hits 
system.cpu56.dcache.LoadLockedReq_hits::cpu56.data;41504;73915;377;2164;3177;131;number of LoadLockedReq hits 
system.cpu56.dcache.LoadLockedReq_hits::total;41504;73915;377;2164;3177;131;number of LoadLockedReq hits 
system.cpu56.dcache.StoreCondReq_hits::cpu56.data;13863;49558;176;1229;1140;64;number of StoreCondReq hits 
system.cpu56.dcache.StoreCondReq_hits::total;13863;49558;176;1229;1140;64;number of StoreCondReq hits 
system.cpu56.dcache.demand_hits::cpu56.data;4727520;23390951;87272;593656;580821;27325;number of demand (read+write) hits 
system.cpu56.dcache.demand_hits::total;4727520;23390951;87272;593656;580821;27325;number of demand (read+write) hits 
system.cpu56.dcache.overall_hits::cpu56.data;4727520;23390951;87272;593656;580821;27325;number of overall hits 
system.cpu56.dcache.overall_hits::total;4727520;23390951;87272;593656;580821;27325;number of overall hits 
system.cpu56.dcache.ReadReq_misses::cpu56.data;211742;1135149;4445;26691;29298;1217;number of ReadReq misses 
system.cpu56.dcache.ReadReq_misses::total;211742;1135149;4445;26691;29298;1217;number of ReadReq misses 
system.cpu56.dcache.WriteReq_misses::cpu56.data;10220;132709;177;1211;1639;44;number of WriteReq misses 
system.cpu56.dcache.WriteReq_misses::total;10220;132709;177;1211;1639;44;number of WriteReq misses 
system.cpu56.dcache.LoadLockedReq_misses::cpu56.data;2273;29908;35;185;305;11;number of LoadLockedReq misses 
system.cpu56.dcache.LoadLockedReq_misses::total;2273;29908;35;185;305;11;number of LoadLockedReq misses 
system.cpu56.dcache.StoreCondReq_misses::cpu56.data;6458;48840;82;624;752;27;number of StoreCondReq misses 
system.cpu56.dcache.StoreCondReq_misses::total;6458;48840;82;624;752;27;number of StoreCondReq misses 
system.cpu56.dcache.demand_misses::cpu56.data;221962;1267858;4622;27902;30937;1261;number of demand (read+write) misses 
system.cpu56.dcache.demand_misses::total;221962;1267858;4622;27902;30937;1261;number of demand (read+write) misses 
system.cpu56.dcache.overall_misses::cpu56.data;221962;1267858;4622;27902;30937;1261;number of overall misses 
system.cpu56.dcache.overall_misses::total;221962;1267858;4622;27902;30937;1261;number of overall misses 
system.cpu56.dcache.ReadReq_miss_latency::cpu56.data;17221822544;81145195252;389503694;2334278100;2512416758;104265471;number of ReadReq miss cycles 
system.cpu56.dcache.ReadReq_miss_latency::total;17221822544;81145195252;389503694;2334278100;2512416758;104265471;number of ReadReq miss cycles 
system.cpu56.dcache.WriteReq_miss_latency::cpu56.data;598570464;8135607176;11823127;72517330;114318871;2752718;number of WriteReq miss cycles 
system.cpu56.dcache.WriteReq_miss_latency::total;598570464;8135607176;11823127;72517330;114318871;2752718;number of WriteReq miss cycles 
system.cpu56.dcache.LoadLockedReq_miss_latency::cpu56.data;189796054;1913269374;3080743;16542237;25245848;886990;number of LoadLockedReq miss cycles 
system.cpu56.dcache.LoadLockedReq_miss_latency::total;189796054;1913269374;3080743;16542237;25245848;886990;number of LoadLockedReq miss cycles 
system.cpu56.dcache.StoreCondReq_miss_latency::cpu56.data;318803005;2926412103;4437942;33583564;38081600;1414985;number of StoreCondReq miss cycles 
system.cpu56.dcache.StoreCondReq_miss_latency::total;318803005;2926412103;4437942;33583564;38081600;1414985;number of StoreCondReq miss cycles 
system.cpu56.dcache.StoreCondFailReq_miss_latency::cpu56.data;58655998;10834000;144000;1560000;6092000;144000;number of StoreCondFailReq miss cycles 
system.cpu56.dcache.StoreCondFailReq_miss_latency::total;58655998;10834000;144000;1560000;6092000;144000;number of StoreCondFailReq miss cycles 
system.cpu56.dcache.demand_miss_latency::cpu56.data;17820393008;89280802428;401326821;2406795430;2626735629;107018189;number of demand (read+write) miss cycles 
system.cpu56.dcache.demand_miss_latency::total;17820393008;89280802428;401326821;2406795430;2626735629;107018189;number of demand (read+write) miss cycles 
system.cpu56.dcache.overall_miss_latency::cpu56.data;17820393008;89280802428;401326821;2406795430;2626735629;107018189;number of overall miss cycles 
system.cpu56.dcache.overall_miss_latency::total;17820393008;89280802428;401326821;2406795430;2626735629;107018189;number of overall miss cycles 
system.cpu56.dcache.ReadReq_accesses::cpu56.data;3562132;18160206;67748;459690;453158;21162;number of ReadReq accesses(hits+misses) 
system.cpu56.dcache.ReadReq_accesses::total;3562132;18160206;67748;459690;453158;21162;number of ReadReq accesses(hits+misses) 
system.cpu56.dcache.WriteReq_accesses::cpu56.data;1387350;6498603;24146;161868;158600;7424;number of WriteReq accesses(hits+misses) 
system.cpu56.dcache.WriteReq_accesses::total;1387350;6498603;24146;161868;158600;7424;number of WriteReq accesses(hits+misses) 
system.cpu56.dcache.LoadLockedReq_accesses::cpu56.data;43777;103823;412;2349;3482;142;number of LoadLockedReq accesses(hits+misses) 
system.cpu56.dcache.LoadLockedReq_accesses::total;43777;103823;412;2349;3482;142;number of LoadLockedReq accesses(hits+misses) 
system.cpu56.dcache.StoreCondReq_accesses::cpu56.data;20321;98398;258;1853;1892;91;number of StoreCondReq accesses(hits+misses) 
system.cpu56.dcache.StoreCondReq_accesses::total;20321;98398;258;1853;1892;91;number of StoreCondReq accesses(hits+misses) 
system.cpu56.dcache.demand_accesses::cpu56.data;4949482;24658809;91894;621558;611758;28586;number of demand (read+write) accesses 
system.cpu56.dcache.demand_accesses::total;4949482;24658809;91894;621558;611758;28586;number of demand (read+write) accesses 
system.cpu56.dcache.overall_accesses::cpu56.data;4949482;24658809;91894;621558;611758;28586;number of overall (read+write) accesses 
system.cpu56.dcache.overall_accesses::total;4949482;24658809;91894;621558;611758;28586;number of overall (read+write) accesses 
system.cpu56.dcache.ReadReq_miss_rate::cpu56.data;0.059442;0.062507;0.065611;0.058063;0.064653;0.057509;miss rate for ReadReq accesses 
system.cpu56.dcache.ReadReq_miss_rate::total;0.059442;0.062507;0.065611;0.058063;0.064653;0.057509;miss rate for ReadReq accesses 
system.cpu56.dcache.WriteReq_miss_rate::cpu56.data;0.007367;0.020421;0.007330;0.007481;0.010334;0.005927;miss rate for WriteReq accesses 
system.cpu56.dcache.WriteReq_miss_rate::total;0.007367;0.020421;0.007330;0.007481;0.010334;0.005927;miss rate for WriteReq accesses 
system.cpu56.dcache.LoadLockedReq_miss_rate::cpu56.data;0.051922;0.288067;0.084951;0.078757;0.087593;0.077465;miss rate for LoadLockedReq accesses 
system.cpu56.dcache.LoadLockedReq_miss_rate::total;0.051922;0.288067;0.084951;0.078757;0.087593;0.077465;miss rate for LoadLockedReq accesses 
system.cpu56.dcache.StoreCondReq_miss_rate::cpu56.data;0.317799;0.496352;0.317829;0.336751;0.397463;0.296703;miss rate for StoreCondReq accesses 
system.cpu56.dcache.StoreCondReq_miss_rate::total;0.317799;0.496352;0.317829;0.336751;0.397463;0.296703;miss rate for StoreCondReq accesses 
system.cpu56.dcache.demand_miss_rate::cpu56.data;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;miss rate for demand accesses 
system.cpu56.dcache.demand_miss_rate::total;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;miss rate for demand accesses 
system.cpu56.dcache.overall_miss_rate::cpu56.data;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;miss rate for overall accesses 
system.cpu56.dcache.overall_miss_rate::total;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;miss rate for overall accesses 
system.cpu56.dcache.ReadReq_avg_miss_latency::cpu56.data;81333.993936;71484.179832;87627.377728;87455.625492;85753.865725;85674.175021;average ReadReq miss latency 
system.cpu56.dcache.ReadReq_avg_miss_latency::total;81333.993936;71484.179832;87627.377728;87455.625492;85753.865725;85674.175021;average ReadReq miss latency 
system.cpu56.dcache.WriteReq_avg_miss_latency::cpu56.data;58568.538552;61304.110317;66797.327684;59882.188274;69749.158633;62561.772727;average WriteReq miss latency 
system.cpu56.dcache.WriteReq_avg_miss_latency::total;58568.538552;61304.110317;66797.327684;59882.188274;69749.158633;62561.772727;average WriteReq miss latency 
system.cpu56.dcache.LoadLockedReq_avg_miss_latency::cpu56.data;83500.243731;63971.826067;88021.228571;89417.497297;82773.272131;80635.454545;average LoadLockedReq miss latency 
system.cpu56.dcache.LoadLockedReq_avg_miss_latency::total;83500.243731;63971.826067;88021.228571;89417.497297;82773.272131;80635.454545;average LoadLockedReq miss latency 
system.cpu56.dcache.StoreCondReq_avg_miss_latency::cpu56.data;49365.593837;59918.347727;54121.243902;53819.814103;50640.425532;52406.851852;average StoreCondReq miss latency 
system.cpu56.dcache.StoreCondReq_avg_miss_latency::total;49365.593837;59918.347727;54121.243902;53819.814103;50640.425532;52406.851852;average StoreCondReq miss latency 
system.cpu56.dcache.StoreCondFailReq_avg_miss_latency::cpu56.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu56.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu56.dcache.demand_avg_miss_latency::cpu56.data;80285.783188;70418.613463;86829.688663;86258.885743;84905.958205;84867.715305;average overall miss latency 
system.cpu56.dcache.demand_avg_miss_latency::total;80285.783188;70418.613463;86829.688663;86258.885743;84905.958205;84867.715305;average overall miss latency 
system.cpu56.dcache.overall_avg_miss_latency::cpu56.data;80285.783188;70418.613463;86829.688663;86258.885743;84905.958205;84867.715305;average overall miss latency 
system.cpu56.dcache.overall_avg_miss_latency::total;80285.783188;70418.613463;86829.688663;86258.885743;84905.958205;84867.715305;average overall miss latency 
system.cpu56.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu56.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu56.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu56.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu56.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu56.dcache.writebacks::writebacks;2522;46188;80;418;613;15;number of writebacks 
system.cpu56.dcache.writebacks::total;2522;46188;80;418;613;15;number of writebacks 
system.cpu56.dcache.ReadReq_mshr_misses::cpu56.data;211742;1135149;4445;26691;29298;1217;number of ReadReq MSHR misses 
system.cpu56.dcache.ReadReq_mshr_misses::total;211742;1135149;4445;26691;29298;1217;number of ReadReq MSHR misses 
system.cpu56.dcache.WriteReq_mshr_misses::cpu56.data;10220;132709;177;1211;1639;44;number of WriteReq MSHR misses 
system.cpu56.dcache.WriteReq_mshr_misses::total;10220;132709;177;1211;1639;44;number of WriteReq MSHR misses 
system.cpu56.dcache.LoadLockedReq_mshr_misses::cpu56.data;2273;29908;35;185;305;11;number of LoadLockedReq MSHR misses 
system.cpu56.dcache.LoadLockedReq_mshr_misses::total;2273;29908;35;185;305;11;number of LoadLockedReq MSHR misses 
system.cpu56.dcache.StoreCondReq_mshr_misses::cpu56.data;6458;48818;82;624;752;27;number of StoreCondReq MSHR misses 
system.cpu56.dcache.StoreCondReq_mshr_misses::total;6458;48818;82;624;752;27;number of StoreCondReq MSHR misses 
system.cpu56.dcache.demand_mshr_misses::cpu56.data;221962;1267858;4622;27902;30937;1261;number of demand (read+write) MSHR misses 
system.cpu56.dcache.demand_mshr_misses::total;221962;1267858;4622;27902;30937;1261;number of demand (read+write) MSHR misses 
system.cpu56.dcache.overall_mshr_misses::cpu56.data;221962;1267858;4622;27902;30937;1261;number of overall MSHR misses 
system.cpu56.dcache.overall_mshr_misses::total;221962;1267858;4622;27902;30937;1261;number of overall MSHR misses 
system.cpu56.dcache.ReadReq_mshr_miss_latency::cpu56.data;11710315456;54893326748;278106306;1675614900;1773913242;73520529;number of ReadReq MSHR miss cycles 
system.cpu56.dcache.ReadReq_mshr_miss_latency::total;11710315456;54893326748;278106306;1675614900;1773913242;73520529;number of ReadReq MSHR miss cycles 
system.cpu56.dcache.WriteReq_mshr_miss_latency::cpu56.data;283352536;4603046824;6559873;36066670;68013129;1447282;number of WriteReq MSHR miss cycles 
system.cpu56.dcache.WriteReq_mshr_miss_latency::total;283352536;4603046824;6559873;36066670;68013129;1447282;number of WriteReq MSHR miss cycles 
system.cpu56.dcache.LoadLockedReq_mshr_miss_latency::cpu56.data;132735946;1250481626;2208257;12006763;17773152;598010;number of LoadLockedReq MSHR miss cycles 
system.cpu56.dcache.LoadLockedReq_mshr_miss_latency::total;132735946;1250481626;2208257;12006763;17773152;598010;number of LoadLockedReq MSHR miss cycles 
system.cpu56.dcache.StoreCondReq_mshr_miss_latency::cpu56.data;151653995;1728209897;2071058;15705436;19146400;709015;number of StoreCondReq MSHR miss cycles 
system.cpu56.dcache.StoreCondReq_mshr_miss_latency::total;151653995;1728209897;2071058;15705436;19146400;709015;number of StoreCondReq MSHR miss cycles 
system.cpu56.dcache.StoreCondFailReq_mshr_miss_latency::cpu56.data;42200002;7710000;100000;1120000;4310000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu56.dcache.StoreCondFailReq_mshr_miss_latency::total;42200002;7710000;100000;1120000;4310000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu56.dcache.demand_mshr_miss_latency::cpu56.data;11993667992;59496373572;284666179;1711681570;1841926371;74967811;number of demand (read+write) MSHR miss cycles 
system.cpu56.dcache.demand_mshr_miss_latency::total;11993667992;59496373572;284666179;1711681570;1841926371;74967811;number of demand (read+write) MSHR miss cycles 
system.cpu56.dcache.overall_mshr_miss_latency::cpu56.data;11993667992;59496373572;284666179;1711681570;1841926371;74967811;number of overall MSHR miss cycles 
system.cpu56.dcache.overall_mshr_miss_latency::total;11993667992;59496373572;284666179;1711681570;1841926371;74967811;number of overall MSHR miss cycles 
system.cpu56.dcache.ReadReq_mshr_uncacheable_latency::cpu56.data;29736000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu56.dcache.ReadReq_mshr_uncacheable_latency::total;29736000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu56.dcache.WriteReq_mshr_uncacheable_latency::cpu56.data;1432527000;4180449000;17603000;134595000;121682000;6058000;number of WriteReq MSHR uncacheable cycles 
system.cpu56.dcache.WriteReq_mshr_uncacheable_latency::total;1432527000;4180449000;17603000;134595000;121682000;6058000;number of WriteReq MSHR uncacheable cycles 
system.cpu56.dcache.overall_mshr_uncacheable_latency::cpu56.data;1462263000;4180449000;17603000;134595000;121682000;6058000;number of overall MSHR uncacheable cycles 
system.cpu56.dcache.overall_mshr_uncacheable_latency::total;1462263000;4180449000;17603000;134595000;121682000;6058000;number of overall MSHR uncacheable cycles 
system.cpu56.dcache.ReadReq_mshr_miss_rate::cpu56.data;0.059442;0.062507;0.065611;0.058063;0.064653;0.057509;mshr miss rate for ReadReq accesses 
system.cpu56.dcache.ReadReq_mshr_miss_rate::total;0.059442;0.062507;0.065611;0.058063;0.064653;0.057509;mshr miss rate for ReadReq accesses 
system.cpu56.dcache.WriteReq_mshr_miss_rate::cpu56.data;0.007367;0.020421;0.007330;0.007481;0.010334;0.005927;mshr miss rate for WriteReq accesses 
system.cpu56.dcache.WriteReq_mshr_miss_rate::total;0.007367;0.020421;0.007330;0.007481;0.010334;0.005927;mshr miss rate for WriteReq accesses 
system.cpu56.dcache.LoadLockedReq_mshr_miss_rate::cpu56.data;0.051922;0.288067;0.084951;0.078757;0.087593;0.077465;mshr miss rate for LoadLockedReq accesses 
system.cpu56.dcache.LoadLockedReq_mshr_miss_rate::total;0.051922;0.288067;0.084951;0.078757;0.087593;0.077465;mshr miss rate for LoadLockedReq accesses 
system.cpu56.dcache.StoreCondReq_mshr_miss_rate::cpu56.data;0.317799;0.496128;0.317829;0.336751;0.397463;0.296703;mshr miss rate for StoreCondReq accesses 
system.cpu56.dcache.StoreCondReq_mshr_miss_rate::total;0.317799;0.496128;0.317829;0.336751;0.397463;0.296703;mshr miss rate for StoreCondReq accesses 
system.cpu56.dcache.demand_mshr_miss_rate::cpu56.data;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;mshr miss rate for demand accesses 
system.cpu56.dcache.demand_mshr_miss_rate::total;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;mshr miss rate for demand accesses 
system.cpu56.dcache.overall_mshr_miss_rate::cpu56.data;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;mshr miss rate for overall accesses 
system.cpu56.dcache.overall_mshr_miss_rate::total;0.044846;0.051416;0.050297;0.044890;0.050571;0.044113;mshr miss rate for overall accesses 
system.cpu56.dcache.ReadReq_avg_mshr_miss_latency::cpu56.data;55304.641762;48357.816241;62566.098088;62778.273575;60547.246979;60411.281019;average ReadReq mshr miss latency 
system.cpu56.dcache.ReadReq_avg_mshr_miss_latency::total;55304.641762;48357.816241;62566.098088;62778.273575;60547.246979;60411.281019;average ReadReq mshr miss latency 
system.cpu56.dcache.WriteReq_avg_mshr_miss_latency::cpu56.data;27725.297065;34685.264933;37061.429379;29782.551610;41496.723002;32892.772727;average WriteReq mshr miss latency 
system.cpu56.dcache.WriteReq_avg_mshr_miss_latency::total;27725.297065;34685.264933;37061.429379;29782.551610;41496.723002;32892.772727;average WriteReq mshr miss latency 
system.cpu56.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu56.data;58396.808623;41810.941086;63093.057143;64901.421622;58272.629508;54364.545455;average LoadLockedReq mshr miss latency 
system.cpu56.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58396.808623;41810.941086;63093.057143;64901.421622;58272.629508;54364.545455;average LoadLockedReq mshr miss latency 
system.cpu56.dcache.StoreCondReq_avg_mshr_miss_latency::cpu56.data;23483.120935;35401.079458;25256.804878;25168.967949;25460.638298;26259.814815;average StoreCondReq mshr miss latency 
system.cpu56.dcache.StoreCondReq_avg_mshr_miss_latency::total;23483.120935;35401.079458;25256.804878;25168.967949;25460.638298;26259.814815;average StoreCondReq mshr miss latency 
system.cpu56.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu56.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu56.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu56.dcache.demand_avg_mshr_miss_latency::cpu56.data;54034.780692;46926.685458;61589.393985;61346.196330;59537.976242;59451.079302;average overall mshr miss latency 
system.cpu56.dcache.demand_avg_mshr_miss_latency::total;54034.780692;46926.685458;61589.393985;61346.196330;59537.976242;59451.079302;average overall mshr miss latency 
system.cpu56.dcache.overall_avg_mshr_miss_latency::cpu56.data;54034.780692;46926.685458;61589.393985;61346.196330;59537.976242;59451.079302;average overall mshr miss latency 
system.cpu56.dcache.overall_avg_mshr_miss_latency::total;54034.780692;46926.685458;61589.393985;61346.196330;59537.976242;59451.079302;average overall mshr miss latency 
system.cpu56.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu56.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu56.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu56.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu56.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu56.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu56.dcache.overall_avg_mshr_uncacheable_latency::cpu56.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu56.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu56.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu57.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu57.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu57.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu57.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu57.dtb.read_hits;3587050;21998936;50593;474358;748631;24914;DTB read hits 
system.cpu57.dtb.read_misses;0;1808;0;0;697;0;DTB read misses 
system.cpu57.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu57.dtb.read_accesses;0;396118;0;0;203280;0;DTB read accesses 
system.cpu57.dtb.write_hits;1432168;7568364;19879;167941;278743;7658;DTB write hits 
system.cpu57.dtb.write_misses;0;832;0;0;6254;0;DTB write misses 
system.cpu57.dtb.write_acv;0;7;0;0;0;0;DTB write access violations 
system.cpu57.dtb.write_accesses;0;171247;0;0;68544;0;DTB write accesses 
system.cpu57.dtb.data_hits;5019218;29567300;70472;642299;1027374;32572;DTB hits 
system.cpu57.dtb.data_misses;0;2640;0;0;6951;0;DTB misses 
system.cpu57.dtb.data_acv;0;7;0;0;0;0;DTB access violations 
system.cpu57.dtb.data_accesses;0;567365;0;0;271824;0;DTB accesses 
system.cpu57.itb.fetch_hits;1236284;5820412;15556;112279;805488;5395;ITB hits 
system.cpu57.itb.fetch_misses;0;527;0;0;7;0;ITB misses 
system.cpu57.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu57.itb.fetch_accesses;1236284;5820939;15556;112279;805495;5395;ITB accesses 
system.cpu57.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu57.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu57.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu57.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu57.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu57.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu57.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu57.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu57.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu57.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu57.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu57.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu57.numCycles;644632463;1014355479;7031252;49902351;44531398;2441392;number of cpu cycles simulated 
system.cpu57.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu57.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu57.committedInsts;16433453;101101260;238027;2240100;3234638;106372;Number of instructions committed 
system.cpu57.committedOps;16433453;101101260;238027;2240100;3234638;106372;Number of ops (including micro ops) committed 
system.cpu57.num_int_alu_accesses;15915221;98843035;231301;2186178;3156932;103805;Number of integer alu accesses 
system.cpu57.num_fp_alu_accesses;1813;753487;134;0;2840;0;Number of float alu accesses 
system.cpu57.num_func_calls;629091;3557557;9082;82174;86505;3652;number of times a function call or return occured 
system.cpu57.num_conditional_control_insts;1607043;12005236;22481;231594;361323;14163;number of instructions that are conditional controls 
system.cpu57.num_int_insts;15915221;98843035;231301;2186178;3156932;103805;number of integer instructions 
system.cpu57.num_fp_insts;1813;753487;134;0;2840;0;number of float instructions 
system.cpu57.num_int_register_reads;21819642;137658321;320117;3034928;4329785;140476;number of times the integer registers were read 
system.cpu57.num_int_register_writes;12697875;77513736;185963;1756233;2477920;80778;number of times the integer registers were written 
system.cpu57.num_fp_register_reads;923;543963;66;0;1413;0;number of times the floating registers were read 
system.cpu57.num_fp_register_writes;930;470288;68;0;1448;0;number of times the floating registers were written 
system.cpu57.num_mem_refs;5025357;29653150;70562;642877;1035908;32598;number of memory refs 
system.cpu57.num_load_insts;3587189;22042244;50603;474358;750225;24914;Number of load instructions 
system.cpu57.num_store_insts;1438168;7610906;19959;168519;285683;7684;Number of store instructions 
system.cpu57.num_idle_cycles;599857330.634539;738332726.348172;6381843.289533;43877462.795783;35470887.420907;2155981.137538;Number of idle cycles 
system.cpu57.num_busy_cycles;44775132.365461;276022752.651828;649408.710467;6024888.204217;9060510.579093;285410.862462;Number of busy cycles 
system.cpu57.not_idle_fraction;0.069458;0.272116;0.092360;0.120734;0.203463;0.116905;Percentage of non-idle cycles 
system.cpu57.idle_fraction;0.930542;0.727884;0.907640;0.879266;0.796537;0.883095;Percentage of idle cycles 
system.cpu57.Branches;2545428;16931503;35690;348869;485477;19472;Number of branches fetched 
system.cpu57.op_class::No_OpClass;54271;248612;696;5208;25479;244;Class of executed instruction 
system.cpu57.op_class::IntAlu;10826839;69288543;159978;1541389;2058111;71110;Class of executed instruction 
system.cpu57.op_class::IntMult;64357;357427;960;9119;9413;392;Class of executed instruction 
system.cpu57.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::FloatAdd;90;107849;4;0;97;0;Class of executed instruction 
system.cpu57.op_class::FloatCmp;0;10782;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::FloatCvt;0;4111;0;0;5;0;Class of executed instruction 
system.cpu57.op_class::FloatMult;0;25965;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::FloatDiv;8;4952;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::MemRead;3628383;22248218;51126;478267;755183;25104;Class of executed instruction 
system.cpu57.op_class::MemWrite;1438182;7625002;19961;168519;285754;7684;Class of executed instruction 
system.cpu57.op_class::IprAccess;421323;1182446;5302;37598;107547;1838;Class of executed instruction 
system.cpu57.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu57.op_class::total;16433453;101103907;238027;2240100;3241589;106372;Class of executed instruction 
system.cpu57.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu57.kern.inst.quiesce;9750;11423;74;569;494;25;number of quiesce instructions executed 
system.cpu57.kern.inst.hwrei;103627;264378;1300;9135;15961;451;number of hwrei instructions executed 
system.cpu57.kern.ipl_count::0;23466;68052;302;2114;2138;101;number of times we switched to this ipl 
system.cpu57.kern.ipl_count::22;5830;10404;72;511;456;25;number of times we switched to this ipl 
system.cpu57.kern.ipl_count::30;88;3774;2;67;89;1;number of times we switched to this ipl 
system.cpu57.kern.ipl_count::31;62541;137506;778;5407;5247;274;number of times we switched to this ipl 
system.cpu57.kern.ipl_count::total;91925;219736;1154;8099;7930;401;number of times we switched to this ipl 
system.cpu57.kern.ipl_good::0;23466;68052;302;2114;2138;101;number of times we switched to this ipl from a different ipl 
system.cpu57.kern.ipl_good::22;5830;10404;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu57.kern.ipl_good::30;88;3774;2;67;89;1;number of times we switched to this ipl from a different ipl 
system.cpu57.kern.ipl_good::31;23379;64295;300;2047;2049;100;number of times we switched to this ipl from a different ipl 
system.cpu57.kern.ipl_good::total;52763;146525;676;4739;4732;227;number of times we switched to this ipl from a different ipl 
system.cpu57.kern.ipl_ticks::0;5500660850000;7920127500000;67533210000;480316320000;417859800000;23315260000;number of cycles we spent at this ipl 
system.cpu57.kern.ipl_ticks::22;17885460000;35004180000;222380000;1572480000;1430980000;76990000;number of cycles we spent at this ipl 
system.cpu57.kern.ipl_ticks::30;873430000;26341840000;20110000;668100000;837550000;10070000;number of cycles we spent at this ipl 
system.cpu57.kern.ipl_ticks::31;926904610000;2162081270000;2536820000;16466610000;25185650000;1011600000;number of cycles we spent at this ipl 
system.cpu57.kern.ipl_ticks::total;6446324350000;10143554790000;70312520000;499023510000;445313980000;24413920000;number of cycles we spent at this ipl 
system.cpu57.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu57.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu57.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu57.kern.ipl_used::31;0.373819;0.467580;0.385604;0.378583;0.390509;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu57.kern.ipl_used::total;0.573979;0.666823;0.585789;0.585134;0.596721;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu57.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu57.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu57.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu57.kern.callpal::swpctx;27;7694;2;;43;;number of callpals executed 
system.cpu57.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu57.kern.callpal::swpipl;80090;185245;1006;6943;6761;349;number of callpals executed 
system.cpu57.kern.callpal::rdps;11659;21248;144;1036;918;50;number of callpals executed 
system.cpu57.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu57.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu57.kern.callpal::rti;5917;20330;74;578;624;26;number of callpals executed 
system.cpu57.kern.callpal::rdunique;1;1928;;;48;;number of callpals executed 
system.cpu57.kern.callpal::total;97708;247043;1226;8557;8458;425;number of callpals executed 
system.cpu57.kern.mode_switch::kernel;5946;28024;76;578;667;26;number of protection mode switches 
system.cpu57.kern.mode_switch::user;0;6253;0;0;101;0;number of protection mode switches 
system.cpu57.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu57.kern.mode_switch_good::kernel;0;0.223130;0;0;0.151424;0;fraction of useful protection mode switches 
system.cpu57.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu57.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu57.kern.mode_switch_good::total;0;0.364851;0;0;0.263021;0;fraction of useful protection mode switches 
system.cpu57.kern.mode_ticks::kernel;0;16506393430000;0;0;893521800000;0;number of ticks spent at the given mode 
system.cpu57.kern.mode_ticks::user;0;65243440000;0;0;20518930000;0;number of ticks spent at the given mode 
system.cpu57.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu57.kern.swap_context;28;7694;2;0;43;0;number of times the context was actually changed 
system.cpu57.icache.tags.replacements;23519;568149;591;4051;7679;160;number of replacements 
system.cpu57.icache.tags.tagsinuse;376.919312;504.601855;512;512;512;512;Cycle average of tags in use 
system.cpu57.icache.tags.total_refs;8143209;108733268;139463;738578;3524263;1479999;Total number of references to valid blocks. 
system.cpu57.icache.tags.sampled_refs;23519;568149;591;4051;7679;672;Sample count of references to valid blocks. 
system.cpu57.icache.tags.avg_refs;346.239594;191.381606;235.978003;182.319921;458.948170;2202.379464;Average number of references to valid blocks. 
system.cpu57.icache.tags.warmup_cycle;0;16491578775000;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu57.icache.tags.occ_blocks::cpu57.inst;376.919312;504.601855;512;512;512;512;Average occupied blocks per requestor 
system.cpu57.icache.tags.occ_percent::cpu57.inst;0.736171;0.985550;1;1;1;1;Average percentage of cache occupancy 
system.cpu57.icache.tags.occ_percent::total;0.736171;0.985550;1;1;1;1;Average percentage of cache occupancy 
system.cpu57.icache.tags.occ_task_id_blocks::1024;437;512;512;512;512;512;Occupied blocks per task id 
system.cpu57.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu57.icache.tags.age_task_id_blocks_1024::3;15;64;159;12;5;5;Occupied blocks per task id 
system.cpu57.icache.tags.age_task_id_blocks_1024::4;420;446;351;498;498;498;Occupied blocks per task id 
system.cpu57.icache.tags.occ_task_id_percent::1024;0.853516;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu57.icache.tags.tag_accesses;32890869;202776038;476645;4484251;6490857;212904;Number of tag accesses 
system.cpu57.icache.tags.data_accesses;32890869;202776038;476645;4484251;6490857;212904;Number of data accesses 
system.cpu57.icache.ReadReq_hits::cpu57.inst;16409490;100535683;237436;2236049;3233910;106212;number of ReadReq hits 
system.cpu57.icache.ReadReq_hits::total;16409490;100535683;237436;2236049;3233910;106212;number of ReadReq hits 
system.cpu57.icache.demand_hits::cpu57.inst;16409490;100535683;237436;2236049;3233910;106212;number of demand (read+write) hits 
system.cpu57.icache.demand_hits::total;16409490;100535683;237436;2236049;3233910;106212;number of demand (read+write) hits 
system.cpu57.icache.overall_hits::cpu57.inst;16409490;100535683;237436;2236049;3233910;106212;number of overall hits 
system.cpu57.icache.overall_hits::total;16409490;100535683;237436;2236049;3233910;106212;number of overall hits 
system.cpu57.icache.ReadReq_misses::cpu57.inst;23963;568224;591;4051;7679;160;number of ReadReq misses 
system.cpu57.icache.ReadReq_misses::total;23963;568224;591;4051;7679;160;number of ReadReq misses 
system.cpu57.icache.demand_misses::cpu57.inst;23963;568224;591;4051;7679;160;number of demand (read+write) misses 
system.cpu57.icache.demand_misses::total;23963;568224;591;4051;7679;160;number of demand (read+write) misses 
system.cpu57.icache.overall_misses::cpu57.inst;23963;568224;591;4051;7679;160;number of overall misses 
system.cpu57.icache.overall_misses::total;23963;568224;591;4051;7679;160;number of overall misses 
system.cpu57.icache.ReadReq_miss_latency::cpu57.inst;2509059500;56257537988;62591000;434043750;831893000;17478750;number of ReadReq miss cycles 
system.cpu57.icache.ReadReq_miss_latency::total;2509059500;56257537988;62591000;434043750;831893000;17478750;number of ReadReq miss cycles 
system.cpu57.icache.demand_miss_latency::cpu57.inst;2509059500;56257537988;62591000;434043750;831893000;17478750;number of demand (read+write) miss cycles 
system.cpu57.icache.demand_miss_latency::total;2509059500;56257537988;62591000;434043750;831893000;17478750;number of demand (read+write) miss cycles 
system.cpu57.icache.overall_miss_latency::cpu57.inst;2509059500;56257537988;62591000;434043750;831893000;17478750;number of overall miss cycles 
system.cpu57.icache.overall_miss_latency::total;2509059500;56257537988;62591000;434043750;831893000;17478750;number of overall miss cycles 
system.cpu57.icache.ReadReq_accesses::cpu57.inst;16433453;101103907;238027;2240100;3241589;106372;number of ReadReq accesses(hits+misses) 
system.cpu57.icache.ReadReq_accesses::total;16433453;101103907;238027;2240100;3241589;106372;number of ReadReq accesses(hits+misses) 
system.cpu57.icache.demand_accesses::cpu57.inst;16433453;101103907;238027;2240100;3241589;106372;number of demand (read+write) accesses 
system.cpu57.icache.demand_accesses::total;16433453;101103907;238027;2240100;3241589;106372;number of demand (read+write) accesses 
system.cpu57.icache.overall_accesses::cpu57.inst;16433453;101103907;238027;2240100;3241589;106372;number of overall (read+write) accesses 
system.cpu57.icache.overall_accesses::total;16433453;101103907;238027;2240100;3241589;106372;number of overall (read+write) accesses 
system.cpu57.icache.ReadReq_miss_rate::cpu57.inst;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;miss rate for ReadReq accesses 
system.cpu57.icache.ReadReq_miss_rate::total;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;miss rate for ReadReq accesses 
system.cpu57.icache.demand_miss_rate::cpu57.inst;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;miss rate for demand accesses 
system.cpu57.icache.demand_miss_rate::total;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;miss rate for demand accesses 
system.cpu57.icache.overall_miss_rate::cpu57.inst;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;miss rate for overall accesses 
system.cpu57.icache.overall_miss_rate::total;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;miss rate for overall accesses 
system.cpu57.icache.ReadReq_avg_miss_latency::cpu57.inst;104705.566916;99005.916660;105906.937394;107144.840780;108333.506967;109242.187500;average ReadReq miss latency 
system.cpu57.icache.ReadReq_avg_miss_latency::total;104705.566916;99005.916660;105906.937394;107144.840780;108333.506967;109242.187500;average ReadReq miss latency 
system.cpu57.icache.demand_avg_miss_latency::cpu57.inst;104705.566916;99005.916660;105906.937394;107144.840780;108333.506967;109242.187500;average overall miss latency 
system.cpu57.icache.demand_avg_miss_latency::total;104705.566916;99005.916660;105906.937394;107144.840780;108333.506967;109242.187500;average overall miss latency 
system.cpu57.icache.overall_avg_miss_latency::cpu57.inst;104705.566916;99005.916660;105906.937394;107144.840780;108333.506967;109242.187500;average overall miss latency 
system.cpu57.icache.overall_avg_miss_latency::total;104705.566916;99005.916660;105906.937394;107144.840780;108333.506967;109242.187500;average overall miss latency 
system.cpu57.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu57.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu57.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu57.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu57.icache.ReadReq_mshr_misses::cpu57.inst;23963;568224;591;4051;7679;160;number of ReadReq MSHR misses 
system.cpu57.icache.ReadReq_mshr_misses::total;23963;568224;591;4051;7679;160;number of ReadReq MSHR misses 
system.cpu57.icache.demand_mshr_misses::cpu57.inst;23963;568224;591;4051;7679;160;number of demand (read+write) MSHR misses 
system.cpu57.icache.demand_mshr_misses::total;23963;568224;591;4051;7679;160;number of demand (read+write) MSHR misses 
system.cpu57.icache.overall_mshr_misses::cpu57.inst;23963;568224;591;4051;7679;160;number of overall MSHR misses 
system.cpu57.icache.overall_mshr_misses::total;23963;568224;591;4051;7679;160;number of overall MSHR misses 
system.cpu57.icache.ReadReq_mshr_miss_latency::cpu57.inst;1861349500;41589582012;47103000;327322250;630495000;13211250;number of ReadReq MSHR miss cycles 
system.cpu57.icache.ReadReq_mshr_miss_latency::total;1861349500;41589582012;47103000;327322250;630495000;13211250;number of ReadReq MSHR miss cycles 
system.cpu57.icache.demand_mshr_miss_latency::cpu57.inst;1861349500;41589582012;47103000;327322250;630495000;13211250;number of demand (read+write) MSHR miss cycles 
system.cpu57.icache.demand_mshr_miss_latency::total;1861349500;41589582012;47103000;327322250;630495000;13211250;number of demand (read+write) MSHR miss cycles 
system.cpu57.icache.overall_mshr_miss_latency::cpu57.inst;1861349500;41589582012;47103000;327322250;630495000;13211250;number of overall MSHR miss cycles 
system.cpu57.icache.overall_mshr_miss_latency::total;1861349500;41589582012;47103000;327322250;630495000;13211250;number of overall MSHR miss cycles 
system.cpu57.icache.ReadReq_mshr_miss_rate::cpu57.inst;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;mshr miss rate for ReadReq accesses 
system.cpu57.icache.ReadReq_mshr_miss_rate::total;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;mshr miss rate for ReadReq accesses 
system.cpu57.icache.demand_mshr_miss_rate::cpu57.inst;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;mshr miss rate for demand accesses 
system.cpu57.icache.demand_mshr_miss_rate::total;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;mshr miss rate for demand accesses 
system.cpu57.icache.overall_mshr_miss_rate::cpu57.inst;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;mshr miss rate for overall accesses 
system.cpu57.icache.overall_mshr_miss_rate::total;0.001458;0.005620;0.002483;0.001808;0.002369;0.001504;mshr miss rate for overall accesses 
system.cpu57.icache.ReadReq_avg_mshr_miss_latency::cpu57.inst;77675.979635;73192.230550;79700.507614;80800.357936;82106.394062;82570.312500;average ReadReq mshr miss latency 
system.cpu57.icache.ReadReq_avg_mshr_miss_latency::total;77675.979635;73192.230550;79700.507614;80800.357936;82106.394062;82570.312500;average ReadReq mshr miss latency 
system.cpu57.icache.demand_avg_mshr_miss_latency::cpu57.inst;77675.979635;73192.230550;79700.507614;80800.357936;82106.394062;82570.312500;average overall mshr miss latency 
system.cpu57.icache.demand_avg_mshr_miss_latency::total;77675.979635;73192.230550;79700.507614;80800.357936;82106.394062;82570.312500;average overall mshr miss latency 
system.cpu57.icache.overall_avg_mshr_miss_latency::cpu57.inst;77675.979635;73192.230550;79700.507614;80800.357936;82106.394062;82570.312500;average overall mshr miss latency 
system.cpu57.icache.overall_avg_mshr_miss_latency::total;77675.979635;73192.230550;79700.507614;80800.357936;82106.394062;82570.312500;average overall mshr miss latency 
system.cpu57.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu57.dcache.tags.replacements;125301;1057861;2163;22778;39751;921;number of replacements 
system.cpu57.dcache.tags.tagsinuse;426.794889;817.292443;883.832072;849.667453;846.838775;795.705513;Cycle average of tags in use 
system.cpu57.dcache.tags.total_refs;1489827;31426898;8531;101435;1464289;210222;Total number of references to valid blocks. 
system.cpu57.dcache.tags.sampled_refs;125301;1057861;2163;22778;39751;1698;Sample count of references to valid blocks. 
system.cpu57.dcache.tags.avg_refs;11.889985;29.707965;3.944059;4.453200;36.836532;123.805654;Average number of references to valid blocks. 
system.cpu57.dcache.tags.warmup_cycle;0;16495610008750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu57.dcache.tags.occ_blocks::cpu57.data;426.794889;817.292443;883.832072;849.667453;846.838775;795.705513;Average occupied blocks per requestor 
system.cpu57.dcache.tags.occ_percent::cpu57.data;0.416792;0.798137;0.863117;0.829753;0.826991;0.777056;Average percentage of cache occupancy 
system.cpu57.dcache.tags.occ_percent::total;0.416792;0.798137;0.863117;0.829753;0.826991;0.777056;Average percentage of cache occupancy 
system.cpu57.dcache.tags.occ_task_id_blocks::1024;563;986;891;823;792;777;Occupied blocks per task id 
system.cpu57.dcache.tags.age_task_id_blocks_1024::3;9;71;56;11;8;8;Occupied blocks per task id 
system.cpu57.dcache.tags.age_task_id_blocks_1024::4;554;915;835;812;778;763;Occupied blocks per task id 
system.cpu57.dcache.tags.occ_task_id_percent::1024;0.549805;0.962891;0.870117;0.803711;0.773438;0.758789;Percentage of cache occupancy per task id 
system.cpu57.dcache.tags.tag_accesses;10199220;60591030;143527;1310461;2104911;66288;Number of tag accesses 
system.cpu57.dcache.tags.data_accesses;10199220;60591030;143527;1310461;2104911;66288;Number of data accesses 
system.cpu57.dcache.ReadReq_hits::cpu57.data;3337711;20623354;47295;444854;703257;23347;number of ReadReq hits 
system.cpu57.dcache.ReadReq_hits::total;3337711;20623354;47295;444854;703257;23347;number of ReadReq hits 
system.cpu57.dcache.WriteReq_hits::cpu57.data;1375973;7276194;19222;163802;261626;7378;number of WriteReq hits 
system.cpu57.dcache.WriteReq_hits::total;1375973;7276194;19222;163802;261626;7378;number of WriteReq hits 
system.cpu57.dcache.LoadLockedReq_hits::cpu57.data;39036;88402;383;2091;3943;187;number of LoadLockedReq hits 
system.cpu57.dcache.LoadLockedReq_hits::total;39036;88402;383;2091;3943;187;number of LoadLockedReq hits 
system.cpu57.dcache.StoreCondReq_hits::cpu57.data;13900;60760;184;1219;1509;62;number of StoreCondReq hits 
system.cpu57.dcache.StoreCondReq_hits::total;13900;60760;184;1219;1509;62;number of StoreCondReq hits 
system.cpu57.dcache.demand_hits::cpu57.data;4713684;27899548;66517;608656;964883;30725;number of demand (read+write) hits 
system.cpu57.dcache.demand_hits::total;4713684;27899548;66517;608656;964883;30725;number of demand (read+write) hits 
system.cpu57.dcache.overall_hits::cpu57.data;4713684;27899548;66517;608656;964883;30725;number of overall hits 
system.cpu57.dcache.overall_hits::total;4713684;27899548;66517;608656;964883;30725;number of overall hits 
system.cpu57.dcache.ReadReq_misses::cpu57.data;208061;1290203;2895;27230;41667;1369;number of ReadReq misses 
system.cpu57.dcache.ReadReq_misses::total;208061;1290203;2895;27230;41667;1369;number of ReadReq misses 
system.cpu57.dcache.WriteReq_misses::cpu57.data;10122;173578;178;1307;12098;57;number of WriteReq misses 
system.cpu57.dcache.WriteReq_misses::total;10122;173578;178;1307;12098;57;number of WriteReq misses 
system.cpu57.dcache.LoadLockedReq_misses::cpu57.data;2244;38477;30;183;661;11;number of LoadLockedReq misses 
system.cpu57.dcache.LoadLockedReq_misses::total;2244;38477;30;183;661;11;number of LoadLockedReq misses 
system.cpu57.dcache.StoreCondReq_misses::cpu57.data;6433;59667;86;654;1159;32;number of StoreCondReq misses 
system.cpu57.dcache.StoreCondReq_misses::total;6433;59667;86;654;1159;32;number of StoreCondReq misses 
system.cpu57.dcache.demand_misses::cpu57.data;218183;1463781;3073;28537;53765;1426;number of demand (read+write) misses 
system.cpu57.dcache.demand_misses::total;218183;1463781;3073;28537;53765;1426;number of demand (read+write) misses 
system.cpu57.dcache.overall_misses::cpu57.data;218183;1463781;3073;28537;53765;1426;number of overall misses 
system.cpu57.dcache.overall_misses::total;218183;1463781;3073;28537;53765;1426;number of overall misses 
system.cpu57.dcache.ReadReq_miss_latency::cpu57.data;16962757603;92972995368;250955358;2322106222;3753288726;120632081;number of ReadReq miss cycles 
system.cpu57.dcache.ReadReq_miss_latency::total;16962757603;92972995368;250955358;2322106222;3753288726;120632081;number of ReadReq miss cycles 
system.cpu57.dcache.WriteReq_miss_latency::cpu57.data;593938571;11030066651;12681373;81564063;1224429109;3796212;number of WriteReq miss cycles 
system.cpu57.dcache.WriteReq_miss_latency::total;593938571;11030066651;12681373;81564063;1224429109;3796212;number of WriteReq miss cycles 
system.cpu57.dcache.LoadLockedReq_miss_latency::cpu57.data;184871045;2459042371;2407748;15672741;49007264;876747;number of LoadLockedReq miss cycles 
system.cpu57.dcache.LoadLockedReq_miss_latency::total;184871045;2459042371;2407748;15672741;49007264;876747;number of LoadLockedReq miss cycles 
system.cpu57.dcache.StoreCondReq_miss_latency::cpu57.data;316665039;3602717877;4428941;34961546;62958587;1530983;number of StoreCondReq miss cycles 
system.cpu57.dcache.StoreCondReq_miss_latency::total;316665039;3602717877;4428941;34961546;62958587;1530983;number of StoreCondReq miss cycles 
system.cpu57.dcache.StoreCondFailReq_miss_latency::cpu57.data;59966999;8190000;432000;1860000;7502999;360000;number of StoreCondFailReq miss cycles 
system.cpu57.dcache.StoreCondFailReq_miss_latency::total;59966999;8190000;432000;1860000;7502999;360000;number of StoreCondFailReq miss cycles 
system.cpu57.dcache.demand_miss_latency::cpu57.data;17556696174;104003062019;263636731;2403670285;4977717835;124428293;number of demand (read+write) miss cycles 
system.cpu57.dcache.demand_miss_latency::total;17556696174;104003062019;263636731;2403670285;4977717835;124428293;number of demand (read+write) miss cycles 
system.cpu57.dcache.overall_miss_latency::cpu57.data;17556696174;104003062019;263636731;2403670285;4977717835;124428293;number of overall miss cycles 
system.cpu57.dcache.overall_miss_latency::total;17556696174;104003062019;263636731;2403670285;4977717835;124428293;number of overall miss cycles 
system.cpu57.dcache.ReadReq_accesses::cpu57.data;3545772;21913557;50190;472084;744924;24716;number of ReadReq accesses(hits+misses) 
system.cpu57.dcache.ReadReq_accesses::total;3545772;21913557;50190;472084;744924;24716;number of ReadReq accesses(hits+misses) 
system.cpu57.dcache.WriteReq_accesses::cpu57.data;1386095;7449772;19400;165109;273724;7435;number of WriteReq accesses(hits+misses) 
system.cpu57.dcache.WriteReq_accesses::total;1386095;7449772;19400;165109;273724;7435;number of WriteReq accesses(hits+misses) 
system.cpu57.dcache.LoadLockedReq_accesses::cpu57.data;41280;126879;413;2274;4604;198;number of LoadLockedReq accesses(hits+misses) 
system.cpu57.dcache.LoadLockedReq_accesses::total;41280;126879;413;2274;4604;198;number of LoadLockedReq accesses(hits+misses) 
system.cpu57.dcache.StoreCondReq_accesses::cpu57.data;20333;120427;270;1873;2668;94;number of StoreCondReq accesses(hits+misses) 
system.cpu57.dcache.StoreCondReq_accesses::total;20333;120427;270;1873;2668;94;number of StoreCondReq accesses(hits+misses) 
system.cpu57.dcache.demand_accesses::cpu57.data;4931867;29363329;69590;637193;1018648;32151;number of demand (read+write) accesses 
system.cpu57.dcache.demand_accesses::total;4931867;29363329;69590;637193;1018648;32151;number of demand (read+write) accesses 
system.cpu57.dcache.overall_accesses::cpu57.data;4931867;29363329;69590;637193;1018648;32151;number of overall (read+write) accesses 
system.cpu57.dcache.overall_accesses::total;4931867;29363329;69590;637193;1018648;32151;number of overall (read+write) accesses 
system.cpu57.dcache.ReadReq_miss_rate::cpu57.data;0.058679;0.058877;0.057681;0.057680;0.055935;0.055389;miss rate for ReadReq accesses 
system.cpu57.dcache.ReadReq_miss_rate::total;0.058679;0.058877;0.057681;0.057680;0.055935;0.055389;miss rate for ReadReq accesses 
system.cpu57.dcache.WriteReq_miss_rate::cpu57.data;0.007303;0.023300;0.009175;0.007916;0.044198;0.007666;miss rate for WriteReq accesses 
system.cpu57.dcache.WriteReq_miss_rate::total;0.007303;0.023300;0.009175;0.007916;0.044198;0.007666;miss rate for WriteReq accesses 
system.cpu57.dcache.LoadLockedReq_miss_rate::cpu57.data;0.054360;0.303257;0.072639;0.080475;0.143571;0.055556;miss rate for LoadLockedReq accesses 
system.cpu57.dcache.LoadLockedReq_miss_rate::total;0.054360;0.303257;0.072639;0.080475;0.143571;0.055556;miss rate for LoadLockedReq accesses 
system.cpu57.dcache.StoreCondReq_miss_rate::cpu57.data;0.316382;0.495462;0.318519;0.349172;0.434408;0.340426;miss rate for StoreCondReq accesses 
system.cpu57.dcache.StoreCondReq_miss_rate::total;0.316382;0.495462;0.318519;0.349172;0.434408;0.340426;miss rate for StoreCondReq accesses 
system.cpu57.dcache.demand_miss_rate::cpu57.data;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;miss rate for demand accesses 
system.cpu57.dcache.demand_miss_rate::total;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;miss rate for demand accesses 
system.cpu57.dcache.overall_miss_rate::cpu57.data;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;miss rate for overall accesses 
system.cpu57.dcache.overall_miss_rate::total;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;miss rate for overall accesses 
system.cpu57.dcache.ReadReq_avg_miss_latency::cpu57.data;81527.809647;72060.749640;86685.788601;85277.496217;90078.208798;88116.932798;average ReadReq miss latency 
system.cpu57.dcache.ReadReq_avg_miss_latency::total;81527.809647;72060.749640;86685.788601;85277.496217;90078.208798;88116.932798;average ReadReq miss latency 
system.cpu57.dcache.WriteReq_avg_miss_latency::cpu57.data;58677.985675;63545.303270;71243.668539;62405.557001;101209.217143;66600.210526;average WriteReq miss latency 
system.cpu57.dcache.WriteReq_avg_miss_latency::total;58677.985675;63545.303270;71243.668539;62405.557001;101209.217143;66600.210526;average WriteReq miss latency 
system.cpu57.dcache.LoadLockedReq_avg_miss_latency::cpu57.data;82384.601159;63909.410063;80258.266667;85643.393443;74141.095310;79704.272727;average LoadLockedReq miss latency 
system.cpu57.dcache.LoadLockedReq_avg_miss_latency::total;82384.601159;63909.410063;80258.266667;85643.393443;74141.095310;79704.272727;average LoadLockedReq miss latency 
system.cpu57.dcache.StoreCondReq_avg_miss_latency::cpu57.data;49225.095445;60380.409221;51499.313953;53458.021407;54321.472821;47843.218750;average StoreCondReq miss latency 
system.cpu57.dcache.StoreCondReq_avg_miss_latency::total;49225.095445;60380.409221;51499.313953;53458.021407;54321.472821;47843.218750;average StoreCondReq miss latency 
system.cpu57.dcache.StoreCondFailReq_avg_miss_latency::cpu57.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu57.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu57.dcache.demand_avg_miss_latency::cpu57.data;80467.754930;71050.971436;85791.321510;84229.957073;92582.866828;87256.867461;average overall miss latency 
system.cpu57.dcache.demand_avg_miss_latency::total;80467.754930;71050.971436;85791.321510;84229.957073;92582.866828;87256.867461;average overall miss latency 
system.cpu57.dcache.overall_avg_miss_latency::cpu57.data;80467.754930;71050.971436;85791.321510;84229.957073;92582.866828;87256.867461;average overall miss latency 
system.cpu57.dcache.overall_avg_miss_latency::total;80467.754930;71050.971436;85791.321510;84229.957073;92582.866828;87256.867461;average overall miss latency 
system.cpu57.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu57.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu57.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu57.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu57.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu57.dcache.writebacks::writebacks;2454;77661;54;482;9289;20;number of writebacks 
system.cpu57.dcache.writebacks::total;2454;77661;54;482;9289;20;number of writebacks 
system.cpu57.dcache.ReadReq_mshr_misses::cpu57.data;208061;1290203;2895;27230;41667;1369;number of ReadReq MSHR misses 
system.cpu57.dcache.ReadReq_mshr_misses::total;208061;1290203;2895;27230;41667;1369;number of ReadReq MSHR misses 
system.cpu57.dcache.WriteReq_mshr_misses::cpu57.data;10122;173578;178;1307;12098;57;number of WriteReq MSHR misses 
system.cpu57.dcache.WriteReq_mshr_misses::total;10122;173578;178;1307;12098;57;number of WriteReq MSHR misses 
system.cpu57.dcache.LoadLockedReq_mshr_misses::cpu57.data;2244;38477;30;183;661;11;number of LoadLockedReq MSHR misses 
system.cpu57.dcache.LoadLockedReq_mshr_misses::total;2244;38477;30;183;661;11;number of LoadLockedReq MSHR misses 
system.cpu57.dcache.StoreCondReq_mshr_misses::cpu57.data;6432;59646;86;654;1159;32;number of StoreCondReq MSHR misses 
system.cpu57.dcache.StoreCondReq_mshr_misses::total;6432;59646;86;654;1159;32;number of StoreCondReq MSHR misses 
system.cpu57.dcache.demand_mshr_misses::cpu57.data;218183;1463781;3073;28537;53765;1426;number of demand (read+write) MSHR misses 
system.cpu57.dcache.demand_mshr_misses::total;218183;1463781;3073;28537;53765;1426;number of demand (read+write) MSHR misses 
system.cpu57.dcache.overall_mshr_misses::cpu57.data;218183;1463781;3073;28537;53765;1426;number of overall MSHR misses 
system.cpu57.dcache.overall_mshr_misses::total;218183;1463781;3073;28537;53765;1426;number of overall MSHR misses 
system.cpu57.dcache.ReadReq_mshr_miss_latency::cpu57.data;11587610397;63075817632;177672642;1661663778;2698603274;85355919;number of ReadReq MSHR miss cycles 
system.cpu57.dcache.ReadReq_mshr_miss_latency::total;11587610397;63075817632;177672642;1661663778;2698603274;85355919;number of ReadReq MSHR miss cycles 
system.cpu57.dcache.WriteReq_mshr_miss_latency::cpu57.data;282247429;6450616349;7296627;42728937;908699891;2117788;number of WriteReq MSHR miss cycles 
system.cpu57.dcache.WriteReq_mshr_miss_latency::total;282247429;6450616349;7296627;42728937;908699891;2117788;number of WriteReq MSHR miss cycles 
system.cpu57.dcache.LoadLockedReq_mshr_miss_latency::cpu57.data;126550955;1604980629;1647252;11083259;33365736;582253;number of LoadLockedReq MSHR miss cycles 
system.cpu57.dcache.LoadLockedReq_mshr_miss_latency::total;126550955;1604980629;1647252;11083259;33365736;582253;number of LoadLockedReq MSHR miss cycles 
system.cpu57.dcache.StoreCondReq_mshr_miss_latency::cpu57.data;151504961;2162837123;2048059;16310454;35227413;757017;number of StoreCondReq MSHR miss cycles 
system.cpu57.dcache.StoreCondReq_mshr_miss_latency::total;151504961;2162837123;2048059;16310454;35227413;757017;number of StoreCondReq MSHR miss cycles 
system.cpu57.dcache.StoreCondFailReq_mshr_miss_latency::cpu57.data;43170001;5770000;300000;1310000;5490001;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu57.dcache.StoreCondFailReq_mshr_miss_latency::total;43170001;5770000;300000;1310000;5490001;250000;number of StoreCondFailReq MSHR miss cycles 
system.cpu57.dcache.demand_mshr_miss_latency::cpu57.data;11869857826;69526433981;184969269;1704392715;3607303165;87473707;number of demand (read+write) MSHR miss cycles 
system.cpu57.dcache.demand_mshr_miss_latency::total;11869857826;69526433981;184969269;1704392715;3607303165;87473707;number of demand (read+write) MSHR miss cycles 
system.cpu57.dcache.overall_mshr_miss_latency::cpu57.data;11869857826;69526433981;184969269;1704392715;3607303165;87473707;number of overall MSHR miss cycles 
system.cpu57.dcache.overall_mshr_miss_latency::total;11869857826;69526433981;184969269;1704392715;3607303165;87473707;number of overall MSHR miss cycles 
system.cpu57.dcache.ReadReq_mshr_uncacheable_latency::cpu57.data;30174000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu57.dcache.ReadReq_mshr_uncacheable_latency::total;30174000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu57.dcache.WriteReq_mshr_uncacheable_latency::cpu57.data;1421346000;5015131000;17471000;133002000;136991000;6219000;number of WriteReq MSHR uncacheable cycles 
system.cpu57.dcache.WriteReq_mshr_uncacheable_latency::total;1421346000;5015131000;17471000;133002000;136991000;6219000;number of WriteReq MSHR uncacheable cycles 
system.cpu57.dcache.overall_mshr_uncacheable_latency::cpu57.data;1451520000;5015131000;17471000;133002000;136991000;6219000;number of overall MSHR uncacheable cycles 
system.cpu57.dcache.overall_mshr_uncacheable_latency::total;1451520000;5015131000;17471000;133002000;136991000;6219000;number of overall MSHR uncacheable cycles 
system.cpu57.dcache.ReadReq_mshr_miss_rate::cpu57.data;0.058679;0.058877;0.057681;0.057680;0.055935;0.055389;mshr miss rate for ReadReq accesses 
system.cpu57.dcache.ReadReq_mshr_miss_rate::total;0.058679;0.058877;0.057681;0.057680;0.055935;0.055389;mshr miss rate for ReadReq accesses 
system.cpu57.dcache.WriteReq_mshr_miss_rate::cpu57.data;0.007303;0.023300;0.009175;0.007916;0.044198;0.007666;mshr miss rate for WriteReq accesses 
system.cpu57.dcache.WriteReq_mshr_miss_rate::total;0.007303;0.023300;0.009175;0.007916;0.044198;0.007666;mshr miss rate for WriteReq accesses 
system.cpu57.dcache.LoadLockedReq_mshr_miss_rate::cpu57.data;0.054360;0.303257;0.072639;0.080475;0.143571;0.055556;mshr miss rate for LoadLockedReq accesses 
system.cpu57.dcache.LoadLockedReq_mshr_miss_rate::total;0.054360;0.303257;0.072639;0.080475;0.143571;0.055556;mshr miss rate for LoadLockedReq accesses 
system.cpu57.dcache.StoreCondReq_mshr_miss_rate::cpu57.data;0.316333;0.495288;0.318519;0.349172;0.434408;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu57.dcache.StoreCondReq_mshr_miss_rate::total;0.316333;0.495288;0.318519;0.349172;0.434408;0.340426;mshr miss rate for StoreCondReq accesses 
system.cpu57.dcache.demand_mshr_miss_rate::cpu57.data;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;mshr miss rate for demand accesses 
system.cpu57.dcache.demand_mshr_miss_rate::total;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;mshr miss rate for demand accesses 
system.cpu57.dcache.overall_mshr_miss_rate::cpu57.data;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;mshr miss rate for overall accesses 
system.cpu57.dcache.overall_mshr_miss_rate::total;0.044239;0.049851;0.044159;0.044785;0.052781;0.044353;mshr miss rate for overall accesses 
system.cpu57.dcache.ReadReq_avg_mshr_miss_latency::cpu57.data;55693.332229;48888.289387;61372.242487;61023.274991;64765.960448;62349.100804;average ReadReq mshr miss latency 
system.cpu57.dcache.ReadReq_avg_mshr_miss_latency::total;55693.332229;48888.289387;61372.242487;61023.274991;64765.960448;62349.100804;average ReadReq mshr miss latency 
system.cpu57.dcache.WriteReq_avg_mshr_miss_latency::cpu57.data;27884.551373;37162.637829;40992.286517;32692.377200;75111.579683;37154.175439;average WriteReq mshr miss latency 
system.cpu57.dcache.WriteReq_avg_mshr_miss_latency::total;27884.551373;37162.637829;40992.286517;32692.377200;75111.579683;37154.175439;average WriteReq mshr miss latency 
system.cpu57.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu57.data;56395.256239;41712.727837;54908.400000;60564.256831;50477.664145;52932.090909;average LoadLockedReq mshr miss latency 
system.cpu57.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56395.256239;41712.727837;54908.400000;60564.256831;50477.664145;52932.090909;average LoadLockedReq mshr miss latency 
system.cpu57.dcache.StoreCondReq_avg_mshr_miss_latency::cpu57.data;23554.875777;36261.226620;23814.639535;24939.532110;30394.661777;23656.781250;average StoreCondReq mshr miss latency 
system.cpu57.dcache.StoreCondReq_avg_mshr_miss_latency::total;23554.875777;36261.226620;23814.639535;24939.532110;30394.661777;23656.781250;average StoreCondReq mshr miss latency 
system.cpu57.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu57.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu57.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu57.dcache.demand_avg_mshr_miss_latency::cpu57.data;54403.220352;47497.838803;60191.756915;59725.714511;67093.893146;61342.010519;average overall mshr miss latency 
system.cpu57.dcache.demand_avg_mshr_miss_latency::total;54403.220352;47497.838803;60191.756915;59725.714511;67093.893146;61342.010519;average overall mshr miss latency 
system.cpu57.dcache.overall_avg_mshr_miss_latency::cpu57.data;54403.220352;47497.838803;60191.756915;59725.714511;67093.893146;61342.010519;average overall mshr miss latency 
system.cpu57.dcache.overall_avg_mshr_miss_latency::total;54403.220352;47497.838803;60191.756915;59725.714511;67093.893146;61342.010519;average overall mshr miss latency 
system.cpu57.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu57.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu57.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu57.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu57.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu57.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu57.dcache.overall_avg_mshr_uncacheable_latency::cpu57.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu57.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu57.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu58.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu58.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu58.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu58.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu58.dtb.read_hits;3546086;18071946;26366;378789;694597;23700;DTB read hits 
system.cpu58.dtb.read_misses;0;871;0;0;676;0;DTB read misses 
system.cpu58.dtb.read_acv;0;12;0;0;0;0;DTB read access violations 
system.cpu58.dtb.read_accesses;0;157054;0;0;174116;0;DTB read accesses 
system.cpu58.dtb.write_hits;1439261;6491650;13435;140215;244440;7574;DTB write hits 
system.cpu58.dtb.write_misses;0;510;0;0;6252;0;DTB write misses 
system.cpu58.dtb.write_acv;0;9;0;0;0;0;DTB write access violations 
system.cpu58.dtb.write_accesses;0;54290;0;0;55961;0;DTB write accesses 
system.cpu58.dtb.data_hits;4985347;24563596;39801;519004;939037;31274;DTB hits 
system.cpu58.dtb.data_misses;0;1381;0;0;6928;0;DTB misses 
system.cpu58.dtb.data_acv;0;21;0;0;0;0;DTB access violations 
system.cpu58.dtb.data_accesses;0;211344;0;0;230077;0;DTB accesses 
system.cpu58.itb.fetch_hits;1235652;3902687;15358;111595;702582;5395;ITB hits 
system.cpu58.itb.fetch_misses;0;167;0;0;7;0;ITB misses 
system.cpu58.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu58.itb.fetch_accesses;1235652;3902854;15358;111595;702589;5395;ITB accesses 
system.cpu58.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu58.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu58.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu58.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu58.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu58.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu58.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu58.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu58.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu58.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu58.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu58.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu58.numCycles;644632462;1014355480;7031430;49902163;44531372;2441399;number of cpu cycles simulated 
system.cpu58.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu58.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu58.committedInsts;16497622;85313216;116956;1736057;3014879;103608;Number of instructions committed 
system.cpu58.committedOps;16497622;85313216;116956;1736057;3014879;103608;Number of ops (including micro ops) committed 
system.cpu58.num_int_alu_accesses;15982988;83380376;111932;1689293;2941165;101125;Number of integer alu accesses 
system.cpu58.num_fp_alu_accesses;1746;584437;134;0;2706;0;Number of float alu accesses 
system.cpu58.num_func_calls;639365;3110193;4864;63792;83795;3652;number of times a function call or return occured 
system.cpu58.num_conditional_control_insts;1531660;9155810;9104;184083;332713;12865;number of instructions that are conditional controls 
system.cpu58.num_int_insts;15982988;83380376;111932;1689293;2941165;101125;number of integer instructions 
system.cpu58.num_fp_insts;1746;584437;134;0;2706;0;number of float instructions 
system.cpu58.num_int_register_reads;21998693;116821441;151868;2327560;4035046;137712;number of times the integer registers were read 
system.cpu58.num_int_register_writes;12820774;66229417;88430;1343612;2325831;79396;number of times the integer registers were written 
system.cpu58.num_fp_register_reads;890;418166;66;0;1347;0;number of times the floating registers were read 
system.cpu58.num_fp_register_writes;896;364502;68;0;1380;0;number of times the floating registers were written 
system.cpu58.num_mem_refs;4991473;24630585;39891;519582;947509;31300;number of memory refs 
system.cpu58.num_load_insts;3546220;18103986;26376;378789;696142;23700;Number of load instructions 
system.cpu58.num_store_insts;1445253;6526599;13515;140793;251367;7600;Number of store instructions 
system.cpu58.num_idle_cycles;600180557.524353;782321188.634745;6706559.908764;45229198.164812;36139547.806627;2165300.462690;Number of idle cycles 
system.cpu58.num_busy_cycles;44451904.475647;232034291.365255;324870.091236;4672964.835188;8391824.193373;276098.537310;Number of busy cycles 
system.cpu58.not_idle_fraction;0.068957;0.228750;0.046203;0.093643;0.188447;0.113090;Percentage of non-idle cycles 
system.cpu58.idle_fraction;0.931043;0.771250;0.953797;0.906357;0.811553;0.886910;Percentage of idle cycles 
system.cpu58.Branches;2476740;13475542;16450;276025;452826;18090;Number of branches fetched 
system.cpu58.op_class::No_OpClass;54290;183741;670;5111;23231;244;Class of executed instruction 
system.cpu58.op_class::IntAlu;10923742;58832253;70230;1163382;1930460;69644;Class of executed instruction 
system.cpu58.op_class::IntMult;65671;319758;431;6819;9131;392;Class of executed instruction 
system.cpu58.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::FloatAdd;88;82842;4;0;93;0;Class of executed instruction 
system.cpu58.op_class::FloatCmp;0;7759;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::FloatCvt;0;2860;0;0;5;0;Class of executed instruction 
system.cpu58.op_class::FloatMult;0;19825;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::FloatDiv;8;3675;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::MemRead;3587398;18273672;26890;382658;700826;23890;Class of executed instruction 
system.cpu58.op_class::MemWrite;1445269;6535128;13517;140793;251411;7600;Class of executed instruction 
system.cpu58.op_class::IprAccess;421156;1053105;5214;37294;106650;1838;Class of executed instruction 
system.cpu58.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu58.op_class::total;16497622;85314618;116956;1736057;3021807;103608;Class of executed instruction 
system.cpu58.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu58.kern.inst.quiesce;9766;11390;74;575;500;25;number of quiesce instructions executed 
system.cpu58.kern.inst.hwrei;103589;238043;1278;9059;15804;451;number of hwrei instructions executed 
system.cpu58.kern.ipl_count::0;23446;60252;300;2112;2093;101;number of times we switched to this ipl 
system.cpu58.kern.ipl_count::22;5825;10396;72;511;456;25;number of times we switched to this ipl 
system.cpu58.kern.ipl_count::30;87;3036;2;67;88;1;number of times we switched to this ipl 
system.cpu58.kern.ipl_count::31;62539;127497;758;5333;5191;274;number of times we switched to this ipl 
system.cpu58.kern.ipl_count::total;91897;201181;1132;8023;7828;401;number of times we switched to this ipl 
system.cpu58.kern.ipl_good::0;23446;60252;300;2112;2093;101;number of times we switched to this ipl from a different ipl 
system.cpu58.kern.ipl_good::22;5825;10396;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu58.kern.ipl_good::30;87;3036;2;67;88;1;number of times we switched to this ipl from a different ipl 
system.cpu58.kern.ipl_good::31;23359;57227;298;2045;2007;100;number of times we switched to this ipl from a different ipl 
system.cpu58.kern.ipl_good::total;52717;130911;672;4735;4644;227;number of times we switched to this ipl from a different ipl 
system.cpu58.kern.ipl_ticks::0;5496952670000;8361976460000;67564460000;479963790000;418267980000;23328190000;number of cycles we spent at this ipl 
system.cpu58.kern.ipl_ticks::22;17816940000;34217610000;221930000;1568630000;1424030000;76760000;number of cycles we spent at this ipl 
system.cpu58.kern.ipl_ticks::30;867050000;21239790000;19740000;658000000;828060000;10090000;number of cycles we spent at this ipl 
system.cpu58.kern.ipl_ticks::31;930687680000;1726120940000;2508170000;16831210000;24793650000;998950000;number of cycles we spent at this ipl 
system.cpu58.kern.ipl_ticks::total;6446324340000;10143554800000;70314300000;499021630000;445313720000;24413990000;number of cycles we spent at this ipl 
system.cpu58.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu58.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu58.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu58.kern.ipl_used::31;0.373511;0.448850;0.393140;0.383461;0.386631;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu58.kern.ipl_used::total;0.573653;0.650713;0.593640;0.590178;0.593255;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu58.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu58.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu58.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu58.kern.callpal::swpctx;26;6069;2;;41;;number of callpals executed 
system.cpu58.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu58.kern.callpal::swpipl;80072;169626;984;6867;6683;349;number of callpals executed 
system.cpu58.kern.callpal::rdps;11650;21417;144;1036;917;50;number of callpals executed 
system.cpu58.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu58.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu58.kern.callpal::rti;5912;18133;74;578;601;26;number of callpals executed 
system.cpu58.kern.callpal::rdunique;1;370;;;30;;number of callpals executed 
system.cpu58.kern.callpal::total;97675;223052;1204;8481;8325;425;number of callpals executed 
system.cpu58.kern.mode_switch::kernel;5940;24202;76;578;642;26;number of protection mode switches 
system.cpu58.kern.mode_switch::user;0;4745;0;0;79;0;number of protection mode switches 
system.cpu58.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu58.kern.mode_switch_good::kernel;0;0.196058;0;0;0.123053;0;fraction of useful protection mode switches 
system.cpu58.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu58.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu58.kern.mode_switch_good::total;0;0.327841;0;0;0.219140;0;fraction of useful protection mode switches 
system.cpu58.kern.mode_ticks::kernel;0;16549624180000;0;0;895056730000;0;number of ticks spent at the given mode 
system.cpu58.kern.mode_ticks::user;0;24490820000;0;0;17428320000;0;number of ticks spent at the given mode 
system.cpu58.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu58.kern.swap_context;27;6069;2;0;41;0;number of times the context was actually changed 
system.cpu58.icache.tags.replacements;23848;461227;378;3200;7067;160;number of replacements 
system.cpu58.icache.tags.tagsinuse;380.177353;499.643925;512;512;512;512;Cycle average of tags in use 
system.cpu58.icache.tags.total_refs;9208111;91109226;161848;541721;3189800;2083563;Total number of references to valid blocks. 
system.cpu58.icache.tags.sampled_refs;23848;461227;378;3200;7067;672;Sample count of references to valid blocks. 
system.cpu58.icache.tags.avg_refs;386.116697;197.536627;428.169312;169.287813;451.365502;3100.540179;Average number of references to valid blocks. 
system.cpu58.icache.tags.warmup_cycle;0;16571232988750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu58.icache.tags.occ_blocks::cpu58.inst;380.177353;499.643925;512;512;512;512;Average occupied blocks per requestor 
system.cpu58.icache.tags.occ_percent::cpu58.inst;0.742534;0.975867;1;1;1;1;Average percentage of cache occupancy 
system.cpu58.icache.tags.occ_percent::total;0.742534;0.975867;1;1;1;1;Average percentage of cache occupancy 
system.cpu58.icache.tags.occ_task_id_blocks::1024;441;512;512;512;512;512;Occupied blocks per task id 
system.cpu58.icache.tags.age_task_id_blocks_1024::2;2;2;73;2;9;9;Occupied blocks per task id 
system.cpu58.icache.tags.age_task_id_blocks_1024::3;12;16;33;17;5;5;Occupied blocks per task id 
system.cpu58.icache.tags.age_task_id_blocks_1024::4;427;494;369;493;498;498;Occupied blocks per task id 
system.cpu58.icache.tags.occ_task_id_percent::1024;0.861328;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu58.icache.tags.tag_accesses;33019540;171090534;234290;3475314;6050681;207376;Number of tag accesses 
system.cpu58.icache.tags.data_accesses;33019540;171090534;234290;3475314;6050681;207376;Number of data accesses 
system.cpu58.icache.ReadReq_hits::cpu58.inst;16473326;84853320;116578;1732857;3014740;103448;number of ReadReq hits 
system.cpu58.icache.ReadReq_hits::total;16473326;84853320;116578;1732857;3014740;103448;number of ReadReq hits 
system.cpu58.icache.demand_hits::cpu58.inst;16473326;84853320;116578;1732857;3014740;103448;number of demand (read+write) hits 
system.cpu58.icache.demand_hits::total;16473326;84853320;116578;1732857;3014740;103448;number of demand (read+write) hits 
system.cpu58.icache.overall_hits::cpu58.inst;16473326;84853320;116578;1732857;3014740;103448;number of overall hits 
system.cpu58.icache.overall_hits::total;16473326;84853320;116578;1732857;3014740;103448;number of overall hits 
system.cpu58.icache.ReadReq_misses::cpu58.inst;24296;461298;378;3200;7067;160;number of ReadReq misses 
system.cpu58.icache.ReadReq_misses::total;24296;461298;378;3200;7067;160;number of ReadReq misses 
system.cpu58.icache.demand_misses::cpu58.inst;24296;461298;378;3200;7067;160;number of demand (read+write) misses 
system.cpu58.icache.demand_misses::total;24296;461298;378;3200;7067;160;number of demand (read+write) misses 
system.cpu58.icache.overall_misses::cpu58.inst;24296;461298;378;3200;7067;160;number of overall misses 
system.cpu58.icache.overall_misses::total;24296;461298;378;3200;7067;160;number of overall misses 
system.cpu58.icache.ReadReq_miss_latency::cpu58.inst;2492823000;45775501492;38936500;332365000;763425000;16857000;number of ReadReq miss cycles 
system.cpu58.icache.ReadReq_miss_latency::total;2492823000;45775501492;38936500;332365000;763425000;16857000;number of ReadReq miss cycles 
system.cpu58.icache.demand_miss_latency::cpu58.inst;2492823000;45775501492;38936500;332365000;763425000;16857000;number of demand (read+write) miss cycles 
system.cpu58.icache.demand_miss_latency::total;2492823000;45775501492;38936500;332365000;763425000;16857000;number of demand (read+write) miss cycles 
system.cpu58.icache.overall_miss_latency::cpu58.inst;2492823000;45775501492;38936500;332365000;763425000;16857000;number of overall miss cycles 
system.cpu58.icache.overall_miss_latency::total;2492823000;45775501492;38936500;332365000;763425000;16857000;number of overall miss cycles 
system.cpu58.icache.ReadReq_accesses::cpu58.inst;16497622;85314618;116956;1736057;3021807;103608;number of ReadReq accesses(hits+misses) 
system.cpu58.icache.ReadReq_accesses::total;16497622;85314618;116956;1736057;3021807;103608;number of ReadReq accesses(hits+misses) 
system.cpu58.icache.demand_accesses::cpu58.inst;16497622;85314618;116956;1736057;3021807;103608;number of demand (read+write) accesses 
system.cpu58.icache.demand_accesses::total;16497622;85314618;116956;1736057;3021807;103608;number of demand (read+write) accesses 
system.cpu58.icache.overall_accesses::cpu58.inst;16497622;85314618;116956;1736057;3021807;103608;number of overall (read+write) accesses 
system.cpu58.icache.overall_accesses::total;16497622;85314618;116956;1736057;3021807;103608;number of overall (read+write) accesses 
system.cpu58.icache.ReadReq_miss_rate::cpu58.inst;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;miss rate for ReadReq accesses 
system.cpu58.icache.ReadReq_miss_rate::total;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;miss rate for ReadReq accesses 
system.cpu58.icache.demand_miss_rate::cpu58.inst;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;miss rate for demand accesses 
system.cpu58.icache.demand_miss_rate::total;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;miss rate for demand accesses 
system.cpu58.icache.overall_miss_rate::cpu58.inst;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;miss rate for overall accesses 
system.cpu58.icache.overall_miss_rate::total;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;miss rate for overall accesses 
system.cpu58.icache.ReadReq_avg_miss_latency::cpu58.inst;102602.197893;99231.953080;103006.613757;103864.062500;108026.744022;105356.250000;average ReadReq miss latency 
system.cpu58.icache.ReadReq_avg_miss_latency::total;102602.197893;99231.953080;103006.613757;103864.062500;108026.744022;105356.250000;average ReadReq miss latency 
system.cpu58.icache.demand_avg_miss_latency::cpu58.inst;102602.197893;99231.953080;103006.613757;103864.062500;108026.744022;105356.250000;average overall miss latency 
system.cpu58.icache.demand_avg_miss_latency::total;102602.197893;99231.953080;103006.613757;103864.062500;108026.744022;105356.250000;average overall miss latency 
system.cpu58.icache.overall_avg_miss_latency::cpu58.inst;102602.197893;99231.953080;103006.613757;103864.062500;108026.744022;105356.250000;average overall miss latency 
system.cpu58.icache.overall_avg_miss_latency::total;102602.197893;99231.953080;103006.613757;103864.062500;108026.744022;105356.250000;average overall miss latency 
system.cpu58.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu58.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu58.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu58.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu58.icache.ReadReq_mshr_misses::cpu58.inst;24296;461298;378;3200;7067;160;number of ReadReq MSHR misses 
system.cpu58.icache.ReadReq_mshr_misses::total;24296;461298;378;3200;7067;160;number of ReadReq MSHR misses 
system.cpu58.icache.demand_mshr_misses::cpu58.inst;24296;461298;378;3200;7067;160;number of demand (read+write) MSHR misses 
system.cpu58.icache.demand_mshr_misses::total;24296;461298;378;3200;7067;160;number of demand (read+write) MSHR misses 
system.cpu58.icache.overall_mshr_misses::cpu58.inst;24296;461298;378;3200;7067;160;number of overall MSHR misses 
system.cpu58.icache.overall_mshr_misses::total;24296;461298;378;3200;7067;160;number of overall MSHR misses 
system.cpu58.icache.ReadReq_mshr_miss_latency::cpu58.inst;1856407000;33871385508;28975500;247935000;578928000;12691000;number of ReadReq MSHR miss cycles 
system.cpu58.icache.ReadReq_mshr_miss_latency::total;1856407000;33871385508;28975500;247935000;578928000;12691000;number of ReadReq MSHR miss cycles 
system.cpu58.icache.demand_mshr_miss_latency::cpu58.inst;1856407000;33871385508;28975500;247935000;578928000;12691000;number of demand (read+write) MSHR miss cycles 
system.cpu58.icache.demand_mshr_miss_latency::total;1856407000;33871385508;28975500;247935000;578928000;12691000;number of demand (read+write) MSHR miss cycles 
system.cpu58.icache.overall_mshr_miss_latency::cpu58.inst;1856407000;33871385508;28975500;247935000;578928000;12691000;number of overall MSHR miss cycles 
system.cpu58.icache.overall_mshr_miss_latency::total;1856407000;33871385508;28975500;247935000;578928000;12691000;number of overall MSHR miss cycles 
system.cpu58.icache.ReadReq_mshr_miss_rate::cpu58.inst;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;mshr miss rate for ReadReq accesses 
system.cpu58.icache.ReadReq_mshr_miss_rate::total;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;mshr miss rate for ReadReq accesses 
system.cpu58.icache.demand_mshr_miss_rate::cpu58.inst;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;mshr miss rate for demand accesses 
system.cpu58.icache.demand_mshr_miss_rate::total;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;mshr miss rate for demand accesses 
system.cpu58.icache.overall_mshr_miss_rate::cpu58.inst;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;mshr miss rate for overall accesses 
system.cpu58.icache.overall_mshr_miss_rate::total;0.001473;0.005407;0.003232;0.001843;0.002339;0.001544;mshr miss rate for overall accesses 
system.cpu58.icache.ReadReq_avg_mshr_miss_latency::cpu58.inst;76407.927231;73426.257014;76654.761905;77479.687500;81919.909438;79318.750000;average ReadReq mshr miss latency 
system.cpu58.icache.ReadReq_avg_mshr_miss_latency::total;76407.927231;73426.257014;76654.761905;77479.687500;81919.909438;79318.750000;average ReadReq mshr miss latency 
system.cpu58.icache.demand_avg_mshr_miss_latency::cpu58.inst;76407.927231;73426.257014;76654.761905;77479.687500;81919.909438;79318.750000;average overall mshr miss latency 
system.cpu58.icache.demand_avg_mshr_miss_latency::total;76407.927231;73426.257014;76654.761905;77479.687500;81919.909438;79318.750000;average overall mshr miss latency 
system.cpu58.icache.overall_avg_mshr_miss_latency::cpu58.inst;76407.927231;73426.257014;76654.761905;77479.687500;81919.909438;79318.750000;average overall mshr miss latency 
system.cpu58.icache.overall_avg_mshr_miss_latency::total;76407.927231;73426.257014;76654.761905;77479.687500;81919.909438;79318.750000;average overall mshr miss latency 
system.cpu58.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu58.dcache.tags.replacements;130169;936802;306;14532;35315;932;number of replacements 
system.cpu58.dcache.tags.tagsinuse;424.429389;788.360471;885.930489;851.174465;879.459267;797.194131;Cycle average of tags in use 
system.cpu58.dcache.tags.total_refs;949925;26193627;6021;83651;2183447;216805;Total number of references to valid blocks. 
system.cpu58.dcache.tags.sampled_refs;130169;936802;306;14532;35315;1706;Sample count of references to valid blocks. 
system.cpu58.dcache.tags.avg_refs;7.297628;27.960686;19.676471;5.756331;61.827750;127.083822;Average number of references to valid blocks. 
system.cpu58.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu58.dcache.tags.occ_blocks::cpu58.data;424.429389;788.360471;885.930489;851.174465;879.459267;797.194131;Average occupied blocks per requestor 
system.cpu58.dcache.tags.occ_percent::cpu58.data;0.414482;0.769883;0.865166;0.831225;0.858847;0.778510;Average percentage of cache occupancy 
system.cpu58.dcache.tags.occ_percent::total;0.414482;0.769883;0.865166;0.831225;0.858847;0.778510;Average percentage of cache occupancy 
system.cpu58.dcache.tags.occ_task_id_blocks::1024;566;907;884;831;795;774;Occupied blocks per task id 
system.cpu58.dcache.tags.age_task_id_blocks_1024::3;14;5;19;13;7;7;Occupied blocks per task id 
system.cpu58.dcache.tags.age_task_id_blocks_1024::4;552;902;823;818;782;761;Occupied blocks per task id 
system.cpu58.dcache.tags.occ_task_id_percent::1024;0.552734;0.885742;0.863281;0.811523;0.776367;0.755859;Percentage of cache occupancy per task id 
system.cpu58.dcache.tags.tag_accesses;10127975;50378314;80005;1054605;1922767;63608;Number of tag accesses 
system.cpu58.dcache.tags.data_accesses;10127975;50378314;80005;1054605;1922767;63608;Number of data accesses 
system.cpu58.dcache.ReadReq_hits::cpu58.data;3323036;16872875;25413;358712;653596;22460;number of ReadReq hits 
system.cpu58.dcache.ReadReq_hits::total;3323036;16872875;25413;358712;653596;22460;number of ReadReq hits 
system.cpu58.dcache.WriteReq_hits::cpu58.data;1390968;6264173;12867;136235;229927;7377;number of WriteReq hits 
system.cpu58.dcache.WriteReq_hits::total;1390968;6264173;12867;136235;229927;7377;number of WriteReq hits 
system.cpu58.dcache.LoadLockedReq_hits::cpu58.data;31596;71985;319;2035;3490;103;number of LoadLockedReq hits 
system.cpu58.dcache.LoadLockedReq_hits::total;31596;71985;319;2035;3490;103;number of LoadLockedReq hits 
system.cpu58.dcache.StoreCondReq_hits::cpu58.data;13841;48642;177;1220;1389;62;number of StoreCondReq hits 
system.cpu58.dcache.StoreCondReq_hits::total;13841;48642;177;1220;1389;62;number of StoreCondReq hits 
system.cpu58.dcache.demand_hits::cpu58.data;4714004;23137048;38280;494947;883523;29837;number of demand (read+write) hits 
system.cpu58.dcache.demand_hits::total;4714004;23137048;38280;494947;883523;29837;number of demand (read+write) hits 
system.cpu58.dcache.overall_hits::cpu58.data;4714004;23137048;38280;494947;883523;29837;number of overall hits 
system.cpu58.dcache.overall_hits::total;4714004;23137048;38280;494947;883523;29837;number of overall hits 
system.cpu58.dcache.ReadReq_misses::cpu58.data;189167;1129819;622;17893;37810;1126;number of ReadReq misses 
system.cpu58.dcache.ReadReq_misses::total;189167;1129819;622;17893;37810;1126;number of ReadReq misses 
system.cpu58.dcache.WriteReq_misses::cpu58.data;10245;130952;161;1236;10054;58;number of WriteReq misses 
system.cpu58.dcache.WriteReq_misses::total;10245;130952;161;1236;10054;58;number of WriteReq misses 
system.cpu58.dcache.LoadLockedReq_misses::cpu58.data;2283;28424;22;149;570;11;number of LoadLockedReq misses 
system.cpu58.dcache.LoadLockedReq_misses::total;2283;28424;22;149;570;11;number of LoadLockedReq misses 
system.cpu58.dcache.StoreCondReq_misses::cpu58.data;6242;46792;84;652;1056;28;number of StoreCondReq misses 
system.cpu58.dcache.StoreCondReq_misses::total;6242;46792;84;652;1056;28;number of StoreCondReq misses 
system.cpu58.dcache.demand_misses::cpu58.data;199412;1260771;783;19129;47864;1184;number of demand (read+write) misses 
system.cpu58.dcache.demand_misses::total;199412;1260771;783;19129;47864;1184;number of demand (read+write) misses 
system.cpu58.dcache.overall_misses::cpu58.data;199412;1260771;783;19129;47864;1184;number of overall misses 
system.cpu58.dcache.overall_misses::total;199412;1260771;783;19129;47864;1184;number of overall misses 
system.cpu58.dcache.ReadReq_miss_latency::cpu58.data;12813117539;80934473531;45659379;1333695611;3452664854;103043789;number of ReadReq miss cycles 
system.cpu58.dcache.ReadReq_miss_latency::total;12813117539;80934473531;45659379;1333695611;3452664854;103043789;number of ReadReq miss cycles 
system.cpu58.dcache.WriteReq_miss_latency::cpu58.data;590317500;8105899122;10445369;74170563;997160995;4178214;number of WriteReq miss cycles 
system.cpu58.dcache.WriteReq_miss_latency::total;590317500;8105899122;10445369;74170563;997160995;4178214;number of WriteReq miss cycles 
system.cpu58.dcache.LoadLockedReq_miss_latency::cpu58.data;168095437;1819916685;1877242;11808486;41374138;854000;number of LoadLockedReq miss cycles 
system.cpu58.dcache.LoadLockedReq_miss_latency::total;168095437;1819916685;1877242;11808486;41374138;854000;number of LoadLockedReq miss cycles 
system.cpu58.dcache.StoreCondReq_miss_latency::cpu58.data;318274955;2801741376;4569936;34822549;57451574;1520983;number of StoreCondReq miss cycles 
system.cpu58.dcache.StoreCondReq_miss_latency::total;318274955;2801741376;4569936;34822549;57451574;1520983;number of StoreCondReq miss cycles 
system.cpu58.dcache.StoreCondFailReq_miss_latency::cpu58.data;42231998;10914000;72000;1942000;6405998;72000;number of StoreCondFailReq miss cycles 
system.cpu58.dcache.StoreCondFailReq_miss_latency::total;42231998;10914000;72000;1942000;6405998;72000;number of StoreCondFailReq miss cycles 
system.cpu58.dcache.demand_miss_latency::cpu58.data;13403435039;89040372653;56104748;1407866174;4449825849;107222003;number of demand (read+write) miss cycles 
system.cpu58.dcache.demand_miss_latency::total;13403435039;89040372653;56104748;1407866174;4449825849;107222003;number of demand (read+write) miss cycles 
system.cpu58.dcache.overall_miss_latency::cpu58.data;13403435039;89040372653;56104748;1407866174;4449825849;107222003;number of overall miss cycles 
system.cpu58.dcache.overall_miss_latency::total;13403435039;89040372653;56104748;1407866174;4449825849;107222003;number of overall miss cycles 
system.cpu58.dcache.ReadReq_accesses::cpu58.data;3512203;18002694;26035;376605;691406;23586;number of ReadReq accesses(hits+misses) 
system.cpu58.dcache.ReadReq_accesses::total;3512203;18002694;26035;376605;691406;23586;number of ReadReq accesses(hits+misses) 
system.cpu58.dcache.WriteReq_accesses::cpu58.data;1401213;6395125;13028;137471;239981;7435;number of WriteReq accesses(hits+misses) 
system.cpu58.dcache.WriteReq_accesses::total;1401213;6395125;13028;137471;239981;7435;number of WriteReq accesses(hits+misses) 
system.cpu58.dcache.LoadLockedReq_accesses::cpu58.data;33879;100409;341;2184;4060;114;number of LoadLockedReq accesses(hits+misses) 
system.cpu58.dcache.LoadLockedReq_accesses::total;33879;100409;341;2184;4060;114;number of LoadLockedReq accesses(hits+misses) 
system.cpu58.dcache.StoreCondReq_accesses::cpu58.data;20083;95434;261;1872;2445;90;number of StoreCondReq accesses(hits+misses) 
system.cpu58.dcache.StoreCondReq_accesses::total;20083;95434;261;1872;2445;90;number of StoreCondReq accesses(hits+misses) 
system.cpu58.dcache.demand_accesses::cpu58.data;4913416;24397819;39063;514076;931387;31021;number of demand (read+write) accesses 
system.cpu58.dcache.demand_accesses::total;4913416;24397819;39063;514076;931387;31021;number of demand (read+write) accesses 
system.cpu58.dcache.overall_accesses::cpu58.data;4913416;24397819;39063;514076;931387;31021;number of overall (read+write) accesses 
system.cpu58.dcache.overall_accesses::total;4913416;24397819;39063;514076;931387;31021;number of overall (read+write) accesses 
system.cpu58.dcache.ReadReq_miss_rate::cpu58.data;0.053860;0.062758;0.023891;0.047511;0.054686;0.047740;miss rate for ReadReq accesses 
system.cpu58.dcache.ReadReq_miss_rate::total;0.053860;0.062758;0.023891;0.047511;0.054686;0.047740;miss rate for ReadReq accesses 
system.cpu58.dcache.WriteReq_miss_rate::cpu58.data;0.007312;0.020477;0.012358;0.008991;0.041895;0.007801;miss rate for WriteReq accesses 
system.cpu58.dcache.WriteReq_miss_rate::total;0.007312;0.020477;0.012358;0.008991;0.041895;0.007801;miss rate for WriteReq accesses 
system.cpu58.dcache.LoadLockedReq_miss_rate::cpu58.data;0.067387;0.283082;0.064516;0.068223;0.140394;0.096491;miss rate for LoadLockedReq accesses 
system.cpu58.dcache.LoadLockedReq_miss_rate::total;0.067387;0.283082;0.064516;0.068223;0.140394;0.096491;miss rate for LoadLockedReq accesses 
system.cpu58.dcache.StoreCondReq_miss_rate::cpu58.data;0.310810;0.490307;0.321839;0.348291;0.431902;0.311111;miss rate for StoreCondReq accesses 
system.cpu58.dcache.StoreCondReq_miss_rate::total;0.310810;0.490307;0.321839;0.348291;0.431902;0.311111;miss rate for StoreCondReq accesses 
system.cpu58.dcache.demand_miss_rate::cpu58.data;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;miss rate for demand accesses 
system.cpu58.dcache.demand_miss_rate::total;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;miss rate for demand accesses 
system.cpu58.dcache.overall_miss_rate::cpu58.data;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;miss rate for overall accesses 
system.cpu58.dcache.overall_miss_rate::total;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;miss rate for overall accesses 
system.cpu58.dcache.ReadReq_avg_miss_latency::cpu58.data;67734.422701;71634.902167;73407.361736;74537.283351;91316.182333;91513.134103;average ReadReq miss latency 
system.cpu58.dcache.ReadReq_avg_miss_latency::total;67734.422701;71634.902167;73407.361736;74537.283351;91316.182333;91513.134103;average ReadReq miss latency 
system.cpu58.dcache.WriteReq_avg_miss_latency::cpu58.data;57620.058565;61899.773367;64878.068323;60008.546117;99180.524667;72038.172414;average WriteReq miss latency 
system.cpu58.dcache.WriteReq_avg_miss_latency::total;57620.058565;61899.773367;64878.068323;60008.546117;99180.524667;72038.172414;average WriteReq miss latency 
system.cpu58.dcache.LoadLockedReq_avg_miss_latency::cpu58.data;73629.188349;64027.465698;85329.181818;79251.583893;72586.207018;77636.363636;average LoadLockedReq miss latency 
system.cpu58.dcache.LoadLockedReq_avg_miss_latency::total;73629.188349;64027.465698;85329.181818;79251.583893;72586.207018;77636.363636;average LoadLockedReq miss latency 
system.cpu58.dcache.StoreCondReq_avg_miss_latency::cpu58.data;50989.259052;59876.504018;54404;53408.817485;54404.899621;54320.821429;average StoreCondReq miss latency 
system.cpu58.dcache.StoreCondReq_avg_miss_latency::total;50989.259052;59876.504018;54404;53408.817485;54404.899621;54320.821429;average StoreCondReq miss latency 
system.cpu58.dcache.StoreCondFailReq_avg_miss_latency::cpu58.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu58.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu58.dcache.demand_avg_miss_latency::cpu58.data;67214.786668;70623.747416;71653.573436;73598.524439;92968.114846;90559.124155;average overall miss latency 
system.cpu58.dcache.demand_avg_miss_latency::total;67214.786668;70623.747416;71653.573436;73598.524439;92968.114846;90559.124155;average overall miss latency 
system.cpu58.dcache.overall_avg_miss_latency::cpu58.data;67214.786668;70623.747416;71653.573436;73598.524439;92968.114846;90559.124155;average overall miss latency 
system.cpu58.dcache.overall_avg_miss_latency::total;67214.786668;70623.747416;71653.573436;73598.524439;92968.114846;90559.124155;average overall miss latency 
system.cpu58.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu58.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu58.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu58.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu58.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu58.dcache.writebacks::writebacks;2562;53590;38;319;7619;25;number of writebacks 
system.cpu58.dcache.writebacks::total;2562;53590;38;319;7619;25;number of writebacks 
system.cpu58.dcache.ReadReq_mshr_misses::cpu58.data;189167;1129819;622;17893;37810;1126;number of ReadReq MSHR misses 
system.cpu58.dcache.ReadReq_mshr_misses::total;189167;1129819;622;17893;37810;1126;number of ReadReq MSHR misses 
system.cpu58.dcache.WriteReq_mshr_misses::cpu58.data;10245;130952;161;1236;10054;58;number of WriteReq MSHR misses 
system.cpu58.dcache.WriteReq_mshr_misses::total;10245;130952;161;1236;10054;58;number of WriteReq MSHR misses 
system.cpu58.dcache.LoadLockedReq_mshr_misses::cpu58.data;2283;28424;22;149;570;11;number of LoadLockedReq MSHR misses 
system.cpu58.dcache.LoadLockedReq_mshr_misses::total;2283;28424;22;149;570;11;number of LoadLockedReq MSHR misses 
system.cpu58.dcache.StoreCondReq_mshr_misses::cpu58.data;6242;46775;84;652;1055;28;number of StoreCondReq MSHR misses 
system.cpu58.dcache.StoreCondReq_mshr_misses::total;6242;46775;84;652;1055;28;number of StoreCondReq MSHR misses 
system.cpu58.dcache.demand_mshr_misses::cpu58.data;199412;1260771;783;19129;47864;1184;number of demand (read+write) MSHR misses 
system.cpu58.dcache.demand_mshr_misses::total;199412;1260771;783;19129;47864;1184;number of demand (read+write) MSHR misses 
system.cpu58.dcache.overall_mshr_misses::cpu58.data;199412;1260771;783;19129;47864;1184;number of overall MSHR misses 
system.cpu58.dcache.overall_mshr_misses::total;199412;1260771;783;19129;47864;1184;number of overall MSHR misses 
system.cpu58.dcache.ReadReq_mshr_miss_latency::cpu58.data;8261668461;54777530469;29497621;910305389;2496881146;74935211;number of ReadReq MSHR miss cycles 
system.cpu58.dcache.ReadReq_mshr_miss_latency::total;8261668461;54777530469;29497621;910305389;2496881146;74935211;number of ReadReq MSHR miss cycles 
system.cpu58.dcache.WriteReq_mshr_miss_latency::cpu58.data;275036500;4640238878;5480631;37028437;733016005;2486786;number of WriteReq MSHR miss cycles 
system.cpu58.dcache.WriteReq_mshr_miss_latency::total;275036500;4640238878;5480631;37028437;733016005;2486786;number of WriteReq MSHR miss cycles 
system.cpu58.dcache.LoadLockedReq_mshr_miss_latency::cpu58.data;113073563;1189364315;1348758;8259514;28070862;597000;number of LoadLockedReq MSHR miss cycles 
system.cpu58.dcache.LoadLockedReq_mshr_miss_latency::total;113073563;1189364315;1348758;8259514;28070862;597000;number of LoadLockedReq MSHR miss cycles 
system.cpu58.dcache.StoreCondReq_mshr_miss_latency::cpu58.data;149081045;1651589624;2077064;16333451;31284426;747017;number of StoreCondReq MSHR miss cycles 
system.cpu58.dcache.StoreCondReq_mshr_miss_latency::total;149081045;1651589624;2077064;16333451;31284426;747017;number of StoreCondReq MSHR miss cycles 
system.cpu58.dcache.StoreCondFailReq_mshr_miss_latency::cpu58.data;30440002;7680000;50000;1370000;4800002;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu58.dcache.StoreCondFailReq_mshr_miss_latency::total;30440002;7680000;50000;1370000;4800002;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu58.dcache.demand_mshr_miss_latency::cpu58.data;8536704961;59417769347;34978252;947333826;3229897151;77421997;number of demand (read+write) MSHR miss cycles 
system.cpu58.dcache.demand_mshr_miss_latency::total;8536704961;59417769347;34978252;947333826;3229897151;77421997;number of demand (read+write) MSHR miss cycles 
system.cpu58.dcache.overall_mshr_miss_latency::cpu58.data;8536704961;59417769347;34978252;947333826;3229897151;77421997;number of overall MSHR miss cycles 
system.cpu58.dcache.overall_mshr_miss_latency::total;8536704961;59417769347;34978252;947333826;3229897151;77421997;number of overall MSHR miss cycles 
system.cpu58.dcache.ReadReq_mshr_uncacheable_latency::cpu58.data;30392000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu58.dcache.ReadReq_mshr_uncacheable_latency::total;30392000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu58.dcache.WriteReq_mshr_uncacheable_latency::cpu58.data;1408337000;4131668000;17321000;132505000;133206000;6165000;number of WriteReq MSHR uncacheable cycles 
system.cpu58.dcache.WriteReq_mshr_uncacheable_latency::total;1408337000;4131668000;17321000;132505000;133206000;6165000;number of WriteReq MSHR uncacheable cycles 
system.cpu58.dcache.overall_mshr_uncacheable_latency::cpu58.data;1438729000;4131668000;17321000;132505000;133206000;6165000;number of overall MSHR uncacheable cycles 
system.cpu58.dcache.overall_mshr_uncacheable_latency::total;1438729000;4131668000;17321000;132505000;133206000;6165000;number of overall MSHR uncacheable cycles 
system.cpu58.dcache.ReadReq_mshr_miss_rate::cpu58.data;0.053860;0.062758;0.023891;0.047511;0.054686;0.047740;mshr miss rate for ReadReq accesses 
system.cpu58.dcache.ReadReq_mshr_miss_rate::total;0.053860;0.062758;0.023891;0.047511;0.054686;0.047740;mshr miss rate for ReadReq accesses 
system.cpu58.dcache.WriteReq_mshr_miss_rate::cpu58.data;0.007312;0.020477;0.012358;0.008991;0.041895;0.007801;mshr miss rate for WriteReq accesses 
system.cpu58.dcache.WriteReq_mshr_miss_rate::total;0.007312;0.020477;0.012358;0.008991;0.041895;0.007801;mshr miss rate for WriteReq accesses 
system.cpu58.dcache.LoadLockedReq_mshr_miss_rate::cpu58.data;0.067387;0.283082;0.064516;0.068223;0.140394;0.096491;mshr miss rate for LoadLockedReq accesses 
system.cpu58.dcache.LoadLockedReq_mshr_miss_rate::total;0.067387;0.283082;0.064516;0.068223;0.140394;0.096491;mshr miss rate for LoadLockedReq accesses 
system.cpu58.dcache.StoreCondReq_mshr_miss_rate::cpu58.data;0.310810;0.490129;0.321839;0.348291;0.431493;0.311111;mshr miss rate for StoreCondReq accesses 
system.cpu58.dcache.StoreCondReq_mshr_miss_rate::total;0.310810;0.490129;0.321839;0.348291;0.431493;0.311111;mshr miss rate for StoreCondReq accesses 
system.cpu58.dcache.demand_mshr_miss_rate::cpu58.data;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;mshr miss rate for demand accesses 
system.cpu58.dcache.demand_mshr_miss_rate::total;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;mshr miss rate for demand accesses 
system.cpu58.dcache.overall_mshr_miss_rate::cpu58.data;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;mshr miss rate for overall accesses 
system.cpu58.dcache.overall_mshr_miss_rate::total;0.040585;0.051676;0.020045;0.037210;0.051390;0.038168;mshr miss rate for overall accesses 
system.cpu58.dcache.ReadReq_avg_mshr_miss_latency::cpu58.data;43673.941338;48483.456615;47423.827974;50874.944895;66037.586512;66549.920959;average ReadReq mshr miss latency 
system.cpu58.dcache.ReadReq_avg_mshr_miss_latency::total;43673.941338;48483.456615;47423.827974;50874.944895;66037.586512;66549.920959;average ReadReq mshr miss latency 
system.cpu58.dcache.WriteReq_avg_mshr_miss_latency::cpu58.data;26845.924841;35434.654515;34041.186335;29958.282362;72907.897852;42875.620690;average WriteReq mshr miss latency 
system.cpu58.dcache.WriteReq_avg_mshr_miss_latency::total;26845.924841;35434.654515;34041.186335;29958.282362;72907.897852;42875.620690;average WriteReq mshr miss latency 
system.cpu58.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu58.data;49528.498905;41843.664333;61307.181818;55432.979866;49247.126316;54272.727273;average LoadLockedReq mshr miss latency 
system.cpu58.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49528.498905;41843.664333;61307.181818;55432.979866;49247.126316;54272.727273;average LoadLockedReq mshr miss latency 
system.cpu58.dcache.StoreCondReq_avg_mshr_miss_latency::cpu58.data;23883.538129;35309.238354;24726.952381;25051.305215;29653.484360;26679.178571;average StoreCondReq mshr miss latency 
system.cpu58.dcache.StoreCondReq_avg_mshr_miss_latency::total;23883.538129;35309.238354;24726.952381;25051.305215;29653.484360;26679.178571;average StoreCondReq mshr miss latency 
system.cpu58.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu58.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu58.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu58.dcache.demand_avg_mshr_miss_latency::cpu58.data;42809.384395;47128.121877;44672.097063;49523.436981;67480.719351;65390.200169;average overall mshr miss latency 
system.cpu58.dcache.demand_avg_mshr_miss_latency::total;42809.384395;47128.121877;44672.097063;49523.436981;67480.719351;65390.200169;average overall mshr miss latency 
system.cpu58.dcache.overall_avg_mshr_miss_latency::cpu58.data;42809.384395;47128.121877;44672.097063;49523.436981;67480.719351;65390.200169;average overall mshr miss latency 
system.cpu58.dcache.overall_avg_mshr_miss_latency::total;42809.384395;47128.121877;44672.097063;49523.436981;67480.719351;65390.200169;average overall mshr miss latency 
system.cpu58.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu58.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu58.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu58.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu58.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu58.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu58.dcache.overall_avg_mshr_uncacheable_latency::cpu58.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu58.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu58.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu59.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu59.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu59.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu59.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu59.dtb.read_hits;3563850;22153117;214620;708105;821963;26905;DTB read hits 
system.cpu59.dtb.read_misses;0;1120;108;17;1384;0;DTB read misses 
system.cpu59.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu59.dtb.read_accesses;0;244992;133225;5158;373350;0;DTB read accesses 
system.cpu59.dtb.write_hits;1428401;7804019;132526;234642;308404;7694;DTB write hits 
system.cpu59.dtb.write_misses;0;686;18;4;12444;0;DTB write misses 
system.cpu59.dtb.write_acv;0;5;9;0;0;0;DTB write access violations 
system.cpu59.dtb.write_accesses;0;89149;86486;2822;124528;0;DTB write accesses 
system.cpu59.dtb.data_hits;4992251;29957136;347146;942747;1130367;34599;DTB hits 
system.cpu59.dtb.data_misses;0;1806;126;21;13828;0;DTB misses 
system.cpu59.dtb.data_acv;0;5;9;0;0;0;DTB access violations 
system.cpu59.dtb.data_accesses;0;334141;219711;7980;497878;0;DTB accesses 
system.cpu59.itb.fetch_hits;1234461;4658497;566750;174234;1387995;5395;ITB hits 
system.cpu59.itb.fetch_misses;0;201;144;10;7;0;ITB misses 
system.cpu59.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu59.itb.fetch_accesses;1234461;4658698;566894;174244;1388002;5395;ITB accesses 
system.cpu59.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu59.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu59.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu59.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu59.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu59.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu59.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu59.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu59.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu59.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu59.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu59.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu59.numCycles;644632462;1014384014;7002716;49902344;44531417;2441398;number of cpu cycles simulated 
system.cpu59.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu59.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu59.committedInsts;16368984;103488888;943144;3147005;3289696;110498;Number of instructions committed 
system.cpu59.committedOps;16368984;103488888;943144;3147005;3289696;110498;Number of ops (including micro ops) committed 
system.cpu59.num_int_alu_accesses;15851869;101209144;916779;3071776;3202392;107895;Number of integer alu accesses 
system.cpu59.num_fp_alu_accesses;1746;794108;407;18505;4337;0;Number of float alu accesses 
system.cpu59.num_func_calls;628099;3725838;30089;110332;69430;3652;number of times a function call or return occured 
system.cpu59.num_conditional_control_insts;1585414;11527842;96243;386183;345358;16190;number of instructions that are conditional controls 
system.cpu59.num_int_insts;15851869;101209144;916779;3071776;3202392;107895;number of integer instructions 
system.cpu59.num_fp_insts;1746;794108;407;18505;4337;0;number of float instructions 
system.cpu59.num_int_register_reads;21746078;141663125;1263083;4233435;4322954;144602;number of times the integer registers were read 
system.cpu59.num_int_register_writes;12658652;80012129;675262;2402083;2510538;82841;number of times the integer registers were written 
system.cpu59.num_fp_register_reads;890;565626;281;10615;2163;0;number of times the floating registers were read 
system.cpu59.num_fp_register_writes;896;493579;102;10762;2216;0;number of times the floating registers were written 
system.cpu59.num_mem_refs;4998373;30043896;347514;944702;1146645;34625;number of memory refs 
system.cpu59.num_load_insts;3563984;22196297;214847;708908;825038;26905;Number of load instructions 
system.cpu59.num_store_insts;1434389;7847599;132667;235794;321607;7720;Number of store instructions 
system.cpu59.num_idle_cycles;600060757.645909;731845321.659919;4310350.718256;41302899.780583;35077484.481068;2143078.183082;Number of idle cycles 
system.cpu59.num_busy_cycles;44571704.354091;282538692.340081;2692365.281744;8599444.219417;9453932.518932;298319.816918;Number of busy cycles 
system.cpu59.not_idle_fraction;0.069143;0.278532;0.384474;0.172325;0.212298;0.122192;Percentage of non-idle cycles 
system.cpu59.idle_fraction;0.930857;0.721468;0.615526;0.827675;0.787702;0.877808;Percentage of idle cycles 
system.cpu59.Branches;2521939;16682503;135694;541261;445542;21535;Number of branches fetched 
system.cpu59.op_class::No_OpClass;54199;214965;13230;9099;41287;244;Class of executed instruction 
system.cpu59.op_class::IntAlu;10790194;71312417;569613;2122146;1925204;73209;Class of executed instruction 
system.cpu59.op_class::IntMult;64261;379885;1241;12078;7101;392;Class of executed instruction 
system.cpu59.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::FloatAdd;88;111564;30;3112;154;0;Class of executed instruction 
system.cpu59.op_class::FloatCmp;0;10696;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::FloatCvt;0;3904;0;1674;10;0;Class of executed instruction 
system.cpu59.op_class::FloatMult;0;26149;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::FloatDiv;8;5329;0;536;0;0;Class of executed instruction 
system.cpu59.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::MemRead;3605118;22400228;216479;715155;830421;27095;Class of executed instruction 
system.cpu59.op_class::MemWrite;1434404;7859009;132948;235908;321695;7720;Class of executed instruction 
system.cpu59.op_class::IprAccess;420712;1166553;9738;47318;177652;1838;Class of executed instruction 
system.cpu59.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu59.op_class::total;16368984;103490699;943279;3147026;3303524;110498;Class of executed instruction 
system.cpu59.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu59.kern.inst.quiesce;9781;11675;52;585;483;25;number of quiesce instructions executed 
system.cpu59.kern.inst.hwrei;103480;258122;2086;10811;23067;451;number of hwrei instructions executed 
system.cpu59.kern.ipl_count::0;23431;66988;520;2746;2232;101;number of times we switched to this ipl 
system.cpu59.kern.ipl_count::22;5821;10399;72;511;456;25;number of times we switched to this ipl 
system.cpu59.kern.ipl_count::30;87;4078;2;139;94;1;number of times we switched to this ipl 
system.cpu59.kern.ipl_count::31;62456;134453;1027;5936;5286;274;number of times we switched to this ipl 
system.cpu59.kern.ipl_count::total;91795;215918;1621;9332;8068;401;number of times we switched to this ipl 
system.cpu59.kern.ipl_good::0;23431;66986;520;2746;2232;101;number of times we switched to this ipl from a different ipl 
system.cpu59.kern.ipl_good::22;5821;10399;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu59.kern.ipl_good::30;87;4078;2;139;94;1;number of times we switched to this ipl from a different ipl 
system.cpu59.kern.ipl_good::31;23344;62920;518;2607;2138;100;number of times we switched to this ipl from a different ipl 
system.cpu59.kern.ipl_good::total;52683;144383;1112;6003;4920;227;number of times we switched to this ipl from a different ipl 
system.cpu59.kern.ipl_ticks::0;5493167400000;7852035890000;66352500000;445801160000;414070380000;23211920000;number of cycles we spent at this ipl 
system.cpu59.kern.ipl_ticks::22;17801080000;34933780000;237650000;1624150000;1454590000;76990000;number of cycles we spent at this ipl 
system.cpu59.kern.ipl_ticks::30;867080000;28447900000;23060000;1179200000;867250000;10080000;number of cycles we spent at this ipl 
system.cpu59.kern.ipl_ticks::31;934488780000;2228408870000;3427650000;50418930000;28921950000;1114990000;number of cycles we spent at this ipl 
system.cpu59.kern.ipl_ticks::total;6446324340000;10143826440000;70040860000;499023440000;445314170000;24413980000;number of cycles we spent at this ipl 
system.cpu59.kern.ipl_used::0;1;0.999970;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu59.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu59.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu59.kern.ipl_used::31;0.373767;0.467970;0.504382;0.439185;0.404465;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu59.kern.ipl_used::total;0.573920;0.668694;0.685996;0.643270;0.609817;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu59.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu59.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu59.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu59.kern.callpal::swpctx;26;8220;13;154;65;;number of callpals executed 
system.cpu59.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu59.kern.callpal::swpipl;79978;180540;1438;7820;6851;349;number of callpals executed 
system.cpu59.kern.callpal::rdps;11643;21342;144;1042;916;50;number of callpals executed 
system.cpu59.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu59.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu59.kern.callpal::rti;5908;20913;109;862;667;26;number of callpals executed 
system.cpu59.kern.callpal::rdunique;1;509;;4;82;;number of callpals executed 
system.cpu59.kern.callpal::total;97570;241645;1733;10130;8682;425;number of callpals executed 
system.cpu59.kern.mode_switch::kernel;5936;29132;123;1016;732;26;number of protection mode switches 
system.cpu59.kern.mode_switch::user;0;6491;52;213;157;0;number of protection mode switches 
system.cpu59.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu59.kern.mode_switch_good::kernel;0;0.222779;0.430894;0.209646;0.214481;0;fraction of useful protection mode switches 
system.cpu59.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu59.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu59.kern.mode_switch_good::total;0;0.364399;0.600000;0.346623;0.353206;0;fraction of useful protection mode switches 
system.cpu59.kern.mode_ticks::kernel;0;16553487290000;5858470000;442397630000;394196310000;0;number of ticks spent at the given mode 
system.cpu59.kern.mode_ticks::user;0;36663450000;15556300000;931640000;37580440000;0;number of ticks spent at the given mode 
system.cpu59.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu59.kern.swap_context;27;8220;13;154;65;0;number of times the context was actually changed 
system.cpu59.icache.tags.replacements;23478;587024;5518;13083;8588;160;number of replacements 
system.cpu59.icache.tags.tagsinuse;379.728524;503.724787;512;512;512;512;Cycle average of tags in use 
system.cpu59.icache.tags.total_refs;8136043;110922161;903598;2543205;2611658;1608973;Total number of references to valid blocks. 
system.cpu59.icache.tags.sampled_refs;23478;587024;5518;13083;8588;672;Sample count of references to valid blocks. 
system.cpu59.icache.tags.avg_refs;346.539015;188.956773;163.754621;194.390048;304.105496;2394.305060;Average number of references to valid blocks. 
system.cpu59.icache.tags.warmup_cycle;0;16575035008750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu59.icache.tags.occ_blocks::cpu59.inst;379.728524;503.724787;512;512;512;512;Average occupied blocks per requestor 
system.cpu59.icache.tags.occ_percent::cpu59.inst;0.741657;0.983837;1;1;1;1;Average percentage of cache occupancy 
system.cpu59.icache.tags.occ_percent::total;0.741657;0.983837;1;1;1;1;Average percentage of cache occupancy 
system.cpu59.icache.tags.occ_task_id_blocks::1024;441;512;512;512;512;512;Occupied blocks per task id 
system.cpu59.icache.tags.age_task_id_blocks_1024::2;2;25;;2;9;9;Occupied blocks per task id 
system.cpu59.icache.tags.age_task_id_blocks_1024::3;15;265;12;;5;5;Occupied blocks per task id 
system.cpu59.icache.tags.age_task_id_blocks_1024::4;424;147;498;510;498;498;Occupied blocks per task id 
system.cpu59.icache.tags.occ_task_id_percent::1024;0.861328;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu59.icache.tags.tag_accesses;32761894;207568497;1892074;6307135;6615636;221156;Number of tag accesses 
system.cpu59.icache.tags.data_accesses;32761894;207568497;1892074;6307135;6615636;221156;Number of data accesses 
system.cpu59.icache.ReadReq_hits::cpu59.inst;16345058;102903603;937760;3133943;3294936;110338;number of ReadReq hits 
system.cpu59.icache.ReadReq_hits::total;16345058;102903603;937760;3133943;3294936;110338;number of ReadReq hits 
system.cpu59.icache.demand_hits::cpu59.inst;16345058;102903603;937760;3133943;3294936;110338;number of demand (read+write) hits 
system.cpu59.icache.demand_hits::total;16345058;102903603;937760;3133943;3294936;110338;number of demand (read+write) hits 
system.cpu59.icache.overall_hits::cpu59.inst;16345058;102903603;937760;3133943;3294936;110338;number of overall hits 
system.cpu59.icache.overall_hits::total;16345058;102903603;937760;3133943;3294936;110338;number of overall hits 
system.cpu59.icache.ReadReq_misses::cpu59.inst;23926;587097;5518;13083;8588;160;number of ReadReq misses 
system.cpu59.icache.ReadReq_misses::total;23926;587097;5518;13083;8588;160;number of ReadReq misses 
system.cpu59.icache.demand_misses::cpu59.inst;23926;587097;5518;13083;8588;160;number of demand (read+write) misses 
system.cpu59.icache.demand_misses::total;23926;587097;5518;13083;8588;160;number of demand (read+write) misses 
system.cpu59.icache.overall_misses::cpu59.inst;23926;587097;5518;13083;8588;160;number of overall misses 
system.cpu59.icache.overall_misses::total;23926;587097;5518;13083;8588;160;number of overall misses 
system.cpu59.icache.ReadReq_miss_latency::cpu59.inst;2489841000;58208231489;533994500;1310160750;918650249;16879000;number of ReadReq miss cycles 
system.cpu59.icache.ReadReq_miss_latency::total;2489841000;58208231489;533994500;1310160750;918650249;16879000;number of ReadReq miss cycles 
system.cpu59.icache.demand_miss_latency::cpu59.inst;2489841000;58208231489;533994500;1310160750;918650249;16879000;number of demand (read+write) miss cycles 
system.cpu59.icache.demand_miss_latency::total;2489841000;58208231489;533994500;1310160750;918650249;16879000;number of demand (read+write) miss cycles 
system.cpu59.icache.overall_miss_latency::cpu59.inst;2489841000;58208231489;533994500;1310160750;918650249;16879000;number of overall miss cycles 
system.cpu59.icache.overall_miss_latency::total;2489841000;58208231489;533994500;1310160750;918650249;16879000;number of overall miss cycles 
system.cpu59.icache.ReadReq_accesses::cpu59.inst;16368984;103490700;943278;3147026;3303524;110498;number of ReadReq accesses(hits+misses) 
system.cpu59.icache.ReadReq_accesses::total;16368984;103490700;943278;3147026;3303524;110498;number of ReadReq accesses(hits+misses) 
system.cpu59.icache.demand_accesses::cpu59.inst;16368984;103490700;943278;3147026;3303524;110498;number of demand (read+write) accesses 
system.cpu59.icache.demand_accesses::total;16368984;103490700;943278;3147026;3303524;110498;number of demand (read+write) accesses 
system.cpu59.icache.overall_accesses::cpu59.inst;16368984;103490700;943278;3147026;3303524;110498;number of overall (read+write) accesses 
system.cpu59.icache.overall_accesses::total;16368984;103490700;943278;3147026;3303524;110498;number of overall (read+write) accesses 
system.cpu59.icache.ReadReq_miss_rate::cpu59.inst;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;miss rate for ReadReq accesses 
system.cpu59.icache.ReadReq_miss_rate::total;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;miss rate for ReadReq accesses 
system.cpu59.icache.demand_miss_rate::cpu59.inst;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;miss rate for demand accesses 
system.cpu59.icache.demand_miss_rate::total;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;miss rate for demand accesses 
system.cpu59.icache.overall_miss_rate::cpu59.inst;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;miss rate for overall accesses 
system.cpu59.icache.overall_miss_rate::total;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;miss rate for overall accesses 
system.cpu59.icache.ReadReq_avg_miss_latency::cpu59.inst;104064.239739;99145.850667;96773.196810;100142.226554;106969.055543;105493.750000;average ReadReq miss latency 
system.cpu59.icache.ReadReq_avg_miss_latency::total;104064.239739;99145.850667;96773.196810;100142.226554;106969.055543;105493.750000;average ReadReq miss latency 
system.cpu59.icache.demand_avg_miss_latency::cpu59.inst;104064.239739;99145.850667;96773.196810;100142.226554;106969.055543;105493.750000;average overall miss latency 
system.cpu59.icache.demand_avg_miss_latency::total;104064.239739;99145.850667;96773.196810;100142.226554;106969.055543;105493.750000;average overall miss latency 
system.cpu59.icache.overall_avg_miss_latency::cpu59.inst;104064.239739;99145.850667;96773.196810;100142.226554;106969.055543;105493.750000;average overall miss latency 
system.cpu59.icache.overall_avg_miss_latency::total;104064.239739;99145.850667;96773.196810;100142.226554;106969.055543;105493.750000;average overall miss latency 
system.cpu59.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu59.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu59.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu59.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu59.icache.ReadReq_mshr_misses::cpu59.inst;23926;587097;5518;13083;8588;160;number of ReadReq MSHR misses 
system.cpu59.icache.ReadReq_mshr_misses::total;23926;587097;5518;13083;8588;160;number of ReadReq MSHR misses 
system.cpu59.icache.demand_mshr_misses::cpu59.inst;23926;587097;5518;13083;8588;160;number of demand (read+write) MSHR misses 
system.cpu59.icache.demand_mshr_misses::total;23926;587097;5518;13083;8588;160;number of demand (read+write) MSHR misses 
system.cpu59.icache.overall_mshr_misses::cpu59.inst;23926;587097;5518;13083;8588;160;number of overall MSHR misses 
system.cpu59.icache.overall_mshr_misses::total;23926;587097;5518;13083;8588;160;number of overall MSHR misses 
system.cpu59.icache.ReadReq_mshr_miss_latency::cpu59.inst;1845125000;43055791511;391920500;971391250;694191751;12615000;number of ReadReq MSHR miss cycles 
system.cpu59.icache.ReadReq_mshr_miss_latency::total;1845125000;43055791511;391920500;971391250;694191751;12615000;number of ReadReq MSHR miss cycles 
system.cpu59.icache.demand_mshr_miss_latency::cpu59.inst;1845125000;43055791511;391920500;971391250;694191751;12615000;number of demand (read+write) MSHR miss cycles 
system.cpu59.icache.demand_mshr_miss_latency::total;1845125000;43055791511;391920500;971391250;694191751;12615000;number of demand (read+write) MSHR miss cycles 
system.cpu59.icache.overall_mshr_miss_latency::cpu59.inst;1845125000;43055791511;391920500;971391250;694191751;12615000;number of overall MSHR miss cycles 
system.cpu59.icache.overall_mshr_miss_latency::total;1845125000;43055791511;391920500;971391250;694191751;12615000;number of overall MSHR miss cycles 
system.cpu59.icache.ReadReq_mshr_miss_rate::cpu59.inst;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;mshr miss rate for ReadReq accesses 
system.cpu59.icache.ReadReq_mshr_miss_rate::total;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;mshr miss rate for ReadReq accesses 
system.cpu59.icache.demand_mshr_miss_rate::cpu59.inst;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;mshr miss rate for demand accesses 
system.cpu59.icache.demand_mshr_miss_rate::total;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;mshr miss rate for demand accesses 
system.cpu59.icache.overall_mshr_miss_rate::cpu59.inst;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;mshr miss rate for overall accesses 
system.cpu59.icache.overall_mshr_miss_rate::total;0.001462;0.005673;0.005850;0.004157;0.002600;0.001448;mshr miss rate for overall accesses 
system.cpu59.icache.ReadReq_avg_mshr_miss_latency::cpu59.inst;77117.988799;73336.759532;71025.824574;74248.356646;80832.760946;78843.750000;average ReadReq mshr miss latency 
system.cpu59.icache.ReadReq_avg_mshr_miss_latency::total;77117.988799;73336.759532;71025.824574;74248.356646;80832.760946;78843.750000;average ReadReq mshr miss latency 
system.cpu59.icache.demand_avg_mshr_miss_latency::cpu59.inst;77117.988799;73336.759532;71025.824574;74248.356646;80832.760946;78843.750000;average overall mshr miss latency 
system.cpu59.icache.demand_avg_mshr_miss_latency::total;77117.988799;73336.759532;71025.824574;74248.356646;80832.760946;78843.750000;average overall mshr miss latency 
system.cpu59.icache.overall_avg_mshr_miss_latency::cpu59.inst;77117.988799;73336.759532;71025.824574;74248.356646;80832.760946;78843.750000;average overall mshr miss latency 
system.cpu59.icache.overall_avg_mshr_miss_latency::total;77117.988799;73336.759532;71025.824574;74248.356646;80832.760946;78843.750000;average overall mshr miss latency 
system.cpu59.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu59.dcache.tags.replacements;125529;1192837;7336;31295;46180;945;number of replacements 
system.cpu59.dcache.tags.tagsinuse;421.098060;818.938408;954.773007;855.799077;894.991577;874.703426;Cycle average of tags in use 
system.cpu59.dcache.tags.total_refs;1028410;32192025;313104;314621;1576377;175068;Total number of references to valid blocks. 
system.cpu59.dcache.tags.sampled_refs;125529;1192837;7336;31295;46180;1801;Sample count of references to valid blocks. 
system.cpu59.dcache.tags.avg_refs;8.192609;26.987782;42.680480;10.053395;34.135492;97.205997;Average number of references to valid blocks. 
system.cpu59.dcache.tags.warmup_cycle;0;16581615768750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu59.dcache.tags.occ_blocks::cpu59.data;421.098060;818.938408;954.773007;855.799077;894.991577;874.703426;Average occupied blocks per requestor 
system.cpu59.dcache.tags.occ_percent::cpu59.data;0.411229;0.799745;0.932396;0.835741;0.874015;0.854203;Average percentage of cache occupancy 
system.cpu59.dcache.tags.occ_percent::total;0.411229;0.799745;0.932396;0.835741;0.874015;0.854203;Average percentage of cache occupancy 
system.cpu59.dcache.tags.occ_task_id_blocks::1024;561;1023;859;807;873;856;Occupied blocks per task id 
system.cpu59.dcache.tags.age_task_id_blocks_1024::3;11;236;13;2;7;8;Occupied blocks per task id 
system.cpu59.dcache.tags.age_task_id_blocks_1024::4;550;19;846;805;858;840;Occupied blocks per task id 
system.cpu59.dcache.tags.occ_task_id_percent::1024;0.547852;0.999023;0.838867;0.788086;0.852539;0.835938;Percentage of cache occupancy per task id 
system.cpu59.dcache.tags.tag_accesses;10144728;61508163;702232;1924786;2317219;70387;Number of tag accesses 
system.cpu59.dcache.tags.data_accesses;10144728;61508163;702232;1924786;2317219;70387;Number of data accesses 
system.cpu59.dcache.ReadReq_hits::cpu59.data;3319204;20661000;207926;667905;780739;25197;number of ReadReq hits 
system.cpu59.dcache.ReadReq_hits::total;3319204;20661000;207926;667905;780739;25197;number of ReadReq hits 
system.cpu59.dcache.WriteReq_hits::cpu59.data;1373755;7506264;129043;227263;284704;7373;number of WriteReq hits 
system.cpu59.dcache.WriteReq_hits::total;1373755;7506264;129043;227263;284704;7373;number of WriteReq hits 
system.cpu59.dcache.LoadLockedReq_hits::cpu59.data;38582;86517;940;2868;3545;223;number of LoadLockedReq hits 
system.cpu59.dcache.LoadLockedReq_hits::total;38582;86517;940;2868;3545;223;number of LoadLockedReq hits 
system.cpu59.dcache.StoreCondReq_hits::cpu59.data;13830;59303;848;1856;1670;62;number of StoreCondReq hits 
system.cpu59.dcache.StoreCondReq_hits::total;13830;59303;848;1856;1670;62;number of StoreCondReq hits 
system.cpu59.dcache.demand_hits::cpu59.data;4692959;28167264;336969;895168;1065443;32570;number of demand (read+write) hits 
system.cpu59.dcache.demand_hits::total;4692959;28167264;336969;895168;1065443;32570;number of demand (read+write) hits 
system.cpu59.dcache.overall_hits::cpu59.data;4692959;28167264;336969;895168;1065443;32570;number of overall hits 
system.cpu59.dcache.overall_hits::total;4692959;28167264;336969;895168;1065443;32570;number of overall hits 
system.cpu59.dcache.ReadReq_misses::cpu59.data;203821;1409481;5766;37293;38552;1474;number of ReadReq misses 
system.cpu59.dcache.ReadReq_misses::total;203821;1409481;5766;37293;38552;1474;number of ReadReq misses 
system.cpu59.dcache.WriteReq_misses::cpu59.data;10239;181975;2367;3390;18944;62;number of WriteReq misses 
system.cpu59.dcache.WriteReq_misses::total;10239;181975;2367;3390;18944;62;number of WriteReq misses 
system.cpu59.dcache.LoadLockedReq_misses::cpu59.data;2238;38179;107;825;818;11;number of LoadLockedReq misses 
system.cpu59.dcache.LoadLockedReq_misses::total;2238;38179;107;825;818;11;number of LoadLockedReq misses 
system.cpu59.dcache.StoreCondReq_misses::cpu59.data;6615;59137;100;1462;1321;34;number of StoreCondReq misses 
system.cpu59.dcache.StoreCondReq_misses::total;6615;59137;100;1462;1321;34;number of StoreCondReq misses 
system.cpu59.dcache.demand_misses::cpu59.data;214060;1591456;8133;40683;57496;1536;number of demand (read+write) misses 
system.cpu59.dcache.demand_misses::total;214060;1591456;8133;40683;57496;1536;number of demand (read+write) misses 
system.cpu59.dcache.overall_misses::cpu59.data;214060;1591456;8133;40683;57496;1536;number of overall misses 
system.cpu59.dcache.overall_misses::total;214060;1591456;8133;40683;57496;1536;number of overall misses 
system.cpu59.dcache.ReadReq_miss_latency::cpu59.data;16743457799;101855591529;511322950;3041206833;3589548504;130744310;number of ReadReq miss cycles 
system.cpu59.dcache.ReadReq_miss_latency::total;16743457799;101855591529;511322950;3041206833;3589548504;130744310;number of ReadReq miss cycles 
system.cpu59.dcache.WriteReq_miss_latency::cpu59.data;597646696;11841144771;218891374;213727968;1953420724;4959713;number of WriteReq miss cycles 
system.cpu59.dcache.WriteReq_miss_latency::total;597646696;11841144771;218891374;213727968;1953420724;4959713;number of WriteReq miss cycles 
system.cpu59.dcache.LoadLockedReq_miss_latency::cpu59.data;173887515;2437060197;9912000;54403216;57106885;813250;number of LoadLockedReq miss cycles 
system.cpu59.dcache.LoadLockedReq_miss_latency::total;173887515;2437060197;9912000;54403216;57106885;813250;number of LoadLockedReq miss cycles 
system.cpu59.dcache.StoreCondReq_miss_latency::cpu59.data;318453978;3566319915;5367942;85757524;74443572;1520983;number of StoreCondReq miss cycles 
system.cpu59.dcache.StoreCondReq_miss_latency::total;318453978;3566319915;5367942;85757524;74443572;1520983;number of StoreCondReq miss cycles 
system.cpu59.dcache.StoreCondFailReq_miss_latency::cpu59.data;70535998;11624000;390000;1152000;5823998;534000;number of StoreCondFailReq miss cycles 
system.cpu59.dcache.StoreCondFailReq_miss_latency::total;70535998;11624000;390000;1152000;5823998;534000;number of StoreCondFailReq miss cycles 
system.cpu59.dcache.demand_miss_latency::cpu59.data;17341104495;113696736300;730214324;3254934801;5542969228;135704023;number of demand (read+write) miss cycles 
system.cpu59.dcache.demand_miss_latency::total;17341104495;113696736300;730214324;3254934801;5542969228;135704023;number of demand (read+write) miss cycles 
system.cpu59.dcache.overall_miss_latency::cpu59.data;17341104495;113696736300;730214324;3254934801;5542969228;135704023;number of overall miss cycles 
system.cpu59.dcache.overall_miss_latency::total;17341104495;113696736300;730214324;3254934801;5542969228;135704023;number of overall miss cycles 
system.cpu59.dcache.ReadReq_accesses::cpu59.data;3523025;22070481;213692;705198;819291;26671;number of ReadReq accesses(hits+misses) 
system.cpu59.dcache.ReadReq_accesses::total;3523025;22070481;213692;705198;819291;26671;number of ReadReq accesses(hits+misses) 
system.cpu59.dcache.WriteReq_accesses::cpu59.data;1383994;7688239;131410;230653;303648;7435;number of WriteReq accesses(hits+misses) 
system.cpu59.dcache.WriteReq_accesses::total;1383994;7688239;131410;230653;303648;7435;number of WriteReq accesses(hits+misses) 
system.cpu59.dcache.LoadLockedReq_accesses::cpu59.data;40820;124696;1047;3693;4363;234;number of LoadLockedReq accesses(hits+misses) 
system.cpu59.dcache.LoadLockedReq_accesses::total;40820;124696;1047;3693;4363;234;number of LoadLockedReq accesses(hits+misses) 
system.cpu59.dcache.StoreCondReq_accesses::cpu59.data;20445;118440;948;3318;2991;96;number of StoreCondReq accesses(hits+misses) 
system.cpu59.dcache.StoreCondReq_accesses::total;20445;118440;948;3318;2991;96;number of StoreCondReq accesses(hits+misses) 
system.cpu59.dcache.demand_accesses::cpu59.data;4907019;29758720;345102;935851;1122939;34106;number of demand (read+write) accesses 
system.cpu59.dcache.demand_accesses::total;4907019;29758720;345102;935851;1122939;34106;number of demand (read+write) accesses 
system.cpu59.dcache.overall_accesses::cpu59.data;4907019;29758720;345102;935851;1122939;34106;number of overall (read+write) accesses 
system.cpu59.dcache.overall_accesses::total;4907019;29758720;345102;935851;1122939;34106;number of overall (read+write) accesses 
system.cpu59.dcache.ReadReq_miss_rate::cpu59.data;0.057854;0.063863;0.026983;0.052883;0.047055;0.055266;miss rate for ReadReq accesses 
system.cpu59.dcache.ReadReq_miss_rate::total;0.057854;0.063863;0.026983;0.052883;0.047055;0.055266;miss rate for ReadReq accesses 
system.cpu59.dcache.WriteReq_miss_rate::cpu59.data;0.007398;0.023669;0.018012;0.014697;0.062388;0.008339;miss rate for WriteReq accesses 
system.cpu59.dcache.WriteReq_miss_rate::total;0.007398;0.023669;0.018012;0.014697;0.062388;0.008339;miss rate for WriteReq accesses 
system.cpu59.dcache.LoadLockedReq_miss_rate::cpu59.data;0.054826;0.306177;0.102197;0.223396;0.187486;0.047009;miss rate for LoadLockedReq accesses 
system.cpu59.dcache.LoadLockedReq_miss_rate::total;0.054826;0.306177;0.102197;0.223396;0.187486;0.047009;miss rate for LoadLockedReq accesses 
system.cpu59.dcache.StoreCondReq_miss_rate::cpu59.data;0.323551;0.499299;0.105485;0.440627;0.441658;0.354167;miss rate for StoreCondReq accesses 
system.cpu59.dcache.StoreCondReq_miss_rate::total;0.323551;0.499299;0.105485;0.440627;0.441658;0.354167;miss rate for StoreCondReq accesses 
system.cpu59.dcache.demand_miss_rate::cpu59.data;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;miss rate for demand accesses 
system.cpu59.dcache.demand_miss_rate::total;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;miss rate for demand accesses 
system.cpu59.dcache.overall_miss_rate::cpu59.data;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;miss rate for overall accesses 
system.cpu59.dcache.overall_miss_rate::total;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;miss rate for overall accesses 
system.cpu59.dcache.ReadReq_avg_miss_latency::cpu59.data;82147.854240;72264.607702;88678.971557;81548.999356;93109.268105;88700.345997;average ReadReq miss latency 
system.cpu59.dcache.ReadReq_avg_miss_latency::total;82147.854240;72264.607702;88678.971557;81548.999356;93109.268105;88700.345997;average ReadReq miss latency 
system.cpu59.dcache.WriteReq_avg_miss_latency::cpu59.data;58369.635316;65070.173216;92476.288128;63046.598230;103115.536529;79995.370968;average WriteReq miss latency 
system.cpu59.dcache.WriteReq_avg_miss_latency::total;58369.635316;65070.173216;92476.288128;63046.598230;103115.536529;79995.370968;average WriteReq miss latency 
system.cpu59.dcache.LoadLockedReq_avg_miss_latency::cpu59.data;77697.727882;63832.478509;92635.514019;65943.292121;69812.817848;73931.818182;average LoadLockedReq miss latency 
system.cpu59.dcache.LoadLockedReq_avg_miss_latency::total;77697.727882;63832.478509;92635.514019;65943.292121;69812.817848;73931.818182;average LoadLockedReq miss latency 
system.cpu59.dcache.StoreCondReq_avg_miss_latency::cpu59.data;48141.190930;60306.067521;53679.420000;58657.677155;56353.953066;44734.794118;average StoreCondReq miss latency 
system.cpu59.dcache.StoreCondReq_avg_miss_latency::total;48141.190930;60306.067521;53679.420000;58657.677155;56353.953066;44734.794118;average StoreCondReq miss latency 
system.cpu59.dcache.StoreCondFailReq_avg_miss_latency::cpu59.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu59.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu59.dcache.demand_avg_miss_latency::cpu59.data;81010.485355;71441.960255;89784.129350;80007.246295;96406.171351;88348.973307;average overall miss latency 
system.cpu59.dcache.demand_avg_miss_latency::total;81010.485355;71441.960255;89784.129350;80007.246295;96406.171351;88348.973307;average overall miss latency 
system.cpu59.dcache.overall_avg_miss_latency::cpu59.data;81010.485355;71441.960255;89784.129350;80007.246295;96406.171351;88348.973307;average overall miss latency 
system.cpu59.dcache.overall_avg_miss_latency::total;81010.485355;71441.960255;89784.129350;80007.246295;96406.171351;88348.973307;average overall miss latency 
system.cpu59.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu59.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu59.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu59.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu59.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu59.dcache.writebacks::writebacks;2458;112251;2986;1608;17156;27;number of writebacks 
system.cpu59.dcache.writebacks::total;2458;112251;2986;1608;17156;27;number of writebacks 
system.cpu59.dcache.ReadReq_mshr_misses::cpu59.data;203821;1409481;5766;37293;38552;1474;number of ReadReq MSHR misses 
system.cpu59.dcache.ReadReq_mshr_misses::total;203821;1409481;5766;37293;38552;1474;number of ReadReq MSHR misses 
system.cpu59.dcache.WriteReq_mshr_misses::cpu59.data;10239;181975;2367;3390;18944;62;number of WriteReq MSHR misses 
system.cpu59.dcache.WriteReq_mshr_misses::total;10239;181975;2367;3390;18944;62;number of WriteReq MSHR misses 
system.cpu59.dcache.LoadLockedReq_mshr_misses::cpu59.data;2238;38179;107;825;818;11;number of LoadLockedReq MSHR misses 
system.cpu59.dcache.LoadLockedReq_mshr_misses::total;2238;38179;107;825;818;11;number of LoadLockedReq MSHR misses 
system.cpu59.dcache.StoreCondReq_mshr_misses::cpu59.data;6615;59120;100;1462;1319;34;number of StoreCondReq MSHR misses 
system.cpu59.dcache.StoreCondReq_mshr_misses::total;6615;59120;100;1462;1319;34;number of StoreCondReq MSHR misses 
system.cpu59.dcache.demand_mshr_misses::cpu59.data;214060;1591456;8133;40683;57496;1536;number of demand (read+write) MSHR misses 
system.cpu59.dcache.demand_mshr_misses::total;214060;1591456;8133;40683;57496;1536;number of demand (read+write) MSHR misses 
system.cpu59.dcache.overall_mshr_misses::cpu59.data;214060;1591456;8133;40683;57496;1536;number of overall MSHR misses 
system.cpu59.dcache.overall_mshr_misses::total;214060;1591456;8133;40683;57496;1536;number of overall MSHR misses 
system.cpu59.dcache.ReadReq_mshr_miss_latency::cpu59.data;11505933201;69179256471;365706050;2147028167;2610881496;92301690;number of ReadReq MSHR miss cycles 
system.cpu59.dcache.ReadReq_mshr_miss_latency::total;11505933201;69179256471;365706050;2147028167;2610881496;92301690;number of ReadReq MSHR miss cycles 
system.cpu59.dcache.WriteReq_mshr_miss_latency::cpu59.data;281500304;7081092229;159877626;121238032;1456528276;3154287;number of WriteReq MSHR miss cycles 
system.cpu59.dcache.WriteReq_mshr_miss_latency::total;281500304;7081092229;159877626;121238032;1456528276;3154287;number of WriteReq MSHR miss cycles 
system.cpu59.dcache.LoadLockedReq_mshr_miss_latency::cpu59.data;119377485;1590711803;7105000;35875784;38395115;558750;number of LoadLockedReq MSHR miss cycles 
system.cpu59.dcache.LoadLockedReq_mshr_miss_latency::total;119377485;1590711803;7105000;35875784;38395115;558750;number of LoadLockedReq MSHR miss cycles 
system.cpu59.dcache.StoreCondReq_mshr_miss_latency::cpu59.data;151116022;2139161085;2662058;48838476;42270428;741017;number of StoreCondReq MSHR miss cycles 
system.cpu59.dcache.StoreCondReq_mshr_miss_latency::total;151116022;2139161085;2662058;48838476;42270428;741017;number of StoreCondReq MSHR miss cycles 
system.cpu59.dcache.StoreCondFailReq_mshr_miss_latency::cpu59.data;50560002;8390000;280000;800000;4350002;380000;number of StoreCondFailReq MSHR miss cycles 
system.cpu59.dcache.StoreCondFailReq_mshr_miss_latency::total;50560002;8390000;280000;800000;4350002;380000;number of StoreCondFailReq MSHR miss cycles 
system.cpu59.dcache.demand_mshr_miss_latency::cpu59.data;11787433505;76260348700;525583676;2268266199;4067409772;95455977;number of demand (read+write) MSHR miss cycles 
system.cpu59.dcache.demand_mshr_miss_latency::total;11787433505;76260348700;525583676;2268266199;4067409772;95455977;number of demand (read+write) MSHR miss cycles 
system.cpu59.dcache.overall_mshr_miss_latency::cpu59.data;11787433505;76260348700;525583676;2268266199;4067409772;95455977;number of overall MSHR miss cycles 
system.cpu59.dcache.overall_mshr_miss_latency::total;11787433505;76260348700;525583676;2268266199;4067409772;95455977;number of overall MSHR miss cycles 
system.cpu59.dcache.ReadReq_mshr_uncacheable_latency::cpu59.data;30600000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu59.dcache.ReadReq_mshr_uncacheable_latency::total;30600000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu59.dcache.WriteReq_mshr_uncacheable_latency::cpu59.data;1395920000;4727091000;26426000;175776000;141859000;6125000;number of WriteReq MSHR uncacheable cycles 
system.cpu59.dcache.WriteReq_mshr_uncacheable_latency::total;1395920000;4727091000;26426000;175776000;141859000;6125000;number of WriteReq MSHR uncacheable cycles 
system.cpu59.dcache.overall_mshr_uncacheable_latency::cpu59.data;1426520000;4727091000;26426000;175776000;141859000;6125000;number of overall MSHR uncacheable cycles 
system.cpu59.dcache.overall_mshr_uncacheable_latency::total;1426520000;4727091000;26426000;175776000;141859000;6125000;number of overall MSHR uncacheable cycles 
system.cpu59.dcache.ReadReq_mshr_miss_rate::cpu59.data;0.057854;0.063863;0.026983;0.052883;0.047055;0.055266;mshr miss rate for ReadReq accesses 
system.cpu59.dcache.ReadReq_mshr_miss_rate::total;0.057854;0.063863;0.026983;0.052883;0.047055;0.055266;mshr miss rate for ReadReq accesses 
system.cpu59.dcache.WriteReq_mshr_miss_rate::cpu59.data;0.007398;0.023669;0.018012;0.014697;0.062388;0.008339;mshr miss rate for WriteReq accesses 
system.cpu59.dcache.WriteReq_mshr_miss_rate::total;0.007398;0.023669;0.018012;0.014697;0.062388;0.008339;mshr miss rate for WriteReq accesses 
system.cpu59.dcache.LoadLockedReq_mshr_miss_rate::cpu59.data;0.054826;0.306177;0.102197;0.223396;0.187486;0.047009;mshr miss rate for LoadLockedReq accesses 
system.cpu59.dcache.LoadLockedReq_mshr_miss_rate::total;0.054826;0.306177;0.102197;0.223396;0.187486;0.047009;mshr miss rate for LoadLockedReq accesses 
system.cpu59.dcache.StoreCondReq_mshr_miss_rate::cpu59.data;0.323551;0.499156;0.105485;0.440627;0.440990;0.354167;mshr miss rate for StoreCondReq accesses 
system.cpu59.dcache.StoreCondReq_mshr_miss_rate::total;0.323551;0.499156;0.105485;0.440627;0.440990;0.354167;mshr miss rate for StoreCondReq accesses 
system.cpu59.dcache.demand_mshr_miss_rate::cpu59.data;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;mshr miss rate for demand accesses 
system.cpu59.dcache.demand_mshr_miss_rate::total;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;mshr miss rate for demand accesses 
system.cpu59.dcache.overall_mshr_miss_rate::cpu59.data;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;mshr miss rate for overall accesses 
system.cpu59.dcache.overall_mshr_miss_rate::total;0.043623;0.053479;0.023567;0.043472;0.051201;0.045036;mshr miss rate for overall accesses 
system.cpu59.dcache.ReadReq_avg_mshr_miss_latency::cpu59.data;56451.166470;49081.368582;63424.566424;57571.881238;67723.632911;62619.871099;average ReadReq mshr miss latency 
system.cpu59.dcache.ReadReq_avg_mshr_miss_latency::total;56451.166470;49081.368582;63424.566424;57571.881238;67723.632911;62619.871099;average ReadReq mshr miss latency 
system.cpu59.dcache.WriteReq_avg_mshr_miss_latency::cpu59.data;27492.948921;38912.445275;67544.413181;35763.431268;76885.994299;50875.596774;average WriteReq mshr miss latency 
system.cpu59.dcache.WriteReq_avg_mshr_miss_latency::total;27492.948921;38912.445275;67544.413181;35763.431268;76885.994299;50875.596774;average WriteReq mshr miss latency 
system.cpu59.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu59.data;53341.146113;41664.574845;66401.869159;43485.798788;46937.793399;50795.454545;average LoadLockedReq mshr miss latency 
system.cpu59.dcache.LoadLockedReq_avg_mshr_miss_latency::total;53341.146113;41664.574845;66401.869159;43485.798788;46937.793399;50795.454545;average LoadLockedReq mshr miss latency 
system.cpu59.dcache.StoreCondReq_avg_mshr_miss_latency::cpu59.data;22844.447770;36183.374239;26620.580000;33405.250342;32047.329795;21794.617647;average StoreCondReq mshr miss latency 
system.cpu59.dcache.StoreCondReq_avg_mshr_miss_latency::total;22844.447770;36183.374239;26620.580000;33405.250342;32047.329795;21794.617647;average StoreCondReq mshr miss latency 
system.cpu59.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu59.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu59.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu59.dcache.demand_avg_mshr_miss_latency::cpu59.data;55066.025904;47918.603279;64623.592278;55754.644422;70742.482468;62145.818359;average overall mshr miss latency 
system.cpu59.dcache.demand_avg_mshr_miss_latency::total;55066.025904;47918.603279;64623.592278;55754.644422;70742.482468;62145.818359;average overall mshr miss latency 
system.cpu59.dcache.overall_avg_mshr_miss_latency::cpu59.data;55066.025904;47918.603279;64623.592278;55754.644422;70742.482468;62145.818359;average overall mshr miss latency 
system.cpu59.dcache.overall_avg_mshr_miss_latency::total;55066.025904;47918.603279;64623.592278;55754.644422;70742.482468;62145.818359;average overall mshr miss latency 
system.cpu59.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu59.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu59.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu59.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu59.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu59.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu59.dcache.overall_avg_mshr_uncacheable_latency::cpu59.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu59.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu59.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu60.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu60.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu60.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu60.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu60.dtb.read_hits;3559406;15066266;69728;338710;675194;23170;DTB read hits 
system.cpu60.dtb.read_misses;0;410;324;0;694;0;DTB read misses 
system.cpu60.dtb.read_acv;0;0;12;0;0;0;DTB read access violations 
system.cpu60.dtb.read_accesses;0;104443;1837;0;188696;0;DTB read accesses 
system.cpu60.dtb.write_hits;1427125;5348339;33566;135343;249242;7676;DTB write hits 
system.cpu60.dtb.write_misses;0;218;38;0;6295;0;DTB write misses 
system.cpu60.dtb.write_acv;0;0;9;0;0;0;DTB write access violations 
system.cpu60.dtb.write_accesses;0;36689;879;0;62251;0;DTB write accesses 
system.cpu60.dtb.data_hits;4986531;20414605;103294;474053;924436;30846;DTB hits 
system.cpu60.dtb.data_misses;0;628;362;0;6989;0;DTB misses 
system.cpu60.dtb.data_acv;0;0;21;0;0;0;DTB access violations 
system.cpu60.dtb.data_accesses;0;141132;2716;0;250947;0;DTB accesses 
system.cpu60.itb.fetch_hits;1233681;3321369;38783;111677;753846;5395;ITB hits 
system.cpu60.itb.fetch_misses;0;49;125;0;7;0;ITB misses 
system.cpu60.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu60.itb.fetch_accesses;1233681;3321418;38908;111677;753853;5395;ITB accesses 
system.cpu60.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu60.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu60.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu60.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu60.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu60.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu60.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu60.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu60.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu60.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu60.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu60.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu60.numCycles;644632461;1014355480;7036934;49896659;44531377;2441394;number of cpu cycles simulated 
system.cpu60.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu60.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu60.committedInsts;16347309;70738275;342468;1595954;2897207;102956;Number of instructions committed 
system.cpu60.committedOps;16347309;70738275;342468;1595954;2897207;102956;Number of ops (including micro ops) committed 
system.cpu60.num_int_alu_accesses;15831880;69123975;330976;1550369;2824249;100371;Number of integer alu accesses 
system.cpu60.num_fp_alu_accesses;1746;398973;317;67;2572;0;Number of float alu accesses 
system.cpu60.num_func_calls;627367;2573839;10133;60539;77619;3652;number of times a function call or return occured 
system.cpu60.num_conditional_control_insts;1583597;7634223;41354;151190;318499;12437;number of instructions that are conditional controls 
system.cpu60.num_int_insts;15831880;69123975;330976;1550369;2824249;100371;number of integer instructions 
system.cpu60.num_fp_insts;1746;398973;317;67;2572;0;number of float instructions 
system.cpu60.num_int_register_reads;21719004;96607176;443942;2147617;3864081;137060;number of times the integer registers were read 
system.cpu60.num_int_register_writes;12642177;54950993;252837;1244098;2221945;79070;number of times the integer registers were written 
system.cpu60.num_fp_register_reads;890;281546;153;33;1281;0;number of times the floating registers were read 
system.cpu60.num_fp_register_writes;896;246094;155;34;1312;0;number of times the floating registers were written 
system.cpu60.num_mem_refs;4992649;20463136;104472;474639;932964;30872;number of memory refs 
system.cpu60.num_load_insts;3559540;15087934;70610;338715;676757;23170;Number of load instructions 
system.cpu60.num_store_insts;1433109;5375202;33862;135924;256207;7702;Number of store instructions 
system.cpu60.num_idle_cycles;600109805.654685;822535904.785378;6080399.972812;45611480.925691;36407889.858522;2165064.402326;Number of idle cycles 
system.cpu60.num_busy_cycles;44522655.345315;191819575.214622;956534.027188;4285178.074309;8123487.141478;276329.597674;Number of busy cycles 
system.cpu60.not_idle_fraction;0.069067;0.189105;0.135931;0.085881;0.182422;0.113185;Percentage of non-idle cycles 
system.cpu60.idle_fraction;0.930933;0.810895;0.864069;0.914119;0.817578;0.886815;Percentage of idle cycles 
system.cpu60.Branches;2517807;11226903;55957;238739;430581;17764;Number of branches fetched 
system.cpu60.op_class::No_OpClass;54166;153404;3560;5060;24239;244;Class of executed instruction 
system.cpu60.op_class::IntAlu;10774644;48694275;220387;1068659;1826419;69420;Class of executed instruction 
system.cpu60.op_class::IntMult;64176;269137;984;6398;8309;392;Class of executed instruction 
system.cpu60.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::FloatAdd;88;53893;45;2;89;0;Class of executed instruction 
system.cpu60.op_class::FloatCmp;0;5293;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::FloatCvt;0;1936;0;0;5;0;Class of executed instruction 
system.cpu60.op_class::FloatMult;0;13004;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::FloatDiv;8;2510;3;0;0;0;Class of executed instruction 
system.cpu60.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::MemRead;3600653;15222698;72250;342587;681521;23360;Class of executed instruction 
system.cpu60.op_class::MemWrite;1433122;5379893;33887;135924;256265;7702;Class of executed instruction 
system.cpu60.op_class::IprAccess;420452;942860;11735;37324;107349;1838;Class of executed instruction 
system.cpu60.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu60.op_class::total;16347309;70738903;342851;1595954;2904196;102956;Class of executed instruction 
system.cpu60.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu60.kern.inst.quiesce;9798;11131;71;577;499;25;number of quiesce instructions executed 
system.cpu60.kern.inst.hwrei;103416;217916;2110;9064;15875;451;number of hwrei instructions executed 
system.cpu60.kern.ipl_count::0;23418;54006;415;2123;2106;101;number of times we switched to this ipl 
system.cpu60.kern.ipl_count::22;5817;10394;72;511;456;25;number of times we switched to this ipl 
system.cpu60.kern.ipl_count::30;87;2154;3;67;87;1;number of times we switched to this ipl 
system.cpu60.kern.ipl_count::31;62417;120110;891;5327;5188;274;number of times we switched to this ipl 
system.cpu60.kern.ipl_count::total;91739;186664;1381;8028;7837;401;number of times we switched to this ipl 
system.cpu60.kern.ipl_good::0;23418;54006;415;2123;2106;101;number of times we switched to this ipl from a different ipl 
system.cpu60.kern.ipl_good::22;5817;10394;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu60.kern.ipl_good::30;87;2154;3;67;87;1;number of times we switched to this ipl from a different ipl 
system.cpu60.kern.ipl_good::31;23331;51861;413;2055;2021;100;number of times we switched to this ipl from a different ipl 
system.cpu60.kern.ipl_good::total;52653;118415;903;4756;4670;227;number of times we switched to this ipl from a different ipl 
system.cpu60.kern.ipl_ticks::0;5489597560000;8781404260000;66927990000;481006450000;419050260000;23445750000;number of cycles we spent at this ipl 
system.cpu60.kern.ipl_ticks::22;17751740000;33576010000;226070000;1565100000;1422060000;77400000;number of cycles we spent at this ipl 
system.cpu60.kern.ipl_ticks::30;867860000;15168220000;31270000;658630000;819860000;10110000;number of cycles we spent at this ipl 
system.cpu60.kern.ipl_ticks::31;938107170000;1313406310000;3184230000;15736190000;24021590000;880680000;number of cycles we spent at this ipl 
system.cpu60.kern.ipl_ticks::total;6446324330000;10143554800000;70369560000;498966370000;445313770000;24413940000;number of cycles we spent at this ipl 
system.cpu60.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu60.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu60.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu60.kern.ipl_used::31;0.373792;0.431779;0.463524;0.385771;0.389553;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu60.kern.ipl_used::total;0.573943;0.634375;0.653874;0.592427;0.595891;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu60.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu60.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu60.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu60.kern.callpal::swpctx;26;4176;58;1;39;;number of callpals executed 
system.cpu60.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu60.kern.callpal::swpipl;79930;158428;1164;6872;6686;349;number of callpals executed 
system.cpu60.kern.callpal::rdps;11635;21418;149;1035;913;50;number of callpals executed 
system.cpu60.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu60.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu60.kern.callpal::rti;5904;15696;142;578;608;26;number of callpals executed 
system.cpu60.kern.callpal::rdunique;1;252;;;34;;number of callpals executed 
system.cpu60.kern.callpal::total;97510;204699;1527;8486;8336;425;number of callpals executed 
system.cpu60.kern.mode_switch::kernel;5932;19872;200;579;647;26;number of protection mode switches 
system.cpu60.kern.mode_switch::user;0;3183;67;0;88;0;number of protection mode switches 
system.cpu60.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu60.kern.mode_switch_good::kernel;0;0.160175;0.335000;0;0.136012;0;fraction of useful protection mode switches 
system.cpu60.kern.mode_switch_good::user;nan;1;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu60.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu60.kern.mode_switch_good::total;0;0.276122;0.501873;0;0.239456;0;fraction of useful protection mode switches 
system.cpu60.kern.mode_ticks::kernel;0;16475015860000;122153530000;0;852804850000;0;number of ticks spent at the given mode 
system.cpu60.kern.mode_ticks::user;0;16347510000;416210000;0;18902620000;0;number of ticks spent at the given mode 
system.cpu60.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu60.kern.swap_context;27;4176;58;1;39;0;number of times the context was actually changed 
system.cpu60.icache.tags.replacements;23473;354845;2539;3120;6773;162;number of replacements 
system.cpu60.icache.tags.tagsinuse;380.848537;501.269579;510.830916;512;512;512;Cycle average of tags in use 
system.cpu60.icache.tags.total_refs;8147780;67828486;10846027;484394;2945644;1388407;Total number of references to valid blocks. 
system.cpu60.icache.tags.sampled_refs;23473;354845;2539;3120;6773;674;Sample count of references to valid blocks. 
system.cpu60.icache.tags.avg_refs;347.112853;191.149617;4271.771170;155.254487;434.909789;2059.951039;Average number of references to valid blocks. 
system.cpu60.icache.tags.warmup_cycle;0;0;16611170511250;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu60.icache.tags.occ_blocks::cpu60.inst;380.848537;501.269579;510.830916;512;512;512;Average occupied blocks per requestor 
system.cpu60.icache.tags.occ_percent::cpu60.inst;0.743845;0.979042;0.997717;1;1;1;Average percentage of cache occupancy 
system.cpu60.icache.tags.occ_percent::total;0.743845;0.979042;0.997717;1;1;1;Average percentage of cache occupancy 
system.cpu60.icache.tags.occ_task_id_blocks::1024;442;508;512;512;512;512;Occupied blocks per task id 
system.cpu60.icache.tags.age_task_id_blocks_1024::2;2;2;;2;9;9;Occupied blocks per task id 
system.cpu60.icache.tags.age_task_id_blocks_1024::3;15;16;;12;5;5;Occupied blocks per task id 
system.cpu60.icache.tags.age_task_id_blocks_1024::4;425;490;415;498;498;498;Occupied blocks per task id 
system.cpu60.icache.tags.occ_task_id_percent::1024;0.863281;0.992188;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu60.icache.tags.tag_accesses;32718540;141832717;688247;3195026;5815165;206074;Number of tag accesses 
system.cpu60.icache.tags.data_accesses;32718540;141832717;688247;3195026;5815165;206074;Number of data accesses 
system.cpu60.icache.ReadReq_hits::cpu60.inst;16323387;70383992;340309;1592833;2897423;102794;number of ReadReq hits 
system.cpu60.icache.ReadReq_hits::total;16323387;70383992;340309;1592833;2897423;102794;number of ReadReq hits 
system.cpu60.icache.demand_hits::cpu60.inst;16323387;70383992;340309;1592833;2897423;102794;number of demand (read+write) hits 
system.cpu60.icache.demand_hits::total;16323387;70383992;340309;1592833;2897423;102794;number of demand (read+write) hits 
system.cpu60.icache.overall_hits::cpu60.inst;16323387;70383992;340309;1592833;2897423;102794;number of overall hits 
system.cpu60.icache.overall_hits::total;16323387;70383992;340309;1592833;2897423;102794;number of overall hits 
system.cpu60.icache.ReadReq_misses::cpu60.inst;23922;354911;2543;3120;6773;162;number of ReadReq misses 
system.cpu60.icache.ReadReq_misses::total;23922;354911;2543;3120;6773;162;number of ReadReq misses 
system.cpu60.icache.demand_misses::cpu60.inst;23922;354911;2543;3120;6773;162;number of demand (read+write) misses 
system.cpu60.icache.demand_misses::total;23922;354911;2543;3120;6773;162;number of demand (read+write) misses 
system.cpu60.icache.overall_misses::cpu60.inst;23922;354911;2543;3120;6773;162;number of overall misses 
system.cpu60.icache.overall_misses::total;23922;354911;2543;3120;6773;162;number of overall misses 
system.cpu60.icache.ReadReq_miss_latency::cpu60.inst;2457845250;35246940744;251289500;316365500;725410746;16378000;number of ReadReq miss cycles 
system.cpu60.icache.ReadReq_miss_latency::total;2457845250;35246940744;251289500;316365500;725410746;16378000;number of ReadReq miss cycles 
system.cpu60.icache.demand_miss_latency::cpu60.inst;2457845250;35246940744;251289500;316365500;725410746;16378000;number of demand (read+write) miss cycles 
system.cpu60.icache.demand_miss_latency::total;2457845250;35246940744;251289500;316365500;725410746;16378000;number of demand (read+write) miss cycles 
system.cpu60.icache.overall_miss_latency::cpu60.inst;2457845250;35246940744;251289500;316365500;725410746;16378000;number of overall miss cycles 
system.cpu60.icache.overall_miss_latency::total;2457845250;35246940744;251289500;316365500;725410746;16378000;number of overall miss cycles 
system.cpu60.icache.ReadReq_accesses::cpu60.inst;16347309;70738903;342852;1595953;2904196;102956;number of ReadReq accesses(hits+misses) 
system.cpu60.icache.ReadReq_accesses::total;16347309;70738903;342852;1595953;2904196;102956;number of ReadReq accesses(hits+misses) 
system.cpu60.icache.demand_accesses::cpu60.inst;16347309;70738903;342852;1595953;2904196;102956;number of demand (read+write) accesses 
system.cpu60.icache.demand_accesses::total;16347309;70738903;342852;1595953;2904196;102956;number of demand (read+write) accesses 
system.cpu60.icache.overall_accesses::cpu60.inst;16347309;70738903;342852;1595953;2904196;102956;number of overall (read+write) accesses 
system.cpu60.icache.overall_accesses::total;16347309;70738903;342852;1595953;2904196;102956;number of overall (read+write) accesses 
system.cpu60.icache.ReadReq_miss_rate::cpu60.inst;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;miss rate for ReadReq accesses 
system.cpu60.icache.ReadReq_miss_rate::total;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;miss rate for ReadReq accesses 
system.cpu60.icache.demand_miss_rate::cpu60.inst;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;miss rate for demand accesses 
system.cpu60.icache.demand_miss_rate::total;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;miss rate for demand accesses 
system.cpu60.icache.overall_miss_rate::cpu60.inst;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;miss rate for overall accesses 
system.cpu60.icache.overall_miss_rate::total;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;miss rate for overall accesses 
system.cpu60.icache.ReadReq_avg_miss_latency::cpu60.inst;102744.137196;99312.054977;98816.162013;101399.198718;107103.314041;101098.765432;average ReadReq miss latency 
system.cpu60.icache.ReadReq_avg_miss_latency::total;102744.137196;99312.054977;98816.162013;101399.198718;107103.314041;101098.765432;average ReadReq miss latency 
system.cpu60.icache.demand_avg_miss_latency::cpu60.inst;102744.137196;99312.054977;98816.162013;101399.198718;107103.314041;101098.765432;average overall miss latency 
system.cpu60.icache.demand_avg_miss_latency::total;102744.137196;99312.054977;98816.162013;101399.198718;107103.314041;101098.765432;average overall miss latency 
system.cpu60.icache.overall_avg_miss_latency::cpu60.inst;102744.137196;99312.054977;98816.162013;101399.198718;107103.314041;101098.765432;average overall miss latency 
system.cpu60.icache.overall_avg_miss_latency::total;102744.137196;99312.054977;98816.162013;101399.198718;107103.314041;101098.765432;average overall miss latency 
system.cpu60.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu60.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu60.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu60.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu60.icache.ReadReq_mshr_misses::cpu60.inst;23922;354911;2543;3120;6773;162;number of ReadReq MSHR misses 
system.cpu60.icache.ReadReq_mshr_misses::total;23922;354911;2543;3120;6773;162;number of ReadReq MSHR misses 
system.cpu60.icache.demand_mshr_misses::cpu60.inst;23922;354911;2543;3120;6773;162;number of demand (read+write) MSHR misses 
system.cpu60.icache.demand_mshr_misses::total;23922;354911;2543;3120;6773;162;number of demand (read+write) MSHR misses 
system.cpu60.icache.overall_mshr_misses::cpu60.inst;23922;354911;2543;3120;6773;162;number of overall MSHR misses 
system.cpu60.icache.overall_mshr_misses::total;23922;354911;2543;3120;6773;162;number of overall MSHR misses 
system.cpu60.icache.ReadReq_mshr_miss_latency::cpu60.inst;1828361750;26080714256;185231500;234615500;548956254;12174000;number of ReadReq MSHR miss cycles 
system.cpu60.icache.ReadReq_mshr_miss_latency::total;1828361750;26080714256;185231500;234615500;548956254;12174000;number of ReadReq MSHR miss cycles 
system.cpu60.icache.demand_mshr_miss_latency::cpu60.inst;1828361750;26080714256;185231500;234615500;548956254;12174000;number of demand (read+write) MSHR miss cycles 
system.cpu60.icache.demand_mshr_miss_latency::total;1828361750;26080714256;185231500;234615500;548956254;12174000;number of demand (read+write) MSHR miss cycles 
system.cpu60.icache.overall_mshr_miss_latency::cpu60.inst;1828361750;26080714256;185231500;234615500;548956254;12174000;number of overall MSHR miss cycles 
system.cpu60.icache.overall_mshr_miss_latency::total;1828361750;26080714256;185231500;234615500;548956254;12174000;number of overall MSHR miss cycles 
system.cpu60.icache.ReadReq_mshr_miss_rate::cpu60.inst;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;mshr miss rate for ReadReq accesses 
system.cpu60.icache.ReadReq_mshr_miss_rate::total;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;mshr miss rate for ReadReq accesses 
system.cpu60.icache.demand_mshr_miss_rate::cpu60.inst;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;mshr miss rate for demand accesses 
system.cpu60.icache.demand_mshr_miss_rate::total;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;mshr miss rate for demand accesses 
system.cpu60.icache.overall_mshr_miss_rate::cpu60.inst;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;mshr miss rate for overall accesses 
system.cpu60.icache.overall_mshr_miss_rate::total;0.001463;0.005017;0.007417;0.001955;0.002332;0.001573;mshr miss rate for overall accesses 
system.cpu60.icache.ReadReq_avg_mshr_miss_latency::cpu60.inst;76430.137530;73485.223777;72839.756193;75197.275641;81050.679758;75148.148148;average ReadReq mshr miss latency 
system.cpu60.icache.ReadReq_avg_mshr_miss_latency::total;76430.137530;73485.223777;72839.756193;75197.275641;81050.679758;75148.148148;average ReadReq mshr miss latency 
system.cpu60.icache.demand_avg_mshr_miss_latency::cpu60.inst;76430.137530;73485.223777;72839.756193;75197.275641;81050.679758;75148.148148;average overall mshr miss latency 
system.cpu60.icache.demand_avg_mshr_miss_latency::total;76430.137530;73485.223777;72839.756193;75197.275641;81050.679758;75148.148148;average overall mshr miss latency 
system.cpu60.icache.overall_avg_mshr_miss_latency::cpu60.inst;76430.137530;73485.223777;72839.756193;75197.275641;81050.679758;75148.148148;average overall mshr miss latency 
system.cpu60.icache.overall_avg_mshr_miss_latency::total;76430.137530;73485.223777;72839.756193;75197.275641;81050.679758;75148.148148;average overall mshr miss latency 
system.cpu60.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu60.dcache.tags.replacements;124379;727693;3329;13232;33742;947;number of replacements 
system.cpu60.dcache.tags.tagsinuse;441.132615;825.577997;812.538067;816.554809;866.347782;771.533705;Cycle average of tags in use 
system.cpu60.dcache.tags.total_refs;1565830;13051791;8340678;60878;2511639;179144;Total number of references to valid blocks. 
system.cpu60.dcache.tags.sampled_refs;124379;727693;3329;13232;33742;1697;Sample count of references to valid blocks. 
system.cpu60.dcache.tags.avg_refs;12.589183;17.935848;2505.460499;4.600816;74.436578;105.565115;Average number of references to valid blocks. 
system.cpu60.dcache.tags.warmup_cycle;0;0;0;0;17406150563750;0;Cycle when the warmup percentage was hit. 
system.cpu60.dcache.tags.occ_blocks::cpu60.data;441.132615;825.577997;812.538067;816.554809;866.347782;771.533705;Average occupied blocks per requestor 
system.cpu60.dcache.tags.occ_percent::cpu60.data;0.430794;0.806229;0.793494;0.797417;0.846043;0.753451;Average percentage of cache occupancy 
system.cpu60.dcache.tags.occ_percent::total;0.430794;0.806229;0.793494;0.797417;0.846043;0.753451;Average percentage of cache occupancy 
system.cpu60.dcache.tags.occ_task_id_blocks::1024;584;698;842;805;765;750;Occupied blocks per task id 
system.cpu60.dcache.tags.age_task_id_blocks_1024::3;9;13;3;11;7;7;Occupied blocks per task id 
system.cpu60.dcache.tags.age_task_id_blocks_1024::4;575;685;807;794;752;737;Occupied blocks per task id 
system.cpu60.dcache.tags.occ_task_id_percent::1024;0.570312;0.681641;0.822266;0.786133;0.747070;0.732422;Percentage of cache occupancy per task id 
system.cpu60.dcache.tags.tag_accesses;10131869;41792219;211798;963261;1891848;62862;Number of tag accesses 
system.cpu60.dcache.tags.data_accesses;10131869;41792219;211798;963261;1891848;62862;Number of data accesses 
system.cpu60.dcache.ReadReq_hits::cpu60.data;3317060;14120000;65783;319964;635154;21523;number of ReadReq hits 
system.cpu60.dcache.ReadReq_hits::total;3317060;14120000;65783;319964;635154;21523;number of ReadReq hits 
system.cpu60.dcache.WriteReq_hits::cpu60.data;1372435;5177945;31705;131342;233720;7372;number of WriteReq hits 
system.cpu60.dcache.WriteReq_hits::total;1372435;5177945;31705;131342;233720;7372;number of WriteReq hits 
system.cpu60.dcache.LoadLockedReq_hits::cpu60.data;37306;58358;850;2085;3968;205;number of LoadLockedReq hits 
system.cpu60.dcache.LoadLockedReq_hits::total;37306;58358;850;2085;3968;205;number of LoadLockedReq hits 
system.cpu60.dcache.StoreCondReq_hits::cpu60.data;13816;38928;646;1239;1451;62;number of StoreCondReq hits 
system.cpu60.dcache.StoreCondReq_hits::total;13816;38928;646;1239;1451;62;number of StoreCondReq hits 
system.cpu60.dcache.demand_hits::cpu60.data;4689495;19297945;97488;451306;868874;28895;number of demand (read+write) hits 
system.cpu60.dcache.demand_hits::total;4689495;19297945;97488;451306;868874;28895;number of demand (read+write) hits 
system.cpu60.dcache.overall_hits::cpu60.data;4689495;19297945;97488;451306;868874;28895;number of overall hits 
system.cpu60.dcache.overall_hits::total;4689495;19297945;97488;451306;868874;28895;number of overall hits 
system.cpu60.dcache.ReadReq_misses::cpu60.data;202800;889853;3565;16520;36347;1431;number of ReadReq misses 
system.cpu60.dcache.ReadReq_misses::total;202800;889853;3565;16520;36347;1431;number of ReadReq misses 
system.cpu60.dcache.WriteReq_misses::cpu60.data;10172;92195;959;1211;10540;63;number of WriteReq misses 
system.cpu60.dcache.WriteReq_misses::total;10172;92195;959;1211;10540;63;number of WriteReq misses 
system.cpu60.dcache.LoadLockedReq_misses::cpu60.data;2233;19313;72;146;594;11;number of LoadLockedReq misses 
system.cpu60.dcache.LoadLockedReq_misses::total;2233;19313;72;146;594;11;number of LoadLockedReq misses 
system.cpu60.dcache.StoreCondReq_misses::cpu60.data;6576;35025;108;651;1096;30;number of StoreCondReq misses 
system.cpu60.dcache.StoreCondReq_misses::total;6576;35025;108;651;1096;30;number of StoreCondReq misses 
system.cpu60.dcache.demand_misses::cpu60.data;212972;982048;4524;17731;46887;1494;number of demand (read+write) misses 
system.cpu60.dcache.demand_misses::total;212972;982048;4524;17731;46887;1494;number of demand (read+write) misses 
system.cpu60.dcache.overall_misses::cpu60.data;212972;982048;4524;17731;46887;1494;number of overall misses 
system.cpu60.dcache.overall_misses::total;212972;982048;4524;17731;46887;1494;number of overall misses 
system.cpu60.dcache.ReadReq_miss_latency::cpu60.data;16831828601;63626526961;313574893;1160905534;3368008560;132359577;number of ReadReq miss cycles 
system.cpu60.dcache.ReadReq_miss_latency::total;16831828601;63626526961;313574893;1160905534;3368008560;132359577;number of ReadReq miss cycles 
system.cpu60.dcache.WriteReq_miss_latency::cpu60.data;593653003;5558397470;84233110;72250567;1069033803;5031712;number of WriteReq miss cycles 
system.cpu60.dcache.WriteReq_miss_latency::total;593653003;5558397470;84233110;72250567;1069033803;5031712;number of WriteReq miss cycles 
system.cpu60.dcache.LoadLockedReq_miss_latency::cpu60.data;177456298;1255641398;6237744;11585971;43542854;876241;number of LoadLockedReq miss cycles 
system.cpu60.dcache.LoadLockedReq_miss_latency::total;177456298;1255641398;6237744;11585971;43542854;876241;number of LoadLockedReq miss cycles 
system.cpu60.dcache.StoreCondReq_miss_latency::cpu60.data;318599972;2068509430;5703938;34872549;58687592;1520983;number of StoreCondReq miss cycles 
system.cpu60.dcache.StoreCondReq_miss_latency::total;318599972;2068509430;5703938;34872549;58687592;1520983;number of StoreCondReq miss cycles 
system.cpu60.dcache.StoreCondFailReq_miss_latency::cpu60.data;66306999;10870000;514000;1800000;7750000;216000;number of StoreCondFailReq miss cycles 
system.cpu60.dcache.StoreCondFailReq_miss_latency::total;66306999;10870000;514000;1800000;7750000;216000;number of StoreCondFailReq miss cycles 
system.cpu60.dcache.demand_miss_latency::cpu60.data;17425481604;69184924431;397808003;1233156101;4437042363;137391289;number of demand (read+write) miss cycles 
system.cpu60.dcache.demand_miss_latency::total;17425481604;69184924431;397808003;1233156101;4437042363;137391289;number of demand (read+write) miss cycles 
system.cpu60.dcache.overall_miss_latency::cpu60.data;17425481604;69184924431;397808003;1233156101;4437042363;137391289;number of overall miss cycles 
system.cpu60.dcache.overall_miss_latency::total;17425481604;69184924431;397808003;1233156101;4437042363;137391289;number of overall miss cycles 
system.cpu60.dcache.ReadReq_accesses::cpu60.data;3519860;15009853;69348;336484;671501;22954;number of ReadReq accesses(hits+misses) 
system.cpu60.dcache.ReadReq_accesses::total;3519860;15009853;69348;336484;671501;22954;number of ReadReq accesses(hits+misses) 
system.cpu60.dcache.WriteReq_accesses::cpu60.data;1382607;5270140;32664;132553;244260;7435;number of WriteReq accesses(hits+misses) 
system.cpu60.dcache.WriteReq_accesses::total;1382607;5270140;32664;132553;244260;7435;number of WriteReq accesses(hits+misses) 
system.cpu60.dcache.LoadLockedReq_accesses::cpu60.data;39539;77671;922;2231;4562;216;number of LoadLockedReq accesses(hits+misses) 
system.cpu60.dcache.LoadLockedReq_accesses::total;39539;77671;922;2231;4562;216;number of LoadLockedReq accesses(hits+misses) 
system.cpu60.dcache.StoreCondReq_accesses::cpu60.data;20392;73953;754;1890;2547;92;number of StoreCondReq accesses(hits+misses) 
system.cpu60.dcache.StoreCondReq_accesses::total;20392;73953;754;1890;2547;92;number of StoreCondReq accesses(hits+misses) 
system.cpu60.dcache.demand_accesses::cpu60.data;4902467;20279993;102012;469037;915761;30389;number of demand (read+write) accesses 
system.cpu60.dcache.demand_accesses::total;4902467;20279993;102012;469037;915761;30389;number of demand (read+write) accesses 
system.cpu60.dcache.overall_accesses::cpu60.data;4902467;20279993;102012;469037;915761;30389;number of overall (read+write) accesses 
system.cpu60.dcache.overall_accesses::total;4902467;20279993;102012;469037;915761;30389;number of overall (read+write) accesses 
system.cpu60.dcache.ReadReq_miss_rate::cpu60.data;0.057616;0.059285;0.051407;0.049096;0.054128;0.062342;miss rate for ReadReq accesses 
system.cpu60.dcache.ReadReq_miss_rate::total;0.057616;0.059285;0.051407;0.049096;0.054128;0.062342;miss rate for ReadReq accesses 
system.cpu60.dcache.WriteReq_miss_rate::cpu60.data;0.007357;0.017494;0.029360;0.009136;0.043151;0.008473;miss rate for WriteReq accesses 
system.cpu60.dcache.WriteReq_miss_rate::total;0.007357;0.017494;0.029360;0.009136;0.043151;0.008473;miss rate for WriteReq accesses 
system.cpu60.dcache.LoadLockedReq_miss_rate::cpu60.data;0.056476;0.248651;0.078091;0.065442;0.130206;0.050926;miss rate for LoadLockedReq accesses 
system.cpu60.dcache.LoadLockedReq_miss_rate::total;0.056476;0.248651;0.078091;0.065442;0.130206;0.050926;miss rate for LoadLockedReq accesses 
system.cpu60.dcache.StoreCondReq_miss_rate::cpu60.data;0.322479;0.473612;0.143236;0.344444;0.430310;0.326087;miss rate for StoreCondReq accesses 
system.cpu60.dcache.StoreCondReq_miss_rate::total;0.322479;0.473612;0.143236;0.344444;0.430310;0.326087;miss rate for StoreCondReq accesses 
system.cpu60.dcache.demand_miss_rate::cpu60.data;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;miss rate for demand accesses 
system.cpu60.dcache.demand_miss_rate::total;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;miss rate for demand accesses 
system.cpu60.dcache.overall_miss_rate::cpu60.data;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;miss rate for overall accesses 
system.cpu60.dcache.overall_miss_rate::total;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;miss rate for overall accesses 
system.cpu60.dcache.ReadReq_avg_miss_latency::cpu60.data;82997.182451;71502.289660;87959.296774;70272.732082;92662.628553;92494.463312;average ReadReq miss latency 
system.cpu60.dcache.ReadReq_avg_miss_latency::total;82997.182451;71502.289660;87959.296774;70272.732082;92662.628553;92494.463312;average ReadReq miss latency 
system.cpu60.dcache.WriteReq_avg_miss_latency::cpu60.data;58361.482796;60289.576116;87834.316997;59661.905037;101426.357021;79868.444444;average WriteReq miss latency 
system.cpu60.dcache.WriteReq_avg_miss_latency::total;58361.482796;60289.576116;87834.316997;59661.905037;101426.357021;79868.444444;average WriteReq miss latency 
system.cpu60.dcache.LoadLockedReq_avg_miss_latency::cpu60.data;79469.905060;65015.347072;86635.333333;79355.965753;73304.468013;79658.272727;average LoadLockedReq miss latency 
system.cpu60.dcache.LoadLockedReq_avg_miss_latency::total;79469.905060;65015.347072;86635.333333;79355.965753;73304.468013;79658.272727;average LoadLockedReq miss latency 
system.cpu60.dcache.StoreCondReq_avg_miss_latency::cpu60.data;48448.900852;59058.085082;52814.240741;53567.663594;53547.072993;50699.433333;average StoreCondReq miss latency 
system.cpu60.dcache.StoreCondReq_avg_miss_latency::total;48448.900852;59058.085082;52814.240741;53567.663594;53547.072993;50699.433333;average StoreCondReq miss latency 
system.cpu60.dcache.StoreCondFailReq_avg_miss_latency::cpu60.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu60.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu60.dcache.demand_avg_miss_latency::cpu60.data;81820.528539;70449.636302;87932.803492;69548.028932;94632.677778;91962.040830;average overall miss latency 
system.cpu60.dcache.demand_avg_miss_latency::total;81820.528539;70449.636302;87932.803492;69548.028932;94632.677778;91962.040830;average overall miss latency 
system.cpu60.dcache.overall_avg_miss_latency::cpu60.data;81820.528539;70449.636302;87932.803492;69548.028932;94632.677778;91962.040830;average overall miss latency 
system.cpu60.dcache.overall_avg_miss_latency::total;81820.528539;70449.636302;87932.803492;69548.028932;94632.677778;91962.040830;average overall miss latency 
system.cpu60.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu60.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu60.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu60.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu60.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu60.dcache.writebacks::writebacks;2409;26394;928;282;8237;19;number of writebacks 
system.cpu60.dcache.writebacks::total;2409;26394;928;282;8237;19;number of writebacks 
system.cpu60.dcache.ReadReq_mshr_misses::cpu60.data;202800;889853;3565;16520;36347;1431;number of ReadReq MSHR misses 
system.cpu60.dcache.ReadReq_mshr_misses::total;202800;889853;3565;16520;36347;1431;number of ReadReq MSHR misses 
system.cpu60.dcache.WriteReq_mshr_misses::cpu60.data;10172;92195;959;1211;10540;63;number of WriteReq MSHR misses 
system.cpu60.dcache.WriteReq_mshr_misses::total;10172;92195;959;1211;10540;63;number of WriteReq MSHR misses 
system.cpu60.dcache.LoadLockedReq_mshr_misses::cpu60.data;2233;19313;72;146;594;11;number of LoadLockedReq MSHR misses 
system.cpu60.dcache.LoadLockedReq_mshr_misses::total;2233;19313;72;146;594;11;number of LoadLockedReq MSHR misses 
system.cpu60.dcache.StoreCondReq_mshr_misses::cpu60.data;6576;35011;108;651;1095;30;number of StoreCondReq MSHR misses 
system.cpu60.dcache.StoreCondReq_mshr_misses::total;6576;35011;108;651;1095;30;number of StoreCondReq MSHR misses 
system.cpu60.dcache.demand_mshr_misses::cpu60.data;212972;982048;4524;17731;46887;1494;number of demand (read+write) MSHR misses 
system.cpu60.dcache.demand_mshr_misses::total;212972;982048;4524;17731;46887;1494;number of demand (read+write) MSHR misses 
system.cpu60.dcache.overall_mshr_misses::cpu60.data;212972;982048;4524;17731;46887;1494;number of overall MSHR misses 
system.cpu60.dcache.overall_mshr_misses::total;212972;982048;4524;17731;46887;1494;number of overall MSHR misses 
system.cpu60.dcache.ReadReq_mshr_miss_latency::cpu60.data;11567961399;43073336039;220945107;774004466;2432623440;94085423;number of ReadReq MSHR miss cycles 
system.cpu60.dcache.ReadReq_mshr_miss_latency::total;11567961399;43073336039;220945107;774004466;2432623440;94085423;number of ReadReq MSHR miss cycles 
system.cpu60.dcache.WriteReq_mshr_miss_latency::cpu60.data;281063997;3069760530;59186890;35813433;791212197;3185288;number of WriteReq MSHR miss cycles 
system.cpu60.dcache.WriteReq_mshr_miss_latency::total;281063997;3069760530;59186890;35813433;791212197;3185288;number of WriteReq MSHR miss cycles 
system.cpu60.dcache.LoadLockedReq_mshr_miss_latency::cpu60.data;122213702;825515602;4363256;8086029;29621146;584759;number of LoadLockedReq MSHR miss cycles 
system.cpu60.dcache.LoadLockedReq_mshr_miss_latency::total;122213702;825515602;4363256;8086029;29621146;584759;number of LoadLockedReq MSHR miss cycles 
system.cpu60.dcache.StoreCondReq_mshr_miss_latency::cpu60.data;150775028;1177787570;2831062;16388451;32348408;747017;number of StoreCondReq MSHR miss cycles 
system.cpu60.dcache.StoreCondReq_mshr_miss_latency::total;150775028;1177787570;2831062;16388451;32348408;747017;number of StoreCondReq MSHR miss cycles 
system.cpu60.dcache.StoreCondFailReq_mshr_miss_latency::cpu60.data;47310001;7680000;360000;1250000;5660000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu60.dcache.StoreCondFailReq_mshr_miss_latency::total;47310001;7680000;360000;1250000;5660000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu60.dcache.demand_mshr_miss_latency::cpu60.data;11849025396;46143096569;280131997;809817899;3223835637;97270711;number of demand (read+write) MSHR miss cycles 
system.cpu60.dcache.demand_mshr_miss_latency::total;11849025396;46143096569;280131997;809817899;3223835637;97270711;number of demand (read+write) MSHR miss cycles 
system.cpu60.dcache.overall_mshr_miss_latency::cpu60.data;11849025396;46143096569;280131997;809817899;3223835637;97270711;number of overall MSHR miss cycles 
system.cpu60.dcache.overall_mshr_miss_latency::total;11849025396;46143096569;280131997;809817899;3223835637;97270711;number of overall MSHR miss cycles 
system.cpu60.dcache.ReadReq_mshr_uncacheable_latency::cpu60.data;31036000;;600000;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu60.dcache.ReadReq_mshr_uncacheable_latency::total;31036000;;600000;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu60.dcache.WriteReq_mshr_uncacheable_latency::cpu60.data;1384518000;3509107000;20176000;130549000;132393000;6260000;number of WriteReq MSHR uncacheable cycles 
system.cpu60.dcache.WriteReq_mshr_uncacheable_latency::total;1384518000;3509107000;20176000;130549000;132393000;6260000;number of WriteReq MSHR uncacheable cycles 
system.cpu60.dcache.overall_mshr_uncacheable_latency::cpu60.data;1415554000;3509107000;20776000;130549000;132393000;6260000;number of overall MSHR uncacheable cycles 
system.cpu60.dcache.overall_mshr_uncacheable_latency::total;1415554000;3509107000;20776000;130549000;132393000;6260000;number of overall MSHR uncacheable cycles 
system.cpu60.dcache.ReadReq_mshr_miss_rate::cpu60.data;0.057616;0.059285;0.051407;0.049096;0.054128;0.062342;mshr miss rate for ReadReq accesses 
system.cpu60.dcache.ReadReq_mshr_miss_rate::total;0.057616;0.059285;0.051407;0.049096;0.054128;0.062342;mshr miss rate for ReadReq accesses 
system.cpu60.dcache.WriteReq_mshr_miss_rate::cpu60.data;0.007357;0.017494;0.029360;0.009136;0.043151;0.008473;mshr miss rate for WriteReq accesses 
system.cpu60.dcache.WriteReq_mshr_miss_rate::total;0.007357;0.017494;0.029360;0.009136;0.043151;0.008473;mshr miss rate for WriteReq accesses 
system.cpu60.dcache.LoadLockedReq_mshr_miss_rate::cpu60.data;0.056476;0.248651;0.078091;0.065442;0.130206;0.050926;mshr miss rate for LoadLockedReq accesses 
system.cpu60.dcache.LoadLockedReq_mshr_miss_rate::total;0.056476;0.248651;0.078091;0.065442;0.130206;0.050926;mshr miss rate for LoadLockedReq accesses 
system.cpu60.dcache.StoreCondReq_mshr_miss_rate::cpu60.data;0.322479;0.473422;0.143236;0.344444;0.429918;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu60.dcache.StoreCondReq_mshr_miss_rate::total;0.322479;0.473422;0.143236;0.344444;0.429918;0.326087;mshr miss rate for StoreCondReq accesses 
system.cpu60.dcache.demand_mshr_miss_rate::cpu60.data;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;mshr miss rate for demand accesses 
system.cpu60.dcache.demand_mshr_miss_rate::total;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;mshr miss rate for demand accesses 
system.cpu60.dcache.overall_mshr_miss_rate::cpu60.data;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;mshr miss rate for overall accesses 
system.cpu60.dcache.overall_mshr_miss_rate::total;0.043442;0.048424;0.044348;0.037803;0.051200;0.049163;mshr miss rate for overall accesses 
system.cpu60.dcache.ReadReq_avg_mshr_miss_latency::cpu60.data;57041.229778;48405.001769;61976.187097;46852.570581;66927.764052;65748.024458;average ReadReq mshr miss latency 
system.cpu60.dcache.ReadReq_avg_mshr_miss_latency::total;57041.229778;48405.001769;61976.187097;46852.570581;66927.764052;65748.024458;average ReadReq mshr miss latency 
system.cpu60.dcache.WriteReq_avg_mshr_miss_latency::cpu60.data;27631.144023;33296.388416;61717.299270;29573.437655;75067.570873;50560.126984;average WriteReq mshr miss latency 
system.cpu60.dcache.WriteReq_avg_mshr_miss_latency::total;27631.144023;33296.388416;61717.299270;29573.437655;75067.570873;50560.126984;average WriteReq mshr miss latency 
system.cpu60.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu60.data;54730.721899;42744.037798;60600.777778;55383.760274;49867.249158;53159.909091;average LoadLockedReq mshr miss latency 
system.cpu60.dcache.LoadLockedReq_avg_mshr_miss_latency::total;54730.721899;42744.037798;60600.777778;55383.760274;49867.249158;53159.909091;average LoadLockedReq mshr miss latency 
system.cpu60.dcache.StoreCondReq_avg_mshr_miss_latency::cpu60.data;22928.076034;33640.500700;26213.537037;25174.271889;29541.925114;24900.566667;average StoreCondReq mshr miss latency 
system.cpu60.dcache.StoreCondReq_avg_mshr_miss_latency::total;22928.076034;33640.500700;26213.537037;25174.271889;29541.925114;24900.566667;average StoreCondReq mshr miss latency 
system.cpu60.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu60.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu60.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu60.dcache.demand_avg_mshr_miss_latency::cpu60.data;55636.540935;46986.600012;61921.307913;45672.432407;68757.558321;65107.570950;average overall mshr miss latency 
system.cpu60.dcache.demand_avg_mshr_miss_latency::total;55636.540935;46986.600012;61921.307913;45672.432407;68757.558321;65107.570950;average overall mshr miss latency 
system.cpu60.dcache.overall_avg_mshr_miss_latency::cpu60.data;55636.540935;46986.600012;61921.307913;45672.432407;68757.558321;65107.570950;average overall mshr miss latency 
system.cpu60.dcache.overall_avg_mshr_miss_latency::total;55636.540935;46986.600012;61921.307913;45672.432407;68757.558321;65107.570950;average overall mshr miss latency 
system.cpu60.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu60.data;inf;;inf;;;;average ReadReq mshr uncacheable latency 
system.cpu60.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;inf;;;;average ReadReq mshr uncacheable latency 
system.cpu60.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu60.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu60.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu60.dcache.overall_avg_mshr_uncacheable_latency::cpu60.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu60.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu60.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu61.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu61.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu61.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu61.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu61.dtb.read_hits;3609404;14344227;64685;472591;583034;25098;DTB read hits 
system.cpu61.dtb.read_misses;0;415;0;0;661;0;DTB read misses 
system.cpu61.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu61.dtb.read_accesses;0;104794;0;0;153276;0;DTB read accesses 
system.cpu61.dtb.write_hits;1441738;5258404;23438;169165;210638;7636;DTB write hits 
system.cpu61.dtb.write_misses;0;247;0;0;6197;0;DTB write misses 
system.cpu61.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu61.dtb.write_accesses;0;36655;0;0;47527;0;DTB write accesses 
system.cpu61.dtb.data_hits;5051142;19602631;88123;641756;793672;32734;DTB hits 
system.cpu61.dtb.data_misses;0;662;0;0;6858;0;DTB misses 
system.cpu61.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu61.dtb.data_accesses;0;141449;0;0;200803;0;DTB accesses 
system.cpu61.itb.fetch_hits;1233261;3315873;15314;112464;628984;5395;ITB hits 
system.cpu61.itb.fetch_misses;0;49;0;0;7;0;ITB misses 
system.cpu61.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu61.itb.fetch_accesses;1233261;3315922;15314;112464;628991;5395;ITB accesses 
system.cpu61.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu61.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu61.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu61.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu61.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu61.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu61.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu61.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu61.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu61.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu61.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu61.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu61.numCycles;644632461;1014355480;7031250;49902344;44531249;2441522;number of cpu cycles simulated 
system.cpu61.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu61.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu61.committedInsts;16622325;68146050;310525;2247131;2523484;106652;Number of instructions committed 
system.cpu61.committedOps;16622325;68146050;310525;2247131;2523484;106652;Number of ops (including micro ops) committed 
system.cpu61.num_int_alu_accesses;16103056;66562407;302901;2192864;2455816;104107;Number of integer alu accesses 
system.cpu61.num_fp_alu_accesses;1746;398432;0;134;2572;0;Number of float alu accesses 
system.cpu61.num_func_calls;637667;2508277;11572;82824;70569;3652;number of times a function call or return occured 
system.cpu61.num_conditional_control_insts;1606284;7065569;30472;228097;268454;14325;number of instructions that are conditional controls 
system.cpu61.num_int_insts;16103056;66562407;302901;2192864;2455816;104107;number of integer instructions 
system.cpu61.num_fp_insts;1746;398432;0;134;2572;0;number of float instructions 
system.cpu61.num_int_register_reads;22108166;93269933;421582;3048860;3364892;140756;number of times the integer registers were read 
system.cpu61.num_int_register_writes;12870287;53080317;244808;1764891;1945165;80918;number of times the integer registers were written 
system.cpu61.num_fp_register_reads;890;280830;0;66;1281;0;number of times the floating registers were read 
system.cpu61.num_fp_register_writes;896;245638;0;68;1312;0;number of times the floating registers were written 
system.cpu61.num_mem_refs;5057256;19651063;88197;642350;802037;32760;number of memory refs 
system.cpu61.num_load_insts;3609538;14365906;64685;472601;584536;25098;Number of load instructions 
system.cpu61.num_store_insts;1447718;5285157;23512;169749;217501;7662;Number of store instructions 
system.cpu61.num_idle_cycles;599699212.809422;829568054.110855;6190639.081777;43861841.221991;37495041.440828;2155506.048309;Number of idle cycles 
system.cpu61.num_busy_cycles;44933248.190578;184787425.889145;840610.918223;6040502.778009;7036207.559172;286015.951691;Number of busy cycles 
system.cpu61.not_idle_fraction;0.069704;0.182172;0.119554;0.121046;0.158006;0.117147;Percentage of non-idle cycles 
system.cpu61.idle_fraction;0.930296;0.817828;0.880446;0.878954;0.841994;0.882853;Percentage of idle cycles 
system.cpu61.Branches;2554618;10568840;47109;346312;370422;19612;Number of branches fetched 
system.cpu61.op_class::No_OpClass;54188;153577;705;5220;22288;244;Class of executed instruction 
system.cpu61.op_class::IntAlu;10983821;46930093;214629;1548758;1588377;71228;Class of executed instruction 
system.cpu61.op_class::IntMult;65484;261178;1284;9198;7471;392;Class of executed instruction 
system.cpu61.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::FloatAdd;88;53660;0;4;89;0;Class of executed instruction 
system.cpu61.op_class::FloatCmp;0;5259;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::FloatCvt;0;1911;0;0;5;0;Class of executed instruction 
system.cpu61.op_class::FloatMult;0;12921;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::FloatDiv;8;2506;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::MemRead;3650650;14494949;65185;476534;589140;25288;Class of executed instruction 
system.cpu61.op_class::MemWrite;1447734;5289587;23512;169751;217538;7662;Class of executed instruction 
system.cpu61.op_class::IprAccess;420352;941071;5210;37666;105434;1838;Class of executed instruction 
system.cpu61.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu61.op_class::total;16622325;68146712;310525;2247131;2530342;106652;Class of executed instruction 
system.cpu61.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu61.kern.inst.quiesce;9814;11168;74;569;508;25;number of quiesce instructions executed 
system.cpu61.kern.inst.hwrei;103392;217265;1280;9148;15621;451;number of hwrei instructions executed 
system.cpu61.kern.ipl_count::0;23402;53943;290;2121;2072;101;number of times we switched to this ipl 
system.cpu61.kern.ipl_count::22;5813;10396;72;511;456;25;number of times we switched to this ipl 
system.cpu61.kern.ipl_count::30;87;2154;2;67;86;1;number of times we switched to this ipl 
system.cpu61.kern.ipl_count::31;62421;119620;772;5412;5121;274;number of times we switched to this ipl 
system.cpu61.kern.ipl_count::total;91723;186113;1136;8111;7735;401;number of times we switched to this ipl 
system.cpu61.kern.ipl_good::0;23402;53943;290;2121;2072;101;number of times we switched to this ipl from a different ipl 
system.cpu61.kern.ipl_good::22;5813;10396;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu61.kern.ipl_good::30;87;2154;2;67;86;1;number of times we switched to this ipl from a different ipl 
system.cpu61.kern.ipl_good::31;23315;51799;288;2054;1988;100;number of times we switched to this ipl from a different ipl 
system.cpu61.kern.ipl_good::total;52617;118292;652;4753;4602;227;number of times we switched to this ipl from a different ipl 
system.cpu61.kern.ipl_ticks::0;5485796060000;8804587800000;67980410000;480272720000;419474070000;23286400000;number of cycles we spent at this ipl 
system.cpu61.kern.ipl_ticks::22;17734830000;33560750000;220460000;1565180000;1420440000;77300000;number of cycles we spent at this ipl 
system.cpu61.kern.ipl_ticks::30;875560000;15179060000;20490000;674300000;820780000;10190000;number of cycles we spent at this ipl 
system.cpu61.kern.ipl_ticks::31;941917880000;1290227190000;2091140000;16511240000;23597200000;1041330000;number of cycles we spent at this ipl 
system.cpu61.kern.ipl_ticks::total;6446324330000;10143554800000;70312500000;499023440000;445312490000;24415220000;number of cycles we spent at this ipl 
system.cpu61.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu61.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu61.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu61.kern.ipl_used::31;0.373512;0.433030;0.373057;0.379527;0.388205;0.364964;fraction of swpipl calls that actually changed the ipl 
system.cpu61.kern.ipl_used::total;0.573651;0.635592;0.573944;0.585994;0.594958;0.566085;fraction of swpipl calls that actually changed the ipl 
system.cpu61.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu61.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu61.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu61.kern.callpal::swpctx;26;4176;;2;39;;number of callpals executed 
system.cpu61.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu61.kern.callpal::swpipl;79922;157863;988;6955;6602;349;number of callpals executed 
system.cpu61.kern.callpal::rdps;11627;21423;144;1035;918;50;number of callpals executed 
system.cpu61.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu61.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu61.kern.callpal::rti;5900;15709;74;578;591;26;number of callpals executed 
system.cpu61.kern.callpal::rdunique;1;252;;;16;;number of callpals executed 
system.cpu61.kern.callpal::total;97490;204013;1206;8570;8214;425;number of callpals executed 
system.cpu61.kern.mode_switch::kernel;5928;19885;74;580;630;26;number of protection mode switches 
system.cpu61.kern.mode_switch::user;0;3184;0;0;68;0;number of protection mode switches 
system.cpu61.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu61.kern.mode_switch_good::kernel;0;0.160121;0;0;0.107937;0;fraction of useful protection mode switches 
system.cpu61.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu61.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu61.kern.mode_switch_good::total;0;0.276041;0;0;0.194842;0;fraction of useful protection mode switches 
system.cpu61.kern.mode_ticks::kernel;0;16473569990000;0;0;981553000000;0;number of ticks spent at the given mode 
system.cpu61.kern.mode_ticks::user;0;16305540000;0;0;15208140000;0;number of ticks spent at the given mode 
system.cpu61.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu61.kern.swap_context;27;4176;0;2;39;0;number of times the context was actually changed 
system.cpu61.icache.tags.replacements;23796;350824;480;4231;6063;160;number of replacements 
system.cpu61.icache.tags.tagsinuse;379.773127;499.677428;506;506;506.452375;507;Cycle average of tags in use 
system.cpu61.icache.tags.total_refs;9175878;68765930;149197;1159532;6308330;4018752;Total number of references to valid blocks. 
system.cpu61.icache.tags.sampled_refs;23796;350824;480;4231;6063;667;Sample count of references to valid blocks. 
system.cpu61.icache.tags.avg_refs;385.605900;196.012616;310.827083;274.056251;1040.463467;6025.115442;Average number of references to valid blocks. 
system.cpu61.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu61.icache.tags.occ_blocks::cpu61.inst;379.773127;499.677428;506;506;506.452375;507;Average occupied blocks per requestor 
system.cpu61.icache.tags.occ_percent::cpu61.inst;0.741744;0.975932;0.988281;0.988281;0.989165;0.990234;Average percentage of cache occupancy 
system.cpu61.icache.tags.occ_percent::total;0.741744;0.975932;0.988281;0.988281;0.989165;0.990234;Average percentage of cache occupancy 
system.cpu61.icache.tags.occ_task_id_blocks::1024;441;506;506;506;507;507;Occupied blocks per task id 
system.cpu61.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;9;Occupied blocks per task id 
system.cpu61.icache.tags.age_task_id_blocks_1024::3;12;15;12;12;14;5;Occupied blocks per task id 
system.cpu61.icache.tags.age_task_id_blocks_1024::4;427;489;492;492;491;493;Occupied blocks per task id 
system.cpu61.icache.tags.occ_task_id_percent::1024;0.861328;0.988281;0.988281;0.988281;0.990234;0.990234;Percentage of cache occupancy per task id 
system.cpu61.icache.tags.tag_accesses;33268894;136644313;621530;4498493;5066748;213464;Number of tag accesses 
system.cpu61.icache.tags.data_accesses;33268894;136644313;621530;4498493;5066748;213464;Number of data accesses 
system.cpu61.icache.ReadReq_hits::cpu61.inst;16598081;67795823;310045;2242900;2524278;106492;number of ReadReq hits 
system.cpu61.icache.ReadReq_hits::total;16598081;67795823;310045;2242900;2524278;106492;number of ReadReq hits 
system.cpu61.icache.demand_hits::cpu61.inst;16598081;67795823;310045;2242900;2524278;106492;number of demand (read+write) hits 
system.cpu61.icache.demand_hits::total;16598081;67795823;310045;2242900;2524278;106492;number of demand (read+write) hits 
system.cpu61.icache.overall_hits::cpu61.inst;16598081;67795823;310045;2242900;2524278;106492;number of overall hits 
system.cpu61.icache.overall_hits::total;16598081;67795823;310045;2242900;2524278;106492;number of overall hits 
system.cpu61.icache.ReadReq_misses::cpu61.inst;24244;350889;480;4231;6064;160;number of ReadReq misses 
system.cpu61.icache.ReadReq_misses::total;24244;350889;480;4231;6064;160;number of ReadReq misses 
system.cpu61.icache.demand_misses::cpu61.inst;24244;350889;480;4231;6064;160;number of demand (read+write) misses 
system.cpu61.icache.demand_misses::total;24244;350889;480;4231;6064;160;number of demand (read+write) misses 
system.cpu61.icache.overall_misses::cpu61.inst;24244;350889;480;4231;6064;160;number of overall misses 
system.cpu61.icache.overall_misses::total;24244;350889;480;4231;6064;160;number of overall misses 
system.cpu61.icache.ReadReq_miss_latency::cpu61.inst;2454154000;34859920993;51270500;435773500;646483250;16102250;number of ReadReq miss cycles 
system.cpu61.icache.ReadReq_miss_latency::total;2454154000;34859920993;51270500;435773500;646483250;16102250;number of ReadReq miss cycles 
system.cpu61.icache.demand_miss_latency::cpu61.inst;2454154000;34859920993;51270500;435773500;646483250;16102250;number of demand (read+write) miss cycles 
system.cpu61.icache.demand_miss_latency::total;2454154000;34859920993;51270500;435773500;646483250;16102250;number of demand (read+write) miss cycles 
system.cpu61.icache.overall_miss_latency::cpu61.inst;2454154000;34859920993;51270500;435773500;646483250;16102250;number of overall miss cycles 
system.cpu61.icache.overall_miss_latency::total;2454154000;34859920993;51270500;435773500;646483250;16102250;number of overall miss cycles 
system.cpu61.icache.ReadReq_accesses::cpu61.inst;16622325;68146712;310525;2247131;2530342;106652;number of ReadReq accesses(hits+misses) 
system.cpu61.icache.ReadReq_accesses::total;16622325;68146712;310525;2247131;2530342;106652;number of ReadReq accesses(hits+misses) 
system.cpu61.icache.demand_accesses::cpu61.inst;16622325;68146712;310525;2247131;2530342;106652;number of demand (read+write) accesses 
system.cpu61.icache.demand_accesses::total;16622325;68146712;310525;2247131;2530342;106652;number of demand (read+write) accesses 
system.cpu61.icache.overall_accesses::cpu61.inst;16622325;68146712;310525;2247131;2530342;106652;number of overall (read+write) accesses 
system.cpu61.icache.overall_accesses::total;16622325;68146712;310525;2247131;2530342;106652;number of overall (read+write) accesses 
system.cpu61.icache.ReadReq_miss_rate::cpu61.inst;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;miss rate for ReadReq accesses 
system.cpu61.icache.ReadReq_miss_rate::total;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;miss rate for ReadReq accesses 
system.cpu61.icache.demand_miss_rate::cpu61.inst;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;miss rate for demand accesses 
system.cpu61.icache.demand_miss_rate::total;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;miss rate for demand accesses 
system.cpu61.icache.overall_miss_rate::cpu61.inst;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;miss rate for overall accesses 
system.cpu61.icache.overall_miss_rate::total;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;miss rate for overall accesses 
system.cpu61.icache.ReadReq_avg_miss_latency::cpu61.inst;101227.272727;99347.431789;106813.541667;102995.391160;106610.034631;100639.062500;average ReadReq miss latency 
system.cpu61.icache.ReadReq_avg_miss_latency::total;101227.272727;99347.431789;106813.541667;102995.391160;106610.034631;100639.062500;average ReadReq miss latency 
system.cpu61.icache.demand_avg_miss_latency::cpu61.inst;101227.272727;99347.431789;106813.541667;102995.391160;106610.034631;100639.062500;average overall miss latency 
system.cpu61.icache.demand_avg_miss_latency::total;101227.272727;99347.431789;106813.541667;102995.391160;106610.034631;100639.062500;average overall miss latency 
system.cpu61.icache.overall_avg_miss_latency::cpu61.inst;101227.272727;99347.431789;106813.541667;102995.391160;106610.034631;100639.062500;average overall miss latency 
system.cpu61.icache.overall_avg_miss_latency::total;101227.272727;99347.431789;106813.541667;102995.391160;106610.034631;100639.062500;average overall miss latency 
system.cpu61.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu61.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu61.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu61.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu61.icache.ReadReq_mshr_misses::cpu61.inst;24244;350889;480;4231;6064;160;number of ReadReq MSHR misses 
system.cpu61.icache.ReadReq_mshr_misses::total;24244;350889;480;4231;6064;160;number of ReadReq MSHR misses 
system.cpu61.icache.demand_mshr_misses::cpu61.inst;24244;350889;480;4231;6064;160;number of demand (read+write) MSHR misses 
system.cpu61.icache.demand_mshr_misses::total;24244;350889;480;4231;6064;160;number of demand (read+write) MSHR misses 
system.cpu61.icache.overall_mshr_misses::cpu61.inst;24244;350889;480;4231;6064;160;number of overall MSHR misses 
system.cpu61.icache.overall_mshr_misses::total;24244;350889;480;4231;6064;160;number of overall MSHR misses 
system.cpu61.icache.ReadReq_mshr_miss_latency::cpu61.inst;1792495000;25799764007;38538500;324240500;487627750;11894750;number of ReadReq MSHR miss cycles 
system.cpu61.icache.ReadReq_mshr_miss_latency::total;1792495000;25799764007;38538500;324240500;487627750;11894750;number of ReadReq MSHR miss cycles 
system.cpu61.icache.demand_mshr_miss_latency::cpu61.inst;1792495000;25799764007;38538500;324240500;487627750;11894750;number of demand (read+write) MSHR miss cycles 
system.cpu61.icache.demand_mshr_miss_latency::total;1792495000;25799764007;38538500;324240500;487627750;11894750;number of demand (read+write) MSHR miss cycles 
system.cpu61.icache.overall_mshr_miss_latency::cpu61.inst;1792495000;25799764007;38538500;324240500;487627750;11894750;number of overall MSHR miss cycles 
system.cpu61.icache.overall_mshr_miss_latency::total;1792495000;25799764007;38538500;324240500;487627750;11894750;number of overall MSHR miss cycles 
system.cpu61.icache.ReadReq_mshr_miss_rate::cpu61.inst;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;mshr miss rate for ReadReq accesses 
system.cpu61.icache.ReadReq_mshr_miss_rate::total;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;mshr miss rate for ReadReq accesses 
system.cpu61.icache.demand_mshr_miss_rate::cpu61.inst;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;mshr miss rate for demand accesses 
system.cpu61.icache.demand_mshr_miss_rate::total;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;mshr miss rate for demand accesses 
system.cpu61.icache.overall_mshr_miss_rate::cpu61.inst;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;mshr miss rate for overall accesses 
system.cpu61.icache.overall_mshr_miss_rate::total;0.001459;0.005149;0.001546;0.001883;0.002397;0.001500;mshr miss rate for overall accesses 
system.cpu61.icache.ReadReq_avg_mshr_miss_latency::cpu61.inst;73935.612935;73526.853241;80288.541667;76634.483574;80413.547164;74342.187500;average ReadReq mshr miss latency 
system.cpu61.icache.ReadReq_avg_mshr_miss_latency::total;73935.612935;73526.853241;80288.541667;76634.483574;80413.547164;74342.187500;average ReadReq mshr miss latency 
system.cpu61.icache.demand_avg_mshr_miss_latency::cpu61.inst;73935.612935;73526.853241;80288.541667;76634.483574;80413.547164;74342.187500;average overall mshr miss latency 
system.cpu61.icache.demand_avg_mshr_miss_latency::total;73935.612935;73526.853241;80288.541667;76634.483574;80413.547164;74342.187500;average overall mshr miss latency 
system.cpu61.icache.overall_avg_mshr_miss_latency::cpu61.inst;73935.612935;73526.853241;80288.541667;76634.483574;80413.547164;74342.187500;average overall mshr miss latency 
system.cpu61.icache.overall_avg_mshr_miss_latency::total;73935.612935;73526.853241;80288.541667;76634.483574;80413.547164;74342.187500;average overall mshr miss latency 
system.cpu61.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu61.dcache.tags.replacements;129592;705123;3277;22960;26774;924;number of replacements 
system.cpu61.dcache.tags.tagsinuse;432.988581;810.994686;722.365447;657.497106;787.562612;807.113280;Cycle average of tags in use 
system.cpu61.dcache.tags.total_refs;873571;12902907;9352;152400;10897177;179989;Total number of references to valid blocks. 
system.cpu61.dcache.tags.sampled_refs;129592;705123;3277;22960;26774;1716;Sample count of references to valid blocks. 
system.cpu61.dcache.tags.avg_refs;6.740933;18.298803;2.853830;6.637631;407.005939;104.888695;Average number of references to valid blocks. 
system.cpu61.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu61.dcache.tags.occ_blocks::cpu61.data;432.988581;810.994686;722.365447;657.497106;787.562612;807.113280;Average occupied blocks per requestor 
system.cpu61.dcache.tags.occ_percent::cpu61.data;0.422840;0.791987;0.705435;0.642087;0.769104;0.788197;Average percentage of cache occupancy 
system.cpu61.dcache.tags.occ_percent::total;0.422840;0.791987;0.705435;0.642087;0.769104;0.788197;Average percentage of cache occupancy 
system.cpu61.dcache.tags.occ_task_id_blocks::1024;595;729;680;636;802;792;Occupied blocks per task id 
system.cpu61.dcache.tags.age_task_id_blocks_1024::3;13;13;11;10;12;8;Occupied blocks per task id 
system.cpu61.dcache.tags.age_task_id_blocks_1024::4;582;716;669;626;790;778;Occupied blocks per task id 
system.cpu61.dcache.tags.occ_task_id_percent::1024;0.581055;0.711914;0.664062;0.621094;0.783203;0.773438;Percentage of cache occupancy per task id 
system.cpu61.dcache.tags.tag_accesses;10265599;40136353;180049;1309701;1622707;66591;Number of tag accesses 
system.cpu61.dcache.tags.data_accesses;10265599;40136353;180049;1309701;1622707;66591;Number of data accesses 
system.cpu61.dcache.ReadReq_hits::cpu61.data;3363591;13426579;60111;442548;550029;23621;number of ReadReq hits 
system.cpu61.dcache.ReadReq_hits::total;3363591;13426579;60111;442548;550029;23621;number of ReadReq hits 
system.cpu61.dcache.WriteReq_hits::cpu61.data;1388023;5090324;22791;164889;197284;7371;number of WriteReq hits 
system.cpu61.dcache.WriteReq_hits::total;1388023;5090324;22791;164889;197284;7371;number of WriteReq hits 
system.cpu61.dcache.LoadLockedReq_hits::cpu61.data;37262;58621;376;2164;3511;165;number of LoadLockedReq hits 
system.cpu61.dcache.LoadLockedReq_hits::total;37262;58621;376;2164;3511;165;number of LoadLockedReq hits 
system.cpu61.dcache.StoreCondReq_hits::cpu61.data;13998;38852;157;1190;1297;61;number of StoreCondReq hits 
system.cpu61.dcache.StoreCondReq_hits::total;13998;38852;157;1190;1297;61;number of StoreCondReq hits 
system.cpu61.dcache.demand_hits::cpu61.data;4751614;18516903;82902;607437;747313;30992;number of demand (read+write) hits 
system.cpu61.dcache.demand_hits::total;4751614;18516903;82902;607437;747313;30992;number of demand (read+write) hits 
system.cpu61.dcache.overall_hits::cpu61.data;4751614;18516903;82902;607437;747313;30992;number of overall hits 
system.cpu61.dcache.overall_hits::total;4751614;18516903;82902;607437;747313;30992;number of overall hits 
system.cpu61.dcache.ReadReq_misses::cpu61.data;206273;861255;4170;27703;29843;1301;number of ReadReq misses 
system.cpu61.dcache.ReadReq_misses::total;206273;861255;4170;27703;29843;1301;number of ReadReq misses 
system.cpu61.dcache.WriteReq_misses::cpu61.data;9797;89884;172;1369;8942;64;number of WriteReq misses 
system.cpu61.dcache.WriteReq_misses::total;9797;89884;172;1369;8942;64;number of WriteReq misses 
system.cpu61.dcache.LoadLockedReq_misses::cpu61.data;2270;19036;28;186;492;11;number of LoadLockedReq misses 
system.cpu61.dcache.LoadLockedReq_misses::total;2270;19036;28;186;492;11;number of LoadLockedReq misses 
system.cpu61.dcache.StoreCondReq_misses::cpu61.data;6316;34804;94;697;1077;32;number of StoreCondReq misses 
system.cpu61.dcache.StoreCondReq_misses::total;6316;34804;94;697;1077;32;number of StoreCondReq misses 
system.cpu61.dcache.demand_misses::cpu61.data;216070;951139;4342;29072;38785;1365;number of demand (read+write) misses 
system.cpu61.dcache.demand_misses::total;216070;951139;4342;29072;38785;1365;number of demand (read+write) misses 
system.cpu61.dcache.overall_misses::cpu61.data;216070;951139;4342;29072;38785;1365;number of overall misses 
system.cpu61.dcache.overall_misses::total;216070;951139;4342;29072;38785;1365;number of overall misses 
system.cpu61.dcache.ReadReq_miss_latency::cpu61.data;14194166107;61585241031;382575320;2360363455;2776158291;116616186;number of ReadReq miss cycles 
system.cpu61.dcache.ReadReq_miss_latency::total;14194166107;61585241031;382575320;2360363455;2776158291;116616186;number of ReadReq miss cycles 
system.cpu61.dcache.WriteReq_miss_latency::cpu61.data;559456411;5424376706;10397367;79906456;847648876;5114711;number of WriteReq miss cycles 
system.cpu61.dcache.WriteReq_miss_latency::total;559456411;5424376706;10397367;79906456;847648876;5114711;number of WriteReq miss cycles 
system.cpu61.dcache.LoadLockedReq_miss_latency::cpu61.data;176204158;1230569133;2477242;14971969;36004324;886994;number of LoadLockedReq miss cycles 
system.cpu61.dcache.LoadLockedReq_miss_latency::total;176204158;1230569133;2477242;14971969;36004324;886994;number of LoadLockedReq miss cycles 
system.cpu61.dcache.StoreCondReq_miss_latency::cpu61.data;308508164;2053889448;4331936;37615500;57278510;1573982;number of StoreCondReq miss cycles 
system.cpu61.dcache.StoreCondReq_miss_latency::total;308508164;2053889448;4331936;37615500;57278510;1573982;number of StoreCondReq miss cycles 
system.cpu61.dcache.StoreCondFailReq_miss_latency::cpu61.data;62186999;10568000;1100000;1398999;6974000;388000;number of StoreCondFailReq miss cycles 
system.cpu61.dcache.StoreCondFailReq_miss_latency::total;62186999;10568000;1100000;1398999;6974000;388000;number of StoreCondFailReq miss cycles 
system.cpu61.dcache.demand_miss_latency::cpu61.data;14753622518;67009617737;392972687;2440269911;3623807167;121730897;number of demand (read+write) miss cycles 
system.cpu61.dcache.demand_miss_latency::total;14753622518;67009617737;392972687;2440269911;3623807167;121730897;number of demand (read+write) miss cycles 
system.cpu61.dcache.overall_miss_latency::cpu61.data;14753622518;67009617737;392972687;2440269911;3623807167;121730897;number of overall miss cycles 
system.cpu61.dcache.overall_miss_latency::total;14753622518;67009617737;392972687;2440269911;3623807167;121730897;number of overall miss cycles 
system.cpu61.dcache.ReadReq_accesses::cpu61.data;3569864;14287834;64281;470251;579872;24922;number of ReadReq accesses(hits+misses) 
system.cpu61.dcache.ReadReq_accesses::total;3569864;14287834;64281;470251;579872;24922;number of ReadReq accesses(hits+misses) 
system.cpu61.dcache.WriteReq_accesses::cpu61.data;1397820;5180208;22963;166258;206226;7435;number of WriteReq accesses(hits+misses) 
system.cpu61.dcache.WriteReq_accesses::total;1397820;5180208;22963;166258;206226;7435;number of WriteReq accesses(hits+misses) 
system.cpu61.dcache.LoadLockedReq_accesses::cpu61.data;39532;77657;404;2350;4003;176;number of LoadLockedReq accesses(hits+misses) 
system.cpu61.dcache.LoadLockedReq_accesses::total;39532;77657;404;2350;4003;176;number of LoadLockedReq accesses(hits+misses) 
system.cpu61.dcache.StoreCondReq_accesses::cpu61.data;20314;73656;251;1887;2374;93;number of StoreCondReq accesses(hits+misses) 
system.cpu61.dcache.StoreCondReq_accesses::total;20314;73656;251;1887;2374;93;number of StoreCondReq accesses(hits+misses) 
system.cpu61.dcache.demand_accesses::cpu61.data;4967684;19468042;87244;636509;786098;32357;number of demand (read+write) accesses 
system.cpu61.dcache.demand_accesses::total;4967684;19468042;87244;636509;786098;32357;number of demand (read+write) accesses 
system.cpu61.dcache.overall_accesses::cpu61.data;4967684;19468042;87244;636509;786098;32357;number of overall (read+write) accesses 
system.cpu61.dcache.overall_accesses::total;4967684;19468042;87244;636509;786098;32357;number of overall (read+write) accesses 
system.cpu61.dcache.ReadReq_miss_rate::cpu61.data;0.057782;0.060279;0.064871;0.058911;0.051465;0.052203;miss rate for ReadReq accesses 
system.cpu61.dcache.ReadReq_miss_rate::total;0.057782;0.060279;0.064871;0.058911;0.051465;0.052203;miss rate for ReadReq accesses 
system.cpu61.dcache.WriteReq_miss_rate::cpu61.data;0.007009;0.017351;0.007490;0.008234;0.043360;0.008608;miss rate for WriteReq accesses 
system.cpu61.dcache.WriteReq_miss_rate::total;0.007009;0.017351;0.007490;0.008234;0.043360;0.008608;miss rate for WriteReq accesses 
system.cpu61.dcache.LoadLockedReq_miss_rate::cpu61.data;0.057422;0.245129;0.069307;0.079149;0.122908;0.062500;miss rate for LoadLockedReq accesses 
system.cpu61.dcache.LoadLockedReq_miss_rate::total;0.057422;0.245129;0.069307;0.079149;0.122908;0.062500;miss rate for LoadLockedReq accesses 
system.cpu61.dcache.StoreCondReq_miss_rate::cpu61.data;0.310919;0.472521;0.374502;0.369369;0.453665;0.344086;miss rate for StoreCondReq accesses 
system.cpu61.dcache.StoreCondReq_miss_rate::total;0.310919;0.472521;0.374502;0.369369;0.453665;0.344086;miss rate for StoreCondReq accesses 
system.cpu61.dcache.demand_miss_rate::cpu61.data;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;miss rate for demand accesses 
system.cpu61.dcache.demand_miss_rate::total;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;miss rate for demand accesses 
system.cpu61.dcache.overall_miss_rate::cpu61.data;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;miss rate for overall accesses 
system.cpu61.dcache.overall_miss_rate::total;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;miss rate for overall accesses 
system.cpu61.dcache.ReadReq_avg_miss_latency::cpu61.data;68812.525667;71506.395935;91744.681055;85202.449374;93025.442851;89635.807840;average ReadReq miss latency 
system.cpu61.dcache.ReadReq_avg_miss_latency::total;68812.525667;71506.395935;91744.681055;85202.449374;93025.442851;89635.807840;average ReadReq miss latency 
system.cpu61.dcache.WriteReq_avg_miss_latency::cpu61.data;57104.869960;60348.634974;60449.808140;58368.485026;94794.103780;79917.359375;average WriteReq miss latency 
system.cpu61.dcache.WriteReq_avg_miss_latency::total;57104.869960;60348.634974;60449.808140;58368.485026;94794.103780;79917.359375;average WriteReq miss latency 
system.cpu61.dcache.LoadLockedReq_avg_miss_latency::cpu61.data;77622.977093;64644.312513;88472.928571;80494.456989;73179.520325;80635.818182;average LoadLockedReq miss latency 
system.cpu61.dcache.LoadLockedReq_avg_miss_latency::total;77622.977093;64644.312513;88472.928571;80494.456989;73179.520325;80635.818182;average LoadLockedReq miss latency 
system.cpu61.dcache.StoreCondReq_avg_miss_latency::cpu61.data;48845.497783;59013.028617;46084.425532;53967.718795;53183.389044;49186.937500;average StoreCondReq miss latency 
system.cpu61.dcache.StoreCondReq_avg_miss_latency::total;48845.497783;59013.028617;46084.425532;53967.718795;53183.389044;49186.937500;average StoreCondReq miss latency 
system.cpu61.dcache.StoreCondFailReq_avg_miss_latency::cpu61.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu61.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu61.dcache.demand_avg_miss_latency::cpu61.data;68281.679632;70451.971517;90504.994703;83938.838436;93433.213020;89180.144322;average overall miss latency 
system.cpu61.dcache.demand_avg_miss_latency::total;68281.679632;70451.971517;90504.994703;83938.838436;93433.213020;89180.144322;average overall miss latency 
system.cpu61.dcache.overall_avg_miss_latency::cpu61.data;68281.679632;70451.971517;90504.994703;83938.838436;93433.213020;89180.144322;average overall miss latency 
system.cpu61.dcache.overall_avg_miss_latency::total;68281.679632;70451.971517;90504.994703;83938.838436;93433.213020;89180.144322;average overall miss latency 
system.cpu61.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu61.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu61.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu61.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu61.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu61.dcache.writebacks::writebacks;2477;27676;57;449;6158;24;number of writebacks 
system.cpu61.dcache.writebacks::total;2477;27676;57;449;6158;24;number of writebacks 
system.cpu61.dcache.ReadReq_mshr_misses::cpu61.data;206273;861255;4170;27703;29843;1301;number of ReadReq MSHR misses 
system.cpu61.dcache.ReadReq_mshr_misses::total;206273;861255;4170;27703;29843;1301;number of ReadReq MSHR misses 
system.cpu61.dcache.WriteReq_mshr_misses::cpu61.data;9797;89884;172;1369;8942;64;number of WriteReq MSHR misses 
system.cpu61.dcache.WriteReq_mshr_misses::total;9797;89884;172;1369;8942;64;number of WriteReq MSHR misses 
system.cpu61.dcache.LoadLockedReq_mshr_misses::cpu61.data;2270;19036;28;186;492;11;number of LoadLockedReq MSHR misses 
system.cpu61.dcache.LoadLockedReq_mshr_misses::total;2270;19036;28;186;492;11;number of LoadLockedReq MSHR misses 
system.cpu61.dcache.StoreCondReq_mshr_misses::cpu61.data;6316;34786;94;697;1077;32;number of StoreCondReq MSHR misses 
system.cpu61.dcache.StoreCondReq_mshr_misses::total;6316;34786;94;697;1077;32;number of StoreCondReq MSHR misses 
system.cpu61.dcache.demand_mshr_misses::cpu61.data;216070;951139;4342;29072;38785;1365;number of demand (read+write) MSHR misses 
system.cpu61.dcache.demand_mshr_misses::total;216070;951139;4342;29072;38785;1365;number of demand (read+write) MSHR misses 
system.cpu61.dcache.overall_mshr_misses::cpu61.data;216070;951139;4342;29072;38785;1365;number of overall MSHR misses 
system.cpu61.dcache.overall_mshr_misses::total;216070;951139;4342;29072;38785;1365;number of overall MSHR misses 
system.cpu61.dcache.ReadReq_mshr_miss_latency::cpu61.data;9130668893;41688302969;276759680;1686412545;2010338709;83004814;number of ReadReq MSHR miss cycles 
system.cpu61.dcache.ReadReq_mshr_miss_latency::total;9130668893;41688302969;276759680;1686412545;2010338709;83004814;number of ReadReq MSHR miss cycles 
system.cpu61.dcache.WriteReq_mshr_miss_latency::cpu61.data;260226589;2979415294;5214633;38864544;613191124;3251289;number of WriteReq MSHR miss cycles 
system.cpu61.dcache.WriteReq_mshr_miss_latency::total;260226589;2979415294;5214633;38864544;613191124;3251289;number of WriteReq MSHR miss cycles 
system.cpu61.dcache.LoadLockedReq_mshr_miss_latency::cpu61.data;118969842;806926867;1733758;10343031;24370676;592006;number of LoadLockedReq MSHR miss cycles 
system.cpu61.dcache.LoadLockedReq_mshr_miss_latency::total;118969842;806926867;1733758;10343031;24370676;592006;number of LoadLockedReq MSHR miss cycles 
system.cpu61.dcache.StoreCondReq_mshr_miss_latency::cpu61.data;148377836;1168018552;1905064;17351500;30323490;765018;number of StoreCondReq MSHR miss cycles 
system.cpu61.dcache.StoreCondReq_mshr_miss_latency::total;148377836;1168018552;1905064;17351500;30323490;765018;number of StoreCondReq MSHR miss cycles 
system.cpu61.dcache.StoreCondFailReq_mshr_miss_latency::cpu61.data;44620001;7620000;770000;970001;5060000;300000;number of StoreCondFailReq MSHR miss cycles 
system.cpu61.dcache.StoreCondFailReq_mshr_miss_latency::total;44620001;7620000;770000;970001;5060000;300000;number of StoreCondFailReq MSHR miss cycles 
system.cpu61.dcache.demand_mshr_miss_latency::cpu61.data;9390895482;44667718263;281974313;1725277089;2623529833;86256103;number of demand (read+write) MSHR miss cycles 
system.cpu61.dcache.demand_mshr_miss_latency::total;9390895482;44667718263;281974313;1725277089;2623529833;86256103;number of demand (read+write) MSHR miss cycles 
system.cpu61.dcache.overall_mshr_miss_latency::cpu61.data;9390895482;44667718263;281974313;1725277089;2623529833;86256103;number of overall MSHR miss cycles 
system.cpu61.dcache.overall_mshr_miss_latency::total;9390895482;44667718263;281974313;1725277089;2623529833;86256103;number of overall MSHR miss cycles 
system.cpu61.dcache.ReadReq_mshr_uncacheable_latency::cpu61.data;31248000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu61.dcache.ReadReq_mshr_uncacheable_latency::total;31248000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu61.dcache.WriteReq_mshr_uncacheable_latency::cpu61.data;1371423000;3447767000;16568000;130534000;128754000;6227000;number of WriteReq MSHR uncacheable cycles 
system.cpu61.dcache.WriteReq_mshr_uncacheable_latency::total;1371423000;3447767000;16568000;130534000;128754000;6227000;number of WriteReq MSHR uncacheable cycles 
system.cpu61.dcache.overall_mshr_uncacheable_latency::cpu61.data;1402671000;3447767000;16568000;130534000;128754000;6227000;number of overall MSHR uncacheable cycles 
system.cpu61.dcache.overall_mshr_uncacheable_latency::total;1402671000;3447767000;16568000;130534000;128754000;6227000;number of overall MSHR uncacheable cycles 
system.cpu61.dcache.ReadReq_mshr_miss_rate::cpu61.data;0.057782;0.060279;0.064871;0.058911;0.051465;0.052203;mshr miss rate for ReadReq accesses 
system.cpu61.dcache.ReadReq_mshr_miss_rate::total;0.057782;0.060279;0.064871;0.058911;0.051465;0.052203;mshr miss rate for ReadReq accesses 
system.cpu61.dcache.WriteReq_mshr_miss_rate::cpu61.data;0.007009;0.017351;0.007490;0.008234;0.043360;0.008608;mshr miss rate for WriteReq accesses 
system.cpu61.dcache.WriteReq_mshr_miss_rate::total;0.007009;0.017351;0.007490;0.008234;0.043360;0.008608;mshr miss rate for WriteReq accesses 
system.cpu61.dcache.LoadLockedReq_mshr_miss_rate::cpu61.data;0.057422;0.245129;0.069307;0.079149;0.122908;0.062500;mshr miss rate for LoadLockedReq accesses 
system.cpu61.dcache.LoadLockedReq_mshr_miss_rate::total;0.057422;0.245129;0.069307;0.079149;0.122908;0.062500;mshr miss rate for LoadLockedReq accesses 
system.cpu61.dcache.StoreCondReq_mshr_miss_rate::cpu61.data;0.310919;0.472277;0.374502;0.369369;0.453665;0.344086;mshr miss rate for StoreCondReq accesses 
system.cpu61.dcache.StoreCondReq_mshr_miss_rate::total;0.310919;0.472277;0.374502;0.369369;0.453665;0.344086;mshr miss rate for StoreCondReq accesses 
system.cpu61.dcache.demand_mshr_miss_rate::cpu61.data;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;mshr miss rate for demand accesses 
system.cpu61.dcache.demand_mshr_miss_rate::total;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;mshr miss rate for demand accesses 
system.cpu61.dcache.overall_mshr_miss_rate::cpu61.data;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;mshr miss rate for overall accesses 
system.cpu61.dcache.overall_mshr_miss_rate::total;0.043495;0.048856;0.049768;0.045674;0.049339;0.042186;mshr miss rate for overall accesses 
system.cpu61.dcache.ReadReq_avg_mshr_miss_latency::cpu61.data;44264.973569;48404.134628;66369.227818;60874.726383;67363.827665;63800.779400;average ReadReq mshr miss latency 
system.cpu61.dcache.ReadReq_avg_mshr_miss_latency::total;44264.973569;48404.134628;66369.227818;60874.726383;67363.827665;63800.779400;average ReadReq mshr miss latency 
system.cpu61.dcache.WriteReq_avg_mshr_miss_latency::cpu61.data;26561.864755;33147.337613;30317.633721;28389.002191;68574.270186;50801.390625;average WriteReq mshr miss latency 
system.cpu61.dcache.WriteReq_avg_mshr_miss_latency::total;26561.864755;33147.337613;30317.633721;28389.002191;68574.270186;50801.390625;average WriteReq mshr miss latency 
system.cpu61.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu61.data;52409.622026;42389.518124;61919.928571;55607.693548;49533.894309;53818.727273;average LoadLockedReq mshr miss latency 
system.cpu61.dcache.LoadLockedReq_avg_mshr_miss_latency::total;52409.622026;42389.518124;61919.928571;55607.693548;49533.894309;53818.727273;average LoadLockedReq mshr miss latency 
system.cpu61.dcache.StoreCondReq_avg_mshr_miss_latency::cpu61.data;23492.374288;33577.259587;20266.638298;24894.548063;28155.515320;23906.812500;average StoreCondReq mshr miss latency 
system.cpu61.dcache.StoreCondReq_avg_mshr_miss_latency::total;23492.374288;33577.259587;20266.638298;24894.548063;28155.515320;23906.812500;average StoreCondReq mshr miss latency 
system.cpu61.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu61.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu61.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu61.dcache.demand_avg_mshr_miss_latency::cpu61.data;43462.282973;46962.345423;64941.113082;59344.974168;67642.898878;63191.284249;average overall mshr miss latency 
system.cpu61.dcache.demand_avg_mshr_miss_latency::total;43462.282973;46962.345423;64941.113082;59344.974168;67642.898878;63191.284249;average overall mshr miss latency 
system.cpu61.dcache.overall_avg_mshr_miss_latency::cpu61.data;43462.282973;46962.345423;64941.113082;59344.974168;67642.898878;63191.284249;average overall mshr miss latency 
system.cpu61.dcache.overall_avg_mshr_miss_latency::total;43462.282973;46962.345423;64941.113082;59344.974168;67642.898878;63191.284249;average overall mshr miss latency 
system.cpu61.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu61.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu61.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu61.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu61.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu61.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu61.dcache.overall_avg_mshr_uncacheable_latency::cpu61.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu61.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu61.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu62.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu62.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu62.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu62.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu62.dtb.read_hits;3561055;17396768;61674;477848;624573;8609;DTB read hits 
system.cpu62.dtb.read_misses;0;512;0;0;688;0;DTB read misses 
system.cpu62.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu62.dtb.read_accesses;0;142110;0;0;174108;0;DTB read accesses 
system.cpu62.dtb.write_hits;1425472;6090988;22647;167579;229149;4389;DTB write hits 
system.cpu62.dtb.write_misses;0;383;0;0;6332;0;DTB write misses 
system.cpu62.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu62.dtb.write_accesses;0;49742;0;0;55952;0;DTB write accesses 
system.cpu62.dtb.data_hits;4986527;23487756;84321;645427;853722;12998;DTB hits 
system.cpu62.dtb.data_misses;0;895;0;0;7020;0;DTB misses 
system.cpu62.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu62.dtb.data_accesses;0;191852;0;0;230060;0;DTB accesses 
system.cpu62.itb.fetch_hits;1231995;3762197;15296;112446;703066;5305;ITB hits 
system.cpu62.itb.fetch_misses;0;41;0;0;7;0;ITB misses 
system.cpu62.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu62.itb.fetch_accesses;1231995;3762238;15296;112446;703073;5305;ITB accesses 
system.cpu62.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu62.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu62.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu62.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu62.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu62.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu62.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu62.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu62.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu62.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu62.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu62.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu62.numCycles;644632460;1014355480;7031252;49902342;44531250;2441406;number of cpu cycles simulated 
system.cpu62.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu62.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu62.committedInsts;16338661;80170227;295715;2240908;2631838;36597;Number of instructions committed 
system.cpu62.committedOps;16338661;80170227;295715;2240908;2631838;36597;Number of ops (including micro ops) committed 
system.cpu62.num_int_alu_accesses;15822238;78346794;288296;2187088;2562307;34888;Number of integer alu accesses 
system.cpu62.num_fp_alu_accesses;1746;537102;0;134;2572;0;Number of float alu accesses 
system.cpu62.num_func_calls;626369;2889578;11048;81810;69397;1498;number of times a function call or return occured 
system.cpu62.num_conditional_control_insts;1588464;9071238;28869;236222;299088;3210;number of instructions that are conditional controls 
system.cpu62.num_int_insts;15822238;78346794;288296;2187088;2562307;34888;number of integer instructions 
system.cpu62.num_fp_insts;1746;537102;0;134;2572;0;number of float instructions 
system.cpu62.num_int_register_reads;21699345;109191921;401066;3031933;3488863;46543;number of times the integer registers were read 
system.cpu62.num_int_register_writes;12630163;61806324;232852;1753019;2003487;27110;number of times the integer registers were written 
system.cpu62.num_fp_register_reads;890;381044;0;66;1281;0;number of times the floating registers were read 
system.cpu62.num_fp_register_writes;896;333045;0;68;1312;0;number of times the floating registers were written 
system.cpu62.num_mem_refs;4992637;23550070;84395;646021;862267;13024;number of memory refs 
system.cpu62.num_load_insts;3561189;17425765;61674;477858;626118;8609;Number of load instructions 
system.cpu62.num_store_insts;1431448;6124305;22721;168163;236149;4415;Number of store instructions 
system.cpu62.num_idle_cycles;600119988.597855;795801444.266035;6231056.200808;43865564.550026;37117726.317680;2341206.731604;Number of idle cycles 
system.cpu62.num_busy_cycles;44512471.402145;218554035.733965;800195.799192;6036777.449974;7413523.682320;100199.268396;Number of busy cycles 
system.cpu62.not_idle_fraction;0.069051;0.215461;0.113806;0.120972;0.166479;0.041042;Percentage of non-idle cycles 
system.cpu62.idle_fraction;0.930949;0.784539;0.886194;0.879028;0.833521;0.958958;Percentage of idle cycles 
system.cpu62.Branches;2522914;13090181;44782;352976;399908;5542;Number of branches fetched 
system.cpu62.op_class::No_OpClass;54085;174996;703;5222;24030;227;Class of executed instruction 
system.cpu62.op_class::IntAlu;10766828;54845797;203698;1539004;1633126;21242;Class of executed instruction 
system.cpu62.op_class::IntMult;64066;294346;1218;9065;7301;125;Class of executed instruction 
system.cpu62.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::FloatAdd;88;74395;0;4;89;0;Class of executed instruction 
system.cpu62.op_class::FloatCmp;0;7341;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::FloatCvt;0;2637;0;0;5;0;Class of executed instruction 
system.cpu62.op_class::FloatMult;0;17163;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::FloatDiv;8;3504;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::MemRead;3602248;17589295;62173;481790;630779;8790;Class of executed instruction 
system.cpu62.op_class::MemWrite;1431462;6133292;22721;168165;236200;4415;Class of executed instruction 
system.cpu62.op_class::IprAccess;419876;1028356;5202;37658;107328;1798;Class of executed instruction 
system.cpu62.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu62.op_class::total;16338661;80171122;295715;2240908;2638858;36597;Class of executed instruction 
system.cpu62.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu62.kern.inst.quiesce;9830;11235;74;570;499;26;number of quiesce instructions executed 
system.cpu62.kern.inst.hwrei;103274;234528;1278;9146;15826;441;number of hwrei instructions executed 
system.cpu62.kern.ipl_count::0;23384;59204;290;2121;2094;100;number of times we switched to this ipl 
system.cpu62.kern.ipl_count::22;5809;10397;72;511;456;25;number of times we switched to this ipl 
system.cpu62.kern.ipl_count::30;87;2804;2;67;87;1;number of times we switched to this ipl 
system.cpu62.kern.ipl_count::31;62333;126615;770;5410;5138;265;number of times we switched to this ipl 
system.cpu62.kern.ipl_count::total;91613;199020;1134;8109;7775;391;number of times we switched to this ipl 
system.cpu62.kern.ipl_good::0;23384;59204;290;2121;2094;100;number of times we switched to this ipl from a different ipl 
system.cpu62.kern.ipl_good::22;5809;10397;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu62.kern.ipl_good::30;87;2804;2;67;87;1;number of times we switched to this ipl from a different ipl 
system.cpu62.kern.ipl_good::31;23297;56414;288;2054;2008;99;number of times we switched to this ipl from a different ipl 
system.cpu62.kern.ipl_good::total;52577;128819;652;4753;4645;225;number of times we switched to this ipl from a different ipl 
system.cpu62.kern.ipl_ticks::0;5481888520000;8437543570000;67981690000;479513140000;418937130000;23609180000;number of cycles we spent at this ipl 
system.cpu62.kern.ipl_ticks::22;17682820000;33976980000;219980000;1561260000;1421990000;75840000;number of cycles we spent at this ipl 
system.cpu62.kern.ipl_ticks::30;875050000;19640970000;21140000;673770000;828170000;10000000;number of cycles we spent at this ipl 
system.cpu62.kern.ipl_ticks::31;945877930000;1652393280000;2089710000;17275250000;24125210000;719040000;number of cycles we spent at this ipl 
system.cpu62.kern.ipl_ticks::total;6446324320000;10143554800000;70312520000;499023420000;445312500000;24414060000;number of cycles we spent at this ipl 
system.cpu62.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu62.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu62.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu62.kern.ipl_used::31;0.373751;0.445555;0.374026;0.379667;0.390814;0.373585;fraction of swpipl calls that actually changed the ipl 
system.cpu62.kern.ipl_used::total;0.573903;0.647267;0.574956;0.586139;0.597428;0.575448;fraction of swpipl calls that actually changed the ipl 
system.cpu62.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu62.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu62.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu62.kern.callpal::swpctx;26;5593;;2;39;;number of callpals executed 
system.cpu62.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu62.kern.callpal::swpipl;79820;168279;986;6953;6629;339;number of callpals executed 
system.cpu62.kern.callpal::rdps;11619;21311;144;1035;915;50;number of callpals executed 
system.cpu62.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu62.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu62.kern.callpal::rti;5896;17552;74;578;603;26;number of callpals executed 
system.cpu62.kern.callpal::rdunique;1;352;;;20;;number of callpals executed 
system.cpu62.kern.callpal::total;97376;220403;1204;8568;8256;415;number of callpals executed 
system.cpu62.kern.mode_switch::kernel;5924;23145;74;580;642;26;number of protection mode switches 
system.cpu62.kern.mode_switch::user;0;4408;0;0;79;0;number of protection mode switches 
system.cpu62.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu62.kern.mode_switch_good::kernel;0;0.190452;0;0;0.123053;0;fraction of useful protection mode switches 
system.cpu62.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu62.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu62.kern.mode_switch_good::total;0;0.319965;0;0;0.219140;0;fraction of useful protection mode switches 
system.cpu62.kern.mode_ticks::kernel;0;16469629200000;0;0;976816830000;0;number of ticks spent at the given mode 
system.cpu62.kern.mode_ticks::user;0;21994640000;0;0;17383130000;0;number of ticks spent at the given mode 
system.cpu62.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu62.kern.swap_context;27;5593;0;2;39;0;number of times the context was actually changed 
system.cpu62.icache.tags.replacements;23386;424622;472;4204;6272;51;number of replacements 
system.cpu62.icache.tags.tagsinuse;378.045922;497.946422;505;505;505.456381;506;Cycle average of tags in use 
system.cpu62.icache.tags.total_refs;8133670;75968730;283621;1074452;9665395;6136458;Total number of references to valid blocks. 
system.cpu62.icache.tags.sampled_refs;23386;424622;472;4204;6272;557;Sample count of references to valid blocks. 
system.cpu62.icache.tags.avg_refs;347.800821;178.909077;600.891949;255.578497;1541.038744;11016.980251;Average number of references to valid blocks. 
system.cpu62.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu62.icache.tags.occ_blocks::cpu62.inst;378.045922;497.946422;505;505;505.456381;506;Average occupied blocks per requestor 
system.cpu62.icache.tags.occ_percent::cpu62.inst;0.738371;0.972552;0.986328;0.986328;0.987219;0.988281;Average percentage of cache occupancy 
system.cpu62.icache.tags.occ_percent::total;0.738371;0.972552;0.986328;0.986328;0.987219;0.988281;Average percentage of cache occupancy 
system.cpu62.icache.tags.occ_task_id_blocks::1024;439;505;505;505;506;506;Occupied blocks per task id 
system.cpu62.icache.tags.age_task_id_blocks_1024::2;2;2;;2;2;2;Occupied blocks per task id 
system.cpu62.icache.tags.age_task_id_blocks_1024::3;15;;12;15;;;Occupied blocks per task id 
system.cpu62.icache.tags.age_task_id_blocks_1024::4;422;503;491;488;504;504;Occupied blocks per task id 
system.cpu62.icache.tags.occ_task_id_percent::1024;0.857422;0.986328;0.986328;0.986328;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu62.icache.tags.tag_accesses;32701154;160766932;591902;4486020;5283989;73245;Number of tag accesses 
system.cpu62.icache.tags.data_accesses;32701154;160766932;591902;4486020;5283989;73245;Number of data accesses 
system.cpu62.icache.ReadReq_hits::cpu62.inst;16314829;79746434;295243;2236704;2632585;36546;number of ReadReq hits 
system.cpu62.icache.ReadReq_hits::total;16314829;79746434;295243;2236704;2632585;36546;number of ReadReq hits 
system.cpu62.icache.demand_hits::cpu62.inst;16314829;79746434;295243;2236704;2632585;36546;number of demand (read+write) hits 
system.cpu62.icache.demand_hits::total;16314829;79746434;295243;2236704;2632585;36546;number of demand (read+write) hits 
system.cpu62.icache.overall_hits::cpu62.inst;16314829;79746434;295243;2236704;2632585;36546;number of overall hits 
system.cpu62.icache.overall_hits::total;16314829;79746434;295243;2236704;2632585;36546;number of overall hits 
system.cpu62.icache.ReadReq_misses::cpu62.inst;23832;424688;472;4204;6273;51;number of ReadReq misses 
system.cpu62.icache.ReadReq_misses::total;23832;424688;472;4204;6273;51;number of ReadReq misses 
system.cpu62.icache.demand_misses::cpu62.inst;23832;424688;472;4204;6273;51;number of demand (read+write) misses 
system.cpu62.icache.demand_misses::total;23832;424688;472;4204;6273;51;number of demand (read+write) misses 
system.cpu62.icache.overall_misses::cpu62.inst;23832;424688;472;4204;6273;51;number of overall misses 
system.cpu62.icache.overall_misses::total;23832;424688;472;4204;6273;51;number of overall misses 
system.cpu62.icache.ReadReq_miss_latency::cpu62.inst;2414015250;42104181740;49022750;433200000;680009500;5037500;number of ReadReq miss cycles 
system.cpu62.icache.ReadReq_miss_latency::total;2414015250;42104181740;49022750;433200000;680009500;5037500;number of ReadReq miss cycles 
system.cpu62.icache.demand_miss_latency::cpu62.inst;2414015250;42104181740;49022750;433200000;680009500;5037500;number of demand (read+write) miss cycles 
system.cpu62.icache.demand_miss_latency::total;2414015250;42104181740;49022750;433200000;680009500;5037500;number of demand (read+write) miss cycles 
system.cpu62.icache.overall_miss_latency::cpu62.inst;2414015250;42104181740;49022750;433200000;680009500;5037500;number of overall miss cycles 
system.cpu62.icache.overall_miss_latency::total;2414015250;42104181740;49022750;433200000;680009500;5037500;number of overall miss cycles 
system.cpu62.icache.ReadReq_accesses::cpu62.inst;16338661;80171122;295715;2240908;2638858;36597;number of ReadReq accesses(hits+misses) 
system.cpu62.icache.ReadReq_accesses::total;16338661;80171122;295715;2240908;2638858;36597;number of ReadReq accesses(hits+misses) 
system.cpu62.icache.demand_accesses::cpu62.inst;16338661;80171122;295715;2240908;2638858;36597;number of demand (read+write) accesses 
system.cpu62.icache.demand_accesses::total;16338661;80171122;295715;2240908;2638858;36597;number of demand (read+write) accesses 
system.cpu62.icache.overall_accesses::cpu62.inst;16338661;80171122;295715;2240908;2638858;36597;number of overall (read+write) accesses 
system.cpu62.icache.overall_accesses::total;16338661;80171122;295715;2240908;2638858;36597;number of overall (read+write) accesses 
system.cpu62.icache.ReadReq_miss_rate::cpu62.inst;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;miss rate for ReadReq accesses 
system.cpu62.icache.ReadReq_miss_rate::total;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;miss rate for ReadReq accesses 
system.cpu62.icache.demand_miss_rate::cpu62.inst;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;miss rate for demand accesses 
system.cpu62.icache.demand_miss_rate::total;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;miss rate for demand accesses 
system.cpu62.icache.overall_miss_rate::cpu62.inst;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;miss rate for overall accesses 
system.cpu62.icache.overall_miss_rate::total;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;miss rate for overall accesses 
system.cpu62.icache.ReadReq_avg_miss_latency::cpu62.inst;101293.019889;99141.444402;103861.758475;103044.719315;108402.598438;98774.509804;average ReadReq miss latency 
system.cpu62.icache.ReadReq_avg_miss_latency::total;101293.019889;99141.444402;103861.758475;103044.719315;108402.598438;98774.509804;average ReadReq miss latency 
system.cpu62.icache.demand_avg_miss_latency::cpu62.inst;101293.019889;99141.444402;103861.758475;103044.719315;108402.598438;98774.509804;average overall miss latency 
system.cpu62.icache.demand_avg_miss_latency::total;101293.019889;99141.444402;103861.758475;103044.719315;108402.598438;98774.509804;average overall miss latency 
system.cpu62.icache.overall_avg_miss_latency::cpu62.inst;101293.019889;99141.444402;103861.758475;103044.719315;108402.598438;98774.509804;average overall miss latency 
system.cpu62.icache.overall_avg_miss_latency::total;101293.019889;99141.444402;103861.758475;103044.719315;108402.598438;98774.509804;average overall miss latency 
system.cpu62.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu62.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu62.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu62.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu62.icache.ReadReq_mshr_misses::cpu62.inst;23832;424688;472;4204;6273;51;number of ReadReq MSHR misses 
system.cpu62.icache.ReadReq_mshr_misses::total;23832;424688;472;4204;6273;51;number of ReadReq MSHR misses 
system.cpu62.icache.demand_mshr_misses::cpu62.inst;23832;424688;472;4204;6273;51;number of demand (read+write) MSHR misses 
system.cpu62.icache.demand_mshr_misses::total;23832;424688;472;4204;6273;51;number of demand (read+write) MSHR misses 
system.cpu62.icache.overall_mshr_misses::cpu62.inst;23832;424688;472;4204;6273;51;number of overall MSHR misses 
system.cpu62.icache.overall_mshr_misses::total;23832;424688;472;4204;6273;51;number of overall MSHR misses 
system.cpu62.icache.ReadReq_mshr_miss_latency::cpu62.inst;1789451750;31141482260;36629250;323574000;515844500;3659500;number of ReadReq MSHR miss cycles 
system.cpu62.icache.ReadReq_mshr_miss_latency::total;1789451750;31141482260;36629250;323574000;515844500;3659500;number of ReadReq MSHR miss cycles 
system.cpu62.icache.demand_mshr_miss_latency::cpu62.inst;1789451750;31141482260;36629250;323574000;515844500;3659500;number of demand (read+write) MSHR miss cycles 
system.cpu62.icache.demand_mshr_miss_latency::total;1789451750;31141482260;36629250;323574000;515844500;3659500;number of demand (read+write) MSHR miss cycles 
system.cpu62.icache.overall_mshr_miss_latency::cpu62.inst;1789451750;31141482260;36629250;323574000;515844500;3659500;number of overall MSHR miss cycles 
system.cpu62.icache.overall_mshr_miss_latency::total;1789451750;31141482260;36629250;323574000;515844500;3659500;number of overall MSHR miss cycles 
system.cpu62.icache.ReadReq_mshr_miss_rate::cpu62.inst;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;mshr miss rate for ReadReq accesses 
system.cpu62.icache.ReadReq_mshr_miss_rate::total;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;mshr miss rate for ReadReq accesses 
system.cpu62.icache.demand_mshr_miss_rate::cpu62.inst;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;mshr miss rate for demand accesses 
system.cpu62.icache.demand_mshr_miss_rate::total;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;mshr miss rate for demand accesses 
system.cpu62.icache.overall_mshr_miss_rate::cpu62.inst;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;mshr miss rate for overall accesses 
system.cpu62.icache.overall_mshr_miss_rate::total;0.001459;0.005297;0.001596;0.001876;0.002377;0.001394;mshr miss rate for overall accesses 
system.cpu62.icache.ReadReq_avg_mshr_miss_latency::cpu62.inst;75086.092229;73327.907217;77604.343220;76968.125595;82232.504384;71754.901961;average ReadReq mshr miss latency 
system.cpu62.icache.ReadReq_avg_mshr_miss_latency::total;75086.092229;73327.907217;77604.343220;76968.125595;82232.504384;71754.901961;average ReadReq mshr miss latency 
system.cpu62.icache.demand_avg_mshr_miss_latency::cpu62.inst;75086.092229;73327.907217;77604.343220;76968.125595;82232.504384;71754.901961;average overall mshr miss latency 
system.cpu62.icache.demand_avg_mshr_miss_latency::total;75086.092229;73327.907217;77604.343220;76968.125595;82232.504384;71754.901961;average overall mshr miss latency 
system.cpu62.icache.overall_avg_mshr_miss_latency::cpu62.inst;75086.092229;73327.907217;77604.343220;76968.125595;82232.504384;71754.901961;average overall mshr miss latency 
system.cpu62.icache.overall_avg_mshr_miss_latency::total;75086.092229;73327.907217;77604.343220;76968.125595;82232.504384;71754.901961;average overall mshr miss latency 
system.cpu62.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu62.dcache.tags.replacements;125317;831330;3057;22579;28140;5;number of replacements 
system.cpu62.dcache.tags.tagsinuse;433.114821;799.255614;673.484551;581.564942;740.667209;701.409417;Cycle average of tags in use 
system.cpu62.dcache.tags.total_refs;1510158;21933647;55388;292715;4785017;130995;Total number of references to valid blocks. 
system.cpu62.dcache.tags.sampled_refs;125317;831330;3057;22579;28140;705;Sample count of references to valid blocks. 
system.cpu62.dcache.tags.avg_refs;12.050703;26.383803;18.118417;12.964037;170.043248;185.808511;Average number of references to valid blocks. 
system.cpu62.dcache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu62.dcache.tags.occ_blocks::cpu62.data;433.114821;799.255614;673.484551;581.564942;740.667209;701.409417;Average occupied blocks per requestor 
system.cpu62.dcache.tags.occ_percent::cpu62.data;0.422964;0.780523;0.657700;0.567935;0.723308;0.684970;Average percentage of cache occupancy 
system.cpu62.dcache.tags.occ_percent::total;0.422964;0.780523;0.657700;0.567935;0.723308;0.684970;Average percentage of cache occupancy 
system.cpu62.dcache.tags.occ_task_id_blocks::1024;572;691;614;560;701;700;Occupied blocks per task id 
system.cpu62.dcache.tags.age_task_id_blocks_1024::3;11;1;14;15;4;3;Occupied blocks per task id 
system.cpu62.dcache.tags.age_task_id_blocks_1024::4;561;690;600;545;697;697;Occupied blocks per task id 
system.cpu62.dcache.tags.occ_task_id_percent::1024;0.558594;0.674805;0.599609;0.546875;0.684570;0.683594;Percentage of cache occupancy per task id 
system.cpu62.dcache.tags.tag_accesses;10132848;48101002;172194;1316592;1745077;26071;Number of tag accesses 
system.cpu62.dcache.tags.data_accesses;10132848;48101002;172194;1316592;1745077;26071;Number of data accesses 
system.cpu62.dcache.ReadReq_hits::cpu62.data;3315129;16309358;57350;448469;589413;8210;number of ReadReq hits 
system.cpu62.dcache.ReadReq_hits::total;3315129;16309358;57350;448469;589413;8210;number of ReadReq hits 
system.cpu62.dcache.WriteReq_hits::cpu62.data;1370164;5872835;22006;163384;213902;4162;number of WriteReq hits 
system.cpu62.dcache.WriteReq_hits::total;1370164;5872835;22006;163384;213902;4162;number of WriteReq hits 
system.cpu62.dcache.LoadLockedReq_hits::cpu62.data;38933;69635;372;2109;3951;148;number of LoadLockedReq hits 
system.cpu62.dcache.LoadLockedReq_hits::total;38933;69635;372;2109;3951;148;number of LoadLockedReq hits 
system.cpu62.dcache.StoreCondReq_hits::cpu62.data;13706;46642;158;1191;1307;59;number of StoreCondReq hits 
system.cpu62.dcache.StoreCondReq_hits::total;13706;46642;158;1191;1307;59;number of StoreCondReq hits 
system.cpu62.dcache.demand_hits::cpu62.data;4685293;22182193;79356;611853;803315;12372;number of demand (read+write) hits 
system.cpu62.dcache.demand_hits::total;4685293;22182193;79356;611853;803315;12372;number of demand (read+write) hits 
system.cpu62.dcache.overall_hits::cpu62.data;4685293;22182193;79356;611853;803315;12372;number of overall hits 
system.cpu62.dcache.overall_hits::total;4685293;22182193;79356;611853;803315;12372;number of overall hits 
system.cpu62.dcache.ReadReq_misses::cpu62.data;204723;1019076;3924;27096;31497;242;number of ReadReq misses 
system.cpu62.dcache.ReadReq_misses::total;204723;1019076;3924;27096;31497;242;number of ReadReq misses 
system.cpu62.dcache.WriteReq_misses::cpu62.data;10321;124285;171;1350;10316;44;number of WriteReq misses 
system.cpu62.dcache.WriteReq_misses::total;10321;124285;171;1350;10316;44;number of WriteReq misses 
system.cpu62.dcache.LoadLockedReq_misses::cpu62.data;2261;27184;28;184;569;9;number of LoadLockedReq misses 
system.cpu62.dcache.LoadLockedReq_misses::total;2261;27184;28;184;569;9;number of LoadLockedReq misses 
system.cpu62.dcache.StoreCondReq_misses::cpu62.data;6665;45265;87;703;1157;31;number of StoreCondReq misses 
system.cpu62.dcache.StoreCondReq_misses::total;6665;45265;87;703;1157;31;number of StoreCondReq misses 
system.cpu62.dcache.demand_misses::cpu62.data;215044;1143361;4095;28446;41813;286;number of demand (read+write) misses 
system.cpu62.dcache.demand_misses::total;215044;1143361;4095;28446;41813;286;number of demand (read+write) misses 
system.cpu62.dcache.overall_misses::cpu62.data;215044;1143361;4095;28446;41813;286;number of overall misses 
system.cpu62.dcache.overall_misses::total;215044;1143361;4095;28446;41813;286;number of overall misses 
system.cpu62.dcache.ReadReq_miss_latency::cpu62.data;16956633137;72946871657;351013876;2368491621;2987451072;18659548;number of ReadReq miss cycles 
system.cpu62.dcache.ReadReq_miss_latency::total;16956633137;72946871657;351013876;2368491621;2987451072;18659548;number of ReadReq miss cycles 
system.cpu62.dcache.WriteReq_miss_latency::cpu62.data;599826868;7674689720;10379370;78802490;1045798616;2628962;number of WriteReq miss cycles 
system.cpu62.dcache.WriteReq_miss_latency::total;599826868;7674689720;10379370;78802490;1045798616;2628962;number of WriteReq miss cycles 
system.cpu62.dcache.LoadLockedReq_miss_latency::cpu62.data;190431707;1748626403;2696245;15499232;41970579;661247;number of LoadLockedReq miss cycles 
system.cpu62.dcache.LoadLockedReq_miss_latency::total;190431707;1748626403;2696245;15499232;41970579;661247;number of LoadLockedReq miss cycles 
system.cpu62.dcache.StoreCondReq_miss_latency::cpu62.data;323270916;2707402277;4288937;37489502;61317518;1540983;number of StoreCondReq miss cycles 
system.cpu62.dcache.StoreCondReq_miss_latency::total;323270916;2707402277;4288937;37489502;61317518;1540983;number of StoreCondReq miss cycles 
system.cpu62.dcache.StoreCondFailReq_miss_latency::cpu62.data;70058999;8812000;818000;2234000;8816000;288000;number of StoreCondFailReq miss cycles 
system.cpu62.dcache.StoreCondFailReq_miss_latency::total;70058999;8812000;818000;2234000;8816000;288000;number of StoreCondFailReq miss cycles 
system.cpu62.dcache.demand_miss_latency::cpu62.data;17556460005;80621561377;361393246;2447294111;4033249688;21288510;number of demand (read+write) miss cycles 
system.cpu62.dcache.demand_miss_latency::total;17556460005;80621561377;361393246;2447294111;4033249688;21288510;number of demand (read+write) miss cycles 
system.cpu62.dcache.overall_miss_latency::cpu62.data;17556460005;80621561377;361393246;2447294111;4033249688;21288510;number of overall miss cycles 
system.cpu62.dcache.overall_miss_latency::total;17556460005;80621561377;361393246;2447294111;4033249688;21288510;number of overall miss cycles 
system.cpu62.dcache.ReadReq_accesses::cpu62.data;3519852;17328434;61274;475565;620910;8452;number of ReadReq accesses(hits+misses) 
system.cpu62.dcache.ReadReq_accesses::total;3519852;17328434;61274;475565;620910;8452;number of ReadReq accesses(hits+misses) 
system.cpu62.dcache.WriteReq_accesses::cpu62.data;1380485;5997120;22177;164734;224218;4206;number of WriteReq accesses(hits+misses) 
system.cpu62.dcache.WriteReq_accesses::total;1380485;5997120;22177;164734;224218;4206;number of WriteReq accesses(hits+misses) 
system.cpu62.dcache.LoadLockedReq_accesses::cpu62.data;41194;96819;400;2293;4520;157;number of LoadLockedReq accesses(hits+misses) 
system.cpu62.dcache.LoadLockedReq_accesses::total;41194;96819;400;2293;4520;157;number of LoadLockedReq accesses(hits+misses) 
system.cpu62.dcache.StoreCondReq_accesses::cpu62.data;20371;91907;245;1894;2464;90;number of StoreCondReq accesses(hits+misses) 
system.cpu62.dcache.StoreCondReq_accesses::total;20371;91907;245;1894;2464;90;number of StoreCondReq accesses(hits+misses) 
system.cpu62.dcache.demand_accesses::cpu62.data;4900337;23325554;83451;640299;845128;12658;number of demand (read+write) accesses 
system.cpu62.dcache.demand_accesses::total;4900337;23325554;83451;640299;845128;12658;number of demand (read+write) accesses 
system.cpu62.dcache.overall_accesses::cpu62.data;4900337;23325554;83451;640299;845128;12658;number of overall (read+write) accesses 
system.cpu62.dcache.overall_accesses::total;4900337;23325554;83451;640299;845128;12658;number of overall (read+write) accesses 
system.cpu62.dcache.ReadReq_miss_rate::cpu62.data;0.058162;0.058809;0.064040;0.056976;0.050727;0.028632;miss rate for ReadReq accesses 
system.cpu62.dcache.ReadReq_miss_rate::total;0.058162;0.058809;0.064040;0.056976;0.050727;0.028632;miss rate for ReadReq accesses 
system.cpu62.dcache.WriteReq_miss_rate::cpu62.data;0.007476;0.020724;0.007711;0.008195;0.046009;0.010461;miss rate for WriteReq accesses 
system.cpu62.dcache.WriteReq_miss_rate::total;0.007476;0.020724;0.007711;0.008195;0.046009;0.010461;miss rate for WriteReq accesses 
system.cpu62.dcache.LoadLockedReq_miss_rate::cpu62.data;0.054887;0.280771;0.070000;0.080244;0.125885;0.057325;miss rate for LoadLockedReq accesses 
system.cpu62.dcache.LoadLockedReq_miss_rate::total;0.054887;0.280771;0.070000;0.080244;0.125885;0.057325;miss rate for LoadLockedReq accesses 
system.cpu62.dcache.StoreCondReq_miss_rate::cpu62.data;0.327181;0.492509;0.355102;0.371172;0.469562;0.344444;miss rate for StoreCondReq accesses 
system.cpu62.dcache.StoreCondReq_miss_rate::total;0.327181;0.492509;0.355102;0.371172;0.469562;0.344444;miss rate for StoreCondReq accesses 
system.cpu62.dcache.demand_miss_rate::cpu62.data;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;miss rate for demand accesses 
system.cpu62.dcache.demand_miss_rate::total;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;miss rate for demand accesses 
system.cpu62.dcache.overall_miss_rate::cpu62.data;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;miss rate for overall accesses 
system.cpu62.dcache.overall_miss_rate::total;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;miss rate for overall accesses 
system.cpu62.dcache.ReadReq_avg_miss_latency::cpu62.data;82827.201326;71581.385154;89453.077472;87411.116807;94848.749786;77105.570248;average ReadReq miss latency 
system.cpu62.dcache.ReadReq_avg_miss_latency::total;82827.201326;71581.385154;89453.077472;87411.116807;94848.749786;77105.570248;average ReadReq miss latency 
system.cpu62.dcache.WriteReq_avg_miss_latency::cpu62.data;58117.127023;61750.731947;60698.070175;58372.214815;101376.368360;59749.136364;average WriteReq miss latency 
system.cpu62.dcache.WriteReq_avg_miss_latency::total;58117.127023;61750.731947;60698.070175;58372.214815;101376.368360;59749.136364;average WriteReq miss latency 
system.cpu62.dcache.LoadLockedReq_avg_miss_latency::cpu62.data;84224.549757;64325.573977;96294.464286;84234.956522;73762.001757;73471.888889;average LoadLockedReq miss latency 
system.cpu62.dcache.LoadLockedReq_avg_miss_latency::total;84224.549757;64325.573977;96294.464286;84234.956522;73762.001757;73471.888889;average LoadLockedReq miss latency 
system.cpu62.dcache.StoreCondReq_avg_miss_latency::cpu62.data;48502.763091;59812.267248;49298.126437;53327.883357;52996.990493;49709.129032;average StoreCondReq miss latency 
system.cpu62.dcache.StoreCondReq_avg_miss_latency::total;48502.763091;59812.267248;49298.126437;53327.883357;52996.990493;49709.129032;average StoreCondReq miss latency 
system.cpu62.dcache.StoreCondFailReq_avg_miss_latency::cpu62.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu62.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu62.dcache.demand_avg_miss_latency::cpu62.data;81641.245536;70512.778883;88252.318926;86032.978661;96459.227704;74435.349650;average overall miss latency 
system.cpu62.dcache.demand_avg_miss_latency::total;81641.245536;70512.778883;88252.318926;86032.978661;96459.227704;74435.349650;average overall miss latency 
system.cpu62.dcache.overall_avg_miss_latency::cpu62.data;81641.245536;70512.778883;88252.318926;86032.978661;96459.227704;74435.349650;average overall miss latency 
system.cpu62.dcache.overall_avg_miss_latency::total;81641.245536;70512.778883;88252.318926;86032.978661;96459.227704;74435.349650;average overall miss latency 
system.cpu62.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu62.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu62.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu62.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu62.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu62.dcache.writebacks::writebacks;2980;46333;69;527;7195;;number of writebacks 
system.cpu62.dcache.writebacks::total;2980;46333;69;527;7195;;number of writebacks 
system.cpu62.dcache.ReadReq_mshr_misses::cpu62.data;204723;1019076;3924;27096;31497;242;number of ReadReq MSHR misses 
system.cpu62.dcache.ReadReq_mshr_misses::total;204723;1019076;3924;27096;31497;242;number of ReadReq MSHR misses 
system.cpu62.dcache.WriteReq_mshr_misses::cpu62.data;10321;124285;171;1350;10316;44;number of WriteReq MSHR misses 
system.cpu62.dcache.WriteReq_mshr_misses::total;10321;124285;171;1350;10316;44;number of WriteReq MSHR misses 
system.cpu62.dcache.LoadLockedReq_mshr_misses::cpu62.data;2261;27184;28;184;569;9;number of LoadLockedReq MSHR misses 
system.cpu62.dcache.LoadLockedReq_mshr_misses::total;2261;27184;28;184;569;9;number of LoadLockedReq MSHR misses 
system.cpu62.dcache.StoreCondReq_mshr_misses::cpu62.data;6665;45248;87;703;1156;31;number of StoreCondReq MSHR misses 
system.cpu62.dcache.StoreCondReq_mshr_misses::total;6665;45248;87;703;1156;31;number of StoreCondReq MSHR misses 
system.cpu62.dcache.demand_mshr_misses::cpu62.data;215044;1143361;4095;28446;41813;286;number of demand (read+write) MSHR misses 
system.cpu62.dcache.demand_mshr_misses::total;215044;1143361;4095;28446;41813;286;number of demand (read+write) MSHR misses 
system.cpu62.dcache.overall_mshr_misses::cpu62.data;215044;1143361;4095;28446;41813;286;number of overall MSHR misses 
system.cpu62.dcache.overall_mshr_misses::total;215044;1143361;4095;28446;41813;286;number of overall MSHR misses 
system.cpu62.dcache.ReadReq_mshr_miss_latency::cpu62.data;11670170863;49372750343;252248124;1704857379;2167886928;11509452;number of ReadReq MSHR miss cycles 
system.cpu62.dcache.ReadReq_mshr_miss_latency::total;11670170863;49372750343;252248124;1704857379;2167886928;11509452;number of ReadReq MSHR miss cycles 
system.cpu62.dcache.WriteReq_mshr_miss_latency::cpu62.data;281997132;4360311280;5227630;38393510;771465384;1251038;number of WriteReq MSHR miss cycles 
system.cpu62.dcache.WriteReq_mshr_miss_latency::total;281997132;4360311280;5227630;38393510;771465384;1251038;number of WriteReq MSHR miss cycles 
system.cpu62.dcache.LoadLockedReq_mshr_miss_latency::cpu62.data;132501293;1145031597;1973755;10979768;28620421;428753;number of LoadLockedReq MSHR miss cycles 
system.cpu62.dcache.LoadLockedReq_mshr_miss_latency::total;132501293;1145031597;1973755;10979768;28620421;428753;number of LoadLockedReq MSHR miss cycles 
system.cpu62.dcache.StoreCondReq_mshr_miss_latency::cpu62.data;153930084;1589227723;1920063;17423498;33214482;769017;number of StoreCondReq MSHR miss cycles 
system.cpu62.dcache.StoreCondReq_mshr_miss_latency::total;153930084;1589227723;1920063;17423498;33214482;769017;number of StoreCondReq MSHR miss cycles 
system.cpu62.dcache.StoreCondFailReq_mshr_miss_latency::cpu62.data;50930001;6260000;620000;1640000;6550000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu62.dcache.StoreCondFailReq_mshr_miss_latency::total;50930001;6260000;620000;1640000;6550000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu62.dcache.demand_mshr_miss_latency::cpu62.data;11952167995;53733061623;257475754;1743250889;2939352312;12760490;number of demand (read+write) MSHR miss cycles 
system.cpu62.dcache.demand_mshr_miss_latency::total;11952167995;53733061623;257475754;1743250889;2939352312;12760490;number of demand (read+write) MSHR miss cycles 
system.cpu62.dcache.overall_mshr_miss_latency::cpu62.data;11952167995;53733061623;257475754;1743250889;2939352312;12760490;number of overall MSHR miss cycles 
system.cpu62.dcache.overall_mshr_miss_latency::total;11952167995;53733061623;257475754;1743250889;2939352312;12760490;number of overall MSHR miss cycles 
system.cpu62.dcache.ReadReq_mshr_uncacheable_latency::cpu62.data;31462000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu62.dcache.ReadReq_mshr_uncacheable_latency::total;31462000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu62.dcache.WriteReq_mshr_uncacheable_latency::cpu62.data;1358158000;4125397000;16424000;129148000;129330000;5768000;number of WriteReq MSHR uncacheable cycles 
system.cpu62.dcache.WriteReq_mshr_uncacheable_latency::total;1358158000;4125397000;16424000;129148000;129330000;5768000;number of WriteReq MSHR uncacheable cycles 
system.cpu62.dcache.overall_mshr_uncacheable_latency::cpu62.data;1389620000;4125397000;16424000;129148000;129330000;5768000;number of overall MSHR uncacheable cycles 
system.cpu62.dcache.overall_mshr_uncacheable_latency::total;1389620000;4125397000;16424000;129148000;129330000;5768000;number of overall MSHR uncacheable cycles 
system.cpu62.dcache.ReadReq_mshr_miss_rate::cpu62.data;0.058162;0.058809;0.064040;0.056976;0.050727;0.028632;mshr miss rate for ReadReq accesses 
system.cpu62.dcache.ReadReq_mshr_miss_rate::total;0.058162;0.058809;0.064040;0.056976;0.050727;0.028632;mshr miss rate for ReadReq accesses 
system.cpu62.dcache.WriteReq_mshr_miss_rate::cpu62.data;0.007476;0.020724;0.007711;0.008195;0.046009;0.010461;mshr miss rate for WriteReq accesses 
system.cpu62.dcache.WriteReq_mshr_miss_rate::total;0.007476;0.020724;0.007711;0.008195;0.046009;0.010461;mshr miss rate for WriteReq accesses 
system.cpu62.dcache.LoadLockedReq_mshr_miss_rate::cpu62.data;0.054887;0.280771;0.070000;0.080244;0.125885;0.057325;mshr miss rate for LoadLockedReq accesses 
system.cpu62.dcache.LoadLockedReq_mshr_miss_rate::total;0.054887;0.280771;0.070000;0.080244;0.125885;0.057325;mshr miss rate for LoadLockedReq accesses 
system.cpu62.dcache.StoreCondReq_mshr_miss_rate::cpu62.data;0.327181;0.492324;0.355102;0.371172;0.469156;0.344444;mshr miss rate for StoreCondReq accesses 
system.cpu62.dcache.StoreCondReq_mshr_miss_rate::total;0.327181;0.492324;0.355102;0.371172;0.469156;0.344444;mshr miss rate for StoreCondReq accesses 
system.cpu62.dcache.demand_mshr_miss_rate::cpu62.data;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;mshr miss rate for demand accesses 
system.cpu62.dcache.demand_mshr_miss_rate::total;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;mshr miss rate for demand accesses 
system.cpu62.dcache.overall_mshr_miss_rate::cpu62.data;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;mshr miss rate for overall accesses 
system.cpu62.dcache.overall_mshr_miss_rate::total;0.043884;0.049018;0.049071;0.044426;0.049475;0.022594;mshr miss rate for overall accesses 
system.cpu62.dcache.ReadReq_avg_mshr_miss_latency::cpu62.data;57004.688594;48448.545882;64283.415902;62919.153344;68828.362320;47559.719008;average ReadReq mshr miss latency 
system.cpu62.dcache.ReadReq_avg_mshr_miss_latency::total;57004.688594;48448.545882;64283.415902;62919.153344;68828.362320;47559.719008;average ReadReq mshr miss latency 
system.cpu62.dcache.WriteReq_avg_mshr_miss_latency::cpu62.data;27322.655944;35083.165949;30570.935673;28439.637037;74783.383482;28432.681818;average WriteReq mshr miss latency 
system.cpu62.dcache.WriteReq_avg_mshr_miss_latency::total;27322.655944;35083.165949;30570.935673;28439.637037;74783.383482;28432.681818;average WriteReq mshr miss latency 
system.cpu62.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu62.data;58602.960195;42121.527259;70491.250000;59672.652174;50299.509666;47639.222222;average LoadLockedReq mshr miss latency 
system.cpu62.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58602.960195;42121.527259;70491.250000;59672.652174;50299.509666;47639.222222;average LoadLockedReq mshr miss latency 
system.cpu62.dcache.StoreCondReq_avg_mshr_miss_latency::cpu62.data;23095.286422;35122.607032;22069.689655;24784.492176;28732.250865;24807;average StoreCondReq mshr miss latency 
system.cpu62.dcache.StoreCondReq_avg_mshr_miss_latency::total;23095.286422;35122.607032;22069.689655;24784.492176;28732.250865;24807;average StoreCondReq mshr miss latency 
system.cpu62.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu62.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu62.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu62.dcache.demand_avg_mshr_miss_latency::cpu62.data;55580.104513;46995.709687;62875.642002;61282.812663;70297.570421;44617.097902;average overall mshr miss latency 
system.cpu62.dcache.demand_avg_mshr_miss_latency::total;55580.104513;46995.709687;62875.642002;61282.812663;70297.570421;44617.097902;average overall mshr miss latency 
system.cpu62.dcache.overall_avg_mshr_miss_latency::cpu62.data;55580.104513;46995.709687;62875.642002;61282.812663;70297.570421;44617.097902;average overall mshr miss latency 
system.cpu62.dcache.overall_avg_mshr_miss_latency::total;55580.104513;46995.709687;62875.642002;61282.812663;70297.570421;44617.097902;average overall mshr miss latency 
system.cpu62.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu62.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu62.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu62.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu62.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu62.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu62.dcache.overall_avg_mshr_uncacheable_latency::cpu62.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu62.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu62.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu63.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu63.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu63.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu63.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu63.dtb.read_hits;3541430;21235164;64436;460091;813038;26003;DTB read hits 
system.cpu63.dtb.read_misses;0;598;0;13;1318;0;DTB read misses 
system.cpu63.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu63.dtb.read_accesses;0;196959;0;2594;301475;0;DTB read accesses 
system.cpu63.dtb.write_hits;1426149;7496252;23519;182149;278321;7645;DTB write hits 
system.cpu63.dtb.write_misses;0;546;0;4;12430;0;DTB write misses 
system.cpu63.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu63.dtb.write_accesses;0;68161;0;1413;97153;0;DTB write accesses 
system.cpu63.dtb.data_hits;4967579;28731416;87955;642240;1091359;33648;DTB hits 
system.cpu63.dtb.data_misses;0;1144;0;17;13748;0;DTB misses 
system.cpu63.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu63.dtb.data_accesses;0;265120;0;4007;398628;0;DTB accesses 
system.cpu63.itb.fetch_hits;1235697;4379620;15476;145569;1156010;5467;ITB hits 
system.cpu63.itb.fetch_misses;0;32;0;10;7;0;ITB misses 
system.cpu63.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu63.itb.fetch_accesses;1235697;4379652;15476;145579;1156017;5467;ITB accesses 
system.cpu63.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu63.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu63.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu63.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu63.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu63.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu63.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu63.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu63.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu63.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu63.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu63.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu63.numCycles;644632460;1014355480;7031251;49902440;44531278;2441398;number of cpu cycles simulated 
system.cpu63.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu63.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu63.committedInsts;16295184;99379636;310400;2202061;3370132;108481;Number of instructions committed 
system.cpu63.committedOps;16295184;99379636;310400;2202061;3370132;108481;Number of ops (including micro ops) committed 
system.cpu63.num_int_alu_accesses;15781245;97168417;302758;2142226;3281410;105951;Number of integer alu accesses 
system.cpu63.num_fp_alu_accesses;1746;739198;0;9289;3730;0;Number of float alu accesses 
system.cpu63.num_func_calls;626521;3599983;11602;83181;80682;3662;number of times a function call or return occured 
system.cpu63.num_conditional_control_insts;1565810;10989930;30076;209729;361061;15140;number of instructions that are conditional controls 
system.cpu63.num_int_insts;15781245;97168417;302758;2142226;3281410;105951;number of integer instructions 
system.cpu63.num_fp_insts;1746;739198;0;9289;3730;0;number of float instructions 
system.cpu63.num_int_register_reads;21659452;136024527;421694;2991651;4449600;142676;number of times the integer registers were read 
system.cpu63.num_int_register_writes;12609881;76900062;244959;1717258;2598599;81907;number of times the integer registers were written 
system.cpu63.num_fp_register_reads;890;528132;0;5326;1858;0;number of times the floating registers were read 
system.cpu63.num_fp_register_writes;896;460540;0;5398;1906;0;number of times the floating registers were written 
system.cpu63.num_mem_refs;4973685;28812623;88029;643531;1107414;33674;number of memory refs 
system.cpu63.num_load_insts;3541564;21274543;64436;460509;815939;26003;Number of load instructions 
system.cpu63.num_store_insts;1432121;7538080;23593;183022;291475;7671;Number of store instructions 
system.cpu63.num_idle_cycles;600279638.805013;743678359.735712;6191838.858711;43918796.008423;35033590.074949;2150530.461460;Number of idle cycles 
system.cpu63.num_busy_cycles;44352821.194987;270677120.264288;839412.141289;5983643.991577;9497687.925051;290867.538540;Number of busy cycles 
system.cpu63.not_idle_fraction;0.068803;0.266846;0.119383;0.119907;0.213281;0.119140;Percentage of non-idle cycles 
system.cpu63.idle_fraction;0.931197;0.733154;0.880617;0.880093;0.786719;0.880860;Percentage of idle cycles 
system.cpu63.Branches;2497706;15974512;46745;327982;477139;20414;Number of branches fetched 
system.cpu63.op_class::No_OpClass;53464;203480;685;6834;38268;236;Class of executed instruction 
system.cpu63.op_class::IntAlu;10740831;68494922;214602;1491374;2047449;72111;Class of executed instruction 
system.cpu63.op_class::IntMult;64035;365510;1284;8877;8669;392;Class of executed instruction 
system.cpu63.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::FloatAdd;88;104311;0;1557;132;0;Class of executed instruction 
system.cpu63.op_class::FloatCmp;0;10012;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::FloatCvt;0;3645;0;837;10;0;Class of executed instruction 
system.cpu63.op_class::FloatMult;0;24610;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::FloatDiv;8;4767;0;268;0;0;Class of executed instruction 
system.cpu63.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::MemRead;3582912;21475493;64950;465702;821056;26199;Class of executed instruction 
system.cpu63.op_class::MemWrite;1432238;7551087;23597;183153;291568;7673;Class of executed instruction 
system.cpu63.op_class::IprAccess;421608;1142943;5282;43476;176728;1870;Class of executed instruction 
system.cpu63.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu63.op_class::total;16295184;99380780;310400;2202078;3383880;108481;Class of executed instruction 
system.cpu63.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu63.kern.inst.quiesce;9847;11447;74;586;487;25;number of quiesce instructions executed 
system.cpu63.kern.inst.hwrei;103708;256149;1298;10211;23015;459;number of hwrei instructions executed 
system.cpu63.kern.ipl_count::0;23528;66024;296;2512;2239;104;number of times we switched to this ipl 
system.cpu63.kern.ipl_count::22;5805;10402;72;511;456;25;number of times we switched to this ipl 
system.cpu63.kern.ipl_count::30;169;3863;4;169;119;2;number of times we switched to this ipl 
system.cpu63.kern.ipl_count::31;62553;135084;782;5751;5362;278;number of times we switched to this ipl 
system.cpu63.kern.ipl_count::total;92055;215373;1154;8943;8176;409;number of times we switched to this ipl 
system.cpu63.kern.ipl_good::0;23528;66024;296;2512;2239;104;number of times we switched to this ipl from a different ipl 
system.cpu63.kern.ipl_good::22;5805;10402;72;511;456;25;number of times we switched to this ipl from a different ipl 
system.cpu63.kern.ipl_good::30;169;3863;4;169;119;2;number of times we switched to this ipl from a different ipl 
system.cpu63.kern.ipl_good::31;23523;62306;296;2475;2174;104;number of times we switched to this ipl from a different ipl 
system.cpu63.kern.ipl_good::total;53025;142595;668;5667;4988;235;number of times we switched to this ipl from a different ipl 
system.cpu63.kern.ipl_ticks::0;5477825610000;7949360940000;67968690000;463382960000;416285480000;23197160000;number of cycles we spent at this ipl 
system.cpu63.kern.ipl_ticks::22;17651700000;34701890000;219650000;1585890000;1436560000;77150000;number of cycles we spent at this ipl 
system.cpu63.kern.ipl_ticks::30;1036710000;26704100000;24410000;1067010000;925700000;12130000;number of cycles we spent at this ipl 
system.cpu63.kern.ipl_ticks::31;949810300000;2132787870000;2099760000;32988540000;26665040000;1127540000;number of cycles we spent at this ipl 
system.cpu63.kern.ipl_ticks::total;6446324320000;10143554800000;70312510000;499024400000;445312780000;24413980000;number of cycles we spent at this ipl 
system.cpu63.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu63.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu63.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu63.kern.ipl_used::31;0.376049;0.461239;0.378517;0.430360;0.405446;0.374101;fraction of swpipl calls that actually changed the ipl 
system.cpu63.kern.ipl_used::total;0.576014;0.662084;0.578856;0.633680;0.610078;0.574572;fraction of swpipl calls that actually changed the ipl 
system.cpu63.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu63.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu63.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu63.kern.callpal::swpctx;26;7620;;79;56;;number of callpals executed 
system.cpu63.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu63.kern.callpal::swpipl;80270;181061;1006;7609;7000;357;number of callpals executed 
system.cpu63.kern.callpal::rdps;11611;21333;144;1036;915;50;number of callpals executed 
system.cpu63.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu63.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu63.kern.callpal::rti;5892;20127;74;720;628;26;number of callpals executed 
system.cpu63.kern.callpal::rdunique;1;479;;2;37;;number of callpals executed 
system.cpu63.kern.callpal::total;97814;240788;1224;9570;8712;433;number of callpals executed 
system.cpu63.kern.mode_switch::kernel;5920;27747;74;799;684;26;number of protection mode switches 
system.cpu63.kern.mode_switch::user;0;5986;0;106;112;0;number of protection mode switches 
system.cpu63.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu63.kern.mode_switch_good::kernel;0;0.215735;0;0.132666;0.163743;0;fraction of useful protection mode switches 
system.cpu63.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu63.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu63.kern.mode_switch_good::total;0;0.354905;0;0.234254;0.281407;0;fraction of useful protection mode switches 
system.cpu63.kern.mode_ticks::kernel;0;16461373380000;0;559815150000;403836230000;0;number of ticks spent at the given mode 
system.cpu63.kern.mode_ticks::user;0;30285780000;0;475400000;30437560000;0;number of ticks spent at the given mode 
system.cpu63.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu63.kern.swap_context;27;7620;0;79;56;0;number of times the context was actually changed 
system.cpu63.icache.tags.replacements;23469;545344;477;8422;7871;166;number of replacements 
system.cpu63.icache.tags.tagsinuse;382.048327;497.868495;505;505;505.457649;506;Cycle average of tags in use 
system.cpu63.icache.tags.total_refs;8161341;92878872;184297;4444783;9068940;6356293;Total number of references to valid blocks. 
system.cpu63.icache.tags.sampled_refs;23469;545344;477;8422;7871;672;Sample count of references to valid blocks. 
system.cpu63.icache.tags.avg_refs;347.749840;170.312449;386.366876;527.758608;1152.196671;9458.769345;Average number of references to valid blocks. 
system.cpu63.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu63.icache.tags.occ_blocks::cpu63.inst;382.048327;497.868495;505;505;505.457649;506;Average occupied blocks per requestor 
system.cpu63.icache.tags.occ_percent::cpu63.inst;0.746188;0.972399;0.986328;0.986328;0.987222;0.988281;Average percentage of cache occupancy 
system.cpu63.icache.tags.occ_percent::total;0.746188;0.972399;0.986328;0.986328;0.987222;0.988281;Average percentage of cache occupancy 
system.cpu63.icache.tags.occ_task_id_blocks::1024;443;505;505;505;506;506;Occupied blocks per task id 
system.cpu63.icache.tags.age_task_id_blocks_1024::2;2;2;;13;9;9;Occupied blocks per task id 
system.cpu63.icache.tags.age_task_id_blocks_1024::3;15;19;12;1;5;5;Occupied blocks per task id 
system.cpu63.icache.tags.age_task_id_blocks_1024::4;426;484;491;491;492;492;Occupied blocks per task id 
system.cpu63.icache.tags.occ_task_id_percent::1024;0.865234;0.986328;0.986328;0.986328;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu63.icache.tags.tag_accesses;32614287;199306966;621277;4412578;6775632;217128;Number of tag accesses 
system.cpu63.icache.tags.data_accesses;32614287;199306966;621277;4412578;6775632;217128;Number of data accesses 
system.cpu63.icache.ReadReq_hits::cpu63.inst;16271265;98835374;309923;2193656;3376008;108315;number of ReadReq hits 
system.cpu63.icache.ReadReq_hits::total;16271265;98835374;309923;2193656;3376008;108315;number of ReadReq hits 
system.cpu63.icache.demand_hits::cpu63.inst;16271265;98835374;309923;2193656;3376008;108315;number of demand (read+write) hits 
system.cpu63.icache.demand_hits::total;16271265;98835374;309923;2193656;3376008;108315;number of demand (read+write) hits 
system.cpu63.icache.overall_hits::cpu63.inst;16271265;98835374;309923;2193656;3376008;108315;number of overall hits 
system.cpu63.icache.overall_hits::total;16271265;98835374;309923;2193656;3376008;108315;number of overall hits 
system.cpu63.icache.ReadReq_misses::cpu63.inst;23919;545406;477;8422;7872;166;number of ReadReq misses 
system.cpu63.icache.ReadReq_misses::total;23919;545406;477;8422;7872;166;number of ReadReq misses 
system.cpu63.icache.demand_misses::cpu63.inst;23919;545406;477;8422;7872;166;number of demand (read+write) misses 
system.cpu63.icache.demand_misses::total;23919;545406;477;8422;7872;166;number of demand (read+write) misses 
system.cpu63.icache.overall_misses::cpu63.inst;23919;545406;477;8422;7872;166;number of overall misses 
system.cpu63.icache.overall_misses::total;23919;545406;477;8422;7872;166;number of overall misses 
system.cpu63.icache.ReadReq_miss_latency::cpu63.inst;2462014000;54021463989;50419500;863276749;832989499;17332250;number of ReadReq miss cycles 
system.cpu63.icache.ReadReq_miss_latency::total;2462014000;54021463989;50419500;863276749;832989499;17332250;number of ReadReq miss cycles 
system.cpu63.icache.demand_miss_latency::cpu63.inst;2462014000;54021463989;50419500;863276749;832989499;17332250;number of demand (read+write) miss cycles 
system.cpu63.icache.demand_miss_latency::total;2462014000;54021463989;50419500;863276749;832989499;17332250;number of demand (read+write) miss cycles 
system.cpu63.icache.overall_miss_latency::cpu63.inst;2462014000;54021463989;50419500;863276749;832989499;17332250;number of overall miss cycles 
system.cpu63.icache.overall_miss_latency::total;2462014000;54021463989;50419500;863276749;832989499;17332250;number of overall miss cycles 
system.cpu63.icache.ReadReq_accesses::cpu63.inst;16295184;99380780;310400;2202078;3383880;108481;number of ReadReq accesses(hits+misses) 
system.cpu63.icache.ReadReq_accesses::total;16295184;99380780;310400;2202078;3383880;108481;number of ReadReq accesses(hits+misses) 
system.cpu63.icache.demand_accesses::cpu63.inst;16295184;99380780;310400;2202078;3383880;108481;number of demand (read+write) accesses 
system.cpu63.icache.demand_accesses::total;16295184;99380780;310400;2202078;3383880;108481;number of demand (read+write) accesses 
system.cpu63.icache.overall_accesses::cpu63.inst;16295184;99380780;310400;2202078;3383880;108481;number of overall (read+write) accesses 
system.cpu63.icache.overall_accesses::total;16295184;99380780;310400;2202078;3383880;108481;number of overall (read+write) accesses 
system.cpu63.icache.ReadReq_miss_rate::cpu63.inst;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;miss rate for ReadReq accesses 
system.cpu63.icache.ReadReq_miss_rate::total;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;miss rate for ReadReq accesses 
system.cpu63.icache.demand_miss_rate::cpu63.inst;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;miss rate for demand accesses 
system.cpu63.icache.demand_miss_rate::total;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;miss rate for demand accesses 
system.cpu63.icache.overall_miss_rate::cpu63.inst;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;miss rate for overall accesses 
system.cpu63.icache.overall_miss_rate::total;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;miss rate for overall accesses 
system.cpu63.icache.ReadReq_avg_miss_latency::cpu63.inst;102931.309837;99048.165933;105701.257862;102502.582403;105816.755462;104411.144578;average ReadReq miss latency 
system.cpu63.icache.ReadReq_avg_miss_latency::total;102931.309837;99048.165933;105701.257862;102502.582403;105816.755462;104411.144578;average ReadReq miss latency 
system.cpu63.icache.demand_avg_miss_latency::cpu63.inst;102931.309837;99048.165933;105701.257862;102502.582403;105816.755462;104411.144578;average overall miss latency 
system.cpu63.icache.demand_avg_miss_latency::total;102931.309837;99048.165933;105701.257862;102502.582403;105816.755462;104411.144578;average overall miss latency 
system.cpu63.icache.overall_avg_miss_latency::cpu63.inst;102931.309837;99048.165933;105701.257862;102502.582403;105816.755462;104411.144578;average overall miss latency 
system.cpu63.icache.overall_avg_miss_latency::total;102931.309837;99048.165933;105701.257862;102502.582403;105816.755462;104411.144578;average overall miss latency 
system.cpu63.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu63.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu63.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu63.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu63.icache.ReadReq_mshr_misses::cpu63.inst;23919;545406;477;8422;7872;166;number of ReadReq MSHR misses 
system.cpu63.icache.ReadReq_mshr_misses::total;23919;545406;477;8422;7872;166;number of ReadReq MSHR misses 
system.cpu63.icache.demand_mshr_misses::cpu63.inst;23919;545406;477;8422;7872;166;number of demand (read+write) MSHR misses 
system.cpu63.icache.demand_mshr_misses::total;23919;545406;477;8422;7872;166;number of demand (read+write) MSHR misses 
system.cpu63.icache.overall_mshr_misses::cpu63.inst;23919;545406;477;8422;7872;166;number of overall MSHR misses 
system.cpu63.icache.overall_mshr_misses::total;23919;545406;477;8422;7872;166;number of overall MSHR misses 
system.cpu63.icache.ReadReq_mshr_miss_latency::cpu63.inst;1810904000;39924982011;37677500;643034251;627316501;12924750;number of ReadReq MSHR miss cycles 
system.cpu63.icache.ReadReq_mshr_miss_latency::total;1810904000;39924982011;37677500;643034251;627316501;12924750;number of ReadReq MSHR miss cycles 
system.cpu63.icache.demand_mshr_miss_latency::cpu63.inst;1810904000;39924982011;37677500;643034251;627316501;12924750;number of demand (read+write) MSHR miss cycles 
system.cpu63.icache.demand_mshr_miss_latency::total;1810904000;39924982011;37677500;643034251;627316501;12924750;number of demand (read+write) MSHR miss cycles 
system.cpu63.icache.overall_mshr_miss_latency::cpu63.inst;1810904000;39924982011;37677500;643034251;627316501;12924750;number of overall MSHR miss cycles 
system.cpu63.icache.overall_mshr_miss_latency::total;1810904000;39924982011;37677500;643034251;627316501;12924750;number of overall MSHR miss cycles 
system.cpu63.icache.ReadReq_mshr_miss_rate::cpu63.inst;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;mshr miss rate for ReadReq accesses 
system.cpu63.icache.ReadReq_mshr_miss_rate::total;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;mshr miss rate for ReadReq accesses 
system.cpu63.icache.demand_mshr_miss_rate::cpu63.inst;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;mshr miss rate for demand accesses 
system.cpu63.icache.demand_mshr_miss_rate::total;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;mshr miss rate for demand accesses 
system.cpu63.icache.overall_mshr_miss_rate::cpu63.inst;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;mshr miss rate for overall accesses 
system.cpu63.icache.overall_mshr_miss_rate::total;0.001468;0.005488;0.001537;0.003825;0.002326;0.001530;mshr miss rate for overall accesses 
system.cpu63.icache.ReadReq_avg_mshr_miss_latency::cpu63.inst;75709.854091;73202.315360;78988.469602;76351.727737;79689.596164;77859.939759;average ReadReq mshr miss latency 
system.cpu63.icache.ReadReq_avg_mshr_miss_latency::total;75709.854091;73202.315360;78988.469602;76351.727737;79689.596164;77859.939759;average ReadReq mshr miss latency 
system.cpu63.icache.demand_avg_mshr_miss_latency::cpu63.inst;75709.854091;73202.315360;78988.469602;76351.727737;79689.596164;77859.939759;average overall mshr miss latency 
system.cpu63.icache.demand_avg_mshr_miss_latency::total;75709.854091;73202.315360;78988.469602;76351.727737;79689.596164;77859.939759;average overall mshr miss latency 
system.cpu63.icache.overall_avg_mshr_miss_latency::cpu63.inst;75709.854091;73202.315360;78988.469602;76351.727737;79689.596164;77859.939759;average overall mshr miss latency 
system.cpu63.icache.overall_avg_mshr_miss_latency::total;75709.854091;73202.315360;78988.469602;76351.727737;79689.596164;77859.939759;average overall mshr miss latency 
system.cpu63.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu63.dcache.tags.replacements;123949;1082052;3278;20544;41948;938;number of replacements 
system.cpu63.dcache.tags.tagsinuse;516.828647;833.879447;684.739501;694.409251;859.386058;805.561456;Cycle average of tags in use 
system.cpu63.dcache.tags.total_refs;1784800;27250804;9448;526933;4145569;164982;Total number of references to valid blocks. 
system.cpu63.dcache.tags.sampled_refs;123949;1082052;3278;20544;41948;1720;Sample count of references to valid blocks. 
system.cpu63.dcache.tags.avg_refs;14.399471;25.184376;2.882245;25.648997;98.826380;95.919767;Average number of references to valid blocks. 
system.cpu63.dcache.tags.warmup_cycle;0;0;0;0;17442818066250;0;Cycle when the warmup percentage was hit. 
system.cpu63.dcache.tags.occ_blocks::cpu63.data;516.828647;833.879447;684.739501;694.409251;859.386058;805.561456;Average occupied blocks per requestor 
system.cpu63.dcache.tags.occ_percent::cpu63.data;0.504715;0.814335;0.668691;0.678134;0.839244;0.786681;Average percentage of cache occupancy 
system.cpu63.dcache.tags.occ_percent::total;0.504715;0.814335;0.668691;0.678134;0.839244;0.786681;Average percentage of cache occupancy 
system.cpu63.dcache.tags.occ_task_id_blocks::1024;646;692;666;686;803;782;Occupied blocks per task id 
system.cpu63.dcache.tags.age_task_id_blocks_1024::3;10;18;14;1;11;7;Occupied blocks per task id 
system.cpu63.dcache.tags.age_task_id_blocks_1024::4;636;674;652;672;786;769;Occupied blocks per task id 
system.cpu63.dcache.tags.occ_task_id_percent::1024;0.630859;0.675781;0.650391;0.669922;0.784180;0.763672;Percentage of cache occupancy per task id 
system.cpu63.dcache.tags.tag_accesses;10092160;58934857;179696;1309990;2235284;68375;Number of tag accesses 
system.cpu63.dcache.tags.data_accesses;10092160;58934857;179696;1309990;2235284;68375;Number of data accesses 
system.cpu63.dcache.ReadReq_hits::cpu63.data;3304228;19835877;59941;432719;770846;24667;number of ReadReq hits 
system.cpu63.dcache.ReadReq_hits::total;3304228;19835877;59941;432719;770846;24667;number of ReadReq hits 
system.cpu63.dcache.WriteReq_hits::cpu63.data;1371911;7217910;22873;176263;258597;7410;number of WriteReq hits 
system.cpu63.dcache.WriteReq_hits::total;1371911;7217910;22873;176263;258597;7410;number of WriteReq hits 
system.cpu63.dcache.LoadLockedReq_hits::cpu63.data;35726;83705;352;2309;3616;133;number of LoadLockedReq hits 
system.cpu63.dcache.LoadLockedReq_hits::total;35726;83705;352;2309;3616;133;number of LoadLockedReq hits 
system.cpu63.dcache.StoreCondReq_hits::cpu63.data;13781;56588;162;1495;1461;65;number of StoreCondReq hits 
system.cpu63.dcache.StoreCondReq_hits::total;13781;56588;162;1495;1461;65;number of StoreCondReq hits 
system.cpu63.dcache.demand_hits::cpu63.data;4676139;27053787;82814;608982;1029443;32077;number of demand (read+write) hits 
system.cpu63.dcache.demand_hits::total;4676139;27053787;82814;608982;1029443;32077;number of demand (read+write) hits 
system.cpu63.dcache.overall_hits::cpu63.data;4676139;27053787;82814;608982;1029443;32077;number of overall hits 
system.cpu63.dcache.overall_hits::total;4676139;27053787;82814;608982;1029443;32077;number of overall hits 
system.cpu63.dcache.ReadReq_misses::cpu63.data;198999;1317113;4113;24928;39453;1193;number of ReadReq misses 
system.cpu63.dcache.ReadReq_misses::total;198999;1317113;4113;24928;39453;1193;number of ReadReq misses 
system.cpu63.dcache.WriteReq_misses::cpu63.data;10801;165102;193;2601;15033;67;number of WriteReq misses 
system.cpu63.dcache.WriteReq_misses::total;10801;165102;193;2601;15033;67;number of WriteReq misses 
system.cpu63.dcache.LoadLockedReq_misses::cpu63.data;2466;37250;30;540;706;10;number of LoadLockedReq misses 
system.cpu63.dcache.LoadLockedReq_misses::total;2466;37250;30;540;706;10;number of LoadLockedReq misses 
system.cpu63.dcache.StoreCondReq_misses::cpu63.data;6454;58137;84;1154;1229;28;number of StoreCondReq misses 
system.cpu63.dcache.StoreCondReq_misses::total;6454;58137;84;1154;1229;28;number of StoreCondReq misses 
system.cpu63.dcache.demand_misses::cpu63.data;209800;1482215;4306;27529;54486;1260;number of demand (read+write) misses 
system.cpu63.dcache.demand_misses::total;209800;1482215;4306;27529;54486;1260;number of demand (read+write) misses 
system.cpu63.dcache.overall_misses::cpu63.data;209800;1482215;4306;27529;54486;1260;number of overall misses 
system.cpu63.dcache.overall_misses::total;209800;1482215;4306;27529;54486;1260;number of overall misses 
system.cpu63.dcache.ReadReq_miss_latency::cpu63.data;16509120954;93911046215;375449596;2141782549;3669932349;108517123;number of ReadReq miss cycles 
system.cpu63.dcache.ReadReq_miss_latency::total;16509120954;93911046215;375449596;2141782549;3669932349;108517123;number of ReadReq miss cycles 
system.cpu63.dcache.WriteReq_miss_latency::cpu63.data;630446910;10318897722;12371862;157979704;1546447533;5219211;number of WriteReq miss cycles 
system.cpu63.dcache.WriteReq_miss_latency::total;630446910;10318897722;12371862;157979704;1546447533;5219211;number of WriteReq miss cycles 
system.cpu63.dcache.LoadLockedReq_miss_latency::cpu63.data;190532458;2380767386;2711240;35998996;51692273;832250;number of LoadLockedReq miss cycles 
system.cpu63.dcache.LoadLockedReq_miss_latency::total;190532458;2380767386;2711240;35998996;51692273;832250;number of LoadLockedReq miss cycles 
system.cpu63.dcache.StoreCondReq_miss_latency::cpu63.data;325245914;3508506007;4277938;66510477;67837516;1449982;number of StoreCondReq miss cycles 
system.cpu63.dcache.StoreCondReq_miss_latency::total;325245914;3508506007;4277938;66510477;67837516;1449982;number of StoreCondReq miss cycles 
system.cpu63.dcache.StoreCondFailReq_miss_latency::cpu63.data;49124999;10456000;552000;668000;5894000;144000;number of StoreCondFailReq miss cycles 
system.cpu63.dcache.StoreCondFailReq_miss_latency::total;49124999;10456000;552000;668000;5894000;144000;number of StoreCondFailReq miss cycles 
system.cpu63.dcache.demand_miss_latency::cpu63.data;17139567864;104229943937;387821458;2299762253;5216379882;113736334;number of demand (read+write) miss cycles 
system.cpu63.dcache.demand_miss_latency::total;17139567864;104229943937;387821458;2299762253;5216379882;113736334;number of demand (read+write) miss cycles 
system.cpu63.dcache.overall_miss_latency::cpu63.data;17139567864;104229943937;387821458;2299762253;5216379882;113736334;number of overall miss cycles 
system.cpu63.dcache.overall_miss_latency::total;17139567864;104229943937;387821458;2299762253;5216379882;113736334;number of overall miss cycles 
system.cpu63.dcache.ReadReq_accesses::cpu63.data;3503227;21152990;64054;457647;810299;25860;number of ReadReq accesses(hits+misses) 
system.cpu63.dcache.ReadReq_accesses::total;3503227;21152990;64054;457647;810299;25860;number of ReadReq accesses(hits+misses) 
system.cpu63.dcache.WriteReq_accesses::cpu63.data;1382712;7383012;23066;178864;273630;7477;number of WriteReq accesses(hits+misses) 
system.cpu63.dcache.WriteReq_accesses::total;1382712;7383012;23066;178864;273630;7477;number of WriteReq accesses(hits+misses) 
system.cpu63.dcache.LoadLockedReq_accesses::cpu63.data;38192;120955;382;2849;4322;143;number of LoadLockedReq accesses(hits+misses) 
system.cpu63.dcache.LoadLockedReq_accesses::total;38192;120955;382;2849;4322;143;number of LoadLockedReq accesses(hits+misses) 
system.cpu63.dcache.StoreCondReq_accesses::cpu63.data;20235;114725;246;2649;2690;93;number of StoreCondReq accesses(hits+misses) 
system.cpu63.dcache.StoreCondReq_accesses::total;20235;114725;246;2649;2690;93;number of StoreCondReq accesses(hits+misses) 
system.cpu63.dcache.demand_accesses::cpu63.data;4885939;28536002;87120;636511;1083929;33337;number of demand (read+write) accesses 
system.cpu63.dcache.demand_accesses::total;4885939;28536002;87120;636511;1083929;33337;number of demand (read+write) accesses 
system.cpu63.dcache.overall_accesses::cpu63.data;4885939;28536002;87120;636511;1083929;33337;number of overall (read+write) accesses 
system.cpu63.dcache.overall_accesses::total;4885939;28536002;87120;636511;1083929;33337;number of overall (read+write) accesses 
system.cpu63.dcache.ReadReq_miss_rate::cpu63.data;0.056804;0.062266;0.064211;0.054470;0.048689;0.046133;miss rate for ReadReq accesses 
system.cpu63.dcache.ReadReq_miss_rate::total;0.056804;0.062266;0.064211;0.054470;0.048689;0.046133;miss rate for ReadReq accesses 
system.cpu63.dcache.WriteReq_miss_rate::cpu63.data;0.007811;0.022362;0.008367;0.014542;0.054939;0.008961;miss rate for WriteReq accesses 
system.cpu63.dcache.WriteReq_miss_rate::total;0.007811;0.022362;0.008367;0.014542;0.054939;0.008961;miss rate for WriteReq accesses 
system.cpu63.dcache.LoadLockedReq_miss_rate::cpu63.data;0.064568;0.307966;0.078534;0.189540;0.163350;0.069930;miss rate for LoadLockedReq accesses 
system.cpu63.dcache.LoadLockedReq_miss_rate::total;0.064568;0.307966;0.078534;0.189540;0.163350;0.069930;miss rate for LoadLockedReq accesses 
system.cpu63.dcache.StoreCondReq_miss_rate::cpu63.data;0.318952;0.506751;0.341463;0.435636;0.456877;0.301075;miss rate for StoreCondReq accesses 
system.cpu63.dcache.StoreCondReq_miss_rate::total;0.318952;0.506751;0.341463;0.435636;0.456877;0.301075;miss rate for StoreCondReq accesses 
system.cpu63.dcache.demand_miss_rate::cpu63.data;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;miss rate for demand accesses 
system.cpu63.dcache.demand_miss_rate::total;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;miss rate for demand accesses 
system.cpu63.dcache.overall_miss_rate::cpu63.data;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;miss rate for overall accesses 
system.cpu63.dcache.overall_miss_rate::total;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;miss rate for overall accesses 
system.cpu63.dcache.ReadReq_avg_miss_latency::cpu63.data;82960.823693;71300.675200;91283.636275;85918.747954;93020.362178;90961.544845;average ReadReq miss latency 
system.cpu63.dcache.ReadReq_avg_miss_latency::total;82960.823693;71300.675200;91283.636275;85918.747954;93020.362178;90961.544845;average ReadReq miss latency 
system.cpu63.dcache.WriteReq_avg_miss_latency::cpu63.data;58369.309323;62500.137624;64102.911917;60738.063822;102870.187787;77898.671642;average WriteReq miss latency 
system.cpu63.dcache.WriteReq_avg_miss_latency::total;58369.309323;62500.137624;64102.911917;60738.063822;102870.187787;77898.671642;average WriteReq miss latency 
system.cpu63.dcache.LoadLockedReq_avg_miss_latency::cpu63.data;77263.770479;63913.218416;90374.666667;66664.807407;73218.516997;83225;average LoadLockedReq miss latency 
system.cpu63.dcache.LoadLockedReq_avg_miss_latency::total;77263.770479;63913.218416;90374.666667;66664.807407;73218.516997;83225;average LoadLockedReq miss latency 
system.cpu63.dcache.StoreCondReq_avg_miss_latency::cpu63.data;50394.470716;60348.934534;50927.833333;57634.728769;55197.327909;51785.071429;average StoreCondReq miss latency 
system.cpu63.dcache.StoreCondReq_avg_miss_latency::total;50394.470716;60348.934534;50927.833333;57634.728769;55197.327909;51785.071429;average StoreCondReq miss latency 
system.cpu63.dcache.StoreCondFailReq_avg_miss_latency::cpu63.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu63.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu63.dcache.demand_avg_miss_latency::cpu63.data;81694.794395;70320.394772;90065.364143;83539.621962;95737.985574;90266.931746;average overall miss latency 
system.cpu63.dcache.demand_avg_miss_latency::total;81694.794395;70320.394772;90065.364143;83539.621962;95737.985574;90266.931746;average overall miss latency 
system.cpu63.dcache.overall_avg_miss_latency::cpu63.data;81694.794395;70320.394772;90065.364143;83539.621962;95737.985574;90266.931746;average overall miss latency 
system.cpu63.dcache.overall_avg_miss_latency::total;81694.794395;70320.394772;90065.364143;83539.621962;95737.985574;90266.931746;average overall miss latency 
system.cpu63.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu63.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu63.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu63.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu63.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu63.dcache.writebacks::writebacks;2624;66589;57;642;13233;30;number of writebacks 
system.cpu63.dcache.writebacks::total;2624;66589;57;642;13233;30;number of writebacks 
system.cpu63.dcache.ReadReq_mshr_misses::cpu63.data;198999;1317113;4113;24928;39453;1193;number of ReadReq MSHR misses 
system.cpu63.dcache.ReadReq_mshr_misses::total;198999;1317113;4113;24928;39453;1193;number of ReadReq MSHR misses 
system.cpu63.dcache.WriteReq_mshr_misses::cpu63.data;10801;165102;193;2601;15033;67;number of WriteReq MSHR misses 
system.cpu63.dcache.WriteReq_mshr_misses::total;10801;165102;193;2601;15033;67;number of WriteReq MSHR misses 
system.cpu63.dcache.LoadLockedReq_mshr_misses::cpu63.data;2466;37250;30;540;706;10;number of LoadLockedReq MSHR misses 
system.cpu63.dcache.LoadLockedReq_mshr_misses::total;2466;37250;30;540;706;10;number of LoadLockedReq MSHR misses 
system.cpu63.dcache.StoreCondReq_mshr_misses::cpu63.data;6454;58109;84;1153;1229;28;number of StoreCondReq MSHR misses 
system.cpu63.dcache.StoreCondReq_mshr_misses::total;6454;58109;84;1153;1229;28;number of StoreCondReq MSHR misses 
system.cpu63.dcache.demand_mshr_misses::cpu63.data;209800;1482215;4306;27529;54486;1260;number of demand (read+write) MSHR misses 
system.cpu63.dcache.demand_mshr_misses::total;209800;1482215;4306;27529;54486;1260;number of demand (read+write) MSHR misses 
system.cpu63.dcache.overall_mshr_misses::cpu63.data;209800;1482215;4306;27529;54486;1260;number of overall MSHR misses 
system.cpu63.dcache.overall_mshr_misses::total;209800;1482215;4306;27529;54486;1260;number of overall MSHR misses 
system.cpu63.dcache.ReadReq_mshr_miss_latency::cpu63.data;11396249046;63492194785;271887404;1538344451;2666245651;78369877;number of ReadReq MSHR miss cycles 
system.cpu63.dcache.ReadReq_mshr_miss_latency::total;11396249046;63492194785;271887404;1538344451;2666245651;78369877;number of ReadReq MSHR miss cycles 
system.cpu63.dcache.WriteReq_mshr_miss_latency::cpu63.data;295789090;5959462278;6564138;83261296;1146379467;3257789;number of WriteReq MSHR miss cycles 
system.cpu63.dcache.WriteReq_mshr_miss_latency::total;295789090;5959462278;6564138;83261296;1146379467;3257789;number of WriteReq MSHR miss cycles 
system.cpu63.dcache.LoadLockedReq_mshr_miss_latency::cpu63.data;130485542;1554732614;1942760;23752004;35196727;590750;number of LoadLockedReq MSHR miss cycles 
system.cpu63.dcache.LoadLockedReq_mshr_miss_latency::total;130485542;1554732614;1942760;23752004;35196727;590750;number of LoadLockedReq MSHR miss cycles 
system.cpu63.dcache.StoreCondReq_mshr_miss_latency::cpu63.data;152940086;2104206993;1891062;35750523;37214484;683018;number of StoreCondReq MSHR miss cycles 
system.cpu63.dcache.StoreCondReq_mshr_miss_latency::total;152940086;2104206993;1891062;35750523;37214484;683018;number of StoreCondReq MSHR miss cycles 
system.cpu63.dcache.StoreCondFailReq_mshr_miss_latency::cpu63.data;35320001;7530000;420000;470000;4310000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu63.dcache.StoreCondFailReq_mshr_miss_latency::total;35320001;7530000;420000;470000;4310000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu63.dcache.demand_mshr_miss_latency::cpu63.data;11692038136;69451657063;278451542;1621605747;3812625118;81627666;number of demand (read+write) MSHR miss cycles 
system.cpu63.dcache.demand_mshr_miss_latency::total;11692038136;69451657063;278451542;1621605747;3812625118;81627666;number of demand (read+write) MSHR miss cycles 
system.cpu63.dcache.overall_mshr_miss_latency::cpu63.data;11692038136;69451657063;278451542;1621605747;3812625118;81627666;number of overall MSHR miss cycles 
system.cpu63.dcache.overall_mshr_miss_latency::total;11692038136;69451657063;278451542;1621605747;3812625118;81627666;number of overall MSHR miss cycles 
system.cpu63.dcache.ReadReq_mshr_uncacheable_latency::cpu63.data;31904000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu63.dcache.ReadReq_mshr_uncacheable_latency::total;31904000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu63.dcache.WriteReq_mshr_uncacheable_latency::cpu63.data;1348266000;4897016000;16280000;145417000;136818000;6295000;number of WriteReq MSHR uncacheable cycles 
system.cpu63.dcache.WriteReq_mshr_uncacheable_latency::total;1348266000;4897016000;16280000;145417000;136818000;6295000;number of WriteReq MSHR uncacheable cycles 
system.cpu63.dcache.overall_mshr_uncacheable_latency::cpu63.data;1380170000;4897016000;16280000;145417000;136818000;6295000;number of overall MSHR uncacheable cycles 
system.cpu63.dcache.overall_mshr_uncacheable_latency::total;1380170000;4897016000;16280000;145417000;136818000;6295000;number of overall MSHR uncacheable cycles 
system.cpu63.dcache.ReadReq_mshr_miss_rate::cpu63.data;0.056804;0.062266;0.064211;0.054470;0.048689;0.046133;mshr miss rate for ReadReq accesses 
system.cpu63.dcache.ReadReq_mshr_miss_rate::total;0.056804;0.062266;0.064211;0.054470;0.048689;0.046133;mshr miss rate for ReadReq accesses 
system.cpu63.dcache.WriteReq_mshr_miss_rate::cpu63.data;0.007811;0.022362;0.008367;0.014542;0.054939;0.008961;mshr miss rate for WriteReq accesses 
system.cpu63.dcache.WriteReq_mshr_miss_rate::total;0.007811;0.022362;0.008367;0.014542;0.054939;0.008961;mshr miss rate for WriteReq accesses 
system.cpu63.dcache.LoadLockedReq_mshr_miss_rate::cpu63.data;0.064568;0.307966;0.078534;0.189540;0.163350;0.069930;mshr miss rate for LoadLockedReq accesses 
system.cpu63.dcache.LoadLockedReq_mshr_miss_rate::total;0.064568;0.307966;0.078534;0.189540;0.163350;0.069930;mshr miss rate for LoadLockedReq accesses 
system.cpu63.dcache.StoreCondReq_mshr_miss_rate::cpu63.data;0.318952;0.506507;0.341463;0.435259;0.456877;0.301075;mshr miss rate for StoreCondReq accesses 
system.cpu63.dcache.StoreCondReq_mshr_miss_rate::total;0.318952;0.506507;0.341463;0.435259;0.456877;0.301075;mshr miss rate for StoreCondReq accesses 
system.cpu63.dcache.demand_mshr_miss_rate::cpu63.data;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;mshr miss rate for demand accesses 
system.cpu63.dcache.demand_mshr_miss_rate::total;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;mshr miss rate for demand accesses 
system.cpu63.dcache.overall_mshr_miss_rate::cpu63.data;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;mshr miss rate for overall accesses 
system.cpu63.dcache.overall_mshr_miss_rate::total;0.042940;0.051942;0.049426;0.043250;0.050267;0.037796;mshr miss rate for overall accesses 
system.cpu63.dcache.ReadReq_avg_mshr_miss_latency::cpu63.data;57267.870924;48205.579009;66104.401653;61711.507181;67580.301904;65691.430847;average ReadReq mshr miss latency 
system.cpu63.dcache.ReadReq_avg_mshr_miss_latency::total;57267.870924;48205.579009;66104.401653;61711.507181;67580.301904;65691.430847;average ReadReq mshr miss latency 
system.cpu63.dcache.WriteReq_avg_mshr_miss_latency::cpu63.data;27385.343024;36095.639532;34011.077720;32011.263360;76257.531231;48623.716418;average WriteReq mshr miss latency 
system.cpu63.dcache.WriteReq_avg_mshr_miss_latency::total;27385.343024;36095.639532;34011.077720;32011.263360;76257.531231;48623.716418;average WriteReq mshr miss latency 
system.cpu63.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu63.data;52913.845093;41737.788295;64758.666667;43985.192593;49853.720963;59075;average LoadLockedReq mshr miss latency 
system.cpu63.dcache.LoadLockedReq_avg_mshr_miss_latency::total;52913.845093;41737.788295;64758.666667;43985.192593;49853.720963;59075;average LoadLockedReq mshr miss latency 
system.cpu63.dcache.StoreCondReq_avg_mshr_miss_latency::cpu63.data;23696.945460;36211.378496;22512.642857;31006.524718;30280.296176;24393.500000;average StoreCondReq mshr miss latency 
system.cpu63.dcache.StoreCondReq_avg_mshr_miss_latency::total;23696.945460;36211.378496;22512.642857;31006.524718;30280.296176;24393.500000;average StoreCondReq mshr miss latency 
system.cpu63.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu63.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu63.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu63.dcache.demand_avg_mshr_miss_latency::cpu63.data;55729.447741;46856.668609;64665.941013;58905.363326;69974.399259;64783.861905;average overall mshr miss latency 
system.cpu63.dcache.demand_avg_mshr_miss_latency::total;55729.447741;46856.668609;64665.941013;58905.363326;69974.399259;64783.861905;average overall mshr miss latency 
system.cpu63.dcache.overall_avg_mshr_miss_latency::cpu63.data;55729.447741;46856.668609;64665.941013;58905.363326;69974.399259;64783.861905;average overall mshr miss latency 
system.cpu63.dcache.overall_avg_mshr_miss_latency::total;55729.447741;46856.668609;64665.941013;58905.363326;69974.399259;64783.861905;average overall mshr miss latency 
system.cpu63.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu63.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu63.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu63.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu63.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu63.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu63.dcache.overall_avg_mshr_uncacheable_latency::cpu63.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu63.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu63.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
