<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>STLD 4</title>
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@4.5.3/dist/css/bootstrap.min.css" integrity="sha384-TX8t27EcRE3e/ihU7zmQxVncDAy5uIKz4rEkgIXeMed4M0jlfIDPvg6uqKI2xXr2" crossorigin="anonymous">
        <link rel="stylesheet" href="../css/back_button.css">
    </head>
    <body>

        <a href="../HTMLFiles/STLDLAB.html"><button type="button" class="btn btn-dark">Go Back</button></a>

        <br>
        <br><b><u>***Note: Write your initials infront of architecture Behavioral (eg. architecture Behavioral_NDR )</b></u>
        <br><br>
        <br>    1.TestBench code:- <br>
        <br>    -- Code your testbench here
        <br>    library ieee;
        <br>    use ieee.std_logic_1164.all;
        <br>    entity mux_tb is
        <br>    end entity;
        <br>    architecture tb of mux_tb is
        <br>    component MUX_SOURCE is 
        <br>    Port ( S : in STD_LOGIC_VECTOR (2 downto 0);
        <br>    I : in STD_LOGIC_VECTOR (7 downto 0);
        <br>    Y : out STD_LOGIC);
        <br>    end component;
        <br>    signal S : STD_LOGIC_VECTOR(2 downto 0);
        <br>    signal I : STD_LOGIC_VECTOR(7 downto 0);
        <br>    signal Y : STD_LOGIC;
        <br>    begin 
        <br>    uut : MUX_SOURCE port map(
        <br>    S => S,
        <br>    I => I,
        <br>    Y => Y);
        <br>    stim : process
        <br>    begin
        <br>    I(0) <= '0';
        <br>    I(1) <= '1';
        <br>    I(2) <= '0';
        <br>    I(3) <= '1';
        <br>    I(4) <= '0';
        <br>    I(5) <= '1';
        <br>    I(6) <= '0';
        <br>    I(7) <= '1';
        <br>    S <= "000";wait for 10 ns;
        <br>    S <= "001";wait for 10 ns;
        <br>    S <= "010";wait for 10 ns;
        <br>    S <= "011";wait for 10 ns;
        <br>    S <= "100";wait for 10 ns;
        <br>    S <= "101";wait for 10 ns;
        <br>    S <= "110";wait for 10 ns;
        <br>    S <= "111";wait for 10 ns;
        <br>    wait;
        <br>    end process;
        <br>    end tb;
        <br>
        <br>    2.Code your design here <br>
        <br>    -- Code your design here
        <br>    library IEEE;
        <br>    use IEEE.std_logic_1164.all;
        <br>    entity MUX_SOURCE is
        <br>    Port ( S : in  STD_LOGIC_VECTOR (2 downto 0);
        <br>    I : in  STD_LOGIC_VECTOR (7 downto 0);
        <br>    Y : out STD_LOGIC);
        <br>    end MUX_SOURCE;
        <br>    architecture Behavioral_NDR of MUX_SOURCE is
        <br>    begin
        <br>    process (S,I)
        <br>    begin
        <br>    if (S <= "000") then
        <br>    Y <= I(0);
        <br>    elsif (S <= "001") then
        <br>    Y <= I(1);
        <br>    elsif (S <= "010") then
        <br>    Y <= I(2);
        <br>    elsif (S <="011") then
        <br>    Y <= I(3);
        <br>    elsif (S <="100") then
        <br>    Y <= I(4);
        <br>    elsif (S <="101") then
        <br>    Y <= I(5);
        <br>    elsif (S <="110") then
        <br>    Y <= I(6);
        <br>    else
        <br>    Y <= I(7);
        <br>    end if;
        <br>    end process;
        <br>    end Behavioral_NDR;
        <br><br><br><br>
    </body>
</html>