{
    "Function": "decode_pcie_lane_width",
    "astEdges": [
        [
            4,
            5
        ],
        [
            4,
            6
        ],
        [
            3,
            4
        ],
        [
            2,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            0,
            7
        ]
    ],
    "candidateNodeList": [
        5,
        6
    ],
    "cfgEdges": [
        [
            4,
            3
        ],
        [
            3,
            7
        ],
        [
            0,
            4
        ]
    ],
    "ddgEdges": [
        [
            3,
            7
        ],
        [
            0,
            3
        ]
    ],
    "ncsEdges": [
        [
            1,
            5
        ],
        [
            5,
            6
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "RETURN",
        "4": "<operator>.indirectIndexAccess",
        "5": "pp_r600_decoded_lanes",
        "6": "num_lanes",
        "7": "METHOD_RETURN"
    }
}