# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 12:46:45  October 11, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		DonkeyKong_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
<<<<<<< HEAD
set_global_assignment -name TOP_LEVEL_ENTITY top
=======
set_global_assignment -name TOP_LEVEL_ENTITY testbench
>>>>>>> 5432de7a7ff31ae0a99a22380d6f4caa5755d0fb
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:46:45  OCTOBER 11, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
<<<<<<< HEAD
=======
set_global_assignment -name SYSTEMVERILOG_FILE ALU/alu32.sv
set_global_assignment -name SYSTEMVERILOG_FILE ALU/alu_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/mux2.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/full_adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/flopr.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/flopenr.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/extend.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/top.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/testbench.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/dmem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/pizzaMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/marioMoveMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/marioMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/marioJumpMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/dkStandMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/dkSideMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/barMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/testbenches/mario_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/testbenches/map_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/testbenches/draw_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/testbenches/dk_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/VGA_Controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/tb_system.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/system.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/pizza_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/mux_colors.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/mario_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/map.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/draw.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/dk_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE test_alu32_v.sv
set_global_assignment -name SYSTEMVERILOG_FILE decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE condlogic.sv
set_global_assignment -name SYSTEMVERILOG_FILE arm.sv
>>>>>>> 5432de7a7ff31ae0a99a22380d6f4caa5755d0fb
set_location_assignment PIN_J14 -to b[7]
set_location_assignment PIN_G15 -to b[6]
set_location_assignment PIN_F15 -to b[5]
set_location_assignment PIN_H14 -to b[4]
set_location_assignment PIN_F14 -to b[3]
set_location_assignment PIN_H13 -to b[2]
set_location_assignment PIN_G13 -to b[1]
set_location_assignment PIN_B13 -to b[0]
set_location_assignment PIN_F10 -to blank
set_location_assignment PIN_AF14 -to clk
set_location_assignment PIN_D11 -to vsync
set_location_assignment PIN_A11 -to vga_clk
set_location_assignment PIN_C10 -to sync
set_location_assignment PIN_AA14 -to reset
set_location_assignment PIN_A13 -to r[0]
set_location_assignment PIN_C13 -to r[1]
set_location_assignment PIN_E13 -to r[2]
set_location_assignment PIN_B12 -to r[3]
set_location_assignment PIN_C12 -to r[4]
set_location_assignment PIN_D12 -to r[5]
set_location_assignment PIN_E12 -to r[6]
set_location_assignment PIN_F6 -to r[7]
set_location_assignment PIN_AA15 -to in1
set_location_assignment PIN_B11 -to hsync
set_location_assignment PIN_A3 -to g[0]
set_location_assignment PIN_J10 -to g[1]
set_location_assignment PIN_H12 -to g[2]
set_location_assignment PIN_G10 -to g[3]
set_location_assignment PIN_G11 -to g[4]
set_location_assignment PIN_G12 -to g[5]
set_location_assignment PIN_F11 -to g[6]
set_location_assignment PIN_E11 -to g[7]
<<<<<<< HEAD
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/pizzaMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/marioMoveMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/marioMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/marioJumpMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/dkStandMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/dkSideMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/barMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/sprite/barillMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/VGA_Controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/tb_system.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/system.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/pizza_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/mux_colors.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/mario_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/map.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/draw.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/dk_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE VGA/barril_pos.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/top.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/testbench.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench/dmem.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/mux2.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/full_adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/flopr.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/flopenr.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/extend.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ALU/alu32.sv
set_global_assignment -name SYSTEMVERILOG_FILE ALU/alu_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE test_alu32_v.sv
set_global_assignment -name SYSTEMVERILOG_FILE main.sv
set_global_assignment -name SYSTEMVERILOG_FILE decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE condlogic.sv
set_global_assignment -name SYSTEMVERILOG_FILE arm.sv
set_global_assignment -name SYSTEMVERILOG_FILE genericBuildingBlocks/deco2b.sv
=======
>>>>>>> 5432de7a7ff31ae0a99a22380d6f4caa5755d0fb
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top