<?xml version="1.0" ?>
<!--
  Copyright 2023 NXP

  SPDX-License-Identifier: BSD-3-Clause
-->
<regs>
	<register offset="0x0" width="32" name="ConfigOption0" reversed="False" description="SEMC NAND Configuration Option 0">
		<bit_field offset="0x0" width="3" name="OnfiVersion" access="R/W" reset_value="0b000" description="ONFI version"/>
		<bit_field offset="0x3" width="1" name="EdoMode" access="R/W" reset_value="0b0" description="EDO mode">
			<bit_field_value name="Disabled" value="0b0" description="EDO mode disabled"/>
			<bit_field_value name="Enabled" value="0b1" description="EDO mode enabled"/>
    </bit_field>
		<bit_field offset="0x4" width="3" name="OnfiTimingMode" access="R/W" reset_value="0b0000" description="ONFI Timing mode">
			<bit_field_value name="10MHz" value="0b000" description="Mode 0, 10MHz"/>
			<bit_field_value name="20MHz" value="0b001" description="Mode 1, 20MHz"/>
			<bit_field_value name="28MHz" value="0b010" description="Mode 2, 28MHz"/>
			<bit_field_value name="33MHz" value="0b011" description="Mode 3, 33MHz"/>
			<bit_field_value name="40MHz" value="0b100" description="Mode 4, 40MHz"/>
			<bit_field_value name="50MHz" value="0b101" description="Mode 5, 50MHz"/>
			<bit_field_value name="Fastest0" value="0b110" description="Mode 6, Fastest mode 0"/>
			<bit_field_value name="Fastest1" value="0b111" description="Mode 7, Fastest mode 1"/>
		</bit_field>
		<reserved_bit_field offset="0x07" width="1" name="Reserved0" access="R/W" reset_value="0b0" description="Reserved for future use"/>
    <bit_field offset="0x08" width="2" name="IoPortDiv8" access="R/W" reset_value="0b01" description="IO port size, Minimum is 1"/>
    <reserved_bit_field offset="0x0A" width="2" name="Reserved1" access="R/W" reset_value="0b00" description="Reserved for future use"/>
    <bit_field offset="0x0C" width="3" name="PcsSelection" access="R/W" reset_value="0b000" description="SEMC NAND PCS selection">
			<bit_field_value name="CSX0" value="0b000" description="SEMC NAND CSX0"/>
			<bit_field_value name="CSX1" value="0b001" description="SEMC NAND CSX1"/>
      <bit_field_value name="CSX2" value="0b010" description="SEMC NAND CSX2"/>
      <bit_field_value name="CSX3" value="0b011" description="SEMC NAND CSX3"/>
      <bit_field_value name="A8" value="0b100" description="SEMC NAND A8"/>
		</bit_field>
    <reserved_bit_field offset="0x0F" width="1" name="Reserved2" access="R/W" reset_value="0b0" description="Reserved for future use"/>
    <bit_field offset="0x10" width="1" name="EccType" access="R/W" reset_value="0b0" description="ECC type">
			<bit_field_value name="SW" value="0b0" description="Software ECC"/>
			<bit_field_value name="HW" value="0b1" description="Hardware ECC"/>
		</bit_field>
    <bit_field offset="0x11" width="1" name="EccStatus" access="R/W" reset_value="0b0" description="ECC status">
			<bit_field_value name="Enabled" value="0b0" description="ECC enabled"/>
			<bit_field_value name="Disabled" value="0b1" description="ECC disabled"/>
		</bit_field>
    <reserved_bit_field offset="0x12" width="6" name="Reserved3" access="R/W" reset_value="0b000000" description="Reserved for future use"/>
    <reserved_bit_field offset="0x18" width="4" name="Reserved4" access="R/W" reset_value="0b0000" description="Reserved for future use"/>
		<reserved_bit_field offset="0x1c" width="4" name="Tag" access="R/W" reset_value="0b1101" description="Tag, fixed value 0xD"/>
	</register>
</regs>
