Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 26 18:30:27 2021
| Host         : LORENZO-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file loopback_timing_summary_routed.rpt -pb loopback_timing_summary_routed.pb -rpx loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : loopback
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.224        0.000                      0                  167        0.163        0.000                      0                  167        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.224        0.000                      0                  167        0.163        0.000                      0                  167        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.999ns (30.376%)  route 2.290ns (69.624%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.802     8.776    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X4Y165         FDRE                                         r  transmitter/baud_gen/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.757    15.179    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X4Y165         FDRE                                         r  transmitter/baud_gen/cnt_reg[9]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X4Y165         FDRE (Setup_fdre_C_R)       -0.429    14.999    transmitter/baud_gen/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.999ns (33.457%)  route 1.987ns (66.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.499     8.473    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[1]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X4Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.999ns (33.457%)  route 1.987ns (66.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.499     8.473    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[2]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X4Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.999ns (33.457%)  route 1.987ns (66.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.499     8.473    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[7]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X4Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.999ns (33.457%)  route 1.987ns (66.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.499     8.473    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[8]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X4Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.999ns (33.506%)  route 1.983ns (66.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.495     8.468    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[3]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X5Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.999ns (33.506%)  route 1.983ns (66.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.495     8.468    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[4]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X5Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.999ns (33.506%)  route 1.983ns (66.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.495     8.468    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[5]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X5Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 transmitter/baud_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.999ns (33.506%)  route 1.983ns (66.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.884     5.487    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X6Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.518     6.005 r  transmitter/baud_gen/cnt_reg[0]/Q
                         net (fo=10, routed)          1.054     7.059    transmitter/baud_gen/cnt[0]
    SLICE_X4Y166         LUT5 (Prop_lut5_I2_O)        0.154     7.213 f  transmitter/baud_gen/cnt[9]_i_3__0/O
                         net (fo=2, routed)           0.433     7.646    transmitter/baud_gen/cnt[9]_i_3__0_n_0
    SLICE_X4Y165         LUT6 (Prop_lut6_I5_O)        0.327     7.973 r  transmitter/baud_gen/cnt[9]_i_1__0/O
                         net (fo=10, routed)          0.495     8.468    transmitter/baud_gen/cnt[9]_i_1__0_n_0
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.756    15.178    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[6]/C
                         clock pessimism              0.284    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X5Y166         FDRE (Setup_fdre_C_R)       -0.429    14.998    transmitter/baud_gen/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 receiver/sampler_gen/pulse_gen_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/pulse_gen_0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.963%)  route 2.234ns (76.037%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.879     5.482    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X5Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  receiver/sampler_gen/pulse_gen_0/cnt_reg[7]/Q
                         net (fo=4, routed)           1.117     7.055    receiver/sampler_gen/pulse_gen_0/cnt_reg_n_0_[7]
    SLICE_X5Y170         LUT5 (Prop_lut5_I1_O)        0.124     7.179 f  receiver/sampler_gen/pulse_gen_0/cnt[9]_i_4/O
                         net (fo=2, routed)           0.514     7.693    receiver/sampler_gen/pulse_gen_0/cnt[9]_i_4_n_0
    SLICE_X4Y170         LUT6 (Prop_lut6_I5_O)        0.124     7.817 r  receiver/sampler_gen/pulse_gen_0/cnt[9]_i_1/O
                         net (fo=9, routed)           0.603     8.420    receiver/sampler_gen/pulse_gen_0/cnt[9]_i_1_n_0
    SLICE_X4Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.752    15.174    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[1]/C
                         clock pessimism              0.285    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X4Y170         FDRE (Setup_fdre_C_R)       -0.429    14.995    receiver/sampler_gen/pulse_gen_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 transmitter/baud_gen/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/baud_gen/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.674     1.594    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X5Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  transmitter/baud_gen/cnt_reg[6]/Q
                         net (fo=4, routed)           0.081     1.816    transmitter/baud_gen/cnt[6]
    SLICE_X4Y166         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  transmitter/baud_gen/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    transmitter/baud_gen/data0[7]
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.949     2.114    transmitter/baud_gen/clk_IBUF_BUFG
    SLICE_X4Y166         FDRE                                         r  transmitter/baud_gen/cnt_reg[7]/C
                         clock pessimism             -0.507     1.607    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.091     1.698    transmitter/baud_gen/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/delay_line_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/delay_line_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.344%)  route 0.112ns (37.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.672     1.592    receiver/sampler_gen/delay_line_0/clk_IBUF_BUFG
    SLICE_X3Y169         FDRE                                         r  receiver/sampler_gen/delay_line_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  receiver/sampler_gen/delay_line_0/cnt_reg[2]/Q
                         net (fo=6, routed)           0.112     1.845    receiver/sampler_gen/delay_line_0/cnt_reg_n_0_[2]
    SLICE_X2Y169         LUT6 (Prop_lut6_I0_O)        0.045     1.890 r  receiver/sampler_gen/delay_line_0/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.890    receiver/sampler_gen/delay_line_0/cnt[4]_i_1__1_n_0
    SLICE_X2Y169         FDRE                                         r  receiver/sampler_gen/delay_line_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.947     2.112    receiver/sampler_gen/delay_line_0/clk_IBUF_BUFG
    SLICE_X2Y169         FDRE                                         r  receiver/sampler_gen/delay_line_0/cnt_reg[4]/C
                         clock pessimism             -0.507     1.605    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.121     1.726    receiver/sampler_gen/delay_line_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 receiver/main_state/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/state_machine/data_cp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.173%)  route 0.119ns (45.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.673     1.593    receiver/main_state/clk_IBUF_BUFG
    SLICE_X3Y168         FDRE                                         r  receiver/main_state/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  receiver/main_state/data_reg[2]/Q
                         net (fo=2, routed)           0.119     1.853    transmitter/state_machine/D[2]
    SLICE_X2Y167         FDRE                                         r  transmitter/state_machine/data_cp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.949     2.114    transmitter/state_machine/clk_IBUF_BUFG
    SLICE_X2Y167         FDRE                                         r  transmitter/state_machine/data_cp_reg[2]/C
                         clock pessimism             -0.506     1.608    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.076     1.684    transmitter/state_machine/data_cp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 receiver/main_state/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/state_machine/data_cp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.673     1.593    receiver/main_state/clk_IBUF_BUFG
    SLICE_X3Y168         FDRE                                         r  receiver/main_state/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  receiver/main_state/data_reg[1]/Q
                         net (fo=2, routed)           0.121     1.855    transmitter/state_machine/D[1]
    SLICE_X2Y167         FDRE                                         r  transmitter/state_machine/data_cp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.949     2.114    transmitter/state_machine/clk_IBUF_BUFG
    SLICE_X2Y167         FDRE                                         r  transmitter/state_machine/data_cp_reg[1]/C
                         clock pessimism             -0.506     1.608    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.076     1.684    transmitter/state_machine/data_cp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/pulse_gen_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/pulse_gen_0/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.301%)  route 0.122ns (39.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.670     1.590    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X5Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  receiver/sampler_gen/pulse_gen_0/cnt_reg[8]/Q
                         net (fo=4, routed)           0.122     1.853    receiver/sampler_gen/pulse_gen_0/cnt_reg_n_0_[8]
    SLICE_X3Y170         LUT5 (Prop_lut5_I1_O)        0.045     1.898 r  receiver/sampler_gen/pulse_gen_0/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     1.898    receiver/sampler_gen/pulse_gen_0/pulse_out_i_1_n_0
    SLICE_X3Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.946     2.111    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/pulse_out_reg/C
                         clock pessimism             -0.483     1.628    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.091     1.719    receiver/sampler_gen/pulse_gen_0/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/pulse_gen_0/pulse_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/delay_line_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.671     1.591    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/pulse_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.141     1.732 f  receiver/sampler_gen/pulse_gen_0/pulse_out_reg/Q
                         net (fo=13, routed)          0.139     1.871    receiver/sampler_gen/delay_line_0/pulse_out
    SLICE_X2Y170         LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  receiver/sampler_gen/delay_line_0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    receiver/sampler_gen/delay_line_0/p_0_in[0]
    SLICE_X2Y170         FDRE                                         r  receiver/sampler_gen/delay_line_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.946     2.111    receiver/sampler_gen/delay_line_0/clk_IBUF_BUFG
    SLICE_X2Y170         FDRE                                         r  receiver/sampler_gen/delay_line_0/cnt_reg[0]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.121     1.725    receiver/sampler_gen/delay_line_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/pulse_gen_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.669     1.589    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X4Y171         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/Q
                         net (fo=10, routed)          0.131     1.861    receiver/sampler_gen/pulse_gen_0/cnt_reg_n_0_[0]
    SLICE_X5Y171         LUT5 (Prop_lut5_I0_O)        0.048     1.909 r  receiver/sampler_gen/pulse_gen_0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.909    receiver/sampler_gen/pulse_gen_0/cnt[4]_i_1_n_0
    SLICE_X5Y171         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.944     2.109    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X5Y171         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[4]/C
                         clock pessimism             -0.507     1.602    
    SLICE_X5Y171         FDRE (Hold_fdre_C_D)         0.107     1.709    receiver/sampler_gen/pulse_gen_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.671     1.591    receiver/sampler_gen/sampler_state_machine_0/clk_IBUF_BUFG
    SLICE_X4Y169         FDRE                                         r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.143     1.875    receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y169         FDRE                                         r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.946     2.111    receiver/sampler_gen/sampler_state_machine_0/clk_IBUF_BUFG
    SLICE_X4Y169         FDRE                                         r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.520     1.591    
    SLICE_X4Y169         FDRE (Hold_fdre_C_D)         0.075     1.666    receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.810%)  route 0.160ns (53.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.672     1.592    receiver/sampler_gen/sampler_state_machine_0/clk_IBUF_BUFG
    SLICE_X5Y168         FDRE                                         r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.160     1.893    receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X4Y169         FDRE                                         r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.946     2.111    receiver/sampler_gen/sampler_state_machine_0/clk_IBUF_BUFG
    SLICE_X4Y169         FDRE                                         r  receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.506     1.605    
    SLICE_X4Y169         FDRE (Hold_fdre_C_D)         0.078     1.683    receiver/sampler_gen/sampler_state_machine_0/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/sampler_gen/pulse_gen_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.669     1.589    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X4Y171         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/Q
                         net (fo=10, routed)          0.131     1.861    receiver/sampler_gen/pulse_gen_0/cnt_reg_n_0_[0]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.045     1.906 r  receiver/sampler_gen/pulse_gen_0/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    receiver/sampler_gen/pulse_gen_0/cnt[3]_i_1_n_0
    SLICE_X5Y171         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.944     2.109    receiver/sampler_gen/pulse_gen_0/clk_IBUF_BUFG
    SLICE_X5Y171         FDRE                                         r  receiver/sampler_gen/pulse_gen_0/cnt_reg[3]/C
                         clock pessimism             -0.507     1.602    
    SLICE_X5Y171         FDRE (Hold_fdre_C_D)         0.091     1.693    receiver/sampler_gen/pulse_gen_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168    receiver/main_state/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y171    receiver/sampler_gen/pulse_gen_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y171    receiver/sampler_gen/pulse_gen_0/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y171    receiver/sampler_gen/pulse_gen_0/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y171    receiver/sampler_gen/pulse_gen_0/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y171    receiver/sampler_gen/pulse_gen_0/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y171    receiver/sampler_gen/pulse_gen_0/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    receiver/main_state/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    receiver/main_state/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y168    receiver/main_state/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y168    receiver/main_state/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    receiver/main_state/FSM_onehot_state_reg[9]/C



