# CPU Pipeline

This project is an implementation of Pipeline strcuture using Verilog.
