// Seed: 1967229932
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output id_5
);
  assign id_0[1] = 1 == 1 * 1'b0;
  logic id_6;
  type_12(
      1 == 1, 1
  );
  logic id_7;
  logic id_8;
  assign id_6 = 1 - 1;
endmodule
