{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744431891947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744431891947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 11:24:51 2025 " "Processing started: Sat Apr 12 11:24:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744431891947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744431891947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744431891947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744431893345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/altera/13.0sp1/project/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu.sv(140) " "Verilog HDL information at lsu.sv(140): always construct contains both blocking and non-blocking assignments" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1744431893374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "D:/altera/13.0sp1/project/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "D:/altera/13.0sp1/project/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/altera/13.0sp1/project/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744431893380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744431893380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744431893398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "singlecycle.sv" "CU" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "singlecycle.sv" "DP" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:RF\"" {  } { { "datapath.sv" "RF" { Text "D:/altera/13.0sp1/project/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen datapath:DP\|immgen:IG " "Elaborating entity \"immgen\" for hierarchy \"datapath:DP\|immgen:IG\"" {  } { { "datapath.sv" "IG" { Text "D:/altera/13.0sp1/project/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893411 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_imm immgen.sv(11) " "Verilog HDL Always Construct warning at immgen.sv(11): inferring latch(es) for variable \"o_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[0\] immgen.sv(11) " "Inferred latch for \"o_imm\[0\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[1\] immgen.sv(11) " "Inferred latch for \"o_imm\[1\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[2\] immgen.sv(11) " "Inferred latch for \"o_imm\[2\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[3\] immgen.sv(11) " "Inferred latch for \"o_imm\[3\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[4\] immgen.sv(11) " "Inferred latch for \"o_imm\[4\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[5\] immgen.sv(11) " "Inferred latch for \"o_imm\[5\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[6\] immgen.sv(11) " "Inferred latch for \"o_imm\[6\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[7\] immgen.sv(11) " "Inferred latch for \"o_imm\[7\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[8\] immgen.sv(11) " "Inferred latch for \"o_imm\[8\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[9\] immgen.sv(11) " "Inferred latch for \"o_imm\[9\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[10\] immgen.sv(11) " "Inferred latch for \"o_imm\[10\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[11\] immgen.sv(11) " "Inferred latch for \"o_imm\[11\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[12\] immgen.sv(11) " "Inferred latch for \"o_imm\[12\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[13\] immgen.sv(11) " "Inferred latch for \"o_imm\[13\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[14\] immgen.sv(11) " "Inferred latch for \"o_imm\[14\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[15\] immgen.sv(11) " "Inferred latch for \"o_imm\[15\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[16\] immgen.sv(11) " "Inferred latch for \"o_imm\[16\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893412 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[17\] immgen.sv(11) " "Inferred latch for \"o_imm\[17\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[18\] immgen.sv(11) " "Inferred latch for \"o_imm\[18\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[19\] immgen.sv(11) " "Inferred latch for \"o_imm\[19\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[20\] immgen.sv(11) " "Inferred latch for \"o_imm\[20\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[21\] immgen.sv(11) " "Inferred latch for \"o_imm\[21\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[22\] immgen.sv(11) " "Inferred latch for \"o_imm\[22\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[23\] immgen.sv(11) " "Inferred latch for \"o_imm\[23\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[24\] immgen.sv(11) " "Inferred latch for \"o_imm\[24\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[25\] immgen.sv(11) " "Inferred latch for \"o_imm\[25\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[26\] immgen.sv(11) " "Inferred latch for \"o_imm\[26\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[27\] immgen.sv(11) " "Inferred latch for \"o_imm\[27\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[28\] immgen.sv(11) " "Inferred latch for \"o_imm\[28\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[29\] immgen.sv(11) " "Inferred latch for \"o_imm\[29\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[30\] immgen.sv(11) " "Inferred latch for \"o_imm\[30\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm\[31\] immgen.sv(11) " "Inferred latch for \"o_imm\[31\]\" at immgen.sv(11)" {  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431893413 "|singlecycle|datapath:DP|immgen:IG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc datapath:DP\|brc:BR " "Elaborating entity \"brc\" for hierarchy \"datapath:DP\|brc:BR\"" {  } { { "datapath.sv" "BR" { Text "D:/altera/13.0sp1/project/datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:DP\|alu:AL " "Elaborating entity \"alu\" for hierarchy \"datapath:DP\|alu:AL\"" {  } { { "datapath.sv" "AL" { Text "D:/altera/13.0sp1/project/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu datapath:DP\|lsu:LS " "Elaborating entity \"lsu\" for hierarchy \"datapath:DP\|lsu:LS\"" {  } { { "datapath.sv" "LS" { Text "D:/altera/13.0sp1/project/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744431893418 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "io_buffer lsu.sv(43) " "Verilog HDL warning at lsu.sv(43): initial value for variable io_buffer should be constant" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1744431893426 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(186) " "Verilog HDL Always Construct warning at lsu.sv(186): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893790 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(190) " "Verilog HDL Always Construct warning at lsu.sv(190): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(191) " "Verilog HDL Always Construct warning at lsu.sv(191): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(194) " "Verilog HDL Always Construct warning at lsu.sv(194): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(195) " "Verilog HDL Always Construct warning at lsu.sv(195): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(201) " "Verilog HDL Always Construct warning at lsu.sv(201): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(202) " "Verilog HDL Always Construct warning at lsu.sv(202): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(205) " "Verilog HDL Always Construct warning at lsu.sv(205): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(206) " "Verilog HDL Always Construct warning at lsu.sv(206): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(209) " "Verilog HDL Always Construct warning at lsu.sv(209): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(210) " "Verilog HDL Always Construct warning at lsu.sv(210): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(213) " "Verilog HDL Always Construct warning at lsu.sv(213): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw_buffer lsu.sv(214) " "Verilog HDL Always Construct warning at lsu.sv(214): variable \"sw_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1744431893791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_ld_data lsu.sv(140) " "Verilog HDL Always Construct warning at lsu.sv(140): inferring latch(es) for variable \"o_ld_data\", which holds its previous value in one or more paths through the always construct" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1744431893811 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[0\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[0\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894784 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[1\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[1\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894785 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[2\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[2\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894786 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[3\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[3\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894786 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[4\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[4\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894787 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[5\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[5\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894788 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[6\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[6\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894788 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[7\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[7\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894789 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[8\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[8\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894789 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[9\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[9\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894790 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[10\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[10\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894790 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[11\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[11\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894790 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[12\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[12\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894790 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[13\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[13\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[14\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[14\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[15\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[15\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[16\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[16\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[17\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[17\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[18\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[18\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894791 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[19\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[19\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894793 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[20\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[20\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894793 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[21\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[21\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894793 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[22\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[22\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894793 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[23\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[23\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894793 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[24\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[24\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[25\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[25\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[26\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[26\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[27\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[27\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[28\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[28\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[29\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[29\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[30\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[30\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894794 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ld_data\[31\] lsu.sv(140) " "Inferred latch for \"o_ld_data\[31\]\" at lsu.sv(140)" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1744431894795 "|singlecycle|datapath:DP|lsu:LS"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:DP\|regfile:RF\|regfile_mem " "RAM logic \"datapath:DP\|regfile:RF\|regfile_mem\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "regfile_mem" { Text "D:/altera/13.0sp1/project/regfile.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1744431907440 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1744431907440 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/altera/13.0sp1/project/db/singlecycle.ram31_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/altera/13.0sp1/project/db/singlecycle.ram31_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1744431922727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[4\] " "Latch datapath:DP\|immgen:IG\|o_imm\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931446 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[3\] " "Latch datapath:DP\|immgen:IG\|o_imm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931446 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[2\] " "Latch datapath:DP\|immgen:IG\|o_imm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931446 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[1\] " "Latch datapath:DP\|immgen:IG\|o_imm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931446 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[0\] " "Latch datapath:DP\|immgen:IG\|o_imm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931446 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[31\] " "Latch datapath:DP\|immgen:IG\|o_imm\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931446 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[30\] " "Latch datapath:DP\|immgen:IG\|o_imm\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[29\] " "Latch datapath:DP\|immgen:IG\|o_imm\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[28\] " "Latch datapath:DP\|immgen:IG\|o_imm\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[27\] " "Latch datapath:DP\|immgen:IG\|o_imm\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[26\] " "Latch datapath:DP\|immgen:IG\|o_imm\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[25\] " "Latch datapath:DP\|immgen:IG\|o_imm\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[24\] " "Latch datapath:DP\|immgen:IG\|o_imm\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[23\] " "Latch datapath:DP\|immgen:IG\|o_imm\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[22\] " "Latch datapath:DP\|immgen:IG\|o_imm\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[21\] " "Latch datapath:DP\|immgen:IG\|o_imm\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[20\] " "Latch datapath:DP\|immgen:IG\|o_imm\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[19\] " "Latch datapath:DP\|immgen:IG\|o_imm\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931447 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[18\] " "Latch datapath:DP\|immgen:IG\|o_imm\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[17\] " "Latch datapath:DP\|immgen:IG\|o_imm\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[16\] " "Latch datapath:DP\|immgen:IG\|o_imm\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[15\] " "Latch datapath:DP\|immgen:IG\|o_imm\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[14\] " "Latch datapath:DP\|immgen:IG\|o_imm\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[13\] " "Latch datapath:DP\|immgen:IG\|o_imm\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[12\] " "Latch datapath:DP\|immgen:IG\|o_imm\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[11\] " "Latch datapath:DP\|immgen:IG\|o_imm\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[10\] " "Latch datapath:DP\|immgen:IG\|o_imm\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[9\] " "Latch datapath:DP\|immgen:IG\|o_imm\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[8\] " "Latch datapath:DP\|immgen:IG\|o_imm\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[7\] " "Latch datapath:DP\|immgen:IG\|o_imm\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[9\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[6\] " "Latch datapath:DP\|immgen:IG\|o_imm\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931448 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|immgen:IG\|o_imm\[5\] " "Latch datapath:DP\|immgen:IG\|o_imm\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_reset " "Ports D and ENA on the latch are fed by the same signal i_reset" {  } { { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "immgen.sv" "" { Text "D:/altera/13.0sp1/project/immgen.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[4\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[3\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[2\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[1\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[0\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[31\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[30\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[29\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[28\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931449 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[27\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[26\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[25\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[24\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[23\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[22\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[21\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[20\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[19\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[18\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[17\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931450 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[16\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[15\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[14\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[13\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[12\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[11\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[10\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[9\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[8\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[7\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|pc\[16\]~12 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|pc\[16\]~12" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[6\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DP\|lsu:LS\|o_ld_data\[5\] " "Latch datapath:DP\|lsu:LS\|o_ld_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DP\|lsu:LS\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal datapath:DP\|lsu:LS\|WideNor0" {  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1744431931451 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1744431931451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0sp1/project/output_files/singlecycle.map.smsg " "Generated suppressed messages file D:/altera/13.0sp1/project/output_files/singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1744431951964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744431952709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744431952709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19383 " "Implemented 19383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744431953747 ""} { "Info" "ICUT_CUT_TM_OPINS" "185 " "Implemented 185 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744431953747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19164 " "Implemented 19164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744431953747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744431953747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744431953807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 11:25:53 2025 " "Processing ended: Sat Apr 12 11:25:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744431953807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744431953807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744431953807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744431953807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744431954719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744431954719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 11:25:54 2025 " "Processing started: Sat Apr 12 11:25:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744431954719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744431954719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744431954719 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744431954765 ""}
{ "Info" "0" "" "Project  = singlecycle" {  } {  } 0 0 "Project  = singlecycle" 0 0 "Fitter" 0 0 1744431954766 ""}
{ "Info" "0" "" "Revision = singlecycle" {  } {  } 0 0 "Revision = singlecycle" 0 0 "Fitter" 0 0 1744431954766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1744431955334 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "singlecycle EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"singlecycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744431955414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744431955437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744431955437 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744431955612 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744431955619 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1744431956012 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1744431956012 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744431956012 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 26347 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1744431956036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 26348 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1744431956036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 26349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1744431956036 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744431956036 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 219 " "No exact pin location assignment(s) for 101 pins of 219 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[0\] " "Pin o_pc_debug\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[0] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[1\] " "Pin o_pc_debug\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[1] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[2\] " "Pin o_pc_debug\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[2] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[3\] " "Pin o_pc_debug\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[3] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[4\] " "Pin o_pc_debug\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[4] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[5\] " "Pin o_pc_debug\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[5] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[6\] " "Pin o_pc_debug\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[6] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[7\] " "Pin o_pc_debug\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[7] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[8\] " "Pin o_pc_debug\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[8] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[9\] " "Pin o_pc_debug\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[9] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[10\] " "Pin o_pc_debug\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[10] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[11\] " "Pin o_pc_debug\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[11] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[12\] " "Pin o_pc_debug\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[12] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[13\] " "Pin o_pc_debug\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[13] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[14\] " "Pin o_pc_debug\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[14] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[15\] " "Pin o_pc_debug\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[15] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[16\] " "Pin o_pc_debug\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[16] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[17\] " "Pin o_pc_debug\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[17] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[18\] " "Pin o_pc_debug\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[18] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[19\] " "Pin o_pc_debug\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[19] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[20\] " "Pin o_pc_debug\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[20] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[21\] " "Pin o_pc_debug\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[21] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[22\] " "Pin o_pc_debug\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[22] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[23\] " "Pin o_pc_debug\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[23] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[24\] " "Pin o_pc_debug\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[24] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[25\] " "Pin o_pc_debug\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[25] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[26\] " "Pin o_pc_debug\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[26] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[27\] " "Pin o_pc_debug\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[27] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[28\] " "Pin o_pc_debug\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[28] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[29\] " "Pin o_pc_debug\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[29] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[30\] " "Pin o_pc_debug\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[30] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_pc_debug\[31\] " "Pin o_pc_debug\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_pc_debug[31] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 4 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_pc_debug[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_insn_vld " "Pin o_insn_vld not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_insn_vld } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 5 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_insn_vld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[18\] " "Pin o_io_ledr\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[18] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[19\] " "Pin o_io_ledr\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[19] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[20\] " "Pin o_io_ledr\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[20] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[21\] " "Pin o_io_ledr\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[21] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[22\] " "Pin o_io_ledr\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[22] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[23\] " "Pin o_io_ledr\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[23] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[24\] " "Pin o_io_ledr\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[24] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[25\] " "Pin o_io_ledr\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[25] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[26\] " "Pin o_io_ledr\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[26] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[27\] " "Pin o_io_ledr\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[27] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[28\] " "Pin o_io_ledr\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[28] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[29\] " "Pin o_io_ledr\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[29] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[30\] " "Pin o_io_ledr\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[30] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledr\[31\] " "Pin o_io_ledr\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledr[31] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[9\] " "Pin o_io_ledg\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[9] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[10\] " "Pin o_io_ledg\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[10] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[11\] " "Pin o_io_ledg\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[11] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[12\] " "Pin o_io_ledg\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[12] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[13\] " "Pin o_io_ledg\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[13] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[14\] " "Pin o_io_ledg\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[14] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[15\] " "Pin o_io_ledg\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[15] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[16\] " "Pin o_io_ledg\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[16] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[17\] " "Pin o_io_ledg\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[17] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[18\] " "Pin o_io_ledg\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[18] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[19\] " "Pin o_io_ledg\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[19] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[20\] " "Pin o_io_ledg\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[20] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[21\] " "Pin o_io_ledg\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[21] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[22\] " "Pin o_io_ledg\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[22] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[23\] " "Pin o_io_ledg\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[23] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[24\] " "Pin o_io_ledg\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[24] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[25\] " "Pin o_io_ledg\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[25] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[26\] " "Pin o_io_ledg\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[26] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[27\] " "Pin o_io_ledg\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[27] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[28\] " "Pin o_io_ledg\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[28] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[29\] " "Pin o_io_ledg\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[29] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[30\] " "Pin o_io_ledg\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[30] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_ledg\[31\] " "Pin o_io_ledg\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_ledg[31] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_ledg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[12\] " "Pin o_io_lcd\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[12] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[13\] " "Pin o_io_lcd\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[13] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[14\] " "Pin o_io_lcd\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[14] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[15\] " "Pin o_io_lcd\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[15] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[16\] " "Pin o_io_lcd\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[16] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[17\] " "Pin o_io_lcd\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[17] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[18\] " "Pin o_io_lcd\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[18] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[19\] " "Pin o_io_lcd\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[19] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[20\] " "Pin o_io_lcd\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[20] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[21\] " "Pin o_io_lcd\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[21] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[22\] " "Pin o_io_lcd\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[22] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[23\] " "Pin o_io_lcd\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[23] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[24\] " "Pin o_io_lcd\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[24] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[25\] " "Pin o_io_lcd\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[25] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[26\] " "Pin o_io_lcd\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[26] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[27\] " "Pin o_io_lcd\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[27] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[28\] " "Pin o_io_lcd\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[28] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[29\] " "Pin o_io_lcd\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[29] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_io_lcd\[30\] " "Pin o_io_lcd\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_io_lcd[30] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_io_lcd[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[24\] " "Pin i_io_sw\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[24] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[17\] " "Pin i_io_sw\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[17] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[25\] " "Pin i_io_sw\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[25] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[19\] " "Pin i_io_sw\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[19] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[27\] " "Pin i_io_sw\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[27] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[18\] " "Pin i_io_sw\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[18] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[26\] " "Pin i_io_sw\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[26] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[23\] " "Pin i_io_sw\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[23] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[31\] " "Pin i_io_sw\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[31] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[22\] " "Pin i_io_sw\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[22] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[21\] " "Pin i_io_sw\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[21] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_io_sw\[20\] " "Pin i_io_sw\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_io_sw[20] } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_io_sw[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744431956332 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1744431956332 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1744431957137 ""}
{ "Info" "ISTA_SDC_FOUND" "singlecycle.sdc " "Reading SDC File: 'singlecycle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744431957151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "singlecycle.sdc 1 get_port port " "Ignored filter at singlecycle.sdc(1): get_port could not be matched with a port" {  } { { "D:/altera/13.0sp1/project/singlecycle.sdc" "" { Text "D:/altera/13.0sp1/project/singlecycle.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1744431957202 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_reset " "Node: i_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744431957240 "|singlecycle|i_reset"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744431957356 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1744431957356 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1744431957356 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        i_clk " "  20.000        i_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1744431957356 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744431957356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node i_clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[0\] " "Destination node datapath:DP\|pc\[0\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9744 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[1\] " "Destination node datapath:DP\|pc\[1\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[2\] " "Destination node datapath:DP\|pc\[2\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9742 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[3\] " "Destination node datapath:DP\|pc\[3\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9741 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[25\] " "Destination node datapath:DP\|pc\[25\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9719 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[26\] " "Destination node datapath:DP\|pc\[26\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|pc\[27\] " "Destination node datapath:DP\|pc\[27\]" {  } { { "datapath.sv" "" { Text "D:/altera/13.0sp1/project/datapath.sv" 127 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9717 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|regfile:RF\|regfile_mem~0 " "Destination node datapath:DP\|regfile:RF\|regfile_mem~0" {  } { { "regfile.sv" "" { Text "D:/altera/13.0sp1/project/regfile.sv" 13 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|regfile:RF|regfile_mem~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9834 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|regfile:RF\|regfile_mem~1 " "Destination node datapath:DP\|regfile:RF\|regfile_mem~1" {  } { { "regfile.sv" "" { Text "D:/altera/13.0sp1/project/regfile.sv" 13 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|regfile:RF|regfile_mem~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9835 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:DP\|regfile:RF\|regfile_mem~2 " "Destination node datapath:DP\|regfile:RF\|regfile_mem~2" {  } { { "regfile.sv" "" { Text "D:/altera/13.0sp1/project/regfile.sv" 13 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|regfile:RF|regfile_mem~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 9836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744431958147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1744431958147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1744431958147 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "singlecycle.sv" "" { Text "D:/altera/13.0sp1/project/singlecycle.sv" 2 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744431958147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:DP\|lsu:LS\|Selector0~0  " "Automatically promoted node datapath:DP\|lsu:LS\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1744431958148 ""}  } { { "lsu.sv" "" { Text "D:/altera/13.0sp1/project/lsu.sv" 146 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:DP|lsu:LS|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/project/" { { 0 { 0 ""} 0 14265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744431958148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744431959276 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744431959294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744431959296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744431959317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744431959341 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744431959361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744431959361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744431959379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744431959390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1744431959410 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744431959410 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 12 89 0 " "Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 12 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1744431959426 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1744431959426 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1744431959426 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 27 32 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 24 34 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744431959427 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1744431959427 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1744431959427 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744431959614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744431961509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744431970978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744431971067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744432018670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744432018670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744432020334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "D:/altera/13.0sp1/project/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1744432033256 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744432033256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744432073121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1744432073125 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744432073125 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "11.84 " "Total time spent on timing analysis during the Fitter is 11.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1744432073525 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744432073549 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "185 " "Found 185 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[0\] 0 " "Pin \"o_pc_debug\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[1\] 0 " "Pin \"o_pc_debug\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[2\] 0 " "Pin \"o_pc_debug\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[3\] 0 " "Pin \"o_pc_debug\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[4\] 0 " "Pin \"o_pc_debug\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[5\] 0 " "Pin \"o_pc_debug\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[6\] 0 " "Pin \"o_pc_debug\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[7\] 0 " "Pin \"o_pc_debug\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[8\] 0 " "Pin \"o_pc_debug\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[9\] 0 " "Pin \"o_pc_debug\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[10\] 0 " "Pin \"o_pc_debug\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[11\] 0 " "Pin \"o_pc_debug\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[12\] 0 " "Pin \"o_pc_debug\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[13\] 0 " "Pin \"o_pc_debug\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[14\] 0 " "Pin \"o_pc_debug\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[15\] 0 " "Pin \"o_pc_debug\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[16\] 0 " "Pin \"o_pc_debug\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[17\] 0 " "Pin \"o_pc_debug\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[18\] 0 " "Pin \"o_pc_debug\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[19\] 0 " "Pin \"o_pc_debug\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[20\] 0 " "Pin \"o_pc_debug\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[21\] 0 " "Pin \"o_pc_debug\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[22\] 0 " "Pin \"o_pc_debug\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[23\] 0 " "Pin \"o_pc_debug\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[24\] 0 " "Pin \"o_pc_debug\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[25\] 0 " "Pin \"o_pc_debug\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[26\] 0 " "Pin \"o_pc_debug\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[27\] 0 " "Pin \"o_pc_debug\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[28\] 0 " "Pin \"o_pc_debug\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[29\] 0 " "Pin \"o_pc_debug\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[30\] 0 " "Pin \"o_pc_debug\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_pc_debug\[31\] 0 " "Pin \"o_pc_debug\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_insn_vld 0 " "Pin \"o_insn_vld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[0\] 0 " "Pin \"o_io_ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[1\] 0 " "Pin \"o_io_ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[2\] 0 " "Pin \"o_io_ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[3\] 0 " "Pin \"o_io_ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[4\] 0 " "Pin \"o_io_ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[5\] 0 " "Pin \"o_io_ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[6\] 0 " "Pin \"o_io_ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[7\] 0 " "Pin \"o_io_ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[8\] 0 " "Pin \"o_io_ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[9\] 0 " "Pin \"o_io_ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[10\] 0 " "Pin \"o_io_ledr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[11\] 0 " "Pin \"o_io_ledr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[12\] 0 " "Pin \"o_io_ledr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[13\] 0 " "Pin \"o_io_ledr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[14\] 0 " "Pin \"o_io_ledr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[15\] 0 " "Pin \"o_io_ledr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[16\] 0 " "Pin \"o_io_ledr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[17\] 0 " "Pin \"o_io_ledr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[18\] 0 " "Pin \"o_io_ledr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[19\] 0 " "Pin \"o_io_ledr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[20\] 0 " "Pin \"o_io_ledr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[21\] 0 " "Pin \"o_io_ledr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[22\] 0 " "Pin \"o_io_ledr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[23\] 0 " "Pin \"o_io_ledr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[24\] 0 " "Pin \"o_io_ledr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[25\] 0 " "Pin \"o_io_ledr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[26\] 0 " "Pin \"o_io_ledr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[27\] 0 " "Pin \"o_io_ledr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[28\] 0 " "Pin \"o_io_ledr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[29\] 0 " "Pin \"o_io_ledr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[30\] 0 " "Pin \"o_io_ledr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledr\[31\] 0 " "Pin \"o_io_ledr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[0\] 0 " "Pin \"o_io_ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[1\] 0 " "Pin \"o_io_ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[2\] 0 " "Pin \"o_io_ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[3\] 0 " "Pin \"o_io_ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[4\] 0 " "Pin \"o_io_ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[5\] 0 " "Pin \"o_io_ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[6\] 0 " "Pin \"o_io_ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[7\] 0 " "Pin \"o_io_ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[8\] 0 " "Pin \"o_io_ledg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[9\] 0 " "Pin \"o_io_ledg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[10\] 0 " "Pin \"o_io_ledg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[11\] 0 " "Pin \"o_io_ledg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[12\] 0 " "Pin \"o_io_ledg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[13\] 0 " "Pin \"o_io_ledg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[14\] 0 " "Pin \"o_io_ledg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[15\] 0 " "Pin \"o_io_ledg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[16\] 0 " "Pin \"o_io_ledg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[17\] 0 " "Pin \"o_io_ledg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[18\] 0 " "Pin \"o_io_ledg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[19\] 0 " "Pin \"o_io_ledg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[20\] 0 " "Pin \"o_io_ledg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[21\] 0 " "Pin \"o_io_ledg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[22\] 0 " "Pin \"o_io_ledg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[23\] 0 " "Pin \"o_io_ledg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[24\] 0 " "Pin \"o_io_ledg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[25\] 0 " "Pin \"o_io_ledg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[26\] 0 " "Pin \"o_io_ledg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[27\] 0 " "Pin \"o_io_ledg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[28\] 0 " "Pin \"o_io_ledg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[29\] 0 " "Pin \"o_io_ledg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[30\] 0 " "Pin \"o_io_ledg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_ledg\[31\] 0 " "Pin \"o_io_ledg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[0\] 0 " "Pin \"o_io_hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[1\] 0 " "Pin \"o_io_hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[2\] 0 " "Pin \"o_io_hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[3\] 0 " "Pin \"o_io_hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[4\] 0 " "Pin \"o_io_hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[5\] 0 " "Pin \"o_io_hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex0\[6\] 0 " "Pin \"o_io_hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[0\] 0 " "Pin \"o_io_hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[1\] 0 " "Pin \"o_io_hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[2\] 0 " "Pin \"o_io_hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[3\] 0 " "Pin \"o_io_hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[4\] 0 " "Pin \"o_io_hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[5\] 0 " "Pin \"o_io_hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex1\[6\] 0 " "Pin \"o_io_hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[0\] 0 " "Pin \"o_io_hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[1\] 0 " "Pin \"o_io_hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[2\] 0 " "Pin \"o_io_hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[3\] 0 " "Pin \"o_io_hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[4\] 0 " "Pin \"o_io_hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[5\] 0 " "Pin \"o_io_hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex2\[6\] 0 " "Pin \"o_io_hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[0\] 0 " "Pin \"o_io_hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[1\] 0 " "Pin \"o_io_hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[2\] 0 " "Pin \"o_io_hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[3\] 0 " "Pin \"o_io_hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[4\] 0 " "Pin \"o_io_hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[5\] 0 " "Pin \"o_io_hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex3\[6\] 0 " "Pin \"o_io_hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[0\] 0 " "Pin \"o_io_hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[1\] 0 " "Pin \"o_io_hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[2\] 0 " "Pin \"o_io_hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[3\] 0 " "Pin \"o_io_hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[4\] 0 " "Pin \"o_io_hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[5\] 0 " "Pin \"o_io_hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex4\[6\] 0 " "Pin \"o_io_hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[0\] 0 " "Pin \"o_io_hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[1\] 0 " "Pin \"o_io_hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[2\] 0 " "Pin \"o_io_hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[3\] 0 " "Pin \"o_io_hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[4\] 0 " "Pin \"o_io_hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[5\] 0 " "Pin \"o_io_hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex5\[6\] 0 " "Pin \"o_io_hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[0\] 0 " "Pin \"o_io_hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[1\] 0 " "Pin \"o_io_hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[2\] 0 " "Pin \"o_io_hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[3\] 0 " "Pin \"o_io_hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[4\] 0 " "Pin \"o_io_hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[5\] 0 " "Pin \"o_io_hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex6\[6\] 0 " "Pin \"o_io_hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[0\] 0 " "Pin \"o_io_hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[1\] 0 " "Pin \"o_io_hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[2\] 0 " "Pin \"o_io_hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[3\] 0 " "Pin \"o_io_hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[4\] 0 " "Pin \"o_io_hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[5\] 0 " "Pin \"o_io_hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_hex7\[6\] 0 " "Pin \"o_io_hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[0\] 0 " "Pin \"o_io_lcd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[1\] 0 " "Pin \"o_io_lcd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[2\] 0 " "Pin \"o_io_lcd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[3\] 0 " "Pin \"o_io_lcd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[4\] 0 " "Pin \"o_io_lcd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[5\] 0 " "Pin \"o_io_lcd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[6\] 0 " "Pin \"o_io_lcd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[7\] 0 " "Pin \"o_io_lcd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[8\] 0 " "Pin \"o_io_lcd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[9\] 0 " "Pin \"o_io_lcd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[10\] 0 " "Pin \"o_io_lcd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[11\] 0 " "Pin \"o_io_lcd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[12\] 0 " "Pin \"o_io_lcd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[13\] 0 " "Pin \"o_io_lcd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[14\] 0 " "Pin \"o_io_lcd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[15\] 0 " "Pin \"o_io_lcd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[16\] 0 " "Pin \"o_io_lcd\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[17\] 0 " "Pin \"o_io_lcd\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[18\] 0 " "Pin \"o_io_lcd\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[19\] 0 " "Pin \"o_io_lcd\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[20\] 0 " "Pin \"o_io_lcd\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[21\] 0 " "Pin \"o_io_lcd\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[22\] 0 " "Pin \"o_io_lcd\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[23\] 0 " "Pin \"o_io_lcd\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[24\] 0 " "Pin \"o_io_lcd\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[25\] 0 " "Pin \"o_io_lcd\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[26\] 0 " "Pin \"o_io_lcd\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[27\] 0 " "Pin \"o_io_lcd\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[28\] 0 " "Pin \"o_io_lcd\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[29\] 0 " "Pin \"o_io_lcd\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[30\] 0 " "Pin \"o_io_lcd\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_io_lcd\[31\] 0 " "Pin \"o_io_lcd\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1744432073801 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1744432073801 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744432076282 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744432077105 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744432079978 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744432080613 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1744432081036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0sp1/project/output_files/singlecycle.fit.smsg " "Generated suppressed messages file D:/altera/13.0sp1/project/output_files/singlecycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744432082070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744432084338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 11:28:04 2025 " "Processing ended: Sat Apr 12 11:28:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744432084338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744432084338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744432084338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744432084338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744432085186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744432085186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 11:28:05 2025 " "Processing started: Sat Apr 12 11:28:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744432085186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744432085186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744432085186 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744432086557 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744432086609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744432087016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 11:28:07 2025 " "Processing ended: Sat Apr 12 11:28:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744432087016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744432087016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744432087016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744432087016 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744432087670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744432087952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744432087952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 11:28:07 2025 " "Processing started: Sat Apr 12 11:28:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744432087952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744432087952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta singlecycle -c singlecycle " "Command: quartus_sta singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744432087953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1744432088001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744432088324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1744432088351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1744432088351 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1744432088985 ""}
{ "Info" "ISTA_SDC_FOUND" "singlecycle.sdc " "Reading SDC File: 'singlecycle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1744432089118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "singlecycle.sdc 1 get_port port " "Ignored filter at singlecycle.sdc(1): get_port could not be matched with a port" {  } { { "D:/altera/13.0sp1/project/singlecycle.sdc" "" { Text "D:/altera/13.0sp1/project/singlecycle.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1744432089168 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_reset " "Node: i_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1744432089211 "|singlecycle|i_reset"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1744432089318 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1744432089328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1744432089516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.495 " "Worst-case setup slack is -6.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.495      -396.683 i_clk  " "   -6.495      -396.683 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744432089517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 i_clk  " "    0.391         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744432089572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1744432089576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1744432089579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 i_clk  " "    9.000         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432089585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744432089585 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1744432090193 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1744432090194 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_reset " "Node: i_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1744432090508 "|singlecycle|i_reset"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.862 " "Worst-case setup slack is 2.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.862         0.000 i_clk  " "    2.862         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744432090607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 i_clk  " "    0.215         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744432090656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1744432090658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1744432090661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 i_clk  " "    9.000         0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744432090670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744432090670 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1744432091180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1744432091280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1744432091309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744432091556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 11:28:11 2025 " "Processing ended: Sat Apr 12 11:28:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744432091556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744432091556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744432091556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744432091556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744432092421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744432092421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 11:28:12 2025 " "Processing started: Sat Apr 12 11:28:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744432092421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744432092421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744432092421 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "singlecycle.svo\", \"singlecycle_fast.svo singlecycle_v.sdo singlecycle_v_fast.sdo D:/altera/13.0sp1/project/simulation/modelsim/ simulation " "Generated files \"singlecycle.svo\", \"singlecycle_fast.svo\", \"singlecycle_v.sdo\" and \"singlecycle_v_fast.sdo\" in directory \"D:/altera/13.0sp1/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1744432098527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744432098697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 11:28:18 2025 " "Processing ended: Sat Apr 12 11:28:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744432098697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744432098697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744432098697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744432098697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Quartus II Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744432099379 ""}
