  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=top.cpp' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=bgn_inference' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-2' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 265.430 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.075 seconds; current allocated memory: 272.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'my_popcount(ap_uint<32>)' into 'bgn_inference(ap_uint<32>*, int*)' (top.cpp:49:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:13:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (top.cpp:13:22) in function 'bgn_inference' completely with a factor of 32 (top.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'bgn_inference(ap_uint<32>*, int*)' (top.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.314 seconds; current allocated memory: 273.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 273.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 289.078 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 310.422 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LAYER1'(top.cpp:38:10) and 'VITIS_LOOP_42_1'(top.cpp:42:26) in function 'bgn_inference' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LAYER2'(top.cpp:61:13) and 'VITIS_LOOP_64_2'(top.cpp:64:26) in function 'bgn_inference' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LAYER1' (top.cpp:38:10) in function 'bgn_inference'.
INFO: [XFORM 203-541] Flattening a loop nest 'LAYER2' (top.cpp:61:13) in function 'bgn_inference'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 322.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bgn_inference' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LAYER1_VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'LAYER1_VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 326.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 327.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER2_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' (loop 'LAYER2_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 and 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' (loop 'LAYER2_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 and 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' (loop 'LAYER2_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:66 on local variable 'sum', top.cpp:62 and 'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'LAYER2_VITIS_LOOP_64_2'
WARNING: [HLS 200-871] Estimated clock period (7.627 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' consists of the following:
	'store' operation 0 bit ('sum_1_write_ln62', top.cpp:62) of variable 'sum', top.cpp:62 on local variable 'sum', top.cpp:62 [47]  (1.298 ns)
	'load' operation 32 bit ('sum_1_load', top.cpp:66) on local variable 'sum', top.cpp:62 [50]  (0.000 ns)
	'fadd' operation 32 bit ('sum', top.cpp:66) [62]  (6.329 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 328.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 328.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 328.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 329.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' pipeline 'LAYER1_VITIS_LOOP_42_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1'.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 343.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2' pipeline 'LAYER2_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2'.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 343.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bgn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'prediction', 'input_img' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference'.
INFO: [RTMG 210-278] Implementing memory 'bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 343.414 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 343.414 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 349.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bgn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for bgn_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.11 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 29.196 seconds; peak allocated memory: 349.219 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 32s
