library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity maquinaEstados is
	port( 	clk : in std_logic;
			rst : in std_logic;
			estado : out std_logic
	);
end entity;

architecture a_maquinaEstados of maquinaEstados is
	signal registro: std_logic;
	
	begin
		process(clk,rst) -- acionado se houver mudan√ßa em clk, rst ou wr_en
		begin
			if rst='1' then
				registro <= '0';
			elsif rising_edge(clk) then
				registro <= not registro;
			end if;
		end process;
		estado <= registro;
end architecture;