
L433RC_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a03c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  0800a1d0  0800a1d0  0000b1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5b4  0800a5b4  0000c248  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a5b4  0800a5b4  0000b5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5bc  0800a5bc  0000c248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5bc  0800a5bc  0000b5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5c0  0800a5c0  0000b5c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  20000000  0800a5c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fcc  20000248  0800a80c  0000c248  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001214  0800a80c  0000d214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c248  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015924  00000000  00000000  0000c278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003666  00000000  00000000  00021b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  00025208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f13  00000000  00000000  000265f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025f1a  00000000  00000000  00027503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017bc8  00000000  00000000  0004d41d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e14da  00000000  00000000  00064fe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001464bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006324  00000000  00000000  00146504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0014c828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a1b4 	.word	0x0800a1b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800a1b4 	.word	0x0800a1b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <raw_to_float>:
#define MAX_VOLTS 3.3
#define MAX_ADC_RAW_VAL ((1 << ADC_BITS) - 1)

#define NUM_SAMPLES 5

float raw_to_float(uint32_t raw) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	float scalar = (float)MAX_VOLTS/(float)MAX_ADC_RAW_VAL;
 8000bb0:	4b08      	ldr	r3, [pc, #32]	@ (8000bd4 <raw_to_float+0x2c>)
 8000bb2:	60fb      	str	r3, [r7, #12]
	return (float)raw * scalar;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	ee07 3a90 	vmov	s15, r3
 8000bba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000bc6:	eeb0 0a67 	vmov.f32	s0, s15
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	3a534067 	.word	0x3a534067

08000bd8 <adc_init>:
	"PVMAIN",
	"SWD",
	"CAN"
};

void adc_init(ADC_HandleTypeDef* adc) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	h_adc = adc;
 8000be0:	4a06      	ldr	r2, [pc, #24]	@ (8000bfc <adc_init+0x24>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 8000be6:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <adc_init+0x24>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	217f      	movs	r1, #127	@ 0x7f
 8000bec:	4618      	mov	r0, r3
 8000bee:	f002 ff9f 	bl	8003b30 <HAL_ADCEx_Calibration_Start>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000264 	.word	0x20000264

08000c00 <adc_read_channel_blocking>:

uint32_t adc_read_channel_blocking(uint32_t channel)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b08a      	sub	sp, #40	@ 0x28
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
 8000c18:	615a      	str	r2, [r3, #20]
	sConfig.Channel = channel;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c1e:	2306      	movs	r3, #6
 8000c20:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000c22:	2307      	movs	r3, #7
 8000c24:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c26:	237f      	movs	r3, #127	@ 0x7f
 8000c28:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c2a:	2304      	movs	r3, #4
 8000c2c:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	623b      	str	r3, [r7, #32]
	HAL_ADC_ConfigChannel(h_adc, &sConfig);
 8000c32:	4b12      	ldr	r3, [pc, #72]	@ (8000c7c <adc_read_channel_blocking+0x7c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f107 020c 	add.w	r2, r7, #12
 8000c3a:	4611      	mov	r1, r2
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f002 f9c7 	bl	8002fd0 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(h_adc);
 8000c42:	4b0e      	ldr	r3, [pc, #56]	@ (8000c7c <adc_read_channel_blocking+0x7c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 f890 	bl	8002d6c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, HAL_MAX_DELAY);
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c7c <adc_read_channel_blocking+0x7c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f04f 31ff 	mov.w	r1, #4294967295
 8000c54:	4618      	mov	r0, r3
 8000c56:	f002 f91f 	bl	8002e98 <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(h_adc);
 8000c5a:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <adc_read_channel_blocking+0x7c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f002 f9a9 	bl	8002fb6 <HAL_ADC_GetValue>
 8000c64:	6278      	str	r0, [r7, #36]	@ 0x24
	HAL_ADC_Stop(h_adc);
 8000c66:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <adc_read_channel_blocking+0x7c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f002 f8e1 	bl	8002e32 <HAL_ADC_Stop>

	return raw;
 8000c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3728      	adds	r7, #40	@ 0x28
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000264 	.word	0x20000264

08000c80 <adc_take_resistance_measurements>:

void adc_take_resistance_measurements(float* measurements) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	e026      	b.n	8000cdc <adc_take_resistance_measurements+0x5c>
		for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	e01d      	b.n	8000cd0 <adc_take_resistance_measurements+0x50>
			uint32_t raw_val = adc_read_channel_blocking(adc_channels_resistance[net]);
 8000c94:	4a22      	ldr	r2, [pc, #136]	@ (8000d20 <adc_take_resistance_measurements+0xa0>)
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ffaf 	bl	8000c00 <adc_read_channel_blocking>
 8000ca2:	60b8      	str	r0, [r7, #8]
			measurements[net] += raw_to_float(raw_val);
 8000ca4:	68b8      	ldr	r0, [r7, #8]
 8000ca6:	f7ff ff7f 	bl	8000ba8 <raw_to_float>
 8000caa:	eeb0 7a40 	vmov.f32	s14, s0
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	edd3 7a00 	vldr	s15, [r3]
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cc6:	edc3 7a00 	vstr	s15, [r3]
		for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	3301      	adds	r3, #1
 8000cce:	613b      	str	r3, [r7, #16]
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	2b08      	cmp	r3, #8
 8000cd4:	ddde      	ble.n	8000c94 <adc_take_resistance_measurements+0x14>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	ddd5      	ble.n	8000c8e <adc_take_resistance_measurements+0xe>
		}
	}

	for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	e012      	b.n	8000d0e <adc_take_resistance_measurements+0x8e>
		measurements[net] = measurements[net] / (float)NUM_SAMPLES;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	4413      	add	r3, r2
 8000cf0:	ed93 7a00 	vldr	s14, [r3]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000d00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d04:	edc3 7a00 	vstr	s15, [r3]
	for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) {
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	2b08      	cmp	r3, #8
 8000d12:	dde9      	ble.n	8000ce8 <adc_take_resistance_measurements+0x68>
	}
}
 8000d14:	bf00      	nop
 8000d16:	bf00      	nop
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000000 	.word	0x20000000

08000d24 <adc_take_voltage_measurements>:

void adc_take_voltage_measurements(float* measurements) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
 8000d30:	e026      	b.n	8000d80 <adc_take_voltage_measurements+0x5c>
		for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
 8000d36:	e01d      	b.n	8000d74 <adc_take_voltage_measurements+0x50>
			uint32_t raw_val = adc_read_channel_blocking(adc_channels_voltage[net]);
 8000d38:	4a22      	ldr	r2, [pc, #136]	@ (8000dc4 <adc_take_voltage_measurements+0xa0>)
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff5d 	bl	8000c00 <adc_read_channel_blocking>
 8000d46:	60b8      	str	r0, [r7, #8]
			measurements[net] += raw_to_float(raw_val);
 8000d48:	68b8      	ldr	r0, [r7, #8]
 8000d4a:	f7ff ff2d 	bl	8000ba8 <raw_to_float>
 8000d4e:	eeb0 7a40 	vmov.f32	s14, s0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	4413      	add	r3, r2
 8000d5a:	edd3 7a00 	vldr	s15, [r3]
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	4413      	add	r3, r2
 8000d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d6a:	edc3 7a00 	vstr	s15, [r3]
		for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	3301      	adds	r3, #1
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	2b06      	cmp	r3, #6
 8000d78:	ddde      	ble.n	8000d38 <adc_take_voltage_measurements+0x14>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	2b04      	cmp	r3, #4
 8000d84:	ddd5      	ble.n	8000d32 <adc_take_voltage_measurements+0xe>
		}
	}

	for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	e012      	b.n	8000db2 <adc_take_voltage_measurements+0x8e>
		measurements[net] = measurements[net] / (float)NUM_SAMPLES;    
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	4413      	add	r3, r2
 8000d94:	ed93 7a00 	vldr	s14, [r3]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	4413      	add	r3, r2
 8000da0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000da4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000da8:	edc3 7a00 	vstr	s15, [r3]
	for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) {
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	3301      	adds	r3, #1
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	2b06      	cmp	r3, #6
 8000db6:	dde9      	ble.n	8000d8c <adc_take_voltage_measurements+0x68>
	}
}
 8000db8:	bf00      	nop
 8000dba:	bf00      	nop
 8000dbc:	3718      	adds	r7, #24
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000024 	.word	0x20000024

08000dc8 <test_main>:

static Config_t* h_config;

static bool pending_spi_packet = false;

void test_main() {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	while (1) {
		resistance_tests();
 8000dcc:	f000 f87c 	bl	8000ec8 <resistance_tests>
		HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 8000dd0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dd4:	4804      	ldr	r0, [pc, #16]	@ (8000de8 <test_main+0x20>)
 8000dd6:	f003 fd39 	bl	800484c <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000dda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dde:	f001 fc49 	bl	8002674 <HAL_Delay>
		resistance_tests();
 8000de2:	bf00      	nop
 8000de4:	e7f2      	b.n	8000dcc <test_main+0x4>
 8000de6:	bf00      	nop
 8000de8:	48000800 	.word	0x48000800

08000dec <app_init>:
	}
	
}

void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi, I2C_HandleTypeDef* i2c) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
 8000df8:	603b      	str	r3, [r7, #0]
	h_adc = adc;
 8000dfa:	4a16      	ldr	r2, [pc, #88]	@ (8000e54 <app_init+0x68>)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	6013      	str	r3, [r2, #0]
	h_can = can;
 8000e00:	4a15      	ldr	r2, [pc, #84]	@ (8000e58 <app_init+0x6c>)
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 8000e06:	4a15      	ldr	r2, [pc, #84]	@ (8000e5c <app_init+0x70>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6013      	str	r3, [r2, #0]
	h_i2c = i2c;
 8000e0c:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <app_init+0x74>)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	6013      	str	r3, [r2, #0]

	h_config = config_init();
 8000e12:	f000 f911 	bl	8001038 <config_init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <app_init+0x78>)
 8000e1a:	6013      	str	r3, [r2, #0]
	link_init(spi, &pending_spi_packet, h_config);
 8000e1c:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <app_init+0x78>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4911      	ldr	r1, [pc, #68]	@ (8000e68 <app_init+0x7c>)
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f000 ff6f 	bl	8001d08 <link_init>
	adc_init(adc);
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff fed4 	bl	8000bd8 <adc_init>
	lcd_init(i2c);
 8000e30:	6838      	ldr	r0, [r7, #0]
 8000e32:	f000 fbe5 	bl	8001600 <lcd_init>
	esc_set_pwr(FLOATING);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f000 fbd0 	bl	80015dc <esc_set_pwr>
	esc_set_1v2_source(FLOATING);
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f000 fb13 	bl	8001468 <esc_set_1v2_source>
	test_main();
 8000e42:	f7ff ffc1 	bl	8000dc8 <test_main>
	app_main();
 8000e46:	f000 f811 	bl	8000e6c <app_main>

}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000268 	.word	0x20000268
 8000e58:	2000026c 	.word	0x2000026c
 8000e5c:	20000270 	.word	0x20000270
 8000e60:	20000274 	.word	0x20000274
 8000e64:	20000278 	.word	0x20000278
 8000e68:	2000027c 	.word	0x2000027c

08000e6c <app_main>:

void app_main(void) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
	while(!rpi_is_awake()) {
 8000e72:	bf00      	nop
 8000e74:	f000 ffda 	bl	8001e2c <rpi_is_awake>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	f083 0301 	eor.w	r3, r3, #1
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d1f7      	bne.n	8000e74 <app_main+0x8>

	}
	HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e8a:	480e      	ldr	r0, [pc, #56]	@ (8000ec4 <app_main+0x58>)
 8000e8c:	f003 fcc6 	bl	800481c <HAL_GPIO_WritePin>
	while(1) {
		Press_Type_t press_type = PRESS_TYPE_NONE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	71fb      	strb	r3, [r7, #7]

		while(press_type == PRESS_TYPE_NONE) {
 8000e94:	e003      	b.n	8000e9e <app_main+0x32>
			press_type = WaitFor_Button_Press();
 8000e96:	f000 f883 	bl	8000fa0 <WaitFor_Button_Press>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
		while(press_type == PRESS_TYPE_NONE) {
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0f8      	beq.n	8000e96 <app_main+0x2a>
		}

		if (press_type == PRESS_TYPE_SHORT) {
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d106      	bne.n	8000eb8 <app_main+0x4c>
			resistance_tests();
 8000eaa:	f000 f80d 	bl	8000ec8 <resistance_tests>
			voltage_tests();
 8000eae:	f000 f855 	bl	8000f5c <voltage_tests>
			app_main();
 8000eb2:	f7ff ffdb 	bl	8000e6c <app_main>
 8000eb6:	e7eb      	b.n	8000e90 <app_main+0x24>
		} else if (press_type == PRESS_TYPE_LONG) {
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d1e8      	bne.n	8000e90 <app_main+0x24>
			rpi_press_power_button();
 8000ebe:	f000 ff9f 	bl	8001e00 <rpi_press_power_button>
	while(1) {
 8000ec2:	e7e5      	b.n	8000e90 <app_main+0x24>
 8000ec4:	48000800 	.word	0x48000800

08000ec8 <resistance_tests>:
		}
	}
}

void resistance_tests() {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	@ 0x28
 8000ecc:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f000 fb84 	bl	80015dc <esc_set_pwr>
	esc_set_1v2_source(CONNECTED);
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f000 fac7 	bl	8001468 <esc_set_1v2_source>
	esc_set_swd_mode(MEASURING);
 8000eda:	2000      	movs	r0, #0
 8000edc:	f000 fb2c 	bl	8001538 <esc_set_swd_mode>
	esc_set_can_mode(MEASURING);
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f000 fb51 	bl	8001588 <esc_set_can_mode>
	esc_set_all_voltage_nets_mode(RESISTANCE);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f000 fb0c 	bl	8001504 <esc_set_all_voltage_nets_mode>

	float measurements[NUM_RESISTANCE_CHANNELS] = {0};
 8000eec:	463b      	mov	r3, r7
 8000eee:	2224      	movs	r2, #36	@ 0x24
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f007 f891 	bl	800801a <memset>
	adc_take_resistance_measurements(measurements);
 8000ef8:	463b      	mov	r3, r7
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fec0 	bl	8000c80 <adc_take_resistance_measurements>
	// display measuremnts[6] to lcd
	lcd_set_cursor(LINE1_COL1);
 8000f00:	2000      	movs	r0, #0
 8000f02:	f000 fbf2 	bl	80016ea <lcd_set_cursor>
	lcd_write_string("VMAIN:");
 8000f06:	4813      	ldr	r0, [pc, #76]	@ (8000f54 <resistance_tests+0x8c>)
 8000f08:	f000 fbb0 	bl	800166c <lcd_write_string>
	lcd_set_cursor(LINE1_COL1 + 7);
 8000f0c:	2007      	movs	r0, #7
 8000f0e:	f000 fbec 	bl	80016ea <lcd_set_cursor>
	lcd_write_float(measurements[6], 5);
 8000f12:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f16:	2005      	movs	r0, #5
 8000f18:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1c:	f000 fbbc 	bl	8001698 <lcd_write_float>
	lcd_set_cursor(LINE2_COL1);
 8000f20:	2040      	movs	r0, #64	@ 0x40
 8000f22:	f000 fbe2 	bl	80016ea <lcd_set_cursor>
	lcd_write_string("3V3A:");
 8000f26:	480c      	ldr	r0, [pc, #48]	@ (8000f58 <resistance_tests+0x90>)
 8000f28:	f000 fba0 	bl	800166c <lcd_write_string>
	lcd_set_cursor(LINE2_COL1 + 7);
 8000f2c:	2047      	movs	r0, #71	@ 0x47
 8000f2e:	f000 fbdc 	bl	80016ea <lcd_set_cursor>
	lcd_write_float(measurements[2], 5);
 8000f32:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f36:	2005      	movs	r0, #5
 8000f38:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3c:	f000 fbac 	bl	8001698 <lcd_write_float>
	uint32_t results = config_evaluate_resistances(measurements);
 8000f40:	463b      	mov	r3, r7
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 f924 	bl	8001190 <config_evaluate_resistances>
 8000f48:	6278      	str	r0, [r7, #36]	@ 0x24
	//display results
}
 8000f4a:	bf00      	nop
 8000f4c:	3728      	adds	r7, #40	@ 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	0800a1d0 	.word	0x0800a1d0
 8000f58:	0800a1d8 	.word	0x0800a1d8

08000f5c <voltage_tests>:

void voltage_tests() {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af00      	add	r7, sp, #0
	esc_set_pwr(CONNECTED);
 8000f62:	2001      	movs	r0, #1
 8000f64:	f000 fb3a 	bl	80015dc <esc_set_pwr>
	esc_set_1v2_source(FLOATING);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f000 fa7d 	bl	8001468 <esc_set_1v2_source>
	esc_set_all_voltage_nets_mode(VOLTAGE);
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f000 fac8 	bl	8001504 <esc_set_all_voltage_nets_mode>

	float measurements[NUM_VOLTAGE_CHANNELS] = {0};
 8000f74:	463b      	mov	r3, r7
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
 8000f80:	611a      	str	r2, [r3, #16]
 8000f82:	615a      	str	r2, [r3, #20]
 8000f84:	619a      	str	r2, [r3, #24]
	adc_take_voltage_measurements(measurements);
 8000f86:	463b      	mov	r3, r7
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fecb 	bl	8000d24 <adc_take_voltage_measurements>
	uint32_t results = config_evaluate_voltages(measurements);
 8000f8e:	463b      	mov	r3, r7
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 f9ab 	bl	80012ec <config_evaluate_voltages>
 8000f96:	61f8      	str	r0, [r7, #28]
	//display results
}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <WaitFor_Button_Press>:

#include "button.h"
#include "stm32l4xx_hal.h"
#include "main.h"

Press_Type_t WaitFor_Button_Press(void) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
    uint32_t press_start_tick;
    bool long_press_detected = false;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]


    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 8000faa:	bf00      	nop
 8000fac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fb0:	4820      	ldr	r0, [pc, #128]	@ (8001034 <WaitFor_Button_Press+0x94>)
 8000fb2:	f003 fc1b 	bl	80047ec <HAL_GPIO_ReadPin>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d0f7      	beq.n	8000fac <WaitFor_Button_Press+0xc>
        // Spin and wait until button is pressed (active low)
    }

    // Button is low. Start debounce timer.
    HAL_Delay(DEBOUNCE_TIME);
 8000fbc:	2032      	movs	r0, #50	@ 0x32
 8000fbe:	f001 fb59 	bl	8002674 <HAL_Delay>

    // If pin is HIGH, it was a glitch. Return NONE and try again.
    if (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 8000fc2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fc6:	481b      	ldr	r0, [pc, #108]	@ (8001034 <WaitFor_Button_Press+0x94>)
 8000fc8:	f003 fc10 	bl	80047ec <HAL_GPIO_ReadPin>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d101      	bne.n	8000fd6 <WaitFor_Button_Press+0x36>
        return PRESS_TYPE_NONE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e029      	b.n	800102a <WaitFor_Button_Press+0x8a>
    }

    //Press is confirmed. Wait for release
    press_start_tick = HAL_GetTick();
 8000fd6:	f001 fb41 	bl	800265c <HAL_GetTick>
 8000fda:	60b8      	str	r0, [r7, #8]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 8000fdc:	e014      	b.n	8001008 <WaitFor_Button_Press+0x68>
        // Button is still being held down

        uint32_t press_duration = HAL_GetTick() - press_start_tick;
 8000fde:	f001 fb3d 	bl	800265c <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	607b      	str	r3, [r7, #4]

        if (!long_press_detected && (press_duration >= LONG_PRESS_TIME)) {
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	f083 0301 	eor.w	r3, r3, #1
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d005      	beq.n	8001002 <WaitFor_Button_Press+0x62>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ffc:	d301      	bcc.n	8001002 <WaitFor_Button_Press+0x62>
            long_press_detected = true;
 8000ffe:	2301      	movs	r3, #1
 8001000:	73fb      	strb	r3, [r7, #15]
        }

        HAL_Delay(5);
 8001002:	2005      	movs	r0, #5
 8001004:	f001 fb36 	bl	8002674 <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 8001008:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800100c:	4809      	ldr	r0, [pc, #36]	@ (8001034 <WaitFor_Button_Press+0x94>)
 800100e:	f003 fbed 	bl	80047ec <HAL_GPIO_ReadPin>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0e2      	beq.n	8000fde <WaitFor_Button_Press+0x3e>
    }

    //Button has been released. Debounce release.
    HAL_Delay(DEBOUNCE_TIME);
 8001018:	2032      	movs	r0, #50	@ 0x32
 800101a:	f001 fb2b 	bl	8002674 <HAL_Delay>

    if (long_press_detected) {
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <WaitFor_Button_Press+0x88>
        return PRESS_TYPE_LONG;
 8001024:	2302      	movs	r3, #2
 8001026:	e000      	b.n	800102a <WaitFor_Button_Press+0x8a>
    } else {
        return PRESS_TYPE_SHORT;
 8001028:	2301      	movs	r3, #1
    }
}
 800102a:	4618      	mov	r0, r3
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	48000800 	.word	0x48000800

08001038 <config_init>:
const float P3V3IO_V_TOLERANCE_DEFAULT = 0;
const float P5V_V_TOLERANCE_DEFAULT = 0;
const float P10V_V_TOLERANCE_DEFAULT = 0;
const float PVMAIN_V_TOLERANCE_DEFAULT = 0;

Config_t* config_init() {
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
	config.P1V2_R_THRESHOLD = P1V2_R_THRESHOLD_DEFAULT;
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	4b2f      	ldr	r3, [pc, #188]	@ (8001100 <config_init+0xc8>)
 8001042:	601a      	str	r2, [r3, #0]
	config.P1V8_R_THRESHOLD = P1V8_R_THRESHOLD_DEFAULT;
 8001044:	f04f 0200 	mov.w	r2, #0
 8001048:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <config_init+0xc8>)
 800104a:	605a      	str	r2, [r3, #4]
	config.P3V3A_R_THRESHOLD = P3V3A_R_THRESHOLD_DEFAULT;
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	4b2b      	ldr	r3, [pc, #172]	@ (8001100 <config_init+0xc8>)
 8001052:	609a      	str	r2, [r3, #8]
	config.P3V3IO_R_THRESHOLD = P3V3IO_R_THRESHOLD_DEFAULT;
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	4b29      	ldr	r3, [pc, #164]	@ (8001100 <config_init+0xc8>)
 800105a:	60da      	str	r2, [r3, #12]
	config.P5V_R_THRESHOLD = P5V_R_THRESHOLD_DEFAULT;
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	4b27      	ldr	r3, [pc, #156]	@ (8001100 <config_init+0xc8>)
 8001062:	611a      	str	r2, [r3, #16]
	config.P10V_R_THRESHOLD = P10V_R_THRESHOLD_DEFAULT;
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	4b25      	ldr	r3, [pc, #148]	@ (8001100 <config_init+0xc8>)
 800106a:	615a      	str	r2, [r3, #20]
	config.PVMAIN_R_THRESHOLD = PVMAIN_R_THRESHOLD_DEFAULT;
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	4b23      	ldr	r3, [pc, #140]	@ (8001100 <config_init+0xc8>)
 8001072:	619a      	str	r2, [r3, #24]
	config.SWD_R_THRESHOLD = SWD_R_THRESHOLD_DEFAULT;
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	4b21      	ldr	r3, [pc, #132]	@ (8001100 <config_init+0xc8>)
 800107a:	61da      	str	r2, [r3, #28]
	config.CAN_R_THRESHOLD = CAN_R_THRESHOLD_DEFAULT;
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	4b1f      	ldr	r3, [pc, #124]	@ (8001100 <config_init+0xc8>)
 8001082:	621a      	str	r2, [r3, #32]

	config.P1V2_V_EXPECTED = P1V2_V_EXPECTED_DEFAULT;
 8001084:	f04f 0200 	mov.w	r2, #0
 8001088:	4b1d      	ldr	r3, [pc, #116]	@ (8001100 <config_init+0xc8>)
 800108a:	625a      	str	r2, [r3, #36]	@ 0x24
	config.P1V8_V_EXPECTED = P1V8_V_EXPECTED_DEFAULT;
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	4b1b      	ldr	r3, [pc, #108]	@ (8001100 <config_init+0xc8>)
 8001092:	629a      	str	r2, [r3, #40]	@ 0x28
	config.P3V3A_V_EXPECTED = P3V3A_V_EXPECTED_DEFAULT;
 8001094:	f04f 0200 	mov.w	r2, #0
 8001098:	4b19      	ldr	r3, [pc, #100]	@ (8001100 <config_init+0xc8>)
 800109a:	62da      	str	r2, [r3, #44]	@ 0x2c
	config.P3V3IO_V_EXPECTED = P3V3IO_V_EXPECTED_DEFAULT;
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b17      	ldr	r3, [pc, #92]	@ (8001100 <config_init+0xc8>)
 80010a2:	631a      	str	r2, [r3, #48]	@ 0x30
	config.P5V_V_EXPECTED = P5V_V_EXPECTED_DEFAULT;
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	4b15      	ldr	r3, [pc, #84]	@ (8001100 <config_init+0xc8>)
 80010aa:	635a      	str	r2, [r3, #52]	@ 0x34
	config.P10V_V_EXPECTED = P10V_V_EXPECTED_DEFAULT;
 80010ac:	f04f 0200 	mov.w	r2, #0
 80010b0:	4b13      	ldr	r3, [pc, #76]	@ (8001100 <config_init+0xc8>)
 80010b2:	639a      	str	r2, [r3, #56]	@ 0x38
	config.PVMAIN_V_EXPECTED = PVMAIN_V_EXPECTED_DEFAULT;
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <config_init+0xc8>)
 80010ba:	63da      	str	r2, [r3, #60]	@ 0x3c


	config.P1V2_V_TOLERANCE = P1V2_V_TOLERANCE_DEFAULT;
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001100 <config_init+0xc8>)
 80010c2:	641a      	str	r2, [r3, #64]	@ 0x40
	config.P1V8_V_TOLERANCE = P1V8_V_TOLERANCE_DEFAULT;
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <config_init+0xc8>)
 80010ca:	645a      	str	r2, [r3, #68]	@ 0x44
	config.P3V3A_V_TOLERANCE = P3V3A_V_TOLERANCE_DEFAULT;
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001100 <config_init+0xc8>)
 80010d2:	649a      	str	r2, [r3, #72]	@ 0x48
	config.P3V3IO_V_TOLERANCE = P3V3IO_V_TOLERANCE_DEFAULT;
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <config_init+0xc8>)
 80010da:	64da      	str	r2, [r3, #76]	@ 0x4c
	config.P5V_V_TOLERANCE = P5V_V_TOLERANCE_DEFAULT;
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <config_init+0xc8>)
 80010e2:	651a      	str	r2, [r3, #80]	@ 0x50
	config.P10V_V_TOLERANCE = P10V_V_TOLERANCE_DEFAULT;
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <config_init+0xc8>)
 80010ea:	655a      	str	r2, [r3, #84]	@ 0x54
	config.PVMAIN_V_TOLERANCE = PVMAIN_V_TOLERANCE_DEFAULT;
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <config_init+0xc8>)
 80010f2:	659a      	str	r2, [r3, #88]	@ 0x58
	return &config;
 80010f4:	4b02      	ldr	r3, [pc, #8]	@ (8001100 <config_init+0xc8>)
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	20000280 	.word	0x20000280

08001104 <config_evaluate_resistance_threshold>:


uint32_t config_evaluate_resistance_threshold(float measurement, float threshold) {
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	ed87 0a01 	vstr	s0, [r7, #4]
 800110e:	edc7 0a00 	vstr	s1, [r7]
	if (measurement >= threshold) {
 8001112:	ed97 7a01 	vldr	s14, [r7, #4]
 8001116:	edd7 7a00 	vldr	s15, [r7]
 800111a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	db01      	blt.n	8001128 <config_evaluate_resistance_threshold+0x24>
		return 1;
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <config_evaluate_resistance_threshold+0x26>
	} else {
		return 0;
 8001128:	2300      	movs	r3, #0
	}
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <config_evaluate_voltage_tolerance>:

uint32_t config_evaluate_voltage_tolerance(float measurement, float expected, float tolerance) {
 8001136:	b480      	push	{r7}
 8001138:	b085      	sub	sp, #20
 800113a:	af00      	add	r7, sp, #0
 800113c:	ed87 0a03 	vstr	s0, [r7, #12]
 8001140:	edc7 0a02 	vstr	s1, [r7, #8]
 8001144:	ed87 1a01 	vstr	s2, [r7, #4]
	if (measurement >= (expected - tolerance) && measurement <= (expected + tolerance)) {
 8001148:	ed97 7a02 	vldr	s14, [r7, #8]
 800114c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001154:	ed97 7a03 	vldr	s14, [r7, #12]
 8001158:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800115c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001160:	db0e      	blt.n	8001180 <config_evaluate_voltage_tolerance+0x4a>
 8001162:	ed97 7a02 	vldr	s14, [r7, #8]
 8001166:	edd7 7a01 	vldr	s15, [r7, #4]
 800116a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800116e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001172:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117a:	d801      	bhi.n	8001180 <config_evaluate_voltage_tolerance+0x4a>
		return 1;
 800117c:	2301      	movs	r3, #1
 800117e:	e000      	b.n	8001182 <config_evaluate_voltage_tolerance+0x4c>
	} else {
		return 0;
 8001180:	2300      	movs	r3, #0
	}
}
 8001182:	4618      	mov	r0, r3
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <config_evaluate_resistances>:

uint32_t config_evaluate_resistances(float* measurements) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	uint32_t results = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]

	results |= (config_evaluate_resistance_threshold(measurements[0], config.P1V2_R_THRESHOLD) << 0);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	4b51      	ldr	r3, [pc, #324]	@ (80012e8 <config_evaluate_resistances+0x158>)
 80011a4:	ed93 7a00 	vldr	s14, [r3]
 80011a8:	eef0 0a47 	vmov.f32	s1, s14
 80011ac:	eeb0 0a67 	vmov.f32	s0, s15
 80011b0:	f7ff ffa8 	bl	8001104 <config_evaluate_resistance_threshold>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[1], config.P1V8_R_THRESHOLD) << 1);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	4b48      	ldr	r3, [pc, #288]	@ (80012e8 <config_evaluate_resistances+0x158>)
 80011c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80011ca:	eef0 0a47 	vmov.f32	s1, s14
 80011ce:	eeb0 0a67 	vmov.f32	s0, s15
 80011d2:	f7ff ff97 	bl	8001104 <config_evaluate_resistance_threshold>
 80011d6:	4603      	mov	r3, r0
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[2], config.P3V3A_R_THRESHOLD) << 2);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3308      	adds	r3, #8
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	4b3f      	ldr	r3, [pc, #252]	@ (80012e8 <config_evaluate_resistances+0x158>)
 80011ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80011ee:	eef0 0a47 	vmov.f32	s1, s14
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f7ff ff85 	bl	8001104 <config_evaluate_resistance_threshold>
 80011fa:	4603      	mov	r3, r0
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	68fa      	ldr	r2, [r7, #12]
 8001200:	4313      	orrs	r3, r2
 8001202:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[3], config.P3V3IO_R_THRESHOLD) << 3);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	330c      	adds	r3, #12
 8001208:	edd3 7a00 	vldr	s15, [r3]
 800120c:	4b36      	ldr	r3, [pc, #216]	@ (80012e8 <config_evaluate_resistances+0x158>)
 800120e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001212:	eef0 0a47 	vmov.f32	s1, s14
 8001216:	eeb0 0a67 	vmov.f32	s0, s15
 800121a:	f7ff ff73 	bl	8001104 <config_evaluate_resistance_threshold>
 800121e:	4603      	mov	r3, r0
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	4313      	orrs	r3, r2
 8001226:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[4], config.P5V_R_THRESHOLD) << 4);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3310      	adds	r3, #16
 800122c:	edd3 7a00 	vldr	s15, [r3]
 8001230:	4b2d      	ldr	r3, [pc, #180]	@ (80012e8 <config_evaluate_resistances+0x158>)
 8001232:	ed93 7a04 	vldr	s14, [r3, #16]
 8001236:	eef0 0a47 	vmov.f32	s1, s14
 800123a:	eeb0 0a67 	vmov.f32	s0, s15
 800123e:	f7ff ff61 	bl	8001104 <config_evaluate_resistance_threshold>
 8001242:	4603      	mov	r3, r0
 8001244:	011b      	lsls	r3, r3, #4
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	4313      	orrs	r3, r2
 800124a:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[5], config.P10V_R_THRESHOLD) << 5);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3314      	adds	r3, #20
 8001250:	edd3 7a00 	vldr	s15, [r3]
 8001254:	4b24      	ldr	r3, [pc, #144]	@ (80012e8 <config_evaluate_resistances+0x158>)
 8001256:	ed93 7a05 	vldr	s14, [r3, #20]
 800125a:	eef0 0a47 	vmov.f32	s1, s14
 800125e:	eeb0 0a67 	vmov.f32	s0, s15
 8001262:	f7ff ff4f 	bl	8001104 <config_evaluate_resistance_threshold>
 8001266:	4603      	mov	r3, r0
 8001268:	015b      	lsls	r3, r3, #5
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	4313      	orrs	r3, r2
 800126e:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[6], config.PVMAIN_R_THRESHOLD) << 6);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	3318      	adds	r3, #24
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <config_evaluate_resistances+0x158>)
 800127a:	ed93 7a06 	vldr	s14, [r3, #24]
 800127e:	eef0 0a47 	vmov.f32	s1, s14
 8001282:	eeb0 0a67 	vmov.f32	s0, s15
 8001286:	f7ff ff3d 	bl	8001104 <config_evaluate_resistance_threshold>
 800128a:	4603      	mov	r3, r0
 800128c:	019b      	lsls	r3, r3, #6
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4313      	orrs	r3, r2
 8001292:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[7], config.SWD_R_THRESHOLD) << 7);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	331c      	adds	r3, #28
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <config_evaluate_resistances+0x158>)
 800129e:	ed93 7a07 	vldr	s14, [r3, #28]
 80012a2:	eef0 0a47 	vmov.f32	s1, s14
 80012a6:	eeb0 0a67 	vmov.f32	s0, s15
 80012aa:	f7ff ff2b 	bl	8001104 <config_evaluate_resistance_threshold>
 80012ae:	4603      	mov	r3, r0
 80012b0:	01db      	lsls	r3, r3, #7
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_resistance_threshold(measurements[8], config.CAN_R_THRESHOLD) << 8);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3320      	adds	r3, #32
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <config_evaluate_resistances+0x158>)
 80012c2:	ed93 7a08 	vldr	s14, [r3, #32]
 80012c6:	eef0 0a47 	vmov.f32	s1, s14
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	f7ff ff19 	bl	8001104 <config_evaluate_resistance_threshold>
 80012d2:	4603      	mov	r3, r0
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	4313      	orrs	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]

	return results;
 80012dc:	68fb      	ldr	r3, [r7, #12]
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000280 	.word	0x20000280

080012ec <config_evaluate_voltages>:

uint32_t config_evaluate_voltages(float* measurements) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	uint32_t results = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]

	results |= (config_evaluate_voltage_tolerance(measurements[0], config.P1V2_V_EXPECTED, config.P1V2_V_TOLERANCE) << 0);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	4b50      	ldr	r3, [pc, #320]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001300:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001304:	4b4e      	ldr	r3, [pc, #312]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001306:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800130a:	eeb0 1a66 	vmov.f32	s2, s13
 800130e:	eef0 0a47 	vmov.f32	s1, s14
 8001312:	eeb0 0a67 	vmov.f32	s0, s15
 8001316:	f7ff ff0e 	bl	8001136 <config_evaluate_voltage_tolerance>
 800131a:	4602      	mov	r2, r0
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4313      	orrs	r3, r2
 8001320:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[1], config.P1V8_V_EXPECTED, config.P1V8_V_TOLERANCE) << 1);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	3304      	adds	r3, #4
 8001326:	edd3 7a00 	vldr	s15, [r3]
 800132a:	4b45      	ldr	r3, [pc, #276]	@ (8001440 <config_evaluate_voltages+0x154>)
 800132c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001330:	4b43      	ldr	r3, [pc, #268]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001332:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 8001336:	eeb0 1a66 	vmov.f32	s2, s13
 800133a:	eef0 0a47 	vmov.f32	s1, s14
 800133e:	eeb0 0a67 	vmov.f32	s0, s15
 8001342:	f7ff fef8 	bl	8001136 <config_evaluate_voltage_tolerance>
 8001346:	4603      	mov	r3, r0
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	4313      	orrs	r3, r2
 800134e:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[2], config.P3V3A_V_EXPECTED, config.P3V3A_V_TOLERANCE) << 2);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3308      	adds	r3, #8
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	4b39      	ldr	r3, [pc, #228]	@ (8001440 <config_evaluate_voltages+0x154>)
 800135a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800135e:	4b38      	ldr	r3, [pc, #224]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001360:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8001364:	eeb0 1a66 	vmov.f32	s2, s13
 8001368:	eef0 0a47 	vmov.f32	s1, s14
 800136c:	eeb0 0a67 	vmov.f32	s0, s15
 8001370:	f7ff fee1 	bl	8001136 <config_evaluate_voltage_tolerance>
 8001374:	4603      	mov	r3, r0
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	68fa      	ldr	r2, [r7, #12]
 800137a:	4313      	orrs	r3, r2
 800137c:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[3], config.P3V3IO_V_EXPECTED, config.P3V3IO_V_TOLERANCE) << 3);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	330c      	adds	r3, #12
 8001382:	edd3 7a00 	vldr	s15, [r3]
 8001386:	4b2e      	ldr	r3, [pc, #184]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001388:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800138c:	4b2c      	ldr	r3, [pc, #176]	@ (8001440 <config_evaluate_voltages+0x154>)
 800138e:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8001392:	eeb0 1a66 	vmov.f32	s2, s13
 8001396:	eef0 0a47 	vmov.f32	s1, s14
 800139a:	eeb0 0a67 	vmov.f32	s0, s15
 800139e:	f7ff feca 	bl	8001136 <config_evaluate_voltage_tolerance>
 80013a2:	4603      	mov	r3, r0
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[4], config.P5V_V_EXPECTED, config.P5V_V_TOLERANCE) << 4);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3310      	adds	r3, #16
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <config_evaluate_voltages+0x154>)
 80013b6:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80013ba:	4b21      	ldr	r3, [pc, #132]	@ (8001440 <config_evaluate_voltages+0x154>)
 80013bc:	edd3 6a14 	vldr	s13, [r3, #80]	@ 0x50
 80013c0:	eeb0 1a66 	vmov.f32	s2, s13
 80013c4:	eef0 0a47 	vmov.f32	s1, s14
 80013c8:	eeb0 0a67 	vmov.f32	s0, s15
 80013cc:	f7ff feb3 	bl	8001136 <config_evaluate_voltage_tolerance>
 80013d0:	4603      	mov	r3, r0
 80013d2:	011b      	lsls	r3, r3, #4
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[5], config.P10V_V_EXPECTED, config.P10V_V_TOLERANCE) << 5);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	3314      	adds	r3, #20
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <config_evaluate_voltages+0x154>)
 80013e4:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80013e8:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <config_evaluate_voltages+0x154>)
 80013ea:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 80013ee:	eeb0 1a66 	vmov.f32	s2, s13
 80013f2:	eef0 0a47 	vmov.f32	s1, s14
 80013f6:	eeb0 0a67 	vmov.f32	s0, s15
 80013fa:	f7ff fe9c 	bl	8001136 <config_evaluate_voltage_tolerance>
 80013fe:	4603      	mov	r3, r0
 8001400:	015b      	lsls	r3, r3, #5
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	4313      	orrs	r3, r2
 8001406:	60fb      	str	r3, [r7, #12]
	results |= (config_evaluate_voltage_tolerance(measurements[6], config.PVMAIN_V_EXPECTED, config.PVMAIN_V_TOLERANCE) << 6);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3318      	adds	r3, #24
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001412:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8001416:	4b0a      	ldr	r3, [pc, #40]	@ (8001440 <config_evaluate_voltages+0x154>)
 8001418:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 800141c:	eeb0 1a66 	vmov.f32	s2, s13
 8001420:	eef0 0a47 	vmov.f32	s1, s14
 8001424:	eeb0 0a67 	vmov.f32	s0, s15
 8001428:	f7ff fe85 	bl	8001136 <config_evaluate_voltage_tolerance>
 800142c:	4603      	mov	r3, r0
 800142e:	019b      	lsls	r3, r3, #6
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	4313      	orrs	r3, r2
 8001434:	60fb      	str	r3, [r7, #12]

	return results;
 8001436:	68fb      	ldr	r3, [r7, #12]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000280 	.word	0x20000280

08001444 <invert>:
    ESC_P5V_SEL_GPIO_Port,
    ESC_P10V_SEL_GPIO_Port,
    ESC_PVMAIN_SEL_GPIO_Port
};

GPIO_PinState invert(GPIO_PinState state) {
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
	if (state == GPIO_PIN_RESET) {
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d101      	bne.n	8001458 <invert+0x14>
		return GPIO_PIN_SET;
 8001454:	2301      	movs	r3, #1
 8001456:	e000      	b.n	800145a <invert+0x16>
	} else {
		return GPIO_PIN_RESET;
 8001458:	2300      	movs	r3, #0
	}
}
 800145a:	4618      	mov	r0, r3
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <esc_set_1v2_source>:

bool esc_is_connected() {
	return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
}

void esc_set_1v2_source(esc_power_mode_t mode) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN_1V2_GPIO_Port, EN_1V2_Pin, mode);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	461a      	mov	r2, r3
 8001476:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800147a:	4803      	ldr	r0, [pc, #12]	@ (8001488 <esc_set_1v2_source+0x20>)
 800147c:	f003 f9ce 	bl	800481c <HAL_GPIO_WritePin>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	48000400 	.word	0x48000400

0800148c <esc_set_voltage_net_mode>:

void esc_set_voltage_net_mode(esc_voltage_net_t net, esc_voltage_net_mode_t mode) {
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	460a      	mov	r2, r1
 8001496:	71fb      	strb	r3, [r7, #7]
 8001498:	4613      	mov	r3, r2
 800149a:	71bb      	strb	r3, [r7, #6]
    if (mode == VOLTAGE) {
 800149c:	79bb      	ldrb	r3, [r7, #6]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10e      	bne.n	80014c0 <esc_set_voltage_net_mode+0x34>
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], voltage_nets_modes[net]);
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	4a14      	ldr	r2, [pc, #80]	@ (80014f8 <esc_set_voltage_net_mode+0x6c>)
 80014a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	4a13      	ldr	r2, [pc, #76]	@ (80014fc <esc_set_voltage_net_mode+0x70>)
 80014ae:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	4a12      	ldr	r2, [pc, #72]	@ (8001500 <esc_set_voltage_net_mode+0x74>)
 80014b6:	5cd3      	ldrb	r3, [r2, r3]
 80014b8:	461a      	mov	r2, r3
 80014ba:	f003 f9af 	bl	800481c <HAL_GPIO_WritePin>
	} else if (mode == RESISTANCE) {
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], invert(voltage_nets_modes[net]));
	}
}
 80014be:	e016      	b.n	80014ee <esc_set_voltage_net_mode+0x62>
	} else if (mode == RESISTANCE) {
 80014c0:	79bb      	ldrb	r3, [r7, #6]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d113      	bne.n	80014ee <esc_set_voltage_net_mode+0x62>
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], invert(voltage_nets_modes[net]));
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	4a0b      	ldr	r2, [pc, #44]	@ (80014f8 <esc_set_voltage_net_mode+0x6c>)
 80014ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <esc_set_voltage_net_mode+0x70>)
 80014d2:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4a09      	ldr	r2, [pc, #36]	@ (8001500 <esc_set_voltage_net_mode+0x74>)
 80014da:	5cd3      	ldrb	r3, [r2, r3]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ffb1 	bl	8001444 <invert>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	4629      	mov	r1, r5
 80014e8:	4620      	mov	r0, r4
 80014ea:	f003 f997 	bl	800481c <HAL_GPIO_WritePin>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bdb0      	pop	{r4, r5, r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000058 	.word	0x20000058
 80014fc:	20000048 	.word	0x20000048
 8001500:	20000040 	.word	0x20000040

08001504 <esc_set_all_voltage_nets_mode>:
void esc_set_all_voltage_nets_mode(esc_voltage_net_mode_t mode) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
	for (esc_voltage_net_t net = 0; net < ESC_VOLTAGE_NET_COUNT; net++) {
 800150e:	2300      	movs	r3, #0
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	e008      	b.n	8001526 <esc_set_all_voltage_nets_mode+0x22>
		esc_set_voltage_net_mode(net, mode);
 8001514:	79fa      	ldrb	r2, [r7, #7]
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	4611      	mov	r1, r2
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff ffb6 	bl	800148c <esc_set_voltage_net_mode>
	for (esc_voltage_net_t net = 0; net < ESC_VOLTAGE_NET_COUNT; net++) {
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	3301      	adds	r3, #1
 8001524:	73fb      	strb	r3, [r7, #15]
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	2b06      	cmp	r3, #6
 800152a:	d9f3      	bls.n	8001514 <esc_set_all_voltage_nets_mode+0x10>
	}
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <esc_set_swd_mode>:

void esc_set_swd_mode(esc_comms_mode_t mode) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
    if (mode == MEASURING) {
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10b      	bne.n	8001560 <esc_set_swd_mode+0x28>
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_SET);
 8001548:	2201      	movs	r2, #1
 800154a:	2104      	movs	r1, #4
 800154c:	480d      	ldr	r0, [pc, #52]	@ (8001584 <esc_set_swd_mode+0x4c>)
 800154e:	f003 f965 	bl	800481c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001558:	480a      	ldr	r0, [pc, #40]	@ (8001584 <esc_set_swd_mode+0x4c>)
 800155a:	f003 f95f 	bl	800481c <HAL_GPIO_WritePin>
    } else if (mode == COMMUNICATING) {
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_SET);
    }
}
 800155e:	e00d      	b.n	800157c <esc_set_swd_mode+0x44>
    } else if (mode == COMMUNICATING) {
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d10a      	bne.n	800157c <esc_set_swd_mode+0x44>
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_RESET);
 8001566:	2200      	movs	r2, #0
 8001568:	2104      	movs	r1, #4
 800156a:	4806      	ldr	r0, [pc, #24]	@ (8001584 <esc_set_swd_mode+0x4c>)
 800156c:	f003 f956 	bl	800481c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_SET);
 8001570:	2201      	movs	r2, #1
 8001572:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001576:	4803      	ldr	r0, [pc, #12]	@ (8001584 <esc_set_swd_mode+0x4c>)
 8001578:	f003 f950 	bl	800481c <HAL_GPIO_WritePin>
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	48000400 	.word	0x48000400

08001588 <esc_set_can_mode>:

void esc_set_can_mode(esc_comms_mode_t mode) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
    if (mode == MEASURING) {
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d10c      	bne.n	80015b2 <esc_set_can_mode+0x2a>
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800159e:	480e      	ldr	r0, [pc, #56]	@ (80015d8 <esc_set_can_mode+0x50>)
 80015a0:	f003 f93c 	bl	800481c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015aa:	480b      	ldr	r0, [pc, #44]	@ (80015d8 <esc_set_can_mode+0x50>)
 80015ac:	f003 f936 	bl	800481c <HAL_GPIO_WritePin>
    } else if (mode == COMMUNICATING) {
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_SET);
    }
}
 80015b0:	e00e      	b.n	80015d0 <esc_set_can_mode+0x48>
    } else if (mode == COMMUNICATING) {
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d10b      	bne.n	80015d0 <esc_set_can_mode+0x48>
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015be:	4806      	ldr	r0, [pc, #24]	@ (80015d8 <esc_set_can_mode+0x50>)
 80015c0:	f003 f92c 	bl	800481c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ca:	4803      	ldr	r0, [pc, #12]	@ (80015d8 <esc_set_can_mode+0x50>)
 80015cc:	f003 f926 	bl	800481c <HAL_GPIO_WritePin>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	48000400 	.word	0x48000400

080015dc <esc_set_pwr>:

void esc_set_pwr(esc_power_mode_t mode) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	461a      	mov	r2, r3
 80015ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015f2:	f003 f913 	bl	800481c <HAL_GPIO_WritePin>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <lcd_init>:
#include <stdio.h>
#include "lcd.h"

static I2C_HandleTypeDef* h_i2c;

void lcd_init(I2C_HandleTypeDef* i2c) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	h_i2c = i2c;
 8001608:	4a09      	ldr	r2, [pc, #36]	@ (8001630 <lcd_init+0x30>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6013      	str	r3, [r2, #0]

    // Wait for display to power ON
    HAL_Delay(NHD_STARTUP_DELAY);
 800160e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001612:	f001 f82f 	bl	8002674 <HAL_Delay>

    lcd_clear_screen();
 8001616:	f000 f87a 	bl	800170e <lcd_clear_screen>
    lcd_set_contrast(40);
 800161a:	2028      	movs	r0, #40	@ 0x28
 800161c:	f000 f883 	bl	8001726 <lcd_set_contrast>
    lcd_set_brightness(7);
 8001620:	2007      	movs	r0, #7
 8001622:	f000 f892 	bl	800174a <lcd_set_brightness>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200002dc 	.word	0x200002dc

08001634 <lcd_write_byte>:

void lcd_write_byte(uint8_t data) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af02      	add	r7, sp, #8
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
    uint8_t pData[1];
    pData[0] = data;
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	733b      	strb	r3, [r7, #12]

    uint16_t dev_addr = I2C_ADDR << 1;
 8001642:	2350      	movs	r3, #80	@ 0x50
 8001644:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(h_i2c, dev_addr, pData, 1, NHD_I2C_TIMEOUT);
 8001646:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <lcd_write_byte+0x34>)
 8001648:	6818      	ldr	r0, [r3, #0]
 800164a:	f107 020c 	add.w	r2, r7, #12
 800164e:	89f9      	ldrh	r1, [r7, #14]
 8001650:	230a      	movs	r3, #10
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2301      	movs	r3, #1
 8001656:	f003 f9d1 	bl	80049fc <HAL_I2C_Master_Transmit>

    HAL_Delay(2);
 800165a:	2002      	movs	r0, #2
 800165c:	f001 f80a 	bl	8002674 <HAL_Delay>
}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200002dc 	.word	0x200002dc

0800166c <lcd_write_string>:

void lcd_write_string(char* str) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8001674:	e007      	b.n	8001686 <lcd_write_string+0x1a>
    	lcd_write_byte((uint8_t)*str);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ffda 	bl	8001634 <lcd_write_byte>
        str++;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3301      	adds	r3, #1
 8001684:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1f3      	bne.n	8001676 <lcd_write_string+0xa>
    }
}
 800168e:	bf00      	nop
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <lcd_write_float>:

void lcd_write_float(float value, uint8_t decimal_places) {
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b089      	sub	sp, #36	@ 0x24
 800169c:	af02      	add	r7, sp, #8
 800169e:	ed87 0a01 	vstr	s0, [r7, #4]
 80016a2:	4603      	mov	r3, r0
 80016a4:	70fb      	strb	r3, [r7, #3]
	char buffer[16];
	snprintf(buffer, sizeof(buffer), "%.*f", decimal_places, value);
 80016a6:	78fc      	ldrb	r4, [r7, #3]
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7fe ff4d 	bl	8000548 <__aeabi_f2d>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	f107 0008 	add.w	r0, r7, #8
 80016b6:	e9cd 2300 	strd	r2, r3, [sp]
 80016ba:	4623      	mov	r3, r4
 80016bc:	4a06      	ldr	r2, [pc, #24]	@ (80016d8 <lcd_write_float+0x40>)
 80016be:	2110      	movs	r1, #16
 80016c0:	f006 fc32 	bl	8007f28 <sniprintf>
	lcd_write_string(buffer);
 80016c4:	f107 0308 	add.w	r3, r7, #8
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ffcf 	bl	800166c <lcd_write_string>
}
 80016ce:	bf00      	nop
 80016d0:	371c      	adds	r7, #28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}
 80016d6:	bf00      	nop
 80016d8:	0800a1e0 	.word	0x0800a1e0

080016dc <lcd_prefix>:

void lcd_prefix() {
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
    lcd_write_byte(0xFE);
 80016e0:	20fe      	movs	r0, #254	@ 0xfe
 80016e2:	f7ff ffa7 	bl	8001634 <lcd_write_byte>
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}

080016ea <lcd_set_cursor>:
	lcd_prefix();
	lcd_write_byte(0x42);
}


void lcd_set_cursor(uint8_t position) {
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 80016f4:	f7ff fff2 	bl	80016dc <lcd_prefix>
	lcd_write_byte(0x45);
 80016f8:	2045      	movs	r0, #69	@ 0x45
 80016fa:	f7ff ff9b 	bl	8001634 <lcd_write_byte>
	lcd_write_byte(position);
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff ff97 	bl	8001634 <lcd_write_byte>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <lcd_clear_screen>:
void lcd_home() {
	lcd_prefix();
    lcd_write_byte(0x46);
}

void lcd_clear_screen() {
 800170e:	b580      	push	{r7, lr}
 8001710:	af00      	add	r7, sp, #0
	lcd_prefix();
 8001712:	f7ff ffe3 	bl	80016dc <lcd_prefix>
	lcd_write_byte(0x51);
 8001716:	2051      	movs	r0, #81	@ 0x51
 8001718:	f7ff ff8c 	bl	8001634 <lcd_write_byte>
	HAL_Delay(2);
 800171c:	2002      	movs	r0, #2
 800171e:	f000 ffa9 	bl	8002674 <HAL_Delay>
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}

08001726 <lcd_set_contrast>:

void lcd_set_contrast(uint8_t contrast) {
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	4603      	mov	r3, r0
 800172e:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001730:	f7ff ffd4 	bl	80016dc <lcd_prefix>
	lcd_write_byte(0x52);
 8001734:	2052      	movs	r0, #82	@ 0x52
 8001736:	f7ff ff7d 	bl	8001634 <lcd_write_byte>
	lcd_write_byte(contrast);
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff79 	bl	8001634 <lcd_write_byte>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <lcd_set_brightness>:

void lcd_set_brightness(uint8_t brightness) {
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001754:	f7ff ffc2 	bl	80016dc <lcd_prefix>
	lcd_write_byte(0x53);
 8001758:	2053      	movs	r0, #83	@ 0x53
 800175a:	f7ff ff6b 	bl	8001634 <lcd_write_byte>
	lcd_write_byte(brightness);
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff67 	bl	8001634 <lcd_write_byte>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001774:	f000 ff09 	bl	800258a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001778:	f000 f81c 	bl	80017b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800177c:	f000 f9a4 	bl	8001ac8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001780:	f000 f97c 	bl	8001a7c <MX_DMA_Init>
  MX_ADC1_Init();
 8001784:	f000 f86a 	bl	800185c <MX_ADC1_Init>
  MX_CAN1_Init();
 8001788:	f000 f8cc 	bl	8001924 <MX_CAN1_Init>
  MX_SPI1_Init();
 800178c:	f000 f93e 	bl	8001a0c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001790:	f000 f8fc 	bl	800198c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hadc1, &hcan1, &hspi1, &hi2c1);
 8001794:	4b03      	ldr	r3, [pc, #12]	@ (80017a4 <main+0x34>)
 8001796:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <main+0x38>)
 8001798:	4904      	ldr	r1, [pc, #16]	@ (80017ac <main+0x3c>)
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <main+0x40>)
 800179c:	f7ff fb26 	bl	8000dec <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <main+0x30>
 80017a4:	2000036c 	.word	0x2000036c
 80017a8:	200003c0 	.word	0x200003c0
 80017ac:	20000344 	.word	0x20000344
 80017b0:	200002e0 	.word	0x200002e0

080017b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b096      	sub	sp, #88	@ 0x58
 80017b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	2244      	movs	r2, #68	@ 0x44
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f006 fc29 	bl	800801a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c8:	463b      	mov	r3, r7
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
 80017d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80017da:	f003 fce7 	bl	80051ac <HAL_PWREx_ControlVoltageScaling>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80017e4:	f000 fa5a 	bl	8001c9c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80017e8:	2310      	movs	r3, #16
 80017ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017f4:	2360      	movs	r3, #96	@ 0x60
 80017f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017f8:	2302      	movs	r3, #2
 80017fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80017fc:	2301      	movs	r3, #1
 80017fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001800:	2301      	movs	r3, #1
 8001802:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001804:	2328      	movs	r3, #40	@ 0x28
 8001806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001808:	2307      	movs	r3, #7
 800180a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800180c:	2302      	movs	r3, #2
 800180e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001810:	2302      	movs	r3, #2
 8001812:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	4618      	mov	r0, r3
 800181a:	f003 fd1d 	bl	8005258 <HAL_RCC_OscConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001824:	f000 fa3a 	bl	8001c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001828:	230f      	movs	r3, #15
 800182a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800182c:	2303      	movs	r3, #3
 800182e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001830:	2300      	movs	r3, #0
 8001832:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001834:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001838:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800183a:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800183e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001840:	463b      	mov	r3, r7
 8001842:	2104      	movs	r1, #4
 8001844:	4618      	mov	r0, r3
 8001846:	f004 f91b 	bl	8005a80 <HAL_RCC_ClockConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001850:	f000 fa24 	bl	8001c9c <Error_Handler>
  }
}
 8001854:	bf00      	nop
 8001856:	3758      	adds	r7, #88	@ 0x58
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001862:	463b      	mov	r3, r7
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
 8001870:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001872:	4b29      	ldr	r3, [pc, #164]	@ (8001918 <MX_ADC1_Init+0xbc>)
 8001874:	4a29      	ldr	r2, [pc, #164]	@ (800191c <MX_ADC1_Init+0xc0>)
 8001876:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001878:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <MX_ADC1_Init+0xbc>)
 800187a:	2200      	movs	r2, #0
 800187c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800187e:	4b26      	ldr	r3, [pc, #152]	@ (8001918 <MX_ADC1_Init+0xbc>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001884:	4b24      	ldr	r3, [pc, #144]	@ (8001918 <MX_ADC1_Init+0xbc>)
 8001886:	2200      	movs	r2, #0
 8001888:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800188a:	4b23      	ldr	r3, [pc, #140]	@ (8001918 <MX_ADC1_Init+0xbc>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001890:	4b21      	ldr	r3, [pc, #132]	@ (8001918 <MX_ADC1_Init+0xbc>)
 8001892:	2204      	movs	r2, #4
 8001894:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001896:	4b20      	ldr	r3, [pc, #128]	@ (8001918 <MX_ADC1_Init+0xbc>)
 8001898:	2200      	movs	r2, #0
 800189a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800189c:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <MX_ADC1_Init+0xbc>)
 800189e:	2200      	movs	r2, #0
 80018a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80018a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80018c4:	4b14      	ldr	r3, [pc, #80]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80018ca:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018d2:	4811      	ldr	r0, [pc, #68]	@ (8001918 <MX_ADC1_Init+0xbc>)
 80018d4:	f001 f908 	bl	8002ae8 <HAL_ADC_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80018de:	f000 f9dd 	bl	8001c9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <MX_ADC1_Init+0xc4>)
 80018e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018e6:	2306      	movs	r3, #6
 80018e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80018ea:	2307      	movs	r3, #7
 80018ec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018ee:	237f      	movs	r3, #127	@ 0x7f
 80018f0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018f2:	2304      	movs	r3, #4
 80018f4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fa:	463b      	mov	r3, r7
 80018fc:	4619      	mov	r1, r3
 80018fe:	4806      	ldr	r0, [pc, #24]	@ (8001918 <MX_ADC1_Init+0xbc>)
 8001900:	f001 fb66 	bl	8002fd0 <HAL_ADC_ConfigChannel>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800190a:	f000 f9c7 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200002e0 	.word	0x200002e0
 800191c:	50040000 	.word	0x50040000
 8001920:	04300002 	.word	0x04300002

08001924 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001928:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <MX_CAN1_Init+0x60>)
 800192a:	4a17      	ldr	r2, [pc, #92]	@ (8001988 <MX_CAN1_Init+0x64>)
 800192c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800192e:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001930:	2210      	movs	r2, #16
 8001932:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001934:	4b13      	ldr	r3, [pc, #76]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <MX_CAN1_Init+0x60>)
 800193c:	2200      	movs	r2, #0
 800193e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001940:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001942:	2200      	movs	r2, #0
 8001944:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001946:	4b0f      	ldr	r3, [pc, #60]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001948:	2200      	movs	r2, #0
 800194a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800194c:	4b0d      	ldr	r3, [pc, #52]	@ (8001984 <MX_CAN1_Init+0x60>)
 800194e:	2200      	movs	r2, #0
 8001950:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001952:	4b0c      	ldr	r3, [pc, #48]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001954:	2200      	movs	r2, #0
 8001956:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001958:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <MX_CAN1_Init+0x60>)
 800195a:	2200      	movs	r2, #0
 800195c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800195e:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001960:	2200      	movs	r2, #0
 8001962:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001964:	4b07      	ldr	r3, [pc, #28]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001966:	2200      	movs	r2, #0
 8001968:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800196a:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <MX_CAN1_Init+0x60>)
 800196c:	2200      	movs	r2, #0
 800196e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001970:	4804      	ldr	r0, [pc, #16]	@ (8001984 <MX_CAN1_Init+0x60>)
 8001972:	f002 f93d 	bl	8003bf0 <HAL_CAN_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 800197c:	f000 f98e 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000344 	.word	0x20000344
 8001988:	40006400 	.word	0x40006400

0800198c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001990:	4b1b      	ldr	r3, [pc, #108]	@ (8001a00 <MX_I2C1_Init+0x74>)
 8001992:	4a1c      	ldr	r2, [pc, #112]	@ (8001a04 <MX_I2C1_Init+0x78>)
 8001994:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x006085FF;
 8001996:	4b1a      	ldr	r3, [pc, #104]	@ (8001a00 <MX_I2C1_Init+0x74>)
 8001998:	4a1b      	ldr	r2, [pc, #108]	@ (8001a08 <MX_I2C1_Init+0x7c>)
 800199a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800199c:	4b18      	ldr	r3, [pc, #96]	@ (8001a00 <MX_I2C1_Init+0x74>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a2:	4b17      	ldr	r3, [pc, #92]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a8:	4b15      	ldr	r3, [pc, #84]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019ae:	4b14      	ldr	r3, [pc, #80]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019b4:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ba:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019bc:	2200      	movs	r2, #0
 80019be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c6:	480e      	ldr	r0, [pc, #56]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019c8:	f002 ff7d 	bl	80048c6 <HAL_I2C_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019d2:	f000 f963 	bl	8001c9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019d6:	2100      	movs	r1, #0
 80019d8:	4809      	ldr	r0, [pc, #36]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019da:	f003 fb41 	bl	8005060 <HAL_I2CEx_ConfigAnalogFilter>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80019e4:	f000 f95a 	bl	8001c9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019e8:	2100      	movs	r1, #0
 80019ea:	4805      	ldr	r0, [pc, #20]	@ (8001a00 <MX_I2C1_Init+0x74>)
 80019ec:	f003 fb83 	bl	80050f6 <HAL_I2CEx_ConfigDigitalFilter>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019f6:	f000 f951 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000036c 	.word	0x2000036c
 8001a04:	40005400 	.word	0x40005400
 8001a08:	006085ff 	.word	0x006085ff

08001a0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a12:	4a19      	ldr	r2, [pc, #100]	@ (8001a78 <MX_SPI1_Init+0x6c>)
 8001a14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a22:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a24:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a2a:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a30:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001a36:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a42:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a48:	4b0a      	ldr	r3, [pc, #40]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a50:	2207      	movs	r2, #7
 8001a52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a54:	4b07      	ldr	r3, [pc, #28]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a60:	4804      	ldr	r0, [pc, #16]	@ (8001a74 <MX_SPI1_Init+0x68>)
 8001a62:	f004 fd35 	bl	80064d0 <HAL_SPI_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001a6c:	f000 f916 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200003c0 	.word	0x200003c0
 8001a78:	40013000 	.word	0x40013000

08001a7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <MX_DMA_Init+0x48>)
 8001a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a86:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac4 <MX_DMA_Init+0x48>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <MX_DMA_Init+0x48>)
 8001a90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	200c      	movs	r0, #12
 8001aa0:	f002 fa7d 	bl	8003f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001aa4:	200c      	movs	r0, #12
 8001aa6:	f002 fa96 	bl	8003fd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	200d      	movs	r0, #13
 8001ab0:	f002 fa75 	bl	8003f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001ab4:	200d      	movs	r0, #13
 8001ab6:	f002 fa8e 	bl	8003fd6 <HAL_NVIC_EnableIRQ>

}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000

08001ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	@ 0x28
 8001acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
 8001adc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ade:	4b6a      	ldr	r3, [pc, #424]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae2:	4a69      	ldr	r2, [pc, #420]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aea:	4b67      	ldr	r3, [pc, #412]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001af6:	4b64      	ldr	r3, [pc, #400]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afa:	4a63      	ldr	r2, [pc, #396]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b02:	4b61      	ldr	r3, [pc, #388]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0e:	4b5e      	ldr	r3, [pc, #376]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b12:	4a5d      	ldr	r2, [pc, #372]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b1a:	4b5b      	ldr	r3, [pc, #364]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b26:	4b58      	ldr	r3, [pc, #352]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2a:	4a57      	ldr	r2, [pc, #348]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b32:	4b55      	ldr	r3, [pc, #340]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b3e:	4b52      	ldr	r3, [pc, #328]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b42:	4a51      	ldr	r2, [pc, #324]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b44:	f043 0308 	orr.w	r3, r3, #8
 8001b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8001c88 <MX_GPIO_Init+0x1c0>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001b56:	2200      	movs	r2, #0
 8001b58:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8001b5c:	484b      	ldr	r0, [pc, #300]	@ (8001c8c <MX_GPIO_Init+0x1c4>)
 8001b5e:	f002 fe5d 	bl	800481c <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2103      	movs	r1, #3
 8001b66:	484a      	ldr	r0, [pc, #296]	@ (8001c90 <MX_GPIO_Init+0x1c8>)
 8001b68:	f002 fe58 	bl	800481c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f24f 4184 	movw	r1, #62596	@ 0xf484
 8001b72:	4848      	ldr	r0, [pc, #288]	@ (8001c94 <MX_GPIO_Init+0x1cc>)
 8001b74:	f002 fe52 	bl	800481c <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b82:	f002 fe4b 	bl	800481c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2104      	movs	r1, #4
 8001b8a:	4843      	ldr	r0, [pc, #268]	@ (8001c98 <MX_GPIO_Init+0x1d0>)
 8001b8c:	f002 fe46 	bl	800481c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001b90:	f44f 4376 	mov.w	r3, #62976	@ 0xf600
 8001b94:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin|SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b96:	2301      	movs	r3, #1
 8001b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4838      	ldr	r0, [pc, #224]	@ (8001c8c <MX_GPIO_Init+0x1c4>)
 8001baa:	f002 fca5 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4832      	ldr	r0, [pc, #200]	@ (8001c90 <MX_GPIO_Init+0x1c8>)
 8001bc6:	f002 fc97 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001bca:	f24f 4384 	movw	r3, #62596	@ 0xf484
 8001bce:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	4619      	mov	r1, r3
 8001be2:	482c      	ldr	r0, [pc, #176]	@ (8001c94 <MX_GPIO_Init+0x1cc>)
 8001be4:	f002 fc88 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8001be8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c04:	f002 fc78 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8001c08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	481b      	ldr	r0, [pc, #108]	@ (8001c8c <MX_GPIO_Init+0x1c4>)
 8001c1e:	f002 fc6b 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 8001c22:	2304      	movs	r3, #4
 8001c24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	4817      	ldr	r0, [pc, #92]	@ (8001c98 <MX_GPIO_Init+0x1d0>)
 8001c3a:	f002 fc5d 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 8001c3e:	2310      	movs	r3, #16
 8001c40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4810      	ldr	r0, [pc, #64]	@ (8001c94 <MX_GPIO_Init+0x1cc>)
 8001c52:	f002 fc51 	bl	80044f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 8001c56:	2360      	movs	r3, #96	@ 0x60
 8001c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c5a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480a      	ldr	r0, [pc, #40]	@ (8001c94 <MX_GPIO_Init+0x1cc>)
 8001c6c:	f002 fc44 	bl	80044f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c70:	2200      	movs	r2, #0
 8001c72:	2100      	movs	r1, #0
 8001c74:	2017      	movs	r0, #23
 8001c76:	f002 f992 	bl	8003f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c7a:	2017      	movs	r0, #23
 8001c7c:	f002 f9ab 	bl	8003fd6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	@ 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	48000800 	.word	0x48000800
 8001c90:	48001c00 	.word	0x48001c00
 8001c94:	48000400 	.word	0x48000400
 8001c98:	48000c00 	.word	0x48000c00

08001c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
}
 8001ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ca4:	bf00      	nop
 8001ca6:	e7fd      	b.n	8001ca4 <Error_Handler+0x8>

08001ca8 <spi_int_assert>:
static SPI_HandleTypeDef *h_spi;
volatile bool* h_packet_recieved;

static Config_t* h_config;

void spi_int_assert(void) {
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8001cac:	2201      	movs	r2, #1
 8001cae:	2104      	movs	r1, #4
 8001cb0:	4802      	ldr	r0, [pc, #8]	@ (8001cbc <spi_int_assert+0x14>)
 8001cb2:	f002 fdb3 	bl	800481c <HAL_GPIO_WritePin>
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	48000c00 	.word	0x48000c00

08001cc0 <spi_int_deassert>:

void spi_int_deassert(void) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2104      	movs	r1, #4
 8001cc8:	4802      	ldr	r0, [pc, #8]	@ (8001cd4 <spi_int_deassert+0x14>)
 8001cca:	f002 fda7 	bl	800481c <HAL_GPIO_WritePin>
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	48000c00 	.word	0x48000c00

08001cd8 <start_listening>:

void start_listening(void) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	while (HAL_SPI_TransmitReceive_DMA(h_spi, spi_tx_buf, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {}
 8001cdc:	bf00      	nop
 8001cde:	4b07      	ldr	r3, [pc, #28]	@ (8001cfc <start_listening+0x24>)
 8001ce0:	6818      	ldr	r0, [r3, #0]
 8001ce2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ce6:	4a06      	ldr	r2, [pc, #24]	@ (8001d00 <start_listening+0x28>)
 8001ce8:	4906      	ldr	r1, [pc, #24]	@ (8001d04 <start_listening+0x2c>)
 8001cea:	f004 fc95 	bl	8006618 <HAL_SPI_TransmitReceive_DMA>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1f4      	bne.n	8001cde <start_listening+0x6>
}
 8001cf4:	bf00      	nop
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200010b4 	.word	0x200010b4
 8001d00:	200008b4 	.word	0x200008b4
 8001d04:	200004b4 	.word	0x200004b4

08001d08 <link_init>:

void link_init(SPI_HandleTypeDef *spi, bool* packet_recieved, Config_t* config) {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
	h_config = config;
 8001d14:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <link_init+0x38>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]
    h_spi = spi;
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d44 <link_init+0x3c>)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6013      	str	r3, [r2, #0]
    h_packet_recieved = packet_recieved;
 8001d20:	4a09      	ldr	r2, [pc, #36]	@ (8001d48 <link_init+0x40>)
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	6013      	str	r3, [r2, #0]

    memset(spi_tx_buf, 0, BUFFER_SIZE);
 8001d26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4807      	ldr	r0, [pc, #28]	@ (8001d4c <link_init+0x44>)
 8001d2e:	f006 f974 	bl	800801a <memset>

    start_listening();
 8001d32:	f7ff ffd1 	bl	8001cd8 <start_listening>
}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200010bc 	.word	0x200010bc
 8001d44:	200010b4 	.word	0x200010b4
 8001d48:	200010b8 	.word	0x200010b8
 8001d4c:	200004b4 	.word	0x200004b4

08001d50 <send_packet_to_pi>:
void process_config(Config_t* received_config) {
	//TODO dangerous without validation probably
	h_config = received_config;
}

void send_packet_to_pi(tx_commands_t command, const uint8_t* payload, uint16_t length) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	6039      	str	r1, [r7, #0]
 8001d5a:	71fb      	strb	r3, [r7, #7]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	80bb      	strh	r3, [r7, #4]
    if ((length + 3) > BUFFER_SIZE) {
 8001d60:	88bb      	ldrh	r3, [r7, #4]
 8001d62:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d902      	bls.n	8001d70 <send_packet_to_pi+0x20>
       Error_Handler();
 8001d6a:	f7ff ff97 	bl	8001c9c <Error_Handler>
       return;
 8001d6e:	e014      	b.n	8001d9a <send_packet_to_pi+0x4a>
    }

    spi_tx_buf[0] = command;
 8001d70:	4a0b      	ldr	r2, [pc, #44]	@ (8001da0 <send_packet_to_pi+0x50>)
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	7013      	strb	r3, [r2, #0]
    spi_tx_buf[1] = (length >> 8) & 0xFF;
 8001d76:	88bb      	ldrh	r3, [r7, #4]
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <send_packet_to_pi+0x50>)
 8001d80:	705a      	strb	r2, [r3, #1]
    spi_tx_buf[2] = length & 0xFF;
 8001d82:	88bb      	ldrh	r3, [r7, #4]
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <send_packet_to_pi+0x50>)
 8001d88:	709a      	strb	r2, [r3, #2]


    memcpy(&spi_tx_buf[3], payload, length);
 8001d8a:	88bb      	ldrh	r3, [r7, #4]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	6839      	ldr	r1, [r7, #0]
 8001d90:	4804      	ldr	r0, [pc, #16]	@ (8001da4 <send_packet_to_pi+0x54>)
 8001d92:	f006 f9c2 	bl	800811a <memcpy>

    spi_int_assert();
 8001d96:	f7ff ff87 	bl	8001ca8 <spi_int_assert>
}
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	200004b4 	.word	0x200004b4
 8001da4:	200004b7 	.word	0x200004b7

08001da8 <HAL_SPI_TxRxCpltCallback>:
		send_packet_to_pi(LOG_MESSAGE, (const uint8_t *)text, strlen(text));
}


// STM32 HAL_SPI CALLBACKS
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *spi) {
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
	spi_int_deassert();
 8001db0:	f7ff ff86 	bl	8001cc0 <spi_int_deassert>
	*h_packet_recieved = true;
 8001db4:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <HAL_SPI_TxRxCpltCallback+0x30>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2201      	movs	r2, #1
 8001dba:	701a      	strb	r2, [r3, #0]
	memcpy(rx_copy_buffer, spi_rx_buf, BUFFER_SIZE);
 8001dbc:	4a07      	ldr	r2, [pc, #28]	@ (8001ddc <HAL_SPI_TxRxCpltCallback+0x34>)
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dc8:	461a      	mov	r2, r3
 8001dca:	f006 f9a6 	bl	800811a <memcpy>

}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200010b8 	.word	0x200010b8
 8001ddc:	20000cb4 	.word	0x20000cb4
 8001de0:	200008b4 	.word	0x200008b4

08001de4 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f004 fd99 	bl	8006924 <HAL_SPI_Abort>
	start_listening();
 8001df2:	f7ff ff71 	bl	8001cd8 <start_listening>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <rpi_press_power_button>:

void rpi_press_power_button(void) {
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_RESET);
 8001e04:	2200      	movs	r2, #0
 8001e06:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e0a:	4807      	ldr	r0, [pc, #28]	@ (8001e28 <rpi_press_power_button+0x28>)
 8001e0c:	f002 fd06 	bl	800481c <HAL_GPIO_WritePin>
    HAL_Delay(300);
 8001e10:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001e14:	f000 fc2e 	bl	8002674 <HAL_Delay>
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e1e:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <rpi_press_power_button+0x28>)
 8001e20:	f002 fcfc 	bl	800481c <HAL_GPIO_WritePin>
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	48000800 	.word	0x48000800

08001e2c <rpi_is_awake>:


bool rpi_is_awake(void) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++) {
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
 8001e36:	e01e      	b.n	8001e76 <rpi_is_awake+0x4a>
		const char* text = "ping";
 8001e38:	4b13      	ldr	r3, [pc, #76]	@ (8001e88 <rpi_is_awake+0x5c>)
 8001e3a:	603b      	str	r3, [r7, #0]
		send_packet_to_pi(PING, (const uint8_t*)text, strlen(text));
 8001e3c:	6838      	ldr	r0, [r7, #0]
 8001e3e:	f7fe fa17 	bl	8000270 <strlen>
 8001e42:	4603      	mov	r3, r0
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	461a      	mov	r2, r3
 8001e48:	6839      	ldr	r1, [r7, #0]
 8001e4a:	2080      	movs	r0, #128	@ 0x80
 8001e4c:	f7ff ff80 	bl	8001d50 <send_packet_to_pi>
		HAL_Delay(500);
 8001e50:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e54:	f000 fc0e 	bl	8002674 <HAL_Delay>
		if (*h_packet_recieved) {
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <rpi_is_awake+0x60>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d005      	beq.n	8001e70 <rpi_is_awake+0x44>
			*h_packet_recieved = false;
 8001e64:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <rpi_is_awake+0x60>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
			return true;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e006      	b.n	8001e7e <rpi_is_awake+0x52>
	for (int i = 0; i < 3; i++) {
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3301      	adds	r3, #1
 8001e74:	607b      	str	r3, [r7, #4]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	dddd      	ble.n	8001e38 <rpi_is_awake+0xc>
		}

	}
	return false;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	0800a1f8 	.word	0x0800a1f8
 8001e8c:	200010b8 	.word	0x200010b8

08001e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb2:	4a08      	ldr	r2, [pc, #32]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <HAL_MspInit+0x44>)
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b0a4      	sub	sp, #144	@ 0x90
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ef0:	f107 031c 	add.w	r3, r7, #28
 8001ef4:	2260      	movs	r2, #96	@ 0x60
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f006 f88e 	bl	800801a <memset>
  if(hadc->Instance==ADC1)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a40      	ldr	r2, [pc, #256]	@ (8002004 <HAL_ADC_MspInit+0x12c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d179      	bne.n	8001ffc <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f0c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001f0e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001f12:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001f14:	2301      	movs	r3, #1
 8001f16:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001f1c:	2310      	movs	r3, #16
 8001f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001f20:	2307      	movs	r3, #7
 8001f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001f24:	2302      	movs	r3, #2
 8001f26:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001f2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f30:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f32:	f107 031c 	add.w	r3, r7, #28
 8001f36:	4618      	mov	r0, r3
 8001f38:	f003 ff8e 	bl	8005e58 <HAL_RCCEx_PeriphCLKConfig>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001f42:	f7ff feab 	bl	8001c9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f46:	4b30      	ldr	r3, [pc, #192]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	4a2f      	ldr	r2, [pc, #188]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f52:	4b2d      	ldr	r3, [pc, #180]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f5a:	61bb      	str	r3, [r7, #24]
 8001f5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f5e:	4b2a      	ldr	r3, [pc, #168]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	4a29      	ldr	r2, [pc, #164]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f64:	f043 0304 	orr.w	r3, r3, #4
 8001f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6a:	4b27      	ldr	r3, [pc, #156]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	4b24      	ldr	r3, [pc, #144]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7a:	4a23      	ldr	r2, [pc, #140]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f82:	4b21      	ldr	r3, [pc, #132]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	4a1d      	ldr	r2, [pc, #116]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f94:	f043 0302 	orr.w	r3, r3, #2
 8001f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002008 <HAL_ADC_MspInit+0x130>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001fa6:	233f      	movs	r3, #63	@ 0x3f
 8001fa8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001faa:	230b      	movs	r3, #11
 8001fac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4813      	ldr	r0, [pc, #76]	@ (800200c <HAL_ADC_MspInit+0x134>)
 8001fbe:	f002 fa9b 	bl	80044f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001fc2:	23ff      	movs	r3, #255	@ 0xff
 8001fc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fc6:	230b      	movs	r3, #11
 8001fc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fdc:	f002 fa8c 	bl	80044f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fe4:	230b      	movs	r3, #11
 8001fe6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4806      	ldr	r0, [pc, #24]	@ (8002010 <HAL_ADC_MspInit+0x138>)
 8001ff8:	f002 fa7e 	bl	80044f8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ffc:	bf00      	nop
 8001ffe:	3790      	adds	r7, #144	@ 0x90
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	50040000 	.word	0x50040000
 8002008:	40021000 	.word	0x40021000
 800200c:	48000800 	.word	0x48000800
 8002010:	48000400 	.word	0x48000400

08002014 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a17      	ldr	r2, [pc, #92]	@ (8002090 <HAL_CAN_MspInit+0x7c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d128      	bne.n	8002088 <HAL_CAN_MspInit+0x74>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002036:	4b17      	ldr	r3, [pc, #92]	@ (8002094 <HAL_CAN_MspInit+0x80>)
 8002038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800203a:	4a16      	ldr	r2, [pc, #88]	@ (8002094 <HAL_CAN_MspInit+0x80>)
 800203c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002040:	6593      	str	r3, [r2, #88]	@ 0x58
 8002042:	4b14      	ldr	r3, [pc, #80]	@ (8002094 <HAL_CAN_MspInit+0x80>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800204a:	613b      	str	r3, [r7, #16]
 800204c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204e:	4b11      	ldr	r3, [pc, #68]	@ (8002094 <HAL_CAN_MspInit+0x80>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	4a10      	ldr	r2, [pc, #64]	@ (8002094 <HAL_CAN_MspInit+0x80>)
 8002054:	f043 0302 	orr.w	r3, r3, #2
 8002058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800205a:	4b0e      	ldr	r3, [pc, #56]	@ (8002094 <HAL_CAN_MspInit+0x80>)
 800205c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002066:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800206a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002078:	2309      	movs	r3, #9
 800207a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	4805      	ldr	r0, [pc, #20]	@ (8002098 <HAL_CAN_MspInit+0x84>)
 8002084:	f002 fa38 	bl	80044f8 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002088:	bf00      	nop
 800208a:	3728      	adds	r7, #40	@ 0x28
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40006400 	.word	0x40006400
 8002094:	40021000 	.word	0x40021000
 8002098:	48000400 	.word	0x48000400

0800209c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b0a2      	sub	sp, #136	@ 0x88
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	2260      	movs	r2, #96	@ 0x60
 80020ba:	2100      	movs	r1, #0
 80020bc:	4618      	mov	r0, r3
 80020be:	f005 ffac 	bl	800801a <memset>
  if(hi2c->Instance==I2C1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a20      	ldr	r2, [pc, #128]	@ (8002148 <HAL_I2C_MspInit+0xac>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d139      	bne.n	8002140 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020cc:	2340      	movs	r3, #64	@ 0x40
 80020ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020d0:	2300      	movs	r3, #0
 80020d2:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4618      	mov	r0, r3
 80020da:	f003 febd 	bl	8005e58 <HAL_RCCEx_PeriphCLKConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80020e4:	f7ff fdda 	bl	8001c9c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e8:	4b18      	ldr	r3, [pc, #96]	@ (800214c <HAL_I2C_MspInit+0xb0>)
 80020ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ec:	4a17      	ldr	r2, [pc, #92]	@ (800214c <HAL_I2C_MspInit+0xb0>)
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f4:	4b15      	ldr	r3, [pc, #84]	@ (800214c <HAL_I2C_MspInit+0xb0>)
 80020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002100:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002104:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002106:	2312      	movs	r3, #18
 8002108:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210e:	2303      	movs	r3, #3
 8002110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002114:	2304      	movs	r3, #4
 8002116:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800211e:	4619      	mov	r1, r3
 8002120:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002124:	f002 f9e8 	bl	80044f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002128:	4b08      	ldr	r3, [pc, #32]	@ (800214c <HAL_I2C_MspInit+0xb0>)
 800212a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212c:	4a07      	ldr	r2, [pc, #28]	@ (800214c <HAL_I2C_MspInit+0xb0>)
 800212e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002132:	6593      	str	r3, [r2, #88]	@ 0x58
 8002134:	4b05      	ldr	r3, [pc, #20]	@ (800214c <HAL_I2C_MspInit+0xb0>)
 8002136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002140:	bf00      	nop
 8002142:	3788      	adds	r7, #136	@ 0x88
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40005400 	.word	0x40005400
 800214c:	40021000 	.word	0x40021000

08002150 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	@ 0x28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a53      	ldr	r2, [pc, #332]	@ (80022bc <HAL_SPI_MspInit+0x16c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	f040 80a0 	bne.w	80022b4 <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002174:	4b52      	ldr	r3, [pc, #328]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 8002176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002178:	4a51      	ldr	r2, [pc, #324]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 800217a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800217e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002180:	4b4f      	ldr	r3, [pc, #316]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 8002182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002184:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800218c:	4b4c      	ldr	r3, [pc, #304]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 800218e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002190:	4a4b      	ldr	r2, [pc, #300]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002198:	4b49      	ldr	r3, [pc, #292]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 800219a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a4:	4b46      	ldr	r3, [pc, #280]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 80021a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a8:	4a45      	ldr	r2, [pc, #276]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 80021aa:	f043 0302 	orr.w	r3, r3, #2
 80021ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021b0:	4b43      	ldr	r3, [pc, #268]	@ (80022c0 <HAL_SPI_MspInit+0x170>)
 80021b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80021bc:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80021c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c2:	2302      	movs	r3, #2
 80021c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ca:	2303      	movs	r3, #3
 80021cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021ce:	2305      	movs	r3, #5
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d2:	f107 0314 	add.w	r3, r7, #20
 80021d6:	4619      	mov	r1, r3
 80021d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021dc:	f002 f98c 	bl	80044f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021e0:	2308      	movs	r3, #8
 80021e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e4:	2302      	movs	r3, #2
 80021e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2300      	movs	r3, #0
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ec:	2303      	movs	r3, #3
 80021ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021f0:	2305      	movs	r3, #5
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	4619      	mov	r1, r3
 80021fa:	4832      	ldr	r0, [pc, #200]	@ (80022c4 <HAL_SPI_MspInit+0x174>)
 80021fc:	f002 f97c 	bl	80044f8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002200:	4b31      	ldr	r3, [pc, #196]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002202:	4a32      	ldr	r2, [pc, #200]	@ (80022cc <HAL_SPI_MspInit+0x17c>)
 8002204:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002206:	4b30      	ldr	r3, [pc, #192]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002208:	2201      	movs	r2, #1
 800220a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800220c:	4b2e      	ldr	r3, [pc, #184]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002212:	4b2d      	ldr	r3, [pc, #180]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002214:	2200      	movs	r2, #0
 8002216:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002218:	4b2b      	ldr	r3, [pc, #172]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 800221a:	2280      	movs	r2, #128	@ 0x80
 800221c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800221e:	4b2a      	ldr	r3, [pc, #168]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002220:	2200      	movs	r2, #0
 8002222:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002224:	4b28      	ldr	r3, [pc, #160]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002226:	2200      	movs	r2, #0
 8002228:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800222a:	4b27      	ldr	r3, [pc, #156]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 800222c:	2220      	movs	r2, #32
 800222e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002230:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002232:	2200      	movs	r2, #0
 8002234:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002236:	4824      	ldr	r0, [pc, #144]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 8002238:	f001 fee8 	bl	800400c <HAL_DMA_Init>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 8002242:	f7ff fd2b 	bl	8001c9c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a1f      	ldr	r2, [pc, #124]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 800224a:	659a      	str	r2, [r3, #88]	@ 0x58
 800224c:	4a1e      	ldr	r2, [pc, #120]	@ (80022c8 <HAL_SPI_MspInit+0x178>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002252:	4b1f      	ldr	r3, [pc, #124]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 8002254:	4a1f      	ldr	r2, [pc, #124]	@ (80022d4 <HAL_SPI_MspInit+0x184>)
 8002256:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002258:	4b1d      	ldr	r3, [pc, #116]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 800225a:	2201      	movs	r2, #1
 800225c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800225e:	4b1c      	ldr	r3, [pc, #112]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 8002260:	2210      	movs	r2, #16
 8002262:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002264:	4b1a      	ldr	r3, [pc, #104]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800226a:	4b19      	ldr	r3, [pc, #100]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 800226c:	2280      	movs	r2, #128	@ 0x80
 800226e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002270:	4b17      	ldr	r3, [pc, #92]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 8002272:	2200      	movs	r2, #0
 8002274:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002276:	4b16      	ldr	r3, [pc, #88]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 800227c:	4b14      	ldr	r3, [pc, #80]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 800227e:	2220      	movs	r2, #32
 8002280:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002282:	4b13      	ldr	r3, [pc, #76]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002288:	4811      	ldr	r0, [pc, #68]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 800228a:	f001 febf 	bl	800400c <HAL_DMA_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8002294:	f7ff fd02 	bl	8001c9c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a0d      	ldr	r2, [pc, #52]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 800229c:	655a      	str	r2, [r3, #84]	@ 0x54
 800229e:	4a0c      	ldr	r2, [pc, #48]	@ (80022d0 <HAL_SPI_MspInit+0x180>)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80022a4:	2200      	movs	r2, #0
 80022a6:	2100      	movs	r1, #0
 80022a8:	2023      	movs	r0, #35	@ 0x23
 80022aa:	f001 fe78 	bl	8003f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80022ae:	2023      	movs	r0, #35	@ 0x23
 80022b0:	f001 fe91 	bl	8003fd6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	@ 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40013000 	.word	0x40013000
 80022c0:	40021000 	.word	0x40021000
 80022c4:	48000400 	.word	0x48000400
 80022c8:	20000424 	.word	0x20000424
 80022cc:	4002001c 	.word	0x4002001c
 80022d0:	2000046c 	.word	0x2000046c
 80022d4:	40020030 	.word	0x40020030

080022d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022dc:	bf00      	nop
 80022de:	e7fd      	b.n	80022dc <NMI_Handler+0x4>

080022e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022e4:	bf00      	nop
 80022e6:	e7fd      	b.n	80022e4 <HardFault_Handler+0x4>

080022e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <MemManage_Handler+0x4>

080022f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <BusFault_Handler+0x4>

080022f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <UsageFault_Handler+0x4>

08002300 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800232e:	f000 f981 	bl	8002634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800233c:	4802      	ldr	r0, [pc, #8]	@ (8002348 <DMA1_Channel2_IRQHandler+0x10>)
 800233e:	f001 fffc 	bl	800433a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000424 	.word	0x20000424

0800234c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002350:	4802      	ldr	r0, [pc, #8]	@ (800235c <DMA1_Channel3_IRQHandler+0x10>)
 8002352:	f001 fff2 	bl	800433a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	2000046c 	.word	0x2000046c

08002360 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 8002364:	2020      	movs	r0, #32
 8002366:	f002 fa8b 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 800236a:	2040      	movs	r0, #64	@ 0x40
 800236c:	f002 fa88 	bl	8004880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}

08002374 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002378:	4802      	ldr	r0, [pc, #8]	@ (8002384 <SPI1_IRQHandler+0x10>)
 800237a:	f004 fbf3 	bl	8006b64 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	200003c0 	.word	0x200003c0

08002388 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  return 1;
 800238c:	2301      	movs	r3, #1
}
 800238e:	4618      	mov	r0, r3
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_kill>:

int _kill(int pid, int sig)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023a2:	f005 fe8d 	bl	80080c0 <__errno>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2216      	movs	r2, #22
 80023aa:	601a      	str	r2, [r3, #0]
  return -1;
 80023ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <_exit>:

void _exit (int status)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ffe7 	bl	8002398 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ca:	bf00      	nop
 80023cc:	e7fd      	b.n	80023ca <_exit+0x12>

080023ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b086      	sub	sp, #24
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	60f8      	str	r0, [r7, #12]
 80023d6:	60b9      	str	r1, [r7, #8]
 80023d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	e00a      	b.n	80023f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023e0:	f3af 8000 	nop.w
 80023e4:	4601      	mov	r1, r0
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	60ba      	str	r2, [r7, #8]
 80023ec:	b2ca      	uxtb	r2, r1
 80023ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	3301      	adds	r3, #1
 80023f4:	617b      	str	r3, [r7, #20]
 80023f6:	697a      	ldr	r2, [r7, #20]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	dbf0      	blt.n	80023e0 <_read+0x12>
  }

  return len;
 80023fe:	687b      	ldr	r3, [r7, #4]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	e009      	b.n	800242e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	1c5a      	adds	r2, r3, #1
 800241e:	60ba      	str	r2, [r7, #8]
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	3301      	adds	r3, #1
 800242c:	617b      	str	r3, [r7, #20]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	429a      	cmp	r2, r3
 8002434:	dbf1      	blt.n	800241a <_write+0x12>
  }
  return len;
 8002436:	687b      	ldr	r3, [r7, #4]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <_close>:

int _close(int file)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002448:	f04f 33ff 	mov.w	r3, #4294967295
}
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002468:	605a      	str	r2, [r3, #4]
  return 0;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <_isatty>:

int _isatty(int file)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002480:	2301      	movs	r3, #1
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800248e:	b480      	push	{r7}
 8002490:	b085      	sub	sp, #20
 8002492:	af00      	add	r7, sp, #0
 8002494:	60f8      	str	r0, [r7, #12]
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b0:	4a14      	ldr	r2, [pc, #80]	@ (8002504 <_sbrk+0x5c>)
 80024b2:	4b15      	ldr	r3, [pc, #84]	@ (8002508 <_sbrk+0x60>)
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024bc:	4b13      	ldr	r3, [pc, #76]	@ (800250c <_sbrk+0x64>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d102      	bne.n	80024ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c4:	4b11      	ldr	r3, [pc, #68]	@ (800250c <_sbrk+0x64>)
 80024c6:	4a12      	ldr	r2, [pc, #72]	@ (8002510 <_sbrk+0x68>)
 80024c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ca:	4b10      	ldr	r3, [pc, #64]	@ (800250c <_sbrk+0x64>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d207      	bcs.n	80024e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d8:	f005 fdf2 	bl	80080c0 <__errno>
 80024dc:	4603      	mov	r3, r0
 80024de:	220c      	movs	r2, #12
 80024e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
 80024e6:	e009      	b.n	80024fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e8:	4b08      	ldr	r3, [pc, #32]	@ (800250c <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ee:	4b07      	ldr	r3, [pc, #28]	@ (800250c <_sbrk+0x64>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	4a05      	ldr	r2, [pc, #20]	@ (800250c <_sbrk+0x64>)
 80024f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fa:	68fb      	ldr	r3, [r7, #12]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	2000c000 	.word	0x2000c000
 8002508:	00000400 	.word	0x00000400
 800250c:	200010c0 	.word	0x200010c0
 8002510:	20001218 	.word	0x20001218

08002514 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002518:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <SystemInit+0x20>)
 800251a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800251e:	4a05      	ldr	r2, [pc, #20]	@ (8002534 <SystemInit+0x20>)
 8002520:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002524:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002538:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002570 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800253c:	f7ff ffea 	bl	8002514 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002540:	480c      	ldr	r0, [pc, #48]	@ (8002574 <LoopForever+0x6>)
  ldr r1, =_edata
 8002542:	490d      	ldr	r1, [pc, #52]	@ (8002578 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002544:	4a0d      	ldr	r2, [pc, #52]	@ (800257c <LoopForever+0xe>)
  movs r3, #0
 8002546:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002548:	e002      	b.n	8002550 <LoopCopyDataInit>

0800254a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800254a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800254c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800254e:	3304      	adds	r3, #4

08002550 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002550:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002552:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002554:	d3f9      	bcc.n	800254a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002556:	4a0a      	ldr	r2, [pc, #40]	@ (8002580 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002558:	4c0a      	ldr	r4, [pc, #40]	@ (8002584 <LoopForever+0x16>)
  movs r3, #0
 800255a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800255c:	e001      	b.n	8002562 <LoopFillZerobss>

0800255e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800255e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002560:	3204      	adds	r2, #4

08002562 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002562:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002564:	d3fb      	bcc.n	800255e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002566:	f005 fdb1 	bl	80080cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800256a:	f7ff f901 	bl	8001770 <main>

0800256e <LoopForever>:

LoopForever:
    b LoopForever
 800256e:	e7fe      	b.n	800256e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002570:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002574:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002578:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 800257c:	0800a5c4 	.word	0x0800a5c4
  ldr r2, =_sbss
 8002580:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8002584:	20001214 	.word	0x20001214

08002588 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002588:	e7fe      	b.n	8002588 <ADC1_IRQHandler>

0800258a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002594:	2003      	movs	r0, #3
 8002596:	f001 fcf7 	bl	8003f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800259a:	200f      	movs	r0, #15
 800259c:	f000 f80e 	bl	80025bc <HAL_InitTick>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	71fb      	strb	r3, [r7, #7]
 80025aa:	e001      	b.n	80025b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025ac:	f7ff fc70 	bl	8001e90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025b0:	79fb      	ldrb	r3, [r7, #7]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
	...

080025bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80025c8:	4b17      	ldr	r3, [pc, #92]	@ (8002628 <HAL_InitTick+0x6c>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d023      	beq.n	8002618 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80025d0:	4b16      	ldr	r3, [pc, #88]	@ (800262c <HAL_InitTick+0x70>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b14      	ldr	r3, [pc, #80]	@ (8002628 <HAL_InitTick+0x6c>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	4619      	mov	r1, r3
 80025da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025de:	fbb3 f3f1 	udiv	r3, r3, r1
 80025e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e6:	4618      	mov	r0, r3
 80025e8:	f001 fd03 	bl	8003ff2 <HAL_SYSTICK_Config>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10f      	bne.n	8002612 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b0f      	cmp	r3, #15
 80025f6:	d809      	bhi.n	800260c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f8:	2200      	movs	r2, #0
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002600:	f001 fccd 	bl	8003f9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002604:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <HAL_InitTick+0x74>)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	e007      	b.n	800261c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
 8002610:	e004      	b.n	800261c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	73fb      	strb	r3, [r7, #15]
 8002616:	e001      	b.n	800261c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	2000007c 	.word	0x2000007c
 800262c:	20000074 	.word	0x20000074
 8002630:	20000078 	.word	0x20000078

08002634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <HAL_IncTick+0x20>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	461a      	mov	r2, r3
 800263e:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_IncTick+0x24>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4413      	add	r3, r2
 8002644:	4a04      	ldr	r2, [pc, #16]	@ (8002658 <HAL_IncTick+0x24>)
 8002646:	6013      	str	r3, [r2, #0]
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	2000007c 	.word	0x2000007c
 8002658:	200010c4 	.word	0x200010c4

0800265c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  return uwTick;
 8002660:	4b03      	ldr	r3, [pc, #12]	@ (8002670 <HAL_GetTick+0x14>)
 8002662:	681b      	ldr	r3, [r3, #0]
}
 8002664:	4618      	mov	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	200010c4 	.word	0x200010c4

08002674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800267c:	f7ff ffee 	bl	800265c <HAL_GetTick>
 8002680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268c:	d005      	beq.n	800269a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800268e:	4b0a      	ldr	r3, [pc, #40]	@ (80026b8 <HAL_Delay+0x44>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	4413      	add	r3, r2
 8002698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800269a:	bf00      	nop
 800269c:	f7ff ffde 	bl	800265c <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d8f7      	bhi.n	800269c <HAL_Delay+0x28>
  {
  }
}
 80026ac:	bf00      	nop
 80026ae:	bf00      	nop
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	2000007c 	.word	0x2000007c

080026bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	431a      	orrs	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	609a      	str	r2, [r3, #8]
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
 80026ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002724:	b480      	push	{r7}
 8002726:	b087      	sub	sp, #28
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
 8002730:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	3360      	adds	r3, #96	@ 0x60
 8002736:	461a      	mov	r2, r3
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <LL_ADC_SetOffset+0x44>)
 8002746:	4013      	ands	r3, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	4313      	orrs	r3, r2
 8002754:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800275c:	bf00      	nop
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	03fff000 	.word	0x03fff000

0800276c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3360      	adds	r3, #96	@ 0x60
 800277a:	461a      	mov	r2, r3
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800278c:	4618      	mov	r0, r3
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002798:	b480      	push	{r7}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	3360      	adds	r3, #96	@ 0x60
 80027a8:	461a      	mov	r2, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	431a      	orrs	r2, r3
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80027c2:	bf00      	nop
 80027c4:	371c      	adds	r7, #28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b083      	sub	sp, #12
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b087      	sub	sp, #28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	3330      	adds	r3, #48	@ 0x30
 8002804:	461a      	mov	r2, r3
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	0a1b      	lsrs	r3, r3, #8
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	f003 030c 	and.w	r3, r3, #12
 8002810:	4413      	add	r3, r2
 8002812:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	f003 031f 	and.w	r3, r3, #31
 800281e:	211f      	movs	r1, #31
 8002820:	fa01 f303 	lsl.w	r3, r1, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	401a      	ands	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	0e9b      	lsrs	r3, r3, #26
 800282c:	f003 011f 	and.w	r1, r3, #31
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f003 031f 	and.w	r3, r3, #31
 8002836:	fa01 f303 	lsl.w	r3, r1, r3
 800283a:	431a      	orrs	r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002840:	bf00      	nop
 8002842:	371c      	adds	r7, #28
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800284c:	b480      	push	{r7}
 800284e:	b087      	sub	sp, #28
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	3314      	adds	r3, #20
 800285c:	461a      	mov	r2, r3
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	0e5b      	lsrs	r3, r3, #25
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	4413      	add	r3, r2
 800286a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	0d1b      	lsrs	r3, r3, #20
 8002874:	f003 031f 	and.w	r3, r3, #31
 8002878:	2107      	movs	r1, #7
 800287a:	fa01 f303 	lsl.w	r3, r1, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	401a      	ands	r2, r3
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	0d1b      	lsrs	r3, r3, #20
 8002886:	f003 031f 	and.w	r3, r3, #31
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	fa01 f303 	lsl.w	r3, r1, r3
 8002890:	431a      	orrs	r2, r3
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002896:	bf00      	nop
 8002898:	371c      	adds	r7, #28
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
	...

080028a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028bc:	43db      	mvns	r3, r3
 80028be:	401a      	ands	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f003 0318 	and.w	r3, r3, #24
 80028c6:	4908      	ldr	r1, [pc, #32]	@ (80028e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80028c8:	40d9      	lsrs	r1, r3
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	400b      	ands	r3, r1
 80028ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028d2:	431a      	orrs	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028da:	bf00      	nop
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	0007ffff 	.word	0x0007ffff

080028ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6093      	str	r3, [r2, #8]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002924:	d101      	bne.n	800292a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002948:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800294c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002970:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002974:	d101      	bne.n	800297a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002976:	2301      	movs	r3, #1
 8002978:	e000      	b.n	800297c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002998:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029c4:	f043 0202 	orr.w	r2, r3, #2
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <LL_ADC_IsEnabled+0x18>
 80029ec:	2301      	movs	r3, #1
 80029ee:	e000      	b.n	80029f2 <LL_ADC_IsEnabled+0x1a>
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d101      	bne.n	8002a16 <LL_ADC_IsDisableOngoing+0x18>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <LL_ADC_IsDisableOngoing+0x1a>
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a38:	f043 0204 	orr.w	r2, r3, #4
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a60:	f043 0210 	orr.w	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	d101      	bne.n	8002a8c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aaa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aae:	f043 0220 	orr.w	r2, r3, #32
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d101      	bne.n	8002ada <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b088      	sub	sp, #32
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002af0:	2300      	movs	r3, #0
 8002af2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e126      	b.n	8002d50 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d109      	bne.n	8002b24 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff f9e1 	bl	8001ed8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fef1 	bl	8002910 <LL_ADC_IsDeepPowerDownEnabled>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff fed7 	bl	80028ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff ff0c 	bl	8002960 <LL_ADC_IsInternalRegulatorEnabled>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d115      	bne.n	8002b7a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7ff fef0 	bl	8002938 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b58:	4b7f      	ldr	r3, [pc, #508]	@ (8002d58 <HAL_ADC_Init+0x270>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	099b      	lsrs	r3, r3, #6
 8002b5e:	4a7f      	ldr	r2, [pc, #508]	@ (8002d5c <HAL_ADC_Init+0x274>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	099b      	lsrs	r3, r3, #6
 8002b66:	3301      	adds	r3, #1
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b6c:	e002      	b.n	8002b74 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	3b01      	subs	r3, #1
 8002b72:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f9      	bne.n	8002b6e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff feee 	bl	8002960 <LL_ADC_IsInternalRegulatorEnabled>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10d      	bne.n	8002ba6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8e:	f043 0210 	orr.w	r2, r3, #16
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9a:	f043 0201 	orr.w	r2, r3, #1
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff62 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002bb0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f040 80bf 	bne.w	8002d3e <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f040 80bb 	bne.w	8002d3e <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bcc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002bd0:	f043 0202 	orr.w	r2, r3, #2
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff fefb 	bl	80029d8 <LL_ADC_IsEnabled>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10b      	bne.n	8002c00 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002be8:	485d      	ldr	r0, [pc, #372]	@ (8002d60 <HAL_ADC_Init+0x278>)
 8002bea:	f7ff fef5 	bl	80029d8 <LL_ADC_IsEnabled>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d105      	bne.n	8002c00 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	485a      	ldr	r0, [pc, #360]	@ (8002d64 <HAL_ADC_Init+0x27c>)
 8002bfc:	f7ff fd5e 	bl	80026bc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7e5b      	ldrb	r3, [r3, #25]
 8002c04:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c0a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c10:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c16:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c1e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d106      	bne.n	8002c3c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c32:	3b01      	subs	r3, #1
 8002c34:	045b      	lsls	r3, r3, #17
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d009      	beq.n	8002c58 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c48:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	4b42      	ldr	r3, [pc, #264]	@ (8002d68 <HAL_ADC_Init+0x280>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6812      	ldr	r2, [r2, #0]
 8002c66:	69b9      	ldr	r1, [r7, #24]
 8002c68:	430b      	orrs	r3, r1
 8002c6a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff26 	bl	8002ac2 <LL_ADC_INJ_IsConversionOngoing>
 8002c76:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d13d      	bne.n	8002cfa <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d13a      	bne.n	8002cfa <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c88:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c90:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ca0:	f023 0302 	bic.w	r3, r3, #2
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	69b9      	ldr	r1, [r7, #24]
 8002caa:	430b      	orrs	r3, r1
 8002cac:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d118      	bne.n	8002cea <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002cc2:	f023 0304 	bic.w	r3, r3, #4
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002cce:	4311      	orrs	r1, r2
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002cd4:	4311      	orrs	r1, r2
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0201 	orr.w	r2, r2, #1
 8002ce6:	611a      	str	r2, [r3, #16]
 8002ce8:	e007      	b.n	8002cfa <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	691a      	ldr	r2, [r3, #16]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0201 	bic.w	r2, r2, #1
 8002cf8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d10c      	bne.n	8002d1c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d08:	f023 010f 	bic.w	r1, r3, #15
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	1e5a      	subs	r2, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d1a:	e007      	b.n	8002d2c <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 020f 	bic.w	r2, r2, #15
 8002d2a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d30:	f023 0303 	bic.w	r3, r3, #3
 8002d34:	f043 0201 	orr.w	r2, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d3c:	e007      	b.n	8002d4e <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d42:	f043 0210 	orr.w	r2, r3, #16
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3720      	adds	r7, #32
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20000074 	.word	0x20000074
 8002d5c:	053e2d63 	.word	0x053e2d63
 8002d60:	50040000 	.word	0x50040000
 8002d64:	50040300 	.word	0x50040300
 8002d68:	fff0c007 	.word	0xfff0c007

08002d6c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fe7b 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d14f      	bne.n	8002e24 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_ADC_Start+0x26>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e04b      	b.n	8002e2a <HAL_ADC_Start+0xbe>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 fdb6 	bl	800390c <ADC_Enable>
 8002da0:	4603      	mov	r3, r0
 8002da2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d137      	bne.n	8002e1a <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dca:	d106      	bne.n	8002dda <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd0:	f023 0206 	bic.w	r2, r3, #6
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dd8:	e002      	b.n	8002de0 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	221c      	movs	r2, #28
 8002de6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d007      	beq.n	8002e0e <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e02:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e06:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fe06 	bl	8002a24 <LL_ADC_REG_StartConversion>
 8002e18:	e006      	b.n	8002e28 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002e22:	e001      	b.n	8002e28 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e24:	2302      	movs	r3, #2
 8002e26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d101      	bne.n	8002e48 <HAL_ADC_Stop+0x16>
 8002e44:	2302      	movs	r3, #2
 8002e46:	e023      	b.n	8002e90 <HAL_ADC_Stop+0x5e>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002e50:	2103      	movs	r1, #3
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fc9e 	bl	8003794 <ADC_ConversionStop>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d111      	bne.n	8002e86 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 fdd8 	bl	8003a18 <ADC_Disable>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d109      	bne.n	8002e86 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e76:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e7a:	f023 0301 	bic.w	r3, r3, #1
 8002e7e:	f043 0201 	orr.w	r2, r3, #1
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3710      	adds	r7, #16
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d102      	bne.n	8002eb0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002eaa:	2308      	movs	r3, #8
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	e010      	b.n	8002ed2 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec2:	f043 0220 	orr.w	r2, r3, #32
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e06f      	b.n	8002fae <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002ece:	2304      	movs	r3, #4
 8002ed0:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002ed2:	f7ff fbc3 	bl	800265c <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ed8:	e021      	b.n	8002f1e <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee0:	d01d      	beq.n	8002f1e <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002ee2:	f7ff fbbb 	bl	800265c <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d302      	bcc.n	8002ef8 <HAL_ADC_PollForConversion+0x60>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d112      	bne.n	8002f1e <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	4013      	ands	r3, r2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10b      	bne.n	8002f1e <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0a:	f043 0204 	orr.w	r2, r3, #4
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e047      	b.n	8002fae <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0d6      	beq.n	8002eda <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fc46 	bl	80027ce <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d01c      	beq.n	8002f82 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	7e5b      	ldrb	r3, [r3, #25]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d118      	bne.n	8002f82 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b08      	cmp	r3, #8
 8002f5c:	d111      	bne.n	8002f82 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f62:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d105      	bne.n	8002f82 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7a:	f043 0201 	orr.w	r2, r3, #1
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d104      	bne.n	8002f9a <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2208      	movs	r2, #8
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	e008      	b.n	8002fac <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d103      	bne.n	8002fac <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	220c      	movs	r2, #12
 8002faa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b0b6      	sub	sp, #216	@ 0xd8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_ADC_ConfigChannel+0x22>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e3bb      	b.n	800376a <HAL_ADC_ConfigChannel+0x79a>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fd38 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	f040 83a0 	bne.w	800374c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b05      	cmp	r3, #5
 800301a:	d824      	bhi.n	8003066 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	3b02      	subs	r3, #2
 8003022:	2b03      	cmp	r3, #3
 8003024:	d81b      	bhi.n	800305e <HAL_ADC_ConfigChannel+0x8e>
 8003026:	a201      	add	r2, pc, #4	@ (adr r2, 800302c <HAL_ADC_ConfigChannel+0x5c>)
 8003028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302c:	0800303d 	.word	0x0800303d
 8003030:	08003045 	.word	0x08003045
 8003034:	0800304d 	.word	0x0800304d
 8003038:	08003055 	.word	0x08003055
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800303c:	230c      	movs	r3, #12
 800303e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003042:	e010      	b.n	8003066 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003044:	2312      	movs	r3, #18
 8003046:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800304a:	e00c      	b.n	8003066 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800304c:	2318      	movs	r3, #24
 800304e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003052:	e008      	b.n	8003066 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003054:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003058:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800305c:	e003      	b.n	8003066 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800305e:	2306      	movs	r3, #6
 8003060:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003064:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003074:	f7ff fbbe 	bl	80027f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fcf9 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8003082:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff fd19 	bl	8002ac2 <LL_ADC_INJ_IsConversionOngoing>
 8003090:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003094:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003098:	2b00      	cmp	r3, #0
 800309a:	f040 81a4 	bne.w	80033e6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800309e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f040 819f 	bne.w	80033e6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6818      	ldr	r0, [r3, #0]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	6819      	ldr	r1, [r3, #0]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	461a      	mov	r2, r3
 80030b6:	f7ff fbc9 	bl	800284c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	695a      	ldr	r2, [r3, #20]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	08db      	lsrs	r3, r3, #3
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	2b04      	cmp	r3, #4
 80030da:	d00a      	beq.n	80030f2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6919      	ldr	r1, [r3, #16]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030ec:	f7ff fb1a 	bl	8002724 <LL_ADC_SetOffset>
 80030f0:	e179      	b.n	80033e6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2100      	movs	r1, #0
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff fb37 	bl	800276c <LL_ADC_GetOffsetChannel>
 80030fe:	4603      	mov	r3, r0
 8003100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10a      	bne.n	800311e <HAL_ADC_ConfigChannel+0x14e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2100      	movs	r1, #0
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff fb2c 	bl	800276c <LL_ADC_GetOffsetChannel>
 8003114:	4603      	mov	r3, r0
 8003116:	0e9b      	lsrs	r3, r3, #26
 8003118:	f003 021f 	and.w	r2, r3, #31
 800311c:	e01e      	b.n	800315c <HAL_ADC_ConfigChannel+0x18c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2100      	movs	r1, #0
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff fb21 	bl	800276c <LL_ADC_GetOffsetChannel>
 800312a:	4603      	mov	r3, r0
 800312c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003130:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003134:	fa93 f3a3 	rbit	r3, r3
 8003138:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800313c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003144:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800314c:	2320      	movs	r3, #32
 800314e:	e004      	b.n	800315a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003150:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003154:	fab3 f383 	clz	r3, r3
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003164:	2b00      	cmp	r3, #0
 8003166:	d105      	bne.n	8003174 <HAL_ADC_ConfigChannel+0x1a4>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	0e9b      	lsrs	r3, r3, #26
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	e018      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x1d6>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003180:	fa93 f3a3 	rbit	r3, r3
 8003184:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003188:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800318c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003190:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003198:	2320      	movs	r3, #32
 800319a:	e004      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800319c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031a0:	fab3 f383 	clz	r3, r3
 80031a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d106      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2200      	movs	r2, #0
 80031b0:	2100      	movs	r1, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff faf0 	bl	8002798 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2101      	movs	r1, #1
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff fad4 	bl	800276c <LL_ADC_GetOffsetChannel>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10a      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x214>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2101      	movs	r1, #1
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff fac9 	bl	800276c <LL_ADC_GetOffsetChannel>
 80031da:	4603      	mov	r3, r0
 80031dc:	0e9b      	lsrs	r3, r3, #26
 80031de:	f003 021f 	and.w	r2, r3, #31
 80031e2:	e01e      	b.n	8003222 <HAL_ADC_ConfigChannel+0x252>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2101      	movs	r1, #1
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff fabe 	bl	800276c <LL_ADC_GetOffsetChannel>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031fa:	fa93 f3a3 	rbit	r3, r3
 80031fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003202:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003206:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800320a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003212:	2320      	movs	r3, #32
 8003214:	e004      	b.n	8003220 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003216:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800321a:	fab3 f383 	clz	r3, r3
 800321e:	b2db      	uxtb	r3, r3
 8003220:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800322a:	2b00      	cmp	r3, #0
 800322c:	d105      	bne.n	800323a <HAL_ADC_ConfigChannel+0x26a>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	0e9b      	lsrs	r3, r3, #26
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	e018      	b.n	800326c <HAL_ADC_ConfigChannel+0x29c>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003242:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800324e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003252:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003256:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800325a:	2b00      	cmp	r3, #0
 800325c:	d101      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800325e:	2320      	movs	r3, #32
 8003260:	e004      	b.n	800326c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003262:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003266:	fab3 f383 	clz	r3, r3
 800326a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800326c:	429a      	cmp	r2, r3
 800326e:	d106      	bne.n	800327e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2200      	movs	r2, #0
 8003276:	2101      	movs	r1, #1
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff fa8d 	bl	8002798 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2102      	movs	r1, #2
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff fa71 	bl	800276c <LL_ADC_GetOffsetChannel>
 800328a:	4603      	mov	r3, r0
 800328c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10a      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x2da>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2102      	movs	r1, #2
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff fa66 	bl	800276c <LL_ADC_GetOffsetChannel>
 80032a0:	4603      	mov	r3, r0
 80032a2:	0e9b      	lsrs	r3, r3, #26
 80032a4:	f003 021f 	and.w	r2, r3, #31
 80032a8:	e01e      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x318>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2102      	movs	r1, #2
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff fa5b 	bl	800276c <LL_ADC_GetOffsetChannel>
 80032b6:	4603      	mov	r3, r0
 80032b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032c0:	fa93 f3a3 	rbit	r3, r3
 80032c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80032c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80032d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d101      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80032d8:	2320      	movs	r3, #32
 80032da:	e004      	b.n	80032e6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80032dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032e0:	fab3 f383 	clz	r3, r3
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d105      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x330>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	0e9b      	lsrs	r3, r3, #26
 80032fa:	f003 031f 	and.w	r3, r3, #31
 80032fe:	e014      	b.n	800332a <HAL_ADC_ConfigChannel+0x35a>
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003306:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003308:	fa93 f3a3 	rbit	r3, r3
 800330c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800330e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003310:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003314:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800331c:	2320      	movs	r3, #32
 800331e:	e004      	b.n	800332a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003320:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003324:	fab3 f383 	clz	r3, r3
 8003328:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800332a:	429a      	cmp	r2, r3
 800332c:	d106      	bne.n	800333c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2200      	movs	r2, #0
 8003334:	2102      	movs	r1, #2
 8003336:	4618      	mov	r0, r3
 8003338:	f7ff fa2e 	bl	8002798 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2103      	movs	r1, #3
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff fa12 	bl	800276c <LL_ADC_GetOffsetChannel>
 8003348:	4603      	mov	r3, r0
 800334a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10a      	bne.n	8003368 <HAL_ADC_ConfigChannel+0x398>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2103      	movs	r1, #3
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff fa07 	bl	800276c <LL_ADC_GetOffsetChannel>
 800335e:	4603      	mov	r3, r0
 8003360:	0e9b      	lsrs	r3, r3, #26
 8003362:	f003 021f 	and.w	r2, r3, #31
 8003366:	e017      	b.n	8003398 <HAL_ADC_ConfigChannel+0x3c8>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2103      	movs	r1, #3
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff f9fc 	bl	800276c <LL_ADC_GetOffsetChannel>
 8003374:	4603      	mov	r3, r0
 8003376:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003378:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800337a:	fa93 f3a3 	rbit	r3, r3
 800337e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003382:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003384:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800338a:	2320      	movs	r3, #32
 800338c:	e003      	b.n	8003396 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800338e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003390:	fab3 f383 	clz	r3, r3
 8003394:	b2db      	uxtb	r3, r3
 8003396:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d105      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x3e0>
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	0e9b      	lsrs	r3, r3, #26
 80033aa:	f003 031f 	and.w	r3, r3, #31
 80033ae:	e011      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x404>
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033b8:	fa93 f3a3 	rbit	r3, r3
 80033bc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80033be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80033c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80033c8:	2320      	movs	r3, #32
 80033ca:	e003      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80033cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033ce:	fab3 f383 	clz	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d106      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2200      	movs	r2, #0
 80033de:	2103      	movs	r1, #3
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7ff f9d9 	bl	8002798 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff faf4 	bl	80029d8 <LL_ADC_IsEnabled>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f040 8140 	bne.w	8003678 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	6819      	ldr	r1, [r3, #0]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	461a      	mov	r2, r3
 8003406:	f7ff fa4d 	bl	80028a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	4a8f      	ldr	r2, [pc, #572]	@ (800364c <HAL_ADC_ConfigChannel+0x67c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	f040 8131 	bne.w	8003678 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10b      	bne.n	800343e <HAL_ADC_ConfigChannel+0x46e>
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	0e9b      	lsrs	r3, r3, #26
 800342c:	3301      	adds	r3, #1
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	2b09      	cmp	r3, #9
 8003434:	bf94      	ite	ls
 8003436:	2301      	movls	r3, #1
 8003438:	2300      	movhi	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	e019      	b.n	8003472 <HAL_ADC_ConfigChannel+0x4a2>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003444:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003446:	fa93 f3a3 	rbit	r3, r3
 800344a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800344c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800344e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003450:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003456:	2320      	movs	r3, #32
 8003458:	e003      	b.n	8003462 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800345a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800345c:	fab3 f383 	clz	r3, r3
 8003460:	b2db      	uxtb	r3, r3
 8003462:	3301      	adds	r3, #1
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	2b09      	cmp	r3, #9
 800346a:	bf94      	ite	ls
 800346c:	2301      	movls	r3, #1
 800346e:	2300      	movhi	r3, #0
 8003470:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003472:	2b00      	cmp	r3, #0
 8003474:	d079      	beq.n	800356a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347e:	2b00      	cmp	r3, #0
 8003480:	d107      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x4c2>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	0e9b      	lsrs	r3, r3, #26
 8003488:	3301      	adds	r3, #1
 800348a:	069b      	lsls	r3, r3, #26
 800348c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003490:	e015      	b.n	80034be <HAL_ADC_ConfigChannel+0x4ee>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800349a:	fa93 f3a3 	rbit	r3, r3
 800349e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80034a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034a2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80034a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80034aa:	2320      	movs	r3, #32
 80034ac:	e003      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80034ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034b0:	fab3 f383 	clz	r3, r3
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	3301      	adds	r3, #1
 80034b8:	069b      	lsls	r3, r3, #26
 80034ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d109      	bne.n	80034de <HAL_ADC_ConfigChannel+0x50e>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	0e9b      	lsrs	r3, r3, #26
 80034d0:	3301      	adds	r3, #1
 80034d2:	f003 031f 	and.w	r3, r3, #31
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f303 	lsl.w	r3, r1, r3
 80034dc:	e017      	b.n	800350e <HAL_ADC_ConfigChannel+0x53e>
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034e6:	fa93 f3a3 	rbit	r3, r3
 80034ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80034ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034ee:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80034f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80034f6:	2320      	movs	r3, #32
 80034f8:	e003      	b.n	8003502 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80034fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034fc:	fab3 f383 	clz	r3, r3
 8003500:	b2db      	uxtb	r3, r3
 8003502:	3301      	adds	r3, #1
 8003504:	f003 031f 	and.w	r3, r3, #31
 8003508:	2101      	movs	r1, #1
 800350a:	fa01 f303 	lsl.w	r3, r1, r3
 800350e:	ea42 0103 	orr.w	r1, r2, r3
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10a      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x564>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	0e9b      	lsrs	r3, r3, #26
 8003524:	3301      	adds	r3, #1
 8003526:	f003 021f 	and.w	r2, r3, #31
 800352a:	4613      	mov	r3, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	4413      	add	r3, r2
 8003530:	051b      	lsls	r3, r3, #20
 8003532:	e018      	b.n	8003566 <HAL_ADC_ConfigChannel+0x596>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800353c:	fa93 f3a3 	rbit	r3, r3
 8003540:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003544:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800354c:	2320      	movs	r3, #32
 800354e:	e003      	b.n	8003558 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003552:	fab3 f383 	clz	r3, r3
 8003556:	b2db      	uxtb	r3, r3
 8003558:	3301      	adds	r3, #1
 800355a:	f003 021f 	and.w	r2, r3, #31
 800355e:	4613      	mov	r3, r2
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	4413      	add	r3, r2
 8003564:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003566:	430b      	orrs	r3, r1
 8003568:	e081      	b.n	800366e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003572:	2b00      	cmp	r3, #0
 8003574:	d107      	bne.n	8003586 <HAL_ADC_ConfigChannel+0x5b6>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	0e9b      	lsrs	r3, r3, #26
 800357c:	3301      	adds	r3, #1
 800357e:	069b      	lsls	r3, r3, #26
 8003580:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003584:	e015      	b.n	80035b2 <HAL_ADC_ConfigChannel+0x5e2>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358e:	fa93 f3a3 	rbit	r3, r3
 8003592:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800359e:	2320      	movs	r3, #32
 80035a0:	e003      	b.n	80035aa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80035a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a4:	fab3 f383 	clz	r3, r3
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	3301      	adds	r3, #1
 80035ac:	069b      	lsls	r3, r3, #26
 80035ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d109      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x602>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	0e9b      	lsrs	r3, r3, #26
 80035c4:	3301      	adds	r3, #1
 80035c6:	f003 031f 	and.w	r3, r3, #31
 80035ca:	2101      	movs	r1, #1
 80035cc:	fa01 f303 	lsl.w	r3, r1, r3
 80035d0:	e017      	b.n	8003602 <HAL_ADC_ConfigChannel+0x632>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	61bb      	str	r3, [r7, #24]
  return result;
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80035ea:	2320      	movs	r3, #32
 80035ec:	e003      	b.n	80035f6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80035ee:	6a3b      	ldr	r3, [r7, #32]
 80035f0:	fab3 f383 	clz	r3, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	3301      	adds	r3, #1
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	2101      	movs	r1, #1
 80035fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003602:	ea42 0103 	orr.w	r1, r2, r3
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10d      	bne.n	800362e <HAL_ADC_ConfigChannel+0x65e>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	0e9b      	lsrs	r3, r3, #26
 8003618:	3301      	adds	r3, #1
 800361a:	f003 021f 	and.w	r2, r3, #31
 800361e:	4613      	mov	r3, r2
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	4413      	add	r3, r2
 8003624:	3b1e      	subs	r3, #30
 8003626:	051b      	lsls	r3, r3, #20
 8003628:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800362c:	e01e      	b.n	800366c <HAL_ADC_ConfigChannel+0x69c>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	fa93 f3a3 	rbit	r3, r3
 800363a:	60fb      	str	r3, [r7, #12]
  return result;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d104      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003646:	2320      	movs	r3, #32
 8003648:	e006      	b.n	8003658 <HAL_ADC_ConfigChannel+0x688>
 800364a:	bf00      	nop
 800364c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	3301      	adds	r3, #1
 800365a:	f003 021f 	and.w	r2, r3, #31
 800365e:	4613      	mov	r3, r2
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	4413      	add	r3, r2
 8003664:	3b1e      	subs	r3, #30
 8003666:	051b      	lsls	r3, r3, #20
 8003668:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800366c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003672:	4619      	mov	r1, r3
 8003674:	f7ff f8ea 	bl	800284c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4b3d      	ldr	r3, [pc, #244]	@ (8003774 <HAL_ADC_ConfigChannel+0x7a4>)
 800367e:	4013      	ands	r3, r2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d06c      	beq.n	800375e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003684:	483c      	ldr	r0, [pc, #240]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a8>)
 8003686:	f7ff f83f 	bl	8002708 <LL_ADC_GetCommonPathInternalCh>
 800368a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a3a      	ldr	r2, [pc, #232]	@ (800377c <HAL_ADC_ConfigChannel+0x7ac>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d127      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003698:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800369c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d121      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a35      	ldr	r2, [pc, #212]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d157      	bne.n	800375e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036b6:	4619      	mov	r1, r3
 80036b8:	482f      	ldr	r0, [pc, #188]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a8>)
 80036ba:	f7ff f812 	bl	80026e2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036be:	4b31      	ldr	r3, [pc, #196]	@ (8003784 <HAL_ADC_ConfigChannel+0x7b4>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	099b      	lsrs	r3, r3, #6
 80036c4:	4a30      	ldr	r2, [pc, #192]	@ (8003788 <HAL_ADC_ConfigChannel+0x7b8>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	099b      	lsrs	r3, r3, #6
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	4613      	mov	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80036d8:	e002      	b.n	80036e0 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	3b01      	subs	r3, #1
 80036de:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f9      	bne.n	80036da <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036e6:	e03a      	b.n	800375e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a27      	ldr	r2, [pc, #156]	@ (800378c <HAL_ADC_ConfigChannel+0x7bc>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d113      	bne.n	800371a <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80036f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10d      	bne.n	800371a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a1f      	ldr	r2, [pc, #124]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d12a      	bne.n	800375e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003708:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800370c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003710:	4619      	mov	r1, r3
 8003712:	4819      	ldr	r0, [pc, #100]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a8>)
 8003714:	f7fe ffe5 	bl	80026e2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003718:	e021      	b.n	800375e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a1c      	ldr	r2, [pc, #112]	@ (8003790 <HAL_ADC_ConfigChannel+0x7c0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d11c      	bne.n	800375e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003724:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d116      	bne.n	800375e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a12      	ldr	r2, [pc, #72]	@ (8003780 <HAL_ADC_ConfigChannel+0x7b0>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d111      	bne.n	800375e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800373a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800373e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003742:	4619      	mov	r1, r3
 8003744:	480c      	ldr	r0, [pc, #48]	@ (8003778 <HAL_ADC_ConfigChannel+0x7a8>)
 8003746:	f7fe ffcc 	bl	80026e2 <LL_ADC_SetCommonPathInternalCh>
 800374a:	e008      	b.n	800375e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003750:	f043 0220 	orr.w	r2, r3, #32
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003766:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800376a:	4618      	mov	r0, r3
 800376c:	37d8      	adds	r7, #216	@ 0xd8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	80080000 	.word	0x80080000
 8003778:	50040300 	.word	0x50040300
 800377c:	c7520000 	.word	0xc7520000
 8003780:	50040000 	.word	0x50040000
 8003784:	20000074 	.word	0x20000074
 8003788:	053e2d63 	.word	0x053e2d63
 800378c:	cb840000 	.word	0xcb840000
 8003790:	80000001 	.word	0x80000001

08003794 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b088      	sub	sp, #32
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800379e:	2300      	movs	r3, #0
 80037a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff f962 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 80037b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff f983 	bl	8002ac2 <LL_ADC_INJ_IsConversionOngoing>
 80037bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d103      	bne.n	80037cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 8098 	beq.w	80038fc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d02a      	beq.n	8003830 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	7e5b      	ldrb	r3, [r3, #25]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d126      	bne.n	8003830 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	7e1b      	ldrb	r3, [r3, #24]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d122      	bne.n	8003830 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80037ea:	2301      	movs	r3, #1
 80037ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80037ee:	e014      	b.n	800381a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	4a45      	ldr	r2, [pc, #276]	@ (8003908 <ADC_ConversionStop+0x174>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d90d      	bls.n	8003814 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fc:	f043 0210 	orr.w	r2, r3, #16
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003808:	f043 0201 	orr.w	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e074      	b.n	80038fe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	3301      	adds	r3, #1
 8003818:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003824:	2b40      	cmp	r3, #64	@ 0x40
 8003826:	d1e3      	bne.n	80037f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2240      	movs	r2, #64	@ 0x40
 800382e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b02      	cmp	r3, #2
 8003834:	d014      	beq.n	8003860 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff f91a 	bl	8002a74 <LL_ADC_REG_IsConversionOngoing>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00c      	beq.n	8003860 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff f8d7 	bl	80029fe <LL_ADC_IsDisableOngoing>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d104      	bne.n	8003860 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7ff f8f6 	bl	8002a4c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d014      	beq.n	8003890 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff f929 	bl	8002ac2 <LL_ADC_INJ_IsConversionOngoing>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00c      	beq.n	8003890 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff f8bf 	bl	80029fe <LL_ADC_IsDisableOngoing>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d104      	bne.n	8003890 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff f905 	bl	8002a9a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d005      	beq.n	80038a2 <ADC_ConversionStop+0x10e>
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d105      	bne.n	80038a8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800389c:	230c      	movs	r3, #12
 800389e:	617b      	str	r3, [r7, #20]
        break;
 80038a0:	e005      	b.n	80038ae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80038a2:	2308      	movs	r3, #8
 80038a4:	617b      	str	r3, [r7, #20]
        break;
 80038a6:	e002      	b.n	80038ae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80038a8:	2304      	movs	r3, #4
 80038aa:	617b      	str	r3, [r7, #20]
        break;
 80038ac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80038ae:	f7fe fed5 	bl	800265c <HAL_GetTick>
 80038b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80038b4:	e01b      	b.n	80038ee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80038b6:	f7fe fed1 	bl	800265c <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	2b05      	cmp	r3, #5
 80038c2:	d914      	bls.n	80038ee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	4013      	ands	r3, r2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00d      	beq.n	80038ee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d6:	f043 0210 	orr.w	r2, r3, #16
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e2:	f043 0201 	orr.w	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e007      	b.n	80038fe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	4013      	ands	r3, r2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1dc      	bne.n	80038b6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3720      	adds	r7, #32
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	a33fffff 	.word	0xa33fffff

0800390c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003914:	2300      	movs	r3, #0
 8003916:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff f85b 	bl	80029d8 <LL_ADC_IsEnabled>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d169      	bne.n	80039fc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	4b36      	ldr	r3, [pc, #216]	@ (8003a08 <ADC_Enable+0xfc>)
 8003930:	4013      	ands	r3, r2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00d      	beq.n	8003952 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393a:	f043 0210 	orr.w	r2, r3, #16
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003946:	f043 0201 	orr.w	r2, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e055      	b.n	80039fe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff f816 	bl	8002988 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800395c:	482b      	ldr	r0, [pc, #172]	@ (8003a0c <ADC_Enable+0x100>)
 800395e:	f7fe fed3 	bl	8002708 <LL_ADC_GetCommonPathInternalCh>
 8003962:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003964:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003968:	2b00      	cmp	r3, #0
 800396a:	d013      	beq.n	8003994 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800396c:	4b28      	ldr	r3, [pc, #160]	@ (8003a10 <ADC_Enable+0x104>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	099b      	lsrs	r3, r3, #6
 8003972:	4a28      	ldr	r2, [pc, #160]	@ (8003a14 <ADC_Enable+0x108>)
 8003974:	fba2 2303 	umull	r2, r3, r2, r3
 8003978:	099b      	lsrs	r3, r3, #6
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	4613      	mov	r3, r2
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	4413      	add	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003986:	e002      	b.n	800398e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	3b01      	subs	r3, #1
 800398c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1f9      	bne.n	8003988 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003994:	f7fe fe62 	bl	800265c <HAL_GetTick>
 8003998:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800399a:	e028      	b.n	80039ee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff f819 	bl	80029d8 <LL_ADC_IsEnabled>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d104      	bne.n	80039b6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fe ffe9 	bl	8002988 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039b6:	f7fe fe51 	bl	800265c <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d914      	bls.n	80039ee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d00d      	beq.n	80039ee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d6:	f043 0210 	orr.w	r2, r3, #16
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e2:	f043 0201 	orr.w	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e007      	b.n	80039fe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d1cf      	bne.n	800399c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	8000003f 	.word	0x8000003f
 8003a0c:	50040300 	.word	0x50040300
 8003a10:	20000074 	.word	0x20000074
 8003a14:	053e2d63 	.word	0x053e2d63

08003a18 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fe ffea 	bl	80029fe <LL_ADC_IsDisableOngoing>
 8003a2a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe ffd1 	bl	80029d8 <LL_ADC_IsEnabled>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d047      	beq.n	8003acc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d144      	bne.n	8003acc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 030d 	and.w	r3, r3, #13
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d10c      	bne.n	8003a6a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fe ffab 	bl	80029b0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2203      	movs	r2, #3
 8003a60:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a62:	f7fe fdfb 	bl	800265c <HAL_GetTick>
 8003a66:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a68:	e029      	b.n	8003abe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6e:	f043 0210 	orr.w	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7a:	f043 0201 	orr.w	r2, r3, #1
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e023      	b.n	8003ace <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a86:	f7fe fde9 	bl	800265c <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d914      	bls.n	8003abe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00d      	beq.n	8003abe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa6:	f043 0210 	orr.w	r2, r3, #16
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab2:	f043 0201 	orr.w	r2, r3, #1
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e007      	b.n	8003ace <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1dc      	bne.n	8003a86 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <LL_ADC_StartCalibration>:
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003ae8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	609a      	str	r2, [r3, #8]
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <LL_ADC_IsCalibrationOnGoing>:
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b1c:	d101      	bne.n	8003b22 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e000      	b.n	8003b24 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d101      	bne.n	8003b4c <HAL_ADCEx_Calibration_Start+0x1c>
 8003b48:	2302      	movs	r3, #2
 8003b4a:	e04d      	b.n	8003be8 <HAL_ADCEx_Calibration_Start+0xb8>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f7ff ff5f 	bl	8003a18 <ADC_Disable>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d136      	bne.n	8003bd2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b68:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003b6c:	f023 0302 	bic.w	r3, r3, #2
 8003b70:	f043 0202 	orr.w	r2, r3, #2
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6839      	ldr	r1, [r7, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7ff ffa9 	bl	8003ad6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b84:	e014      	b.n	8003bb0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003b92:	d30d      	bcc.n	8003bb0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b98:	f023 0312 	bic.w	r3, r3, #18
 8003b9c:	f043 0210 	orr.w	r2, r3, #16
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e01b      	b.n	8003be8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff ffa7 	bl	8003b08 <LL_ADC_IsCalibrationOnGoing>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e2      	bne.n	8003b86 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc4:	f023 0303 	bic.w	r3, r3, #3
 8003bc8:	f043 0201 	orr.w	r2, r3, #1
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	655a      	str	r2, [r3, #84]	@ 0x54
 8003bd0:	e005      	b.n	8003bde <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd6:	f043 0210 	orr.w	r2, r3, #16
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0ed      	b.n	8003dde <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fe fa00 	bl	8002014 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c24:	f7fe fd1a 	bl	800265c <HAL_GetTick>
 8003c28:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c2a:	e012      	b.n	8003c52 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c2c:	f7fe fd16 	bl	800265c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b0a      	cmp	r3, #10
 8003c38:	d90b      	bls.n	8003c52 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2205      	movs	r2, #5
 8003c4a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0c5      	b.n	8003dde <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d0e5      	beq.n	8003c2c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 0202 	bic.w	r2, r2, #2
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c70:	f7fe fcf4 	bl	800265c <HAL_GetTick>
 8003c74:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c76:	e012      	b.n	8003c9e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c78:	f7fe fcf0 	bl	800265c <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b0a      	cmp	r3, #10
 8003c84:	d90b      	bls.n	8003c9e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2205      	movs	r2, #5
 8003c96:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e09f      	b.n	8003dde <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1e5      	bne.n	8003c78 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	7e1b      	ldrb	r3, [r3, #24]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d108      	bne.n	8003cc6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	e007      	b.n	8003cd6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	7e5b      	ldrb	r3, [r3, #25]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d108      	bne.n	8003cf0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e007      	b.n	8003d00 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	7e9b      	ldrb	r3, [r3, #26]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d108      	bne.n	8003d1a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0220 	orr.w	r2, r2, #32
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e007      	b.n	8003d2a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 0220 	bic.w	r2, r2, #32
 8003d28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7edb      	ldrb	r3, [r3, #27]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d108      	bne.n	8003d44 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0210 	bic.w	r2, r2, #16
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e007      	b.n	8003d54 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0210 	orr.w	r2, r2, #16
 8003d52:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	7f1b      	ldrb	r3, [r3, #28]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d108      	bne.n	8003d6e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f042 0208 	orr.w	r2, r2, #8
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	e007      	b.n	8003d7e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0208 	bic.w	r2, r2, #8
 8003d7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	7f5b      	ldrb	r3, [r3, #29]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d108      	bne.n	8003d98 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0204 	orr.w	r2, r2, #4
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	e007      	b.n	8003da8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0204 	bic.w	r2, r2, #4
 8003da6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	431a      	orrs	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	ea42 0103 	orr.w	r1, r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	1e5a      	subs	r2, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003df8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e2c <__NVIC_SetPriorityGrouping+0x44>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e04:	4013      	ands	r3, r2
 8003e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e1a:	4a04      	ldr	r2, [pc, #16]	@ (8003e2c <__NVIC_SetPriorityGrouping+0x44>)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	60d3      	str	r3, [r2, #12]
}
 8003e20:	bf00      	nop
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	e000ed00 	.word	0xe000ed00

08003e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e34:	4b04      	ldr	r3, [pc, #16]	@ (8003e48 <__NVIC_GetPriorityGrouping+0x18>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	0a1b      	lsrs	r3, r3, #8
 8003e3a:	f003 0307 	and.w	r3, r3, #7
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	db0b      	blt.n	8003e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	f003 021f 	and.w	r2, r3, #31
 8003e64:	4907      	ldr	r1, [pc, #28]	@ (8003e84 <__NVIC_EnableIRQ+0x38>)
 8003e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	e000e100 	.word	0xe000e100

08003e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	6039      	str	r1, [r7, #0]
 8003e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	db0a      	blt.n	8003eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	490c      	ldr	r1, [pc, #48]	@ (8003ed4 <__NVIC_SetPriority+0x4c>)
 8003ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea6:	0112      	lsls	r2, r2, #4
 8003ea8:	b2d2      	uxtb	r2, r2
 8003eaa:	440b      	add	r3, r1
 8003eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003eb0:	e00a      	b.n	8003ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	b2da      	uxtb	r2, r3
 8003eb6:	4908      	ldr	r1, [pc, #32]	@ (8003ed8 <__NVIC_SetPriority+0x50>)
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	3b04      	subs	r3, #4
 8003ec0:	0112      	lsls	r2, r2, #4
 8003ec2:	b2d2      	uxtb	r2, r2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	761a      	strb	r2, [r3, #24]
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	e000e100 	.word	0xe000e100
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b089      	sub	sp, #36	@ 0x24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f003 0307 	and.w	r3, r3, #7
 8003eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	f1c3 0307 	rsb	r3, r3, #7
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	bf28      	it	cs
 8003efa:	2304      	movcs	r3, #4
 8003efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3304      	adds	r3, #4
 8003f02:	2b06      	cmp	r3, #6
 8003f04:	d902      	bls.n	8003f0c <NVIC_EncodePriority+0x30>
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	3b03      	subs	r3, #3
 8003f0a:	e000      	b.n	8003f0e <NVIC_EncodePriority+0x32>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f10:	f04f 32ff 	mov.w	r2, #4294967295
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	401a      	ands	r2, r3
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f24:	f04f 31ff 	mov.w	r1, #4294967295
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2e:	43d9      	mvns	r1, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f34:	4313      	orrs	r3, r2
         );
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3724      	adds	r7, #36	@ 0x24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
	...

08003f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f54:	d301      	bcc.n	8003f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f56:	2301      	movs	r3, #1
 8003f58:	e00f      	b.n	8003f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f84 <SysTick_Config+0x40>)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f62:	210f      	movs	r1, #15
 8003f64:	f04f 30ff 	mov.w	r0, #4294967295
 8003f68:	f7ff ff8e 	bl	8003e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f6c:	4b05      	ldr	r3, [pc, #20]	@ (8003f84 <SysTick_Config+0x40>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f72:	4b04      	ldr	r3, [pc, #16]	@ (8003f84 <SysTick_Config+0x40>)
 8003f74:	2207      	movs	r2, #7
 8003f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	e000e010 	.word	0xe000e010

08003f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7ff ff29 	bl	8003de8 <__NVIC_SetPriorityGrouping>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b086      	sub	sp, #24
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003fac:	2300      	movs	r3, #0
 8003fae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fb0:	f7ff ff3e 	bl	8003e30 <__NVIC_GetPriorityGrouping>
 8003fb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	68b9      	ldr	r1, [r7, #8]
 8003fba:	6978      	ldr	r0, [r7, #20]
 8003fbc:	f7ff ff8e 	bl	8003edc <NVIC_EncodePriority>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fc6:	4611      	mov	r1, r2
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f7ff ff5d 	bl	8003e88 <__NVIC_SetPriority>
}
 8003fce:	bf00      	nop
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b082      	sub	sp, #8
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7ff ff31 	bl	8003e4c <__NVIC_EnableIRQ>
}
 8003fea:	bf00      	nop
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b082      	sub	sp, #8
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7ff ffa2 	bl	8003f44 <SysTick_Config>
 8004000:	4603      	mov	r3, r0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
	...

0800400c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e098      	b.n	8004150 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	461a      	mov	r2, r3
 8004024:	4b4d      	ldr	r3, [pc, #308]	@ (800415c <HAL_DMA_Init+0x150>)
 8004026:	429a      	cmp	r2, r3
 8004028:	d80f      	bhi.n	800404a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	4b4b      	ldr	r3, [pc, #300]	@ (8004160 <HAL_DMA_Init+0x154>)
 8004032:	4413      	add	r3, r2
 8004034:	4a4b      	ldr	r2, [pc, #300]	@ (8004164 <HAL_DMA_Init+0x158>)
 8004036:	fba2 2303 	umull	r2, r3, r2, r3
 800403a:	091b      	lsrs	r3, r3, #4
 800403c:	009a      	lsls	r2, r3, #2
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a48      	ldr	r2, [pc, #288]	@ (8004168 <HAL_DMA_Init+0x15c>)
 8004046:	641a      	str	r2, [r3, #64]	@ 0x40
 8004048:	e00e      	b.n	8004068 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	4b46      	ldr	r3, [pc, #280]	@ (800416c <HAL_DMA_Init+0x160>)
 8004052:	4413      	add	r3, r2
 8004054:	4a43      	ldr	r2, [pc, #268]	@ (8004164 <HAL_DMA_Init+0x158>)
 8004056:	fba2 2303 	umull	r2, r3, r2, r3
 800405a:	091b      	lsrs	r3, r3, #4
 800405c:	009a      	lsls	r2, r3, #2
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a42      	ldr	r2, [pc, #264]	@ (8004170 <HAL_DMA_Init+0x164>)
 8004066:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800407e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004082:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800408c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004098:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040c2:	d039      	beq.n	8004138 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	4a27      	ldr	r2, [pc, #156]	@ (8004168 <HAL_DMA_Init+0x15c>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d11a      	bne.n	8004104 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80040ce:	4b29      	ldr	r3, [pc, #164]	@ (8004174 <HAL_DMA_Init+0x168>)
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	f003 031c 	and.w	r3, r3, #28
 80040da:	210f      	movs	r1, #15
 80040dc:	fa01 f303 	lsl.w	r3, r1, r3
 80040e0:	43db      	mvns	r3, r3
 80040e2:	4924      	ldr	r1, [pc, #144]	@ (8004174 <HAL_DMA_Init+0x168>)
 80040e4:	4013      	ands	r3, r2
 80040e6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80040e8:	4b22      	ldr	r3, [pc, #136]	@ (8004174 <HAL_DMA_Init+0x168>)
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6859      	ldr	r1, [r3, #4]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f4:	f003 031c 	and.w	r3, r3, #28
 80040f8:	fa01 f303 	lsl.w	r3, r1, r3
 80040fc:	491d      	ldr	r1, [pc, #116]	@ (8004174 <HAL_DMA_Init+0x168>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	600b      	str	r3, [r1, #0]
 8004102:	e019      	b.n	8004138 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004104:	4b1c      	ldr	r3, [pc, #112]	@ (8004178 <HAL_DMA_Init+0x16c>)
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410c:	f003 031c 	and.w	r3, r3, #28
 8004110:	210f      	movs	r1, #15
 8004112:	fa01 f303 	lsl.w	r3, r1, r3
 8004116:	43db      	mvns	r3, r3
 8004118:	4917      	ldr	r1, [pc, #92]	@ (8004178 <HAL_DMA_Init+0x16c>)
 800411a:	4013      	ands	r3, r2
 800411c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800411e:	4b16      	ldr	r3, [pc, #88]	@ (8004178 <HAL_DMA_Init+0x16c>)
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6859      	ldr	r1, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412a:	f003 031c 	and.w	r3, r3, #28
 800412e:	fa01 f303 	lsl.w	r3, r1, r3
 8004132:	4911      	ldr	r1, [pc, #68]	@ (8004178 <HAL_DMA_Init+0x16c>)
 8004134:	4313      	orrs	r3, r2
 8004136:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	40020407 	.word	0x40020407
 8004160:	bffdfff8 	.word	0xbffdfff8
 8004164:	cccccccd 	.word	0xcccccccd
 8004168:	40020000 	.word	0x40020000
 800416c:	bffdfbf8 	.word	0xbffdfbf8
 8004170:	40020400 	.word	0x40020400
 8004174:	400200a8 	.word	0x400200a8
 8004178:	400204a8 	.word	0x400204a8

0800417c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004194:	2b01      	cmp	r3, #1
 8004196:	d101      	bne.n	800419c <HAL_DMA_Start_IT+0x20>
 8004198:	2302      	movs	r3, #2
 800419a:	e04b      	b.n	8004234 <HAL_DMA_Start_IT+0xb8>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d13a      	bne.n	8004226 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	68b9      	ldr	r1, [r7, #8]
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f000 f95f 	bl	8004498 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d008      	beq.n	80041f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f042 020e 	orr.w	r2, r2, #14
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	e00f      	b.n	8004214 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0204 	bic.w	r2, r2, #4
 8004202:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f042 020a 	orr.w	r2, r2, #10
 8004212:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0201 	orr.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	e005      	b.n	8004232 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800422e:	2302      	movs	r3, #2
 8004230:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004232:	7dfb      	ldrb	r3, [r7, #23]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d008      	beq.n	8004266 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2204      	movs	r2, #4
 8004258:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e022      	b.n	80042ac <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 020e 	bic.w	r2, r2, #14
 8004274:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0201 	bic.w	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f003 021c 	and.w	r2, r3, #28
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	2101      	movs	r1, #1
 8004294:	fa01 f202 	lsl.w	r2, r1, r2
 8004298:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3714      	adds	r7, #20
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d005      	beq.n	80042dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2204      	movs	r2, #4
 80042d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	73fb      	strb	r3, [r7, #15]
 80042da:	e029      	b.n	8004330 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 020e 	bic.w	r2, r2, #14
 80042ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 0201 	bic.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004300:	f003 021c 	and.w	r2, r3, #28
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004308:	2101      	movs	r1, #1
 800430a:	fa01 f202 	lsl.w	r2, r1, r2
 800430e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	4798      	blx	r3
    }
  }
  return status;
 8004330:	7bfb      	ldrb	r3, [r7, #15]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004356:	f003 031c 	and.w	r3, r3, #28
 800435a:	2204      	movs	r2, #4
 800435c:	409a      	lsls	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4013      	ands	r3, r2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d026      	beq.n	80043b4 <HAL_DMA_IRQHandler+0x7a>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b00      	cmp	r3, #0
 800436e:	d021      	beq.n	80043b4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d107      	bne.n	800438e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0204 	bic.w	r2, r2, #4
 800438c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004392:	f003 021c 	and.w	r2, r3, #28
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439a:	2104      	movs	r1, #4
 800439c:	fa01 f202 	lsl.w	r2, r1, r2
 80043a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d071      	beq.n	800448e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80043b2:	e06c      	b.n	800448e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b8:	f003 031c 	and.w	r3, r3, #28
 80043bc:	2202      	movs	r2, #2
 80043be:	409a      	lsls	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	4013      	ands	r3, r2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d02e      	beq.n	8004426 <HAL_DMA_IRQHandler+0xec>
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d029      	beq.n	8004426 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0320 	and.w	r3, r3, #32
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10b      	bne.n	80043f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 020a 	bic.w	r2, r2, #10
 80043ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fc:	f003 021c 	and.w	r2, r3, #28
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	2102      	movs	r1, #2
 8004406:	fa01 f202 	lsl.w	r2, r1, r2
 800440a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004418:	2b00      	cmp	r3, #0
 800441a:	d038      	beq.n	800448e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004424:	e033      	b.n	800448e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442a:	f003 031c 	and.w	r3, r3, #28
 800442e:	2208      	movs	r2, #8
 8004430:	409a      	lsls	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	4013      	ands	r3, r2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d02a      	beq.n	8004490 <HAL_DMA_IRQHandler+0x156>
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b00      	cmp	r3, #0
 8004442:	d025      	beq.n	8004490 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 020e 	bic.w	r2, r2, #14
 8004452:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004458:	f003 021c 	and.w	r2, r3, #28
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004460:	2101      	movs	r1, #1
 8004462:	fa01 f202 	lsl.w	r2, r1, r2
 8004466:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004482:	2b00      	cmp	r3, #0
 8004484:	d004      	beq.n	8004490 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800448e:	bf00      	nop
 8004490:	bf00      	nop
}
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
 80044a4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044aa:	f003 021c 	and.w	r2, r3, #28
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	2101      	movs	r1, #1
 80044b4:	fa01 f202 	lsl.w	r2, r1, r2
 80044b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b10      	cmp	r3, #16
 80044c8:	d108      	bne.n	80044dc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044da:	e007      	b.n	80044ec <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	60da      	str	r2, [r3, #12]
}
 80044ec:	bf00      	nop
 80044ee:	3714      	adds	r7, #20
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b087      	sub	sp, #28
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004502:	2300      	movs	r3, #0
 8004504:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004506:	e154      	b.n	80047b2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	2101      	movs	r1, #1
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	fa01 f303 	lsl.w	r3, r1, r3
 8004514:	4013      	ands	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b00      	cmp	r3, #0
 800451c:	f000 8146 	beq.w	80047ac <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f003 0303 	and.w	r3, r3, #3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d005      	beq.n	8004538 <HAL_GPIO_Init+0x40>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 0303 	and.w	r3, r3, #3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d130      	bne.n	800459a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	2203      	movs	r2, #3
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	43db      	mvns	r3, r3
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4013      	ands	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	4313      	orrs	r3, r2
 8004560:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800456e:	2201      	movs	r2, #1
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	fa02 f303 	lsl.w	r3, r2, r3
 8004576:	43db      	mvns	r3, r3
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	4013      	ands	r3, r2
 800457c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	091b      	lsrs	r3, r3, #4
 8004584:	f003 0201 	and.w	r2, r3, #1
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f003 0303 	and.w	r3, r3, #3
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d017      	beq.n	80045d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	2203      	movs	r2, #3
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	43db      	mvns	r3, r3
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	4013      	ands	r3, r2
 80045bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	689a      	ldr	r2, [r3, #8]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f003 0303 	and.w	r3, r3, #3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d123      	bne.n	800462a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	08da      	lsrs	r2, r3, #3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	3208      	adds	r2, #8
 80045ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	220f      	movs	r2, #15
 80045fa:	fa02 f303 	lsl.w	r3, r2, r3
 80045fe:	43db      	mvns	r3, r3
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	4013      	ands	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	691a      	ldr	r2, [r3, #16]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	fa02 f303 	lsl.w	r3, r2, r3
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	08da      	lsrs	r2, r3, #3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3208      	adds	r2, #8
 8004624:	6939      	ldr	r1, [r7, #16]
 8004626:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	2203      	movs	r2, #3
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	43db      	mvns	r3, r3
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4013      	ands	r3, r2
 8004640:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f003 0203 	and.w	r2, r3, #3
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	4313      	orrs	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 80a0 	beq.w	80047ac <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800466c:	4b58      	ldr	r3, [pc, #352]	@ (80047d0 <HAL_GPIO_Init+0x2d8>)
 800466e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004670:	4a57      	ldr	r2, [pc, #348]	@ (80047d0 <HAL_GPIO_Init+0x2d8>)
 8004672:	f043 0301 	orr.w	r3, r3, #1
 8004676:	6613      	str	r3, [r2, #96]	@ 0x60
 8004678:	4b55      	ldr	r3, [pc, #340]	@ (80047d0 <HAL_GPIO_Init+0x2d8>)
 800467a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	60bb      	str	r3, [r7, #8]
 8004682:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004684:	4a53      	ldr	r2, [pc, #332]	@ (80047d4 <HAL_GPIO_Init+0x2dc>)
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	089b      	lsrs	r3, r3, #2
 800468a:	3302      	adds	r3, #2
 800468c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004690:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	f003 0303 	and.w	r3, r3, #3
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	220f      	movs	r2, #15
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	43db      	mvns	r3, r3
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	4013      	ands	r3, r2
 80046a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80046ae:	d019      	beq.n	80046e4 <HAL_GPIO_Init+0x1ec>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a49      	ldr	r2, [pc, #292]	@ (80047d8 <HAL_GPIO_Init+0x2e0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d013      	beq.n	80046e0 <HAL_GPIO_Init+0x1e8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a48      	ldr	r2, [pc, #288]	@ (80047dc <HAL_GPIO_Init+0x2e4>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d00d      	beq.n	80046dc <HAL_GPIO_Init+0x1e4>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a47      	ldr	r2, [pc, #284]	@ (80047e0 <HAL_GPIO_Init+0x2e8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d007      	beq.n	80046d8 <HAL_GPIO_Init+0x1e0>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a46      	ldr	r2, [pc, #280]	@ (80047e4 <HAL_GPIO_Init+0x2ec>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d101      	bne.n	80046d4 <HAL_GPIO_Init+0x1dc>
 80046d0:	2304      	movs	r3, #4
 80046d2:	e008      	b.n	80046e6 <HAL_GPIO_Init+0x1ee>
 80046d4:	2307      	movs	r3, #7
 80046d6:	e006      	b.n	80046e6 <HAL_GPIO_Init+0x1ee>
 80046d8:	2303      	movs	r3, #3
 80046da:	e004      	b.n	80046e6 <HAL_GPIO_Init+0x1ee>
 80046dc:	2302      	movs	r3, #2
 80046de:	e002      	b.n	80046e6 <HAL_GPIO_Init+0x1ee>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <HAL_GPIO_Init+0x1ee>
 80046e4:	2300      	movs	r3, #0
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	f002 0203 	and.w	r2, r2, #3
 80046ec:	0092      	lsls	r2, r2, #2
 80046ee:	4093      	lsls	r3, r2
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80046f6:	4937      	ldr	r1, [pc, #220]	@ (80047d4 <HAL_GPIO_Init+0x2dc>)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	089b      	lsrs	r3, r3, #2
 80046fc:	3302      	adds	r3, #2
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004704:	4b38      	ldr	r3, [pc, #224]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	43db      	mvns	r3, r3
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	4013      	ands	r3, r2
 8004712:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4313      	orrs	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004728:	4a2f      	ldr	r2, [pc, #188]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800472e:	4b2e      	ldr	r3, [pc, #184]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	43db      	mvns	r3, r3
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004752:	4a25      	ldr	r2, [pc, #148]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004758:	4b23      	ldr	r3, [pc, #140]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	43db      	mvns	r3, r3
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4013      	ands	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d003      	beq.n	800477c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800477c:	4a1a      	ldr	r2, [pc, #104]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004782:	4b19      	ldr	r3, [pc, #100]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	43db      	mvns	r3, r3
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4013      	ands	r3, r2
 8004790:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047a6:	4a10      	ldr	r2, [pc, #64]	@ (80047e8 <HAL_GPIO_Init+0x2f0>)
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	3301      	adds	r3, #1
 80047b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f47f aea3 	bne.w	8004508 <HAL_GPIO_Init+0x10>
  }
}
 80047c2:	bf00      	nop
 80047c4:	bf00      	nop
 80047c6:	371c      	adds	r7, #28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40010000 	.word	0x40010000
 80047d8:	48000400 	.word	0x48000400
 80047dc:	48000800 	.word	0x48000800
 80047e0:	48000c00 	.word	0x48000c00
 80047e4:	48001000 	.word	0x48001000
 80047e8:	40010400 	.word	0x40010400

080047ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	460b      	mov	r3, r1
 80047f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	691a      	ldr	r2, [r3, #16]
 80047fc:	887b      	ldrh	r3, [r7, #2]
 80047fe:	4013      	ands	r3, r2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d002      	beq.n	800480a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004804:	2301      	movs	r3, #1
 8004806:	73fb      	strb	r3, [r7, #15]
 8004808:	e001      	b.n	800480e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800480a:	2300      	movs	r3, #0
 800480c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800480e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	807b      	strh	r3, [r7, #2]
 8004828:	4613      	mov	r3, r2
 800482a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800482c:	787b      	ldrb	r3, [r7, #1]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004832:	887a      	ldrh	r2, [r7, #2]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004838:	e002      	b.n	8004840 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800483a:	887a      	ldrh	r2, [r7, #2]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	460b      	mov	r3, r1
 8004856:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800485e:	887a      	ldrh	r2, [r7, #2]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4013      	ands	r3, r2
 8004864:	041a      	lsls	r2, r3, #16
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	43d9      	mvns	r1, r3
 800486a:	887b      	ldrh	r3, [r7, #2]
 800486c:	400b      	ands	r3, r1
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	619a      	str	r2, [r3, #24]
}
 8004874:	bf00      	nop
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800488a:	4b08      	ldr	r3, [pc, #32]	@ (80048ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800488c:	695a      	ldr	r2, [r3, #20]
 800488e:	88fb      	ldrh	r3, [r7, #6]
 8004890:	4013      	ands	r3, r2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d006      	beq.n	80048a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004896:	4a05      	ldr	r2, [pc, #20]	@ (80048ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004898:	88fb      	ldrh	r3, [r7, #6]
 800489a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800489c:	88fb      	ldrh	r3, [r7, #6]
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f806 	bl	80048b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	40010400 	.word	0x40010400

080048b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	4603      	mov	r3, r0
 80048b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b082      	sub	sp, #8
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e08d      	b.n	80049f4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d106      	bne.n	80048f2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7fd fbd5 	bl	800209c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2224      	movs	r2, #36	@ 0x24
 80048f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0201 	bic.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004916:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004926:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d107      	bne.n	8004940 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689a      	ldr	r2, [r3, #8]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800493c:	609a      	str	r2, [r3, #8]
 800493e:	e006      	b.n	800494e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800494c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d108      	bne.n	8004968 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004964:	605a      	str	r2, [r3, #4]
 8004966:	e007      	b.n	8004978 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004976:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6812      	ldr	r2, [r2, #0]
 8004982:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800498a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800499a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69d9      	ldr	r1, [r3, #28]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1a      	ldr	r2, [r3, #32]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f042 0201 	orr.w	r2, r2, #1
 80049d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3708      	adds	r7, #8
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af02      	add	r7, sp, #8
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	607a      	str	r2, [r7, #4]
 8004a06:	461a      	mov	r2, r3
 8004a08:	460b      	mov	r3, r1
 8004a0a:	817b      	strh	r3, [r7, #10]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b20      	cmp	r3, #32
 8004a1a:	f040 80fd 	bne.w	8004c18 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d101      	bne.n	8004a2c <HAL_I2C_Master_Transmit+0x30>
 8004a28:	2302      	movs	r3, #2
 8004a2a:	e0f6      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x21e>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a34:	f7fd fe12 	bl	800265c <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	2319      	movs	r3, #25
 8004a40:	2201      	movs	r2, #1
 8004a42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f000 f914 	bl	8004c74 <I2C_WaitOnFlagUntilTimeout>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e0e1      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2221      	movs	r2, #33	@ 0x21
 8004a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2210      	movs	r2, #16
 8004a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	893a      	ldrh	r2, [r7, #8]
 8004a76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2bff      	cmp	r3, #255	@ 0xff
 8004a86:	d906      	bls.n	8004a96 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	22ff      	movs	r2, #255	@ 0xff
 8004a8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004a8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	e007      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004aa0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004aa4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d024      	beq.n	8004af8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	781a      	ldrb	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	8979      	ldrh	r1, [r7, #10]
 8004aea:	4b4e      	ldr	r3, [pc, #312]	@ (8004c24 <HAL_I2C_Master_Transmit+0x228>)
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 fa83 	bl	8004ffc <I2C_TransferConfig>
 8004af6:	e066      	b.n	8004bc6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004afc:	b2da      	uxtb	r2, r3
 8004afe:	8979      	ldrh	r1, [r7, #10]
 8004b00:	4b48      	ldr	r3, [pc, #288]	@ (8004c24 <HAL_I2C_Master_Transmit+0x228>)
 8004b02:	9300      	str	r3, [sp, #0]
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 fa78 	bl	8004ffc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004b0c:	e05b      	b.n	8004bc6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	6a39      	ldr	r1, [r7, #32]
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 f907 	bl	8004d26 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e07b      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b26:	781a      	ldrb	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d034      	beq.n	8004bc6 <HAL_I2C_Master_Transmit+0x1ca>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d130      	bne.n	8004bc6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2180      	movs	r1, #128	@ 0x80
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 f880 	bl	8004c74 <I2C_WaitOnFlagUntilTimeout>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e04d      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2bff      	cmp	r3, #255	@ 0xff
 8004b86:	d90e      	bls.n	8004ba6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	22ff      	movs	r2, #255	@ 0xff
 8004b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b92:	b2da      	uxtb	r2, r3
 8004b94:	8979      	ldrh	r1, [r7, #10]
 8004b96:	2300      	movs	r3, #0
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fa2c 	bl	8004ffc <I2C_TransferConfig>
 8004ba4:	e00f      	b.n	8004bc6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bb4:	b2da      	uxtb	r2, r3
 8004bb6:	8979      	ldrh	r1, [r7, #10]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 fa1b 	bl	8004ffc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d19e      	bne.n	8004b0e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	6a39      	ldr	r1, [r7, #32]
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 f8ed 	bl	8004db4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e01a      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2220      	movs	r2, #32
 8004bea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6859      	ldr	r1, [r3, #4]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8004c28 <HAL_I2C_Master_Transmit+0x22c>)
 8004bf8:	400b      	ands	r3, r1
 8004bfa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	e000      	b.n	8004c1a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004c18:	2302      	movs	r3, #2
  }
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	80002000 	.word	0x80002000
 8004c28:	fe00e800 	.word	0xfe00e800

08004c2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d103      	bne.n	8004c4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2200      	movs	r2, #0
 8004c48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d007      	beq.n	8004c68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	699a      	ldr	r2, [r3, #24]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	619a      	str	r2, [r3, #24]
  }
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	603b      	str	r3, [r7, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c84:	e03b      	b.n	8004cfe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	6839      	ldr	r1, [r7, #0]
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 f8d6 	bl	8004e3c <I2C_IsErrorOccurred>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e041      	b.n	8004d1e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca0:	d02d      	beq.n	8004cfe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ca2:	f7fd fcdb 	bl	800265c <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d302      	bcc.n	8004cb8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d122      	bne.n	8004cfe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	bf0c      	ite	eq
 8004cc8:	2301      	moveq	r3, #1
 8004cca:	2300      	movne	r3, #0
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	461a      	mov	r2, r3
 8004cd0:	79fb      	ldrb	r3, [r7, #7]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d113      	bne.n	8004cfe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cda:	f043 0220 	orr.w	r2, r3, #32
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e00f      	b.n	8004d1e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699a      	ldr	r2, [r3, #24]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	4013      	ands	r3, r2
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	bf0c      	ite	eq
 8004d0e:	2301      	moveq	r3, #1
 8004d10:	2300      	movne	r3, #0
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	461a      	mov	r2, r3
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d0b4      	beq.n	8004c86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b084      	sub	sp, #16
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	60f8      	str	r0, [r7, #12]
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d32:	e033      	b.n	8004d9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	68b9      	ldr	r1, [r7, #8]
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 f87f 	bl	8004e3c <I2C_IsErrorOccurred>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e031      	b.n	8004dac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4e:	d025      	beq.n	8004d9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d50:	f7fd fc84 	bl	800265c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d302      	bcc.n	8004d66 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11a      	bne.n	8004d9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d013      	beq.n	8004d9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d78:	f043 0220 	orr.w	r2, r3, #32
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e007      	b.n	8004dac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d1c4      	bne.n	8004d34 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004dc0:	e02f      	b.n	8004e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f000 f838 	bl	8004e3c <I2C_IsErrorOccurred>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e02d      	b.n	8004e32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dd6:	f7fd fc41 	bl	800265c <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d302      	bcc.n	8004dec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d11a      	bne.n	8004e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	f003 0320 	and.w	r3, r3, #32
 8004df6:	2b20      	cmp	r3, #32
 8004df8:	d013      	beq.n	8004e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfe:	f043 0220 	orr.w	r2, r3, #32
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e007      	b.n	8004e32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	f003 0320 	and.w	r3, r3, #32
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d1c8      	bne.n	8004dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b08a      	sub	sp, #40	@ 0x28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004e56:	2300      	movs	r3, #0
 8004e58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	f003 0310 	and.w	r3, r3, #16
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d068      	beq.n	8004f3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2210      	movs	r2, #16
 8004e6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e70:	e049      	b.n	8004f06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e78:	d045      	beq.n	8004f06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e7a:	f7fd fbef 	bl	800265c <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d302      	bcc.n	8004e90 <I2C_IsErrorOccurred+0x54>
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d13a      	bne.n	8004f06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ea2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004eae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eb2:	d121      	bne.n	8004ef8 <I2C_IsErrorOccurred+0xbc>
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eba:	d01d      	beq.n	8004ef8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004ebc:	7cfb      	ldrb	r3, [r7, #19]
 8004ebe:	2b20      	cmp	r3, #32
 8004ec0:	d01a      	beq.n	8004ef8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ed0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ed2:	f7fd fbc3 	bl	800265c <HAL_GetTick>
 8004ed6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ed8:	e00e      	b.n	8004ef8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004eda:	f7fd fbbf 	bl	800265c <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b19      	cmp	r3, #25
 8004ee6:	d907      	bls.n	8004ef8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
 8004eea:	f043 0320 	orr.w	r3, r3, #32
 8004eee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004ef6:	e006      	b.n	8004f06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d1e9      	bne.n	8004eda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	d003      	beq.n	8004f1c <I2C_IsErrorOccurred+0xe0>
 8004f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0aa      	beq.n	8004e72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d103      	bne.n	8004f2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2220      	movs	r2, #32
 8004f2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	f043 0304 	orr.w	r3, r3, #4
 8004f32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00b      	beq.n	8004f64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004f4c:	6a3b      	ldr	r3, [r7, #32]
 8004f4e:	f043 0301 	orr.w	r3, r3, #1
 8004f52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00b      	beq.n	8004f86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	f043 0308 	orr.w	r3, r3, #8
 8004f74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00b      	beq.n	8004fa8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	f043 0302 	orr.w	r3, r3, #2
 8004f96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d01c      	beq.n	8004fea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f7ff fe3b 	bl	8004c2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	6859      	ldr	r1, [r3, #4]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff8 <I2C_IsErrorOccurred+0x1bc>)
 8004fc2:	400b      	ands	r3, r1
 8004fc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004fea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3728      	adds	r7, #40	@ 0x28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	fe00e800 	.word	0xfe00e800

08004ffc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	607b      	str	r3, [r7, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	817b      	strh	r3, [r7, #10]
 800500a:	4613      	mov	r3, r2
 800500c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800500e:	897b      	ldrh	r3, [r7, #10]
 8005010:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005014:	7a7b      	ldrb	r3, [r7, #9]
 8005016:	041b      	lsls	r3, r3, #16
 8005018:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800501c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	4313      	orrs	r3, r2
 8005026:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800502a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	0d5b      	lsrs	r3, r3, #21
 8005036:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800503a:	4b08      	ldr	r3, [pc, #32]	@ (800505c <I2C_TransferConfig+0x60>)
 800503c:	430b      	orrs	r3, r1
 800503e:	43db      	mvns	r3, r3
 8005040:	ea02 0103 	and.w	r1, r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	03ff63ff 	.word	0x03ff63ff

08005060 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b20      	cmp	r3, #32
 8005074:	d138      	bne.n	80050e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005080:	2302      	movs	r3, #2
 8005082:	e032      	b.n	80050ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2224      	movs	r2, #36	@ 0x24
 8005090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0201 	bic.w	r2, r2, #1
 80050a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80050b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6819      	ldr	r1, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0201 	orr.w	r2, r2, #1
 80050d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2220      	movs	r2, #32
 80050d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050e4:	2300      	movs	r3, #0
 80050e6:	e000      	b.n	80050ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050e8:	2302      	movs	r3, #2
  }
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b085      	sub	sp, #20
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005106:	b2db      	uxtb	r3, r3
 8005108:	2b20      	cmp	r3, #32
 800510a:	d139      	bne.n	8005180 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005112:	2b01      	cmp	r3, #1
 8005114:	d101      	bne.n	800511a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005116:	2302      	movs	r3, #2
 8005118:	e033      	b.n	8005182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2224      	movs	r2, #36	@ 0x24
 8005126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0201 	bic.w	r2, r2, #1
 8005138:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005148:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	021b      	lsls	r3, r3, #8
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0201 	orr.w	r2, r2, #1
 800516a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800517c:	2300      	movs	r3, #0
 800517e:	e000      	b.n	8005182 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005180:	2302      	movs	r3, #2
  }
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005194:	4b04      	ldr	r3, [pc, #16]	@ (80051a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800519c:	4618      	mov	r0, r3
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	40007000 	.word	0x40007000

080051ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051ba:	d130      	bne.n	800521e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80051bc:	4b23      	ldr	r3, [pc, #140]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80051c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051c8:	d038      	beq.n	800523c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051ca:	4b20      	ldr	r3, [pc, #128]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80051d2:	4a1e      	ldr	r2, [pc, #120]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80051d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80051da:	4b1d      	ldr	r3, [pc, #116]	@ (8005250 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2232      	movs	r2, #50	@ 0x32
 80051e0:	fb02 f303 	mul.w	r3, r2, r3
 80051e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005254 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80051e6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ea:	0c9b      	lsrs	r3, r3, #18
 80051ec:	3301      	adds	r3, #1
 80051ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051f0:	e002      	b.n	80051f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	3b01      	subs	r3, #1
 80051f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051f8:	4b14      	ldr	r3, [pc, #80]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005204:	d102      	bne.n	800520c <HAL_PWREx_ControlVoltageScaling+0x60>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1f2      	bne.n	80051f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800520c:	4b0f      	ldr	r3, [pc, #60]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005218:	d110      	bne.n	800523c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e00f      	b.n	800523e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800521e:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800522a:	d007      	beq.n	800523c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800522c:	4b07      	ldr	r3, [pc, #28]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005234:	4a05      	ldr	r2, [pc, #20]	@ (800524c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005236:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800523a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3714      	adds	r7, #20
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	40007000 	.word	0x40007000
 8005250:	20000074 	.word	0x20000074
 8005254:	431bde83 	.word	0x431bde83

08005258 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b088      	sub	sp, #32
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d102      	bne.n	800526c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	f000 bc02 	b.w	8005a70 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800526c:	4b96      	ldr	r3, [pc, #600]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f003 030c 	and.w	r3, r3, #12
 8005274:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005276:	4b94      	ldr	r3, [pc, #592]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0310 	and.w	r3, r3, #16
 8005288:	2b00      	cmp	r3, #0
 800528a:	f000 80e4 	beq.w	8005456 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d007      	beq.n	80052a4 <HAL_RCC_OscConfig+0x4c>
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	2b0c      	cmp	r3, #12
 8005298:	f040 808b 	bne.w	80053b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	f040 8087 	bne.w	80053b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052a4:	4b88      	ldr	r3, [pc, #544]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d005      	beq.n	80052bc <HAL_RCC_OscConfig+0x64>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e3d9      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a1a      	ldr	r2, [r3, #32]
 80052c0:	4b81      	ldr	r3, [pc, #516]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0308 	and.w	r3, r3, #8
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d004      	beq.n	80052d6 <HAL_RCC_OscConfig+0x7e>
 80052cc:	4b7e      	ldr	r3, [pc, #504]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052d4:	e005      	b.n	80052e2 <HAL_RCC_OscConfig+0x8a>
 80052d6:	4b7c      	ldr	r3, [pc, #496]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80052d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052dc:	091b      	lsrs	r3, r3, #4
 80052de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d223      	bcs.n	800532e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	4618      	mov	r0, r3
 80052ec:	f000 fd54 	bl	8005d98 <RCC_SetFlashLatencyFromMSIRange>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e3ba      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052fa:	4b73      	ldr	r3, [pc, #460]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a72      	ldr	r2, [pc, #456]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005300:	f043 0308 	orr.w	r3, r3, #8
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	4b70      	ldr	r3, [pc, #448]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	496d      	ldr	r1, [pc, #436]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005314:	4313      	orrs	r3, r2
 8005316:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005318:	4b6b      	ldr	r3, [pc, #428]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	021b      	lsls	r3, r3, #8
 8005326:	4968      	ldr	r1, [pc, #416]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005328:	4313      	orrs	r3, r2
 800532a:	604b      	str	r3, [r1, #4]
 800532c:	e025      	b.n	800537a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800532e:	4b66      	ldr	r3, [pc, #408]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a65      	ldr	r2, [pc, #404]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005334:	f043 0308 	orr.w	r3, r3, #8
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	4b63      	ldr	r3, [pc, #396]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	4960      	ldr	r1, [pc, #384]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005348:	4313      	orrs	r3, r2
 800534a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800534c:	4b5e      	ldr	r3, [pc, #376]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	021b      	lsls	r3, r3, #8
 800535a:	495b      	ldr	r1, [pc, #364]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800535c:	4313      	orrs	r3, r2
 800535e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d109      	bne.n	800537a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	4618      	mov	r0, r3
 800536c:	f000 fd14 	bl	8005d98 <RCC_SetFlashLatencyFromMSIRange>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e37a      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800537a:	f000 fc81 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 800537e:	4602      	mov	r2, r0
 8005380:	4b51      	ldr	r3, [pc, #324]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	091b      	lsrs	r3, r3, #4
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	4950      	ldr	r1, [pc, #320]	@ (80054cc <HAL_RCC_OscConfig+0x274>)
 800538c:	5ccb      	ldrb	r3, [r1, r3]
 800538e:	f003 031f 	and.w	r3, r3, #31
 8005392:	fa22 f303 	lsr.w	r3, r2, r3
 8005396:	4a4e      	ldr	r2, [pc, #312]	@ (80054d0 <HAL_RCC_OscConfig+0x278>)
 8005398:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800539a:	4b4e      	ldr	r3, [pc, #312]	@ (80054d4 <HAL_RCC_OscConfig+0x27c>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4618      	mov	r0, r3
 80053a0:	f7fd f90c 	bl	80025bc <HAL_InitTick>
 80053a4:	4603      	mov	r3, r0
 80053a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d052      	beq.n	8005454 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80053ae:	7bfb      	ldrb	r3, [r7, #15]
 80053b0:	e35e      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d032      	beq.n	8005420 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80053ba:	4b43      	ldr	r3, [pc, #268]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a42      	ldr	r2, [pc, #264]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80053c0:	f043 0301 	orr.w	r3, r3, #1
 80053c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053c6:	f7fd f949 	bl	800265c <HAL_GetTick>
 80053ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053cc:	e008      	b.n	80053e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053ce:	f7fd f945 	bl	800265c <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e347      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053e0:	4b39      	ldr	r3, [pc, #228]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d0f0      	beq.n	80053ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053ec:	4b36      	ldr	r3, [pc, #216]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a35      	ldr	r2, [pc, #212]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80053f2:	f043 0308 	orr.w	r3, r3, #8
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	4b33      	ldr	r3, [pc, #204]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	4930      	ldr	r1, [pc, #192]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005406:	4313      	orrs	r3, r2
 8005408:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800540a:	4b2f      	ldr	r3, [pc, #188]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	69db      	ldr	r3, [r3, #28]
 8005416:	021b      	lsls	r3, r3, #8
 8005418:	492b      	ldr	r1, [pc, #172]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800541a:	4313      	orrs	r3, r2
 800541c:	604b      	str	r3, [r1, #4]
 800541e:	e01a      	b.n	8005456 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005420:	4b29      	ldr	r3, [pc, #164]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a28      	ldr	r2, [pc, #160]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005426:	f023 0301 	bic.w	r3, r3, #1
 800542a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800542c:	f7fd f916 	bl	800265c <HAL_GetTick>
 8005430:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005434:	f7fd f912 	bl	800265c <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e314      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005446:	4b20      	ldr	r3, [pc, #128]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0302 	and.w	r3, r3, #2
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1f0      	bne.n	8005434 <HAL_RCC_OscConfig+0x1dc>
 8005452:	e000      	b.n	8005456 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005454:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d073      	beq.n	800554a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	2b08      	cmp	r3, #8
 8005466:	d005      	beq.n	8005474 <HAL_RCC_OscConfig+0x21c>
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	2b0c      	cmp	r3, #12
 800546c:	d10e      	bne.n	800548c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2b03      	cmp	r3, #3
 8005472:	d10b      	bne.n	800548c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005474:	4b14      	ldr	r3, [pc, #80]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d063      	beq.n	8005548 <HAL_RCC_OscConfig+0x2f0>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d15f      	bne.n	8005548 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e2f1      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005494:	d106      	bne.n	80054a4 <HAL_RCC_OscConfig+0x24c>
 8005496:	4b0c      	ldr	r3, [pc, #48]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a0b      	ldr	r2, [pc, #44]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 800549c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	e025      	b.n	80054f0 <HAL_RCC_OscConfig+0x298>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054ac:	d114      	bne.n	80054d8 <HAL_RCC_OscConfig+0x280>
 80054ae:	4b06      	ldr	r3, [pc, #24]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a05      	ldr	r2, [pc, #20]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80054b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054b8:	6013      	str	r3, [r2, #0]
 80054ba:	4b03      	ldr	r3, [pc, #12]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a02      	ldr	r2, [pc, #8]	@ (80054c8 <HAL_RCC_OscConfig+0x270>)
 80054c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	e013      	b.n	80054f0 <HAL_RCC_OscConfig+0x298>
 80054c8:	40021000 	.word	0x40021000
 80054cc:	0800a200 	.word	0x0800a200
 80054d0:	20000074 	.word	0x20000074
 80054d4:	20000078 	.word	0x20000078
 80054d8:	4ba0      	ldr	r3, [pc, #640]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a9f      	ldr	r2, [pc, #636]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80054de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054e2:	6013      	str	r3, [r2, #0]
 80054e4:	4b9d      	ldr	r3, [pc, #628]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a9c      	ldr	r2, [pc, #624]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80054ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d013      	beq.n	8005520 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f8:	f7fd f8b0 	bl	800265c <HAL_GetTick>
 80054fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054fe:	e008      	b.n	8005512 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005500:	f7fd f8ac 	bl	800265c <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b64      	cmp	r3, #100	@ 0x64
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e2ae      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005512:	4b92      	ldr	r3, [pc, #584]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0f0      	beq.n	8005500 <HAL_RCC_OscConfig+0x2a8>
 800551e:	e014      	b.n	800554a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005520:	f7fd f89c 	bl	800265c <HAL_GetTick>
 8005524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005528:	f7fd f898 	bl	800265c <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b64      	cmp	r3, #100	@ 0x64
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e29a      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800553a:	4b88      	ldr	r3, [pc, #544]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1f0      	bne.n	8005528 <HAL_RCC_OscConfig+0x2d0>
 8005546:	e000      	b.n	800554a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d060      	beq.n	8005618 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	2b04      	cmp	r3, #4
 800555a:	d005      	beq.n	8005568 <HAL_RCC_OscConfig+0x310>
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	2b0c      	cmp	r3, #12
 8005560:	d119      	bne.n	8005596 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2b02      	cmp	r3, #2
 8005566:	d116      	bne.n	8005596 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005568:	4b7c      	ldr	r3, [pc, #496]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005570:	2b00      	cmp	r3, #0
 8005572:	d005      	beq.n	8005580 <HAL_RCC_OscConfig+0x328>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e277      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005580:	4b76      	ldr	r3, [pc, #472]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	061b      	lsls	r3, r3, #24
 800558e:	4973      	ldr	r1, [pc, #460]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005590:	4313      	orrs	r3, r2
 8005592:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005594:	e040      	b.n	8005618 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d023      	beq.n	80055e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800559e:	4b6f      	ldr	r3, [pc, #444]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a6e      	ldr	r2, [pc, #440]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055aa:	f7fd f857 	bl	800265c <HAL_GetTick>
 80055ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055b0:	e008      	b.n	80055c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055b2:	f7fd f853 	bl	800265c <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d901      	bls.n	80055c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e255      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055c4:	4b65      	ldr	r3, [pc, #404]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d0f0      	beq.n	80055b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d0:	4b62      	ldr	r3, [pc, #392]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	061b      	lsls	r3, r3, #24
 80055de:	495f      	ldr	r1, [pc, #380]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	604b      	str	r3, [r1, #4]
 80055e4:	e018      	b.n	8005618 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055e6:	4b5d      	ldr	r3, [pc, #372]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a5c      	ldr	r2, [pc, #368]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80055ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f2:	f7fd f833 	bl	800265c <HAL_GetTick>
 80055f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055f8:	e008      	b.n	800560c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055fa:	f7fd f82f 	bl	800265c <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e231      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800560c:	4b53      	ldr	r3, [pc, #332]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1f0      	bne.n	80055fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0308 	and.w	r3, r3, #8
 8005620:	2b00      	cmp	r3, #0
 8005622:	d03c      	beq.n	800569e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01c      	beq.n	8005666 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800562c:	4b4b      	ldr	r3, [pc, #300]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800562e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005632:	4a4a      	ldr	r2, [pc, #296]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005634:	f043 0301 	orr.w	r3, r3, #1
 8005638:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800563c:	f7fd f80e 	bl	800265c <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005644:	f7fd f80a 	bl	800265c <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b02      	cmp	r3, #2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e20c      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005656:	4b41      	ldr	r3, [pc, #260]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800565c:	f003 0302 	and.w	r3, r3, #2
 8005660:	2b00      	cmp	r3, #0
 8005662:	d0ef      	beq.n	8005644 <HAL_RCC_OscConfig+0x3ec>
 8005664:	e01b      	b.n	800569e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005666:	4b3d      	ldr	r3, [pc, #244]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800566c:	4a3b      	ldr	r2, [pc, #236]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800566e:	f023 0301 	bic.w	r3, r3, #1
 8005672:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005676:	f7fc fff1 	bl	800265c <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800567e:	f7fc ffed 	bl	800265c <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e1ef      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005690:	4b32      	ldr	r3, [pc, #200]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1ef      	bne.n	800567e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0304 	and.w	r3, r3, #4
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 80a6 	beq.w	80057f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ac:	2300      	movs	r3, #0
 80056ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80056b0:	4b2a      	ldr	r3, [pc, #168]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80056b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10d      	bne.n	80056d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056bc:	4b27      	ldr	r3, [pc, #156]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80056be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056c0:	4a26      	ldr	r2, [pc, #152]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80056c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80056c8:	4b24      	ldr	r3, [pc, #144]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 80056ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d0:	60bb      	str	r3, [r7, #8]
 80056d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056d4:	2301      	movs	r3, #1
 80056d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056d8:	4b21      	ldr	r3, [pc, #132]	@ (8005760 <HAL_RCC_OscConfig+0x508>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d118      	bne.n	8005716 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005760 <HAL_RCC_OscConfig+0x508>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005760 <HAL_RCC_OscConfig+0x508>)
 80056ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056f0:	f7fc ffb4 	bl	800265c <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f8:	f7fc ffb0 	bl	800265c <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e1b2      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800570a:	4b15      	ldr	r3, [pc, #84]	@ (8005760 <HAL_RCC_OscConfig+0x508>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d108      	bne.n	8005730 <HAL_RCC_OscConfig+0x4d8>
 800571e:	4b0f      	ldr	r3, [pc, #60]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005720:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005724:	4a0d      	ldr	r2, [pc, #52]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800572e:	e029      	b.n	8005784 <HAL_RCC_OscConfig+0x52c>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	2b05      	cmp	r3, #5
 8005736:	d115      	bne.n	8005764 <HAL_RCC_OscConfig+0x50c>
 8005738:	4b08      	ldr	r3, [pc, #32]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800573a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800573e:	4a07      	ldr	r2, [pc, #28]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005740:	f043 0304 	orr.w	r3, r3, #4
 8005744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005748:	4b04      	ldr	r3, [pc, #16]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 800574a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800574e:	4a03      	ldr	r2, [pc, #12]	@ (800575c <HAL_RCC_OscConfig+0x504>)
 8005750:	f043 0301 	orr.w	r3, r3, #1
 8005754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005758:	e014      	b.n	8005784 <HAL_RCC_OscConfig+0x52c>
 800575a:	bf00      	nop
 800575c:	40021000 	.word	0x40021000
 8005760:	40007000 	.word	0x40007000
 8005764:	4b9a      	ldr	r3, [pc, #616]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800576a:	4a99      	ldr	r2, [pc, #612]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800576c:	f023 0301 	bic.w	r3, r3, #1
 8005770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005774:	4b96      	ldr	r3, [pc, #600]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800577a:	4a95      	ldr	r2, [pc, #596]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800577c:	f023 0304 	bic.w	r3, r3, #4
 8005780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d016      	beq.n	80057ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800578c:	f7fc ff66 	bl	800265c <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005792:	e00a      	b.n	80057aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005794:	f7fc ff62 	bl	800265c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e162      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057aa:	4b89      	ldr	r3, [pc, #548]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 80057ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0ed      	beq.n	8005794 <HAL_RCC_OscConfig+0x53c>
 80057b8:	e015      	b.n	80057e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ba:	f7fc ff4f 	bl	800265c <HAL_GetTick>
 80057be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057c0:	e00a      	b.n	80057d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057c2:	f7fc ff4b 	bl	800265c <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e14b      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057d8:	4b7d      	ldr	r3, [pc, #500]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 80057da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1ed      	bne.n	80057c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057e6:	7ffb      	ldrb	r3, [r7, #31]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d105      	bne.n	80057f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ec:	4b78      	ldr	r3, [pc, #480]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 80057ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f0:	4a77      	ldr	r2, [pc, #476]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 80057f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0320 	and.w	r3, r3, #32
 8005800:	2b00      	cmp	r3, #0
 8005802:	d03c      	beq.n	800587e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01c      	beq.n	8005846 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800580c:	4b70      	ldr	r3, [pc, #448]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800580e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005812:	4a6f      	ldr	r2, [pc, #444]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005814:	f043 0301 	orr.w	r3, r3, #1
 8005818:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800581c:	f7fc ff1e 	bl	800265c <HAL_GetTick>
 8005820:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005822:	e008      	b.n	8005836 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005824:	f7fc ff1a 	bl	800265c <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	2b02      	cmp	r3, #2
 8005830:	d901      	bls.n	8005836 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e11c      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005836:	4b66      	ldr	r3, [pc, #408]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005838:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	2b00      	cmp	r3, #0
 8005842:	d0ef      	beq.n	8005824 <HAL_RCC_OscConfig+0x5cc>
 8005844:	e01b      	b.n	800587e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005846:	4b62      	ldr	r3, [pc, #392]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005848:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800584c:	4a60      	ldr	r2, [pc, #384]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800584e:	f023 0301 	bic.w	r3, r3, #1
 8005852:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005856:	f7fc ff01 	bl	800265c <HAL_GetTick>
 800585a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800585c:	e008      	b.n	8005870 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800585e:	f7fc fefd 	bl	800265c <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	2b02      	cmp	r3, #2
 800586a:	d901      	bls.n	8005870 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e0ff      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005870:	4b57      	ldr	r3, [pc, #348]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005872:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1ef      	bne.n	800585e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005882:	2b00      	cmp	r3, #0
 8005884:	f000 80f3 	beq.w	8005a6e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588c:	2b02      	cmp	r3, #2
 800588e:	f040 80c9 	bne.w	8005a24 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005892:	4b4f      	ldr	r3, [pc, #316]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f003 0203 	and.w	r2, r3, #3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d12c      	bne.n	8005900 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b0:	3b01      	subs	r3, #1
 80058b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d123      	bne.n	8005900 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d11b      	bne.n	8005900 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d113      	bne.n	8005900 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e2:	085b      	lsrs	r3, r3, #1
 80058e4:	3b01      	subs	r3, #1
 80058e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d109      	bne.n	8005900 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	085b      	lsrs	r3, r3, #1
 80058f8:	3b01      	subs	r3, #1
 80058fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d06b      	beq.n	80059d8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	2b0c      	cmp	r3, #12
 8005904:	d062      	beq.n	80059cc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005906:	4b32      	ldr	r3, [pc, #200]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e0ac      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005916:	4b2e      	ldr	r3, [pc, #184]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a2d      	ldr	r2, [pc, #180]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800591c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005920:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005922:	f7fc fe9b 	bl	800265c <HAL_GetTick>
 8005926:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005928:	e008      	b.n	800593c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800592a:	f7fc fe97 	bl	800265c <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d901      	bls.n	800593c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e099      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800593c:	4b24      	ldr	r3, [pc, #144]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1f0      	bne.n	800592a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005948:	4b21      	ldr	r3, [pc, #132]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800594a:	68da      	ldr	r2, [r3, #12]
 800594c:	4b21      	ldr	r3, [pc, #132]	@ (80059d4 <HAL_RCC_OscConfig+0x77c>)
 800594e:	4013      	ands	r3, r2
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005958:	3a01      	subs	r2, #1
 800595a:	0112      	lsls	r2, r2, #4
 800595c:	4311      	orrs	r1, r2
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005962:	0212      	lsls	r2, r2, #8
 8005964:	4311      	orrs	r1, r2
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800596a:	0852      	lsrs	r2, r2, #1
 800596c:	3a01      	subs	r2, #1
 800596e:	0552      	lsls	r2, r2, #21
 8005970:	4311      	orrs	r1, r2
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005976:	0852      	lsrs	r2, r2, #1
 8005978:	3a01      	subs	r2, #1
 800597a:	0652      	lsls	r2, r2, #25
 800597c:	4311      	orrs	r1, r2
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005982:	06d2      	lsls	r2, r2, #27
 8005984:	430a      	orrs	r2, r1
 8005986:	4912      	ldr	r1, [pc, #72]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005988:	4313      	orrs	r3, r2
 800598a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800598c:	4b10      	ldr	r3, [pc, #64]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a0f      	ldr	r2, [pc, #60]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 8005992:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005996:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005998:	4b0d      	ldr	r3, [pc, #52]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	4a0c      	ldr	r2, [pc, #48]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 800599e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80059a4:	f7fc fe5a 	bl	800265c <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ac:	f7fc fe56 	bl	800265c <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e058      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059be:	4b04      	ldr	r3, [pc, #16]	@ (80059d0 <HAL_RCC_OscConfig+0x778>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0f0      	beq.n	80059ac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80059ca:	e050      	b.n	8005a6e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e04f      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
 80059d0:	40021000 	.word	0x40021000
 80059d4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059d8:	4b27      	ldr	r3, [pc, #156]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d144      	bne.n	8005a6e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80059e4:	4b24      	ldr	r3, [pc, #144]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a23      	ldr	r2, [pc, #140]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 80059ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059f0:	4b21      	ldr	r3, [pc, #132]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	4a20      	ldr	r2, [pc, #128]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 80059f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059fc:	f7fc fe2e 	bl	800265c <HAL_GetTick>
 8005a00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a02:	e008      	b.n	8005a16 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a04:	f7fc fe2a 	bl	800265c <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e02c      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a16:	4b18      	ldr	r3, [pc, #96]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0f0      	beq.n	8005a04 <HAL_RCC_OscConfig+0x7ac>
 8005a22:	e024      	b.n	8005a6e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	2b0c      	cmp	r3, #12
 8005a28:	d01f      	beq.n	8005a6a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a2a:	4b13      	ldr	r3, [pc, #76]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a12      	ldr	r2, [pc, #72]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 8005a30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a36:	f7fc fe11 	bl	800265c <HAL_GetTick>
 8005a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a3c:	e008      	b.n	8005a50 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a3e:	f7fc fe0d 	bl	800265c <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d901      	bls.n	8005a50 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e00f      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a50:	4b09      	ldr	r3, [pc, #36]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1f0      	bne.n	8005a3e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005a5c:	4b06      	ldr	r3, [pc, #24]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 8005a5e:	68da      	ldr	r2, [r3, #12]
 8005a60:	4905      	ldr	r1, [pc, #20]	@ (8005a78 <HAL_RCC_OscConfig+0x820>)
 8005a62:	4b06      	ldr	r3, [pc, #24]	@ (8005a7c <HAL_RCC_OscConfig+0x824>)
 8005a64:	4013      	ands	r3, r2
 8005a66:	60cb      	str	r3, [r1, #12]
 8005a68:	e001      	b.n	8005a6e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e000      	b.n	8005a70 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3720      	adds	r7, #32
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	feeefffc 	.word	0xfeeefffc

08005a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e0e7      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a94:	4b75      	ldr	r3, [pc, #468]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d910      	bls.n	8005ac4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aa2:	4b72      	ldr	r3, [pc, #456]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f023 0207 	bic.w	r2, r3, #7
 8005aaa:	4970      	ldr	r1, [pc, #448]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab2:	4b6e      	ldr	r3, [pc, #440]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d001      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0cf      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d010      	beq.n	8005af2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	4b66      	ldr	r3, [pc, #408]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d908      	bls.n	8005af2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ae0:	4b63      	ldr	r3, [pc, #396]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	4960      	ldr	r1, [pc, #384]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d04c      	beq.n	8005b98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	2b03      	cmp	r3, #3
 8005b04:	d107      	bne.n	8005b16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b06:	4b5a      	ldr	r3, [pc, #360]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d121      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e0a6      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d107      	bne.n	8005b2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b1e:	4b54      	ldr	r3, [pc, #336]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d115      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e09a      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d107      	bne.n	8005b46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b36:	4b4e      	ldr	r3, [pc, #312]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d109      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e08e      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b46:	4b4a      	ldr	r3, [pc, #296]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e086      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b56:	4b46      	ldr	r3, [pc, #280]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f023 0203 	bic.w	r2, r3, #3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	4943      	ldr	r1, [pc, #268]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b68:	f7fc fd78 	bl	800265c <HAL_GetTick>
 8005b6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b6e:	e00a      	b.n	8005b86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b70:	f7fc fd74 	bl	800265c <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e06e      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b86:	4b3a      	ldr	r3, [pc, #232]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 020c 	and.w	r2, r3, #12
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d1eb      	bne.n	8005b70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d010      	beq.n	8005bc6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	689a      	ldr	r2, [r3, #8]
 8005ba8:	4b31      	ldr	r3, [pc, #196]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d208      	bcs.n	8005bc6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	492b      	ldr	r1, [pc, #172]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005bc6:	4b29      	ldr	r3, [pc, #164]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d210      	bcs.n	8005bf6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bd4:	4b25      	ldr	r3, [pc, #148]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f023 0207 	bic.w	r2, r3, #7
 8005bdc:	4923      	ldr	r1, [pc, #140]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005be4:	4b21      	ldr	r3, [pc, #132]	@ (8005c6c <HAL_RCC_ClockConfig+0x1ec>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d001      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e036      	b.n	8005c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0304 	and.w	r3, r3, #4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d008      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c02:	4b1b      	ldr	r3, [pc, #108]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	4918      	ldr	r1, [pc, #96]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0308 	and.w	r3, r3, #8
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d009      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c20:	4b13      	ldr	r3, [pc, #76]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	4910      	ldr	r1, [pc, #64]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c34:	f000 f824 	bl	8005c80 <HAL_RCC_GetSysClockFreq>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c70 <HAL_RCC_ClockConfig+0x1f0>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	091b      	lsrs	r3, r3, #4
 8005c40:	f003 030f 	and.w	r3, r3, #15
 8005c44:	490b      	ldr	r1, [pc, #44]	@ (8005c74 <HAL_RCC_ClockConfig+0x1f4>)
 8005c46:	5ccb      	ldrb	r3, [r1, r3]
 8005c48:	f003 031f 	and.w	r3, r3, #31
 8005c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c50:	4a09      	ldr	r2, [pc, #36]	@ (8005c78 <HAL_RCC_ClockConfig+0x1f8>)
 8005c52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005c54:	4b09      	ldr	r3, [pc, #36]	@ (8005c7c <HAL_RCC_ClockConfig+0x1fc>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fc fcaf 	bl	80025bc <HAL_InitTick>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	72fb      	strb	r3, [r7, #11]

  return status;
 8005c62:	7afb      	ldrb	r3, [r7, #11]
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40022000 	.word	0x40022000
 8005c70:	40021000 	.word	0x40021000
 8005c74:	0800a200 	.word	0x0800a200
 8005c78:	20000074 	.word	0x20000074
 8005c7c:	20000078 	.word	0x20000078

08005c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b089      	sub	sp, #36	@ 0x24
 8005c84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	61fb      	str	r3, [r7, #28]
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 030c 	and.w	r3, r3, #12
 8005c96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c98:	4b3b      	ldr	r3, [pc, #236]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f003 0303 	and.w	r3, r3, #3
 8005ca0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b0c      	cmp	r3, #12
 8005cac:	d121      	bne.n	8005cf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d11e      	bne.n	8005cf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005cb4:	4b34      	ldr	r3, [pc, #208]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0308 	and.w	r3, r3, #8
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d107      	bne.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005cc0:	4b31      	ldr	r3, [pc, #196]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cc6:	0a1b      	lsrs	r3, r3, #8
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	61fb      	str	r3, [r7, #28]
 8005cce:	e005      	b.n	8005cdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005cd0:	4b2d      	ldr	r3, [pc, #180]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	091b      	lsrs	r3, r3, #4
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005cdc:	4a2b      	ldr	r2, [pc, #172]	@ (8005d8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ce4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10d      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cf0:	e00a      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	2b04      	cmp	r3, #4
 8005cf6:	d102      	bne.n	8005cfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005cf8:	4b25      	ldr	r3, [pc, #148]	@ (8005d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cfa:	61bb      	str	r3, [r7, #24]
 8005cfc:	e004      	b.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	2b08      	cmp	r3, #8
 8005d02:	d101      	bne.n	8005d08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d04:	4b23      	ldr	r3, [pc, #140]	@ (8005d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8005d06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	2b0c      	cmp	r3, #12
 8005d0c:	d134      	bne.n	8005d78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	f003 0303 	and.w	r3, r3, #3
 8005d16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d003      	beq.n	8005d26 <HAL_RCC_GetSysClockFreq+0xa6>
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b03      	cmp	r3, #3
 8005d22:	d003      	beq.n	8005d2c <HAL_RCC_GetSysClockFreq+0xac>
 8005d24:	e005      	b.n	8005d32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005d26:	4b1a      	ldr	r3, [pc, #104]	@ (8005d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8005d28:	617b      	str	r3, [r7, #20]
      break;
 8005d2a:	e005      	b.n	8005d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005d2c:	4b19      	ldr	r3, [pc, #100]	@ (8005d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8005d2e:	617b      	str	r3, [r7, #20]
      break;
 8005d30:	e002      	b.n	8005d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	617b      	str	r3, [r7, #20]
      break;
 8005d36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d38:	4b13      	ldr	r3, [pc, #76]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	091b      	lsrs	r3, r3, #4
 8005d3e:	f003 0307 	and.w	r3, r3, #7
 8005d42:	3301      	adds	r3, #1
 8005d44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d46:	4b10      	ldr	r3, [pc, #64]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	0a1b      	lsrs	r3, r3, #8
 8005d4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	fb03 f202 	mul.w	r2, r3, r2
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	0e5b      	lsrs	r3, r3, #25
 8005d64:	f003 0303 	and.w	r3, r3, #3
 8005d68:	3301      	adds	r3, #1
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d78:	69bb      	ldr	r3, [r7, #24]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3724      	adds	r7, #36	@ 0x24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	40021000 	.word	0x40021000
 8005d8c:	0800a210 	.word	0x0800a210
 8005d90:	00f42400 	.word	0x00f42400
 8005d94:	007a1200 	.word	0x007a1200

08005d98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005da0:	2300      	movs	r3, #0
 8005da2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005da4:	4b2a      	ldr	r3, [pc, #168]	@ (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005db0:	f7ff f9ee 	bl	8005190 <HAL_PWREx_GetVoltageRange>
 8005db4:	6178      	str	r0, [r7, #20]
 8005db6:	e014      	b.n	8005de2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005db8:	4b25      	ldr	r3, [pc, #148]	@ (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dbc:	4a24      	ldr	r2, [pc, #144]	@ (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dc4:	4b22      	ldr	r3, [pc, #136]	@ (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005dd0:	f7ff f9de 	bl	8005190 <HAL_PWREx_GetVoltageRange>
 8005dd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dda:	4a1d      	ldr	r2, [pc, #116]	@ (8005e50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ddc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005de0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005de8:	d10b      	bne.n	8005e02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b80      	cmp	r3, #128	@ 0x80
 8005dee:	d919      	bls.n	8005e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2ba0      	cmp	r3, #160	@ 0xa0
 8005df4:	d902      	bls.n	8005dfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005df6:	2302      	movs	r3, #2
 8005df8:	613b      	str	r3, [r7, #16]
 8005dfa:	e013      	b.n	8005e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	613b      	str	r3, [r7, #16]
 8005e00:	e010      	b.n	8005e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2b80      	cmp	r3, #128	@ 0x80
 8005e06:	d902      	bls.n	8005e0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005e08:	2303      	movs	r3, #3
 8005e0a:	613b      	str	r3, [r7, #16]
 8005e0c:	e00a      	b.n	8005e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b80      	cmp	r3, #128	@ 0x80
 8005e12:	d102      	bne.n	8005e1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e14:	2302      	movs	r3, #2
 8005e16:	613b      	str	r3, [r7, #16]
 8005e18:	e004      	b.n	8005e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b70      	cmp	r3, #112	@ 0x70
 8005e1e:	d101      	bne.n	8005e24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e20:	2301      	movs	r3, #1
 8005e22:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e24:	4b0b      	ldr	r3, [pc, #44]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f023 0207 	bic.w	r2, r3, #7
 8005e2c:	4909      	ldr	r1, [pc, #36]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e34:	4b07      	ldr	r3, [pc, #28]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0307 	and.w	r3, r3, #7
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d001      	beq.n	8005e46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e000      	b.n	8005e48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3718      	adds	r7, #24
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	40021000 	.word	0x40021000
 8005e54:	40022000 	.word	0x40022000

08005e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b086      	sub	sp, #24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e60:	2300      	movs	r3, #0
 8005e62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e64:	2300      	movs	r3, #0
 8005e66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d031      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e78:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005e7c:	d01a      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005e7e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005e82:	d814      	bhi.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d009      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005e88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005e8c:	d10f      	bne.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005e8e:	4b5d      	ldr	r3, [pc, #372]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	4a5c      	ldr	r2, [pc, #368]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e98:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e9a:	e00c      	b.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	3304      	adds	r3, #4
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fa22 	bl	80062ec <RCCEx_PLLSAI1_Config>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005eac:	e003      	b.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	74fb      	strb	r3, [r7, #19]
      break;
 8005eb2:	e000      	b.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005eb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005eb6:	7cfb      	ldrb	r3, [r7, #19]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10b      	bne.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ebc:	4b51      	ldr	r3, [pc, #324]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ec2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eca:	494e      	ldr	r1, [pc, #312]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005ed2:	e001      	b.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed4:	7cfb      	ldrb	r3, [r7, #19]
 8005ed6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 809e 	beq.w	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005eea:	4b46      	ldr	r3, [pc, #280]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005efa:	2300      	movs	r3, #0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00d      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f00:	4b40      	ldr	r3, [pc, #256]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f04:	4a3f      	ldr	r2, [pc, #252]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f0c:	4b3d      	ldr	r3, [pc, #244]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f14:	60bb      	str	r3, [r7, #8]
 8005f16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f1c:	4b3a      	ldr	r3, [pc, #232]	@ (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a39      	ldr	r2, [pc, #228]	@ (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f28:	f7fc fb98 	bl	800265c <HAL_GetTick>
 8005f2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f2e:	e009      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f30:	f7fc fb94 	bl	800265c <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d902      	bls.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	74fb      	strb	r3, [r7, #19]
        break;
 8005f42:	e005      	b.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f44:	4b30      	ldr	r3, [pc, #192]	@ (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0ef      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005f50:	7cfb      	ldrb	r3, [r7, #19]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d15a      	bne.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f56:	4b2b      	ldr	r3, [pc, #172]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d01e      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f6c:	697a      	ldr	r2, [r7, #20]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d019      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f72:	4b24      	ldr	r3, [pc, #144]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f7e:	4b21      	ldr	r3, [pc, #132]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f84:	4a1f      	ldr	r2, [pc, #124]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f94:	4a1b      	ldr	r2, [pc, #108]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f9e:	4a19      	ldr	r2, [pc, #100]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d016      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb0:	f7fc fb54 	bl	800265c <HAL_GetTick>
 8005fb4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fb6:	e00b      	b.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb8:	f7fc fb50 	bl	800265c <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d902      	bls.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	74fb      	strb	r3, [r7, #19]
            break;
 8005fce:	e006      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0ec      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005fde:	7cfb      	ldrb	r3, [r7, #19]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10b      	bne.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fe4:	4b07      	ldr	r3, [pc, #28]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ff2:	4904      	ldr	r1, [pc, #16]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005ffa:	e009      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ffc:	7cfb      	ldrb	r3, [r7, #19]
 8005ffe:	74bb      	strb	r3, [r7, #18]
 8006000:	e006      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006002:	bf00      	nop
 8006004:	40021000 	.word	0x40021000
 8006008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800600c:	7cfb      	ldrb	r3, [r7, #19]
 800600e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006010:	7c7b      	ldrb	r3, [r7, #17]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d105      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006016:	4b8d      	ldr	r3, [pc, #564]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800601a:	4a8c      	ldr	r2, [pc, #560]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800601c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006020:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800602e:	4b87      	ldr	r3, [pc, #540]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006034:	f023 0203 	bic.w	r2, r3, #3
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	4983      	ldr	r1, [pc, #524]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800603e:	4313      	orrs	r3, r2
 8006040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006050:	4b7e      	ldr	r3, [pc, #504]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006056:	f023 020c 	bic.w	r2, r3, #12
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605e:	497b      	ldr	r1, [pc, #492]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006060:	4313      	orrs	r3, r2
 8006062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0304 	and.w	r3, r3, #4
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006072:	4b76      	ldr	r3, [pc, #472]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006078:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006080:	4972      	ldr	r1, [pc, #456]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006082:	4313      	orrs	r3, r2
 8006084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f003 0320 	and.w	r3, r3, #32
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006094:	4b6d      	ldr	r3, [pc, #436]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800609a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a2:	496a      	ldr	r1, [pc, #424]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060a4:	4313      	orrs	r3, r2
 80060a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060b6:	4b65      	ldr	r3, [pc, #404]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c4:	4961      	ldr	r1, [pc, #388]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00a      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80060d8:	4b5c      	ldr	r3, [pc, #368]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e6:	4959      	ldr	r1, [pc, #356]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060fa:	4b54      	ldr	r3, [pc, #336]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006100:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006108:	4950      	ldr	r1, [pc, #320]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800610a:	4313      	orrs	r3, r2
 800610c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00a      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800611c:	4b4b      	ldr	r3, [pc, #300]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800611e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006122:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800612a:	4948      	ldr	r1, [pc, #288]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800612c:	4313      	orrs	r3, r2
 800612e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800613e:	4b43      	ldr	r3, [pc, #268]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006144:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614c:	493f      	ldr	r1, [pc, #252]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800614e:	4313      	orrs	r3, r2
 8006150:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d028      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006160:	4b3a      	ldr	r3, [pc, #232]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006166:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800616e:	4937      	ldr	r1, [pc, #220]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006170:	4313      	orrs	r3, r2
 8006172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800617a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800617e:	d106      	bne.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006180:	4b32      	ldr	r3, [pc, #200]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	4a31      	ldr	r2, [pc, #196]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006186:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800618a:	60d3      	str	r3, [r2, #12]
 800618c:	e011      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006192:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006196:	d10c      	bne.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	3304      	adds	r3, #4
 800619c:	2101      	movs	r1, #1
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 f8a4 	bl	80062ec <RCCEx_PLLSAI1_Config>
 80061a4:	4603      	mov	r3, r0
 80061a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80061a8:	7cfb      	ldrb	r3, [r7, #19]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80061ae:	7cfb      	ldrb	r3, [r7, #19]
 80061b0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d028      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80061be:	4b23      	ldr	r3, [pc, #140]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061cc:	491f      	ldr	r1, [pc, #124]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061dc:	d106      	bne.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061de:	4b1b      	ldr	r3, [pc, #108]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	4a1a      	ldr	r2, [pc, #104]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061e8:	60d3      	str	r3, [r2, #12]
 80061ea:	e011      	b.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061f4:	d10c      	bne.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	3304      	adds	r3, #4
 80061fa:	2101      	movs	r1, #1
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 f875 	bl	80062ec <RCCEx_PLLSAI1_Config>
 8006202:	4603      	mov	r3, r0
 8006204:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006206:	7cfb      	ldrb	r3, [r7, #19]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800620c:	7cfb      	ldrb	r3, [r7, #19]
 800620e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d02b      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800621c:	4b0b      	ldr	r3, [pc, #44]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800621e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006222:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800622a:	4908      	ldr	r1, [pc, #32]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800622c:	4313      	orrs	r3, r2
 800622e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006236:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800623a:	d109      	bne.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800623c:	4b03      	ldr	r3, [pc, #12]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	4a02      	ldr	r2, [pc, #8]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006242:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006246:	60d3      	str	r3, [r2, #12]
 8006248:	e014      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800624a:	bf00      	nop
 800624c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006254:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006258:	d10c      	bne.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	3304      	adds	r3, #4
 800625e:	2101      	movs	r1, #1
 8006260:	4618      	mov	r0, r3
 8006262:	f000 f843 	bl	80062ec <RCCEx_PLLSAI1_Config>
 8006266:	4603      	mov	r3, r0
 8006268:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800626a:	7cfb      	ldrb	r3, [r7, #19]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8006270:	7cfb      	ldrb	r3, [r7, #19]
 8006272:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800627c:	2b00      	cmp	r3, #0
 800627e:	d01c      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006280:	4b19      	ldr	r3, [pc, #100]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006286:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800628e:	4916      	ldr	r1, [pc, #88]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006290:	4313      	orrs	r3, r2
 8006292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800629a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800629e:	d10c      	bne.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	3304      	adds	r3, #4
 80062a4:	2102      	movs	r1, #2
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 f820 	bl	80062ec <RCCEx_PLLSAI1_Config>
 80062ac:	4603      	mov	r3, r0
 80062ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062b0:	7cfb      	ldrb	r3, [r7, #19]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80062b6:	7cfb      	ldrb	r3, [r7, #19]
 80062b8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062c6:	4b08      	ldr	r3, [pc, #32]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062cc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062d4:	4904      	ldr	r1, [pc, #16]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062d6:	4313      	orrs	r3, r2
 80062d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80062dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3718      	adds	r7, #24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	40021000 	.word	0x40021000

080062ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80062fa:	4b74      	ldr	r3, [pc, #464]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d018      	beq.n	8006338 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006306:	4b71      	ldr	r3, [pc, #452]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	f003 0203 	and.w	r2, r3, #3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	429a      	cmp	r2, r3
 8006314:	d10d      	bne.n	8006332 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
       ||
 800631a:	2b00      	cmp	r3, #0
 800631c:	d009      	beq.n	8006332 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800631e:	4b6b      	ldr	r3, [pc, #428]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	091b      	lsrs	r3, r3, #4
 8006324:	f003 0307 	and.w	r3, r3, #7
 8006328:	1c5a      	adds	r2, r3, #1
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
       ||
 800632e:	429a      	cmp	r2, r3
 8006330:	d047      	beq.n	80063c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	73fb      	strb	r3, [r7, #15]
 8006336:	e044      	b.n	80063c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b03      	cmp	r3, #3
 800633e:	d018      	beq.n	8006372 <RCCEx_PLLSAI1_Config+0x86>
 8006340:	2b03      	cmp	r3, #3
 8006342:	d825      	bhi.n	8006390 <RCCEx_PLLSAI1_Config+0xa4>
 8006344:	2b01      	cmp	r3, #1
 8006346:	d002      	beq.n	800634e <RCCEx_PLLSAI1_Config+0x62>
 8006348:	2b02      	cmp	r3, #2
 800634a:	d009      	beq.n	8006360 <RCCEx_PLLSAI1_Config+0x74>
 800634c:	e020      	b.n	8006390 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800634e:	4b5f      	ldr	r3, [pc, #380]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d11d      	bne.n	8006396 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800635e:	e01a      	b.n	8006396 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006360:	4b5a      	ldr	r3, [pc, #360]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006368:	2b00      	cmp	r3, #0
 800636a:	d116      	bne.n	800639a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006370:	e013      	b.n	800639a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006372:	4b56      	ldr	r3, [pc, #344]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10f      	bne.n	800639e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800637e:	4b53      	ldr	r3, [pc, #332]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d109      	bne.n	800639e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800638e:	e006      	b.n	800639e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	73fb      	strb	r3, [r7, #15]
      break;
 8006394:	e004      	b.n	80063a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006396:	bf00      	nop
 8006398:	e002      	b.n	80063a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800639a:	bf00      	nop
 800639c:	e000      	b.n	80063a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800639e:	bf00      	nop
    }

    if(status == HAL_OK)
 80063a0:	7bfb      	ldrb	r3, [r7, #15]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d10d      	bne.n	80063c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80063a6:	4b49      	ldr	r3, [pc, #292]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6819      	ldr	r1, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	011b      	lsls	r3, r3, #4
 80063ba:	430b      	orrs	r3, r1
 80063bc:	4943      	ldr	r1, [pc, #268]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d17c      	bne.n	80064c2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80063c8:	4b40      	ldr	r3, [pc, #256]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a3f      	ldr	r2, [pc, #252]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80063ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063d4:	f7fc f942 	bl	800265c <HAL_GetTick>
 80063d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063da:	e009      	b.n	80063f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063dc:	f7fc f93e 	bl	800265c <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d902      	bls.n	80063f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	73fb      	strb	r3, [r7, #15]
        break;
 80063ee:	e005      	b.n	80063fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063f0:	4b36      	ldr	r3, [pc, #216]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1ef      	bne.n	80063dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d15f      	bne.n	80064c2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d110      	bne.n	800642a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006408:	4b30      	ldr	r3, [pc, #192]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006410:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	6892      	ldr	r2, [r2, #8]
 8006418:	0211      	lsls	r1, r2, #8
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	68d2      	ldr	r2, [r2, #12]
 800641e:	06d2      	lsls	r2, r2, #27
 8006420:	430a      	orrs	r2, r1
 8006422:	492a      	ldr	r1, [pc, #168]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006424:	4313      	orrs	r3, r2
 8006426:	610b      	str	r3, [r1, #16]
 8006428:	e027      	b.n	800647a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b01      	cmp	r3, #1
 800642e:	d112      	bne.n	8006456 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006430:	4b26      	ldr	r3, [pc, #152]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006438:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6892      	ldr	r2, [r2, #8]
 8006440:	0211      	lsls	r1, r2, #8
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	6912      	ldr	r2, [r2, #16]
 8006446:	0852      	lsrs	r2, r2, #1
 8006448:	3a01      	subs	r2, #1
 800644a:	0552      	lsls	r2, r2, #21
 800644c:	430a      	orrs	r2, r1
 800644e:	491f      	ldr	r1, [pc, #124]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006450:	4313      	orrs	r3, r2
 8006452:	610b      	str	r3, [r1, #16]
 8006454:	e011      	b.n	800647a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006456:	4b1d      	ldr	r3, [pc, #116]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800645e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	6892      	ldr	r2, [r2, #8]
 8006466:	0211      	lsls	r1, r2, #8
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6952      	ldr	r2, [r2, #20]
 800646c:	0852      	lsrs	r2, r2, #1
 800646e:	3a01      	subs	r2, #1
 8006470:	0652      	lsls	r2, r2, #25
 8006472:	430a      	orrs	r2, r1
 8006474:	4915      	ldr	r1, [pc, #84]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006476:	4313      	orrs	r3, r2
 8006478:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800647a:	4b14      	ldr	r3, [pc, #80]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a13      	ldr	r2, [pc, #76]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006480:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006484:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006486:	f7fc f8e9 	bl	800265c <HAL_GetTick>
 800648a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800648c:	e009      	b.n	80064a2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800648e:	f7fc f8e5 	bl	800265c <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b02      	cmp	r3, #2
 800649a:	d902      	bls.n	80064a2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	73fb      	strb	r3, [r7, #15]
          break;
 80064a0:	e005      	b.n	80064ae <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064a2:	4b0a      	ldr	r3, [pc, #40]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d0ef      	beq.n	800648e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80064ae:	7bfb      	ldrb	r3, [r7, #15]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d106      	bne.n	80064c2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80064b4:	4b05      	ldr	r3, [pc, #20]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80064b6:	691a      	ldr	r2, [r3, #16]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	699b      	ldr	r3, [r3, #24]
 80064bc:	4903      	ldr	r1, [pc, #12]	@ (80064cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80064c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	40021000 	.word	0x40021000

080064d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e095      	b.n	800660e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d108      	bne.n	80064fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064f2:	d009      	beq.n	8006508 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	61da      	str	r2, [r3, #28]
 80064fa:	e005      	b.n	8006508 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d106      	bne.n	8006528 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fb fe14 	bl	8002150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800653e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006548:	d902      	bls.n	8006550 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800654a:	2300      	movs	r3, #0
 800654c:	60fb      	str	r3, [r7, #12]
 800654e:	e002      	b.n	8006556 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006550:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006554:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800655e:	d007      	beq.n	8006570 <HAL_SPI_Init+0xa0>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006568:	d002      	beq.n	8006570 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	f003 0302 	and.w	r3, r3, #2
 800658a:	431a      	orrs	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	695b      	ldr	r3, [r3, #20]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	431a      	orrs	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800659e:	431a      	orrs	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065a8:	431a      	orrs	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065b2:	ea42 0103 	orr.w	r1, r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	430a      	orrs	r2, r1
 80065c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	0c1b      	lsrs	r3, r3, #16
 80065cc:	f003 0204 	and.w	r2, r3, #4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d4:	f003 0310 	and.w	r3, r3, #16
 80065d8:	431a      	orrs	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065de:	f003 0308 	and.w	r3, r3, #8
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80065ec:	ea42 0103 	orr.w	r1, r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	607a      	str	r2, [r7, #4]
 8006624:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800662c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006634:	7dfb      	ldrb	r3, [r7, #23]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d00c      	beq.n	8006654 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006640:	d106      	bne.n	8006650 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d102      	bne.n	8006650 <HAL_SPI_TransmitReceive_DMA+0x38>
 800664a:	7dfb      	ldrb	r3, [r7, #23]
 800664c:	2b04      	cmp	r3, #4
 800664e:	d001      	beq.n	8006654 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006650:	2302      	movs	r3, #2
 8006652:	e158      	b.n	8006906 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d005      	beq.n	8006666 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d002      	beq.n	8006666 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006660:	887b      	ldrh	r3, [r7, #2]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e14d      	b.n	8006906 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006670:	2b01      	cmp	r3, #1
 8006672:	d101      	bne.n	8006678 <HAL_SPI_TransmitReceive_DMA+0x60>
 8006674:	2302      	movs	r3, #2
 8006676:	e146      	b.n	8006906 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b04      	cmp	r3, #4
 800668a:	d003      	beq.n	8006694 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2205      	movs	r2, #5
 8006690:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	887a      	ldrh	r2, [r7, #2]
 80066a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	887a      	ldrh	r2, [r7, #2]
 80066aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	887a      	ldrh	r2, [r7, #2]
 80066b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	887a      	ldrh	r2, [r7, #2]
 80066be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80066dc:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066e6:	d908      	bls.n	80066fa <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80066f6:	605a      	str	r2, [r3, #4]
 80066f8:	e06f      	b.n	80067da <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006708:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006714:	d126      	bne.n	8006764 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10f      	bne.n	8006742 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006730:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006736:	b29b      	uxth	r3, r3
 8006738:	085b      	lsrs	r3, r3, #1
 800673a:	b29a      	uxth	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006740:	e010      	b.n	8006764 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006750:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006756:	b29b      	uxth	r3, r3
 8006758:	085b      	lsrs	r3, r3, #1
 800675a:	b29b      	uxth	r3, r3
 800675c:	3301      	adds	r3, #1
 800675e:	b29a      	uxth	r2, r3
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006768:	699b      	ldr	r3, [r3, #24]
 800676a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800676e:	d134      	bne.n	80067da <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800677e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006786:	b29b      	uxth	r3, r3
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d111      	bne.n	80067b4 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800679e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	085b      	lsrs	r3, r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80067b2:	e012      	b.n	80067da <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	685a      	ldr	r2, [r3, #4]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80067c2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	085b      	lsrs	r3, r3, #1
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3301      	adds	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	d108      	bne.n	80067f8 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ea:	4a49      	ldr	r2, [pc, #292]	@ (8006910 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 80067ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067f2:	4a48      	ldr	r2, [pc, #288]	@ (8006914 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 80067f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80067f6:	e007      	b.n	8006808 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067fc:	4a46      	ldr	r2, [pc, #280]	@ (8006918 <HAL_SPI_TransmitReceive_DMA+0x300>)
 80067fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006804:	4a45      	ldr	r2, [pc, #276]	@ (800691c <HAL_SPI_TransmitReceive_DMA+0x304>)
 8006806:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800680c:	4a44      	ldr	r2, [pc, #272]	@ (8006920 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800680e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006814:	2200      	movs	r2, #0
 8006816:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	330c      	adds	r3, #12
 8006822:	4619      	mov	r1, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006828:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006830:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006832:	f7fd fca3 	bl	800417c <HAL_DMA_Start_IT>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00b      	beq.n	8006854 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006840:	f043 0210 	orr.w	r2, r3, #16
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e058      	b.n	8006906 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	685a      	ldr	r2, [r3, #4]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f042 0201 	orr.w	r2, r2, #1
 8006862:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006868:	2200      	movs	r2, #0
 800686a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006870:	2200      	movs	r2, #0
 8006872:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006878:	2200      	movs	r2, #0
 800687a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006880:	2200      	movs	r2, #0
 8006882:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688c:	4619      	mov	r1, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	330c      	adds	r3, #12
 8006894:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800689a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800689c:	f7fd fc6e 	bl	800417c <HAL_DMA_Start_IT>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d00b      	beq.n	80068be <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068aa:	f043 0210 	orr.w	r2, r3, #16
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e023      	b.n	8006906 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c8:	2b40      	cmp	r3, #64	@ 0x40
 80068ca:	d007      	beq.n	80068dc <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068da:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f042 0220 	orr.w	r2, r2, #32
 80068f2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	685a      	ldr	r2, [r3, #4]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0202 	orr.w	r2, r2, #2
 8006902:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3718      	adds	r7, #24
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	08006ed9 	.word	0x08006ed9
 8006914:	08006da1 	.word	0x08006da1
 8006918:	08006ef5 	.word	0x08006ef5
 800691c:	08006e49 	.word	0x08006e49
 8006920:	08006f11 	.word	0x08006f11

08006924 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08a      	sub	sp, #40	@ 0x28
 8006928:	af02      	add	r7, sp, #8
 800692a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800692c:	2300      	movs	r3, #0
 800692e:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006930:	4b88      	ldr	r3, [pc, #544]	@ (8006b54 <HAL_SPI_Abort+0x230>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a88      	ldr	r2, [pc, #544]	@ (8006b58 <HAL_SPI_Abort+0x234>)
 8006936:	fba2 2303 	umull	r2, r3, r2, r3
 800693a:	0a5b      	lsrs	r3, r3, #9
 800693c:	2264      	movs	r2, #100	@ 0x64
 800693e:	fb02 f303 	mul.w	r3, r2, r3
 8006942:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f022 0220 	bic.w	r2, r2, #32
 8006956:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006962:	2b80      	cmp	r3, #128	@ 0x80
 8006964:	d117      	bne.n	8006996 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a7c      	ldr	r2, [pc, #496]	@ (8006b5c <HAL_SPI_Abort+0x238>)
 800696a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d106      	bne.n	8006980 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006976:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800697e:	e008      	b.n	8006992 <HAL_SPI_Abort+0x6e>
      }
      count--;
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	3b01      	subs	r3, #1
 8006984:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800698c:	b2db      	uxtb	r3, r3
 800698e:	2b07      	cmp	r3, #7
 8006990:	d1ec      	bne.n	800696c <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a0:	2b40      	cmp	r3, #64	@ 0x40
 80069a2:	d117      	bne.n	80069d4 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a6e      	ldr	r2, [pc, #440]	@ (8006b60 <HAL_SPI_Abort+0x23c>)
 80069a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d106      	bne.n	80069be <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80069bc:	e008      	b.n	80069d0 <HAL_SPI_Abort+0xac>
      }
      count--;
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	3b01      	subs	r3, #1
 80069c2:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b07      	cmp	r3, #7
 80069ce:	d1ec      	bne.n	80069aa <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	f003 0302 	and.w	r3, r3, #2
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d141      	bne.n	8006a66 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d03d      	beq.n	8006a66 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ee:	2200      	movs	r2, #0
 80069f0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fd fc20 	bl	800423c <HAL_DMA_Abort>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d002      	beq.n	8006a08 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2240      	movs	r2, #64	@ 0x40
 8006a06:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685a      	ldr	r2, [r3, #4]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 0202 	bic.w	r2, r2, #2
 8006a16:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006a18:	f7fb fe20 	bl	800265c <HAL_GetTick>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	461a      	mov	r2, r3
 8006a20:	2164      	movs	r1, #100	@ 0x64
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 fc20 	bl	8007268 <SPI_EndRxTxTransaction>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2240      	movs	r2, #64	@ 0x40
 8006a32:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a42:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006a44:	f7fb fe0a 	bl	800265c <HAL_GetTick>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	2364      	movs	r3, #100	@ 0x64
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 fb19 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d002      	beq.n	8006a66 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2240      	movs	r2, #64	@ 0x40
 8006a64:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d143      	bne.n	8006afc <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d03f      	beq.n	8006afc <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a80:	2200      	movs	r2, #0
 8006a82:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7fd fbd7 	bl	800423c <HAL_DMA_Abort>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d002      	beq.n	8006a9a <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2240      	movs	r2, #64	@ 0x40
 8006a98:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006aa8:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006aaa:	f7fb fdd7 	bl	800265c <HAL_GetTick>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	9300      	str	r3, [sp, #0]
 8006ab2:	2364      	movs	r3, #100	@ 0x64
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2180      	movs	r1, #128	@ 0x80
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fa5f 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d002      	beq.n	8006aca <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2240      	movs	r2, #64	@ 0x40
 8006ac8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006aca:	f7fb fdc7 	bl	800265c <HAL_GetTick>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	9300      	str	r3, [sp, #0]
 8006ad2:	2364      	movs	r3, #100	@ 0x64
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fad6 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d002      	beq.n	8006aec <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2240      	movs	r2, #64	@ 0x40
 8006aea:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0201 	bic.w	r2, r2, #1
 8006afa:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b0e:	2b40      	cmp	r3, #64	@ 0x40
 8006b10:	d102      	bne.n	8006b18 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	77fb      	strb	r3, [r7, #31]
 8006b16:	e002      	b.n	8006b1e <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b1e:	2300      	movs	r3, #0
 8006b20:	613b      	str	r3, [r7, #16]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	613b      	str	r3, [r7, #16]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	613b      	str	r3, [r7, #16]
 8006b32:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006b34:	2300      	movs	r3, #0
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8006b4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3720      	adds	r7, #32
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	20000074 	.word	0x20000074
 8006b58:	057619f1 	.word	0x057619f1
 8006b5c:	080073b5 	.word	0x080073b5
 8006b60:	080072f5 	.word	0x080072f5

08006b64 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	099b      	lsrs	r3, r3, #6
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10f      	bne.n	8006ba8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00a      	beq.n	8006ba8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	099b      	lsrs	r3, r3, #6
 8006b96:	f003 0301 	and.w	r3, r3, #1
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d004      	beq.n	8006ba8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	4798      	blx	r3
    return;
 8006ba6:	e0d7      	b.n	8006d58 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	085b      	lsrs	r3, r3, #1
 8006bac:	f003 0301 	and.w	r3, r3, #1
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00a      	beq.n	8006bca <HAL_SPI_IRQHandler+0x66>
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	09db      	lsrs	r3, r3, #7
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d004      	beq.n	8006bca <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	4798      	blx	r3
    return;
 8006bc8:	e0c6      	b.n	8006d58 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	095b      	lsrs	r3, r3, #5
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10c      	bne.n	8006bf0 <HAL_SPI_IRQHandler+0x8c>
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	099b      	lsrs	r3, r3, #6
 8006bda:	f003 0301 	and.w	r3, r3, #1
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d106      	bne.n	8006bf0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	0a1b      	lsrs	r3, r3, #8
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 80b4 	beq.w	8006d58 <HAL_SPI_IRQHandler+0x1f4>
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	095b      	lsrs	r3, r3, #5
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 80ad 	beq.w	8006d58 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	099b      	lsrs	r3, r3, #6
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d023      	beq.n	8006c52 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	2b03      	cmp	r3, #3
 8006c14:	d011      	beq.n	8006c3a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c1a:	f043 0204 	orr.w	r2, r3, #4
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c22:	2300      	movs	r3, #0
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	617b      	str	r3, [r7, #20]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	617b      	str	r3, [r7, #20]
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	e00b      	b.n	8006c52 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	613b      	str	r3, [r7, #16]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	613b      	str	r3, [r7, #16]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	613b      	str	r3, [r7, #16]
 8006c4e:	693b      	ldr	r3, [r7, #16]
        return;
 8006c50:	e082      	b.n	8006d58 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	095b      	lsrs	r3, r3, #5
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d014      	beq.n	8006c88 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c62:	f043 0201 	orr.w	r2, r3, #1
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	60fb      	str	r3, [r7, #12]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	60fb      	str	r3, [r7, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c84:	601a      	str	r2, [r3, #0]
 8006c86:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	0a1b      	lsrs	r3, r3, #8
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d00c      	beq.n	8006cae <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c98:	f043 0208 	orr.w	r2, r3, #8
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	60bb      	str	r3, [r7, #8]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	60bb      	str	r3, [r7, #8]
 8006cac:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d04f      	beq.n	8006d56 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cc4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d104      	bne.n	8006ce2 <HAL_SPI_IRQHandler+0x17e>
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	f003 0301 	and.w	r3, r3, #1
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d034      	beq.n	8006d4c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	685a      	ldr	r2, [r3, #4]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f022 0203 	bic.w	r2, r2, #3
 8006cf0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d011      	beq.n	8006d1e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cfe:	4a18      	ldr	r2, [pc, #96]	@ (8006d60 <HAL_SPI_IRQHandler+0x1fc>)
 8006d00:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7fd fad6 	bl	80042b8 <HAL_DMA_Abort_IT>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d005      	beq.n	8006d1e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d016      	beq.n	8006d54 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8006d60 <HAL_SPI_IRQHandler+0x1fc>)
 8006d2c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fd fac0 	bl	80042b8 <HAL_DMA_Abort_IT>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00a      	beq.n	8006d54 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d42:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006d4a:	e003      	b.n	8006d54 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f7fb f849 	bl	8001de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006d52:	e000      	b.n	8006d56 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006d54:	bf00      	nop
    return;
 8006d56:	bf00      	nop
  }
}
 8006d58:	3720      	adds	r7, #32
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	08006f51 	.word	0x08006f51

08006d64 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dac:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dae:	f7fb fc55 	bl	800265c <HAL_GetTick>
 8006db2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0320 	and.w	r3, r3, #32
 8006dbe:	2b20      	cmp	r3, #32
 8006dc0:	d03c      	beq.n	8006e3c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 0220 	bic.w	r2, r2, #32
 8006dd0:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10d      	bne.n	8006df6 <SPI_DMAReceiveCplt+0x56>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006de2:	d108      	bne.n	8006df6 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685a      	ldr	r2, [r3, #4]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f022 0203 	bic.w	r2, r2, #3
 8006df2:	605a      	str	r2, [r3, #4]
 8006df4:	e007      	b.n	8006e06 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0201 	bic.w	r2, r2, #1
 8006e04:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	2164      	movs	r1, #100	@ 0x64
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f000 f9d4 	bl	80071b8 <SPI_EndRxTransaction>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d002      	beq.n	8006e1c <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d003      	beq.n	8006e3c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f7fa ffd5 	bl	8001de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006e3a:	e002      	b.n	8006e42 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f7ff ff91 	bl	8006d64 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e54:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e56:	f7fb fc01 	bl	800265c <HAL_GetTick>
 8006e5a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f003 0320 	and.w	r3, r3, #32
 8006e66:	2b20      	cmp	r3, #32
 8006e68:	d030      	beq.n	8006ecc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	685a      	ldr	r2, [r3, #4]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 0220 	bic.w	r2, r2, #32
 8006e78:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	2164      	movs	r1, #100	@ 0x64
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 f9f2 	bl	8007268 <SPI_EndRxTxTransaction>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d005      	beq.n	8006e96 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8e:	f043 0220 	orr.w	r2, r3, #32
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 0203 	bic.w	r2, r2, #3
 8006ea4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d003      	beq.n	8006ecc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f7fa ff8d 	bl	8001de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006eca:	e002      	b.n	8006ed2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f7fa ff6b 	bl	8001da8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f7ff ff46 	bl	8006d78 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006eec:	bf00      	nop
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f00:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	f7ff ff42 	bl	8006d8c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f08:	bf00      	nop
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	685a      	ldr	r2, [r3, #4]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 0203 	bic.w	r2, r2, #3
 8006f2c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f32:	f043 0210 	orr.w	r2, r3, #16
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f7fa ff4e 	bl	8001de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f5c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f7fa ff39 	bl	8001de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f72:	bf00      	nop
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
	...

08006f7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b088      	sub	sp, #32
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	603b      	str	r3, [r7, #0]
 8006f88:	4613      	mov	r3, r2
 8006f8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f8c:	f7fb fb66 	bl	800265c <HAL_GetTick>
 8006f90:	4602      	mov	r2, r0
 8006f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f94:	1a9b      	subs	r3, r3, r2
 8006f96:	683a      	ldr	r2, [r7, #0]
 8006f98:	4413      	add	r3, r2
 8006f9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f9c:	f7fb fb5e 	bl	800265c <HAL_GetTick>
 8006fa0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006fa2:	4b39      	ldr	r3, [pc, #228]	@ (8007088 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	015b      	lsls	r3, r3, #5
 8006fa8:	0d1b      	lsrs	r3, r3, #20
 8006faa:	69fa      	ldr	r2, [r7, #28]
 8006fac:	fb02 f303 	mul.w	r3, r2, r3
 8006fb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fb2:	e054      	b.n	800705e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fba:	d050      	beq.n	800705e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fbc:	f7fb fb4e 	bl	800265c <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	69fa      	ldr	r2, [r7, #28]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d902      	bls.n	8006fd2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d13d      	bne.n	800704e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fe0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fea:	d111      	bne.n	8007010 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ff4:	d004      	beq.n	8007000 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ffe:	d107      	bne.n	8007010 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800700e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007018:	d10f      	bne.n	800703a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007028:	601a      	str	r2, [r3, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007038:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e017      	b.n	800707e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d101      	bne.n	8007058 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007054:	2300      	movs	r3, #0
 8007056:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	3b01      	subs	r3, #1
 800705c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	689a      	ldr	r2, [r3, #8]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	4013      	ands	r3, r2
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	429a      	cmp	r2, r3
 800706c:	bf0c      	ite	eq
 800706e:	2301      	moveq	r3, #1
 8007070:	2300      	movne	r3, #0
 8007072:	b2db      	uxtb	r3, r3
 8007074:	461a      	mov	r2, r3
 8007076:	79fb      	ldrb	r3, [r7, #7]
 8007078:	429a      	cmp	r2, r3
 800707a:	d19b      	bne.n	8006fb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3720      	adds	r7, #32
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	20000074 	.word	0x20000074

0800708c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b08a      	sub	sp, #40	@ 0x28
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800709a:	2300      	movs	r3, #0
 800709c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800709e:	f7fb fadd 	bl	800265c <HAL_GetTick>
 80070a2:	4602      	mov	r2, r0
 80070a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a6:	1a9b      	subs	r3, r3, r2
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	4413      	add	r3, r2
 80070ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80070ae:	f7fb fad5 	bl	800265c <HAL_GetTick>
 80070b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	330c      	adds	r3, #12
 80070ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80070bc:	4b3d      	ldr	r3, [pc, #244]	@ (80071b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	4613      	mov	r3, r2
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	4413      	add	r3, r2
 80070c6:	00da      	lsls	r2, r3, #3
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	0d1b      	lsrs	r3, r3, #20
 80070cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ce:	fb02 f303 	mul.w	r3, r2, r3
 80070d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80070d4:	e060      	b.n	8007198 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80070dc:	d107      	bne.n	80070ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d104      	bne.n	80070ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80070ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f4:	d050      	beq.n	8007198 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070f6:	f7fb fab1 	bl	800265c <HAL_GetTick>
 80070fa:	4602      	mov	r2, r0
 80070fc:	6a3b      	ldr	r3, [r7, #32]
 80070fe:	1ad3      	subs	r3, r2, r3
 8007100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007102:	429a      	cmp	r2, r3
 8007104:	d902      	bls.n	800710c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007108:	2b00      	cmp	r3, #0
 800710a:	d13d      	bne.n	8007188 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800711a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007124:	d111      	bne.n	800714a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800712e:	d004      	beq.n	800713a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007138:	d107      	bne.n	800714a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007148:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007152:	d10f      	bne.n	8007174 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007172:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e010      	b.n	80071aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	3b01      	subs	r3, #1
 8007196:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689a      	ldr	r2, [r3, #8]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	4013      	ands	r3, r2
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d196      	bne.n	80070d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3728      	adds	r7, #40	@ 0x28
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	20000074 	.word	0x20000074

080071b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af02      	add	r7, sp, #8
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071cc:	d111      	bne.n	80071f2 <SPI_EndRxTransaction+0x3a>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071d6:	d004      	beq.n	80071e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071e0:	d107      	bne.n	80071f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071f0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	9300      	str	r3, [sp, #0]
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	2200      	movs	r2, #0
 80071fa:	2180      	movs	r1, #128	@ 0x80
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f7ff febd 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d007      	beq.n	8007218 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800720c:	f043 0220 	orr.w	r2, r3, #32
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007214:	2303      	movs	r3, #3
 8007216:	e023      	b.n	8007260 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007220:	d11d      	bne.n	800725e <SPI_EndRxTransaction+0xa6>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800722a:	d004      	beq.n	8007236 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007234:	d113      	bne.n	800725e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2200      	movs	r2, #0
 800723e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f7ff ff22 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d007      	beq.n	800725e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007252:	f043 0220 	orr.w	r2, r3, #32
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e000      	b.n	8007260 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af02      	add	r7, sp, #8
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	2200      	movs	r2, #0
 800727c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f7ff ff03 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d007      	beq.n	800729c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007290:	f043 0220 	orr.w	r2, r3, #32
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	e027      	b.n	80072ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	2200      	movs	r2, #0
 80072a4:	2180      	movs	r1, #128	@ 0x80
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f7ff fe68 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d007      	beq.n	80072c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072b6:	f043 0220 	orr.w	r2, r3, #32
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e014      	b.n	80072ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f7ff fedc 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d007      	beq.n	80072ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072de:	f043 0220 	orr.w	r2, r3, #32
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e000      	b.n	80072ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af02      	add	r7, sp, #8
 80072fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800730a:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800730c:	4b27      	ldr	r3, [pc, #156]	@ (80073ac <SPI_AbortRx_ISR+0xb8>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a27      	ldr	r2, [pc, #156]	@ (80073b0 <SPI_AbortRx_ISR+0xbc>)
 8007312:	fba2 2303 	umull	r2, r3, r2, r3
 8007316:	0a5b      	lsrs	r3, r3, #9
 8007318:	2264      	movs	r2, #100	@ 0x64
 800731a:	fb02 f303 	mul.w	r3, r2, r3
 800731e:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800732e:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d106      	bne.n	8007344 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8007342:	e009      	b.n	8007358 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	3b01      	subs	r3, #1
 8007348:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007354:	2b40      	cmp	r3, #64	@ 0x40
 8007356:	d0eb      	beq.n	8007330 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007358:	f7fb f980 	bl	800265c <HAL_GetTick>
 800735c:	4603      	mov	r3, r0
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	2364      	movs	r3, #100	@ 0x64
 8007362:	2200      	movs	r2, #0
 8007364:	2180      	movs	r1, #128	@ 0x80
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7ff fe08 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d002      	beq.n	8007378 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2240      	movs	r2, #64	@ 0x40
 8007376:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007378:	f7fb f970 	bl	800265c <HAL_GetTick>
 800737c:	4603      	mov	r3, r0
 800737e:	9300      	str	r3, [sp, #0]
 8007380:	2364      	movs	r3, #100	@ 0x64
 8007382:	2200      	movs	r2, #0
 8007384:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f7ff fe7f 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2240      	movs	r2, #64	@ 0x40
 8007398:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2207      	movs	r2, #7
 800739e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80073a2:	bf00      	nop
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	20000074 	.word	0x20000074
 80073b0:	057619f1 	.word	0x057619f1

080073b4 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b086      	sub	sp, #24
 80073b8:	af02      	add	r7, sp, #8
 80073ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80073bc:	4b4c      	ldr	r3, [pc, #304]	@ (80074f0 <SPI_AbortTx_ISR+0x13c>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a4c      	ldr	r2, [pc, #304]	@ (80074f4 <SPI_AbortTx_ISR+0x140>)
 80073c2:	fba2 2303 	umull	r2, r3, r2, r3
 80073c6:	0a5b      	lsrs	r3, r3, #9
 80073c8:	2264      	movs	r2, #100	@ 0x64
 80073ca:	fb02 f303 	mul.w	r3, r2, r3
 80073ce:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073de:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d106      	bne.n	80073f4 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80073f2:	e009      	b.n	8007408 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	3b01      	subs	r3, #1
 80073f8:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007404:	2b80      	cmp	r3, #128	@ 0x80
 8007406:	d0eb      	beq.n	80073e0 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007408:	f7fb f928 	bl	800265c <HAL_GetTick>
 800740c:	4603      	mov	r3, r0
 800740e:	461a      	mov	r2, r3
 8007410:	2164      	movs	r1, #100	@ 0x64
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff ff28 	bl	8007268 <SPI_EndRxTxTransaction>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d002      	beq.n	8007424 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2240      	movs	r2, #64	@ 0x40
 8007422:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007432:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007434:	f7fb f912 	bl	800265c <HAL_GetTick>
 8007438:	4603      	mov	r3, r0
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	2364      	movs	r3, #100	@ 0x64
 800743e:	2200      	movs	r2, #0
 8007440:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f7ff fe21 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2240      	movs	r2, #64	@ 0x40
 8007454:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007460:	2b40      	cmp	r3, #64	@ 0x40
 8007462:	d13c      	bne.n	80074de <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	685a      	ldr	r2, [r3, #4]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007472:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d106      	bne.n	8007488 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800747e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007486:	e009      	b.n	800749c <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3b01      	subs	r3, #1
 800748c:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007498:	2b40      	cmp	r3, #64	@ 0x40
 800749a:	d0eb      	beq.n	8007474 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800749c:	f7fb f8de 	bl	800265c <HAL_GetTick>
 80074a0:	4603      	mov	r3, r0
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	2364      	movs	r3, #100	@ 0x64
 80074a6:	2200      	movs	r2, #0
 80074a8:	2180      	movs	r1, #128	@ 0x80
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f7ff fd66 	bl	8006f7c <SPI_WaitFlagStateUntilTimeout>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d002      	beq.n	80074bc <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2240      	movs	r2, #64	@ 0x40
 80074ba:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80074bc:	f7fb f8ce 	bl	800265c <HAL_GetTick>
 80074c0:	4603      	mov	r3, r0
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	2364      	movs	r3, #100	@ 0x64
 80074c6:	2200      	movs	r2, #0
 80074c8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f7ff fddd 	bl	800708c <SPI_WaitFifoStateUntilTimeout>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d002      	beq.n	80074de <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2240      	movs	r2, #64	@ 0x40
 80074dc:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2207      	movs	r2, #7
 80074e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80074e6:	bf00      	nop
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	20000074 	.word	0x20000074
 80074f4:	057619f1 	.word	0x057619f1

080074f8 <__cvt>:
 80074f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074fc:	ec57 6b10 	vmov	r6, r7, d0
 8007500:	2f00      	cmp	r7, #0
 8007502:	460c      	mov	r4, r1
 8007504:	4619      	mov	r1, r3
 8007506:	463b      	mov	r3, r7
 8007508:	bfbb      	ittet	lt
 800750a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800750e:	461f      	movlt	r7, r3
 8007510:	2300      	movge	r3, #0
 8007512:	232d      	movlt	r3, #45	@ 0x2d
 8007514:	700b      	strb	r3, [r1, #0]
 8007516:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007518:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800751c:	4691      	mov	r9, r2
 800751e:	f023 0820 	bic.w	r8, r3, #32
 8007522:	bfbc      	itt	lt
 8007524:	4632      	movlt	r2, r6
 8007526:	4616      	movlt	r6, r2
 8007528:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800752c:	d005      	beq.n	800753a <__cvt+0x42>
 800752e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007532:	d100      	bne.n	8007536 <__cvt+0x3e>
 8007534:	3401      	adds	r4, #1
 8007536:	2102      	movs	r1, #2
 8007538:	e000      	b.n	800753c <__cvt+0x44>
 800753a:	2103      	movs	r1, #3
 800753c:	ab03      	add	r3, sp, #12
 800753e:	9301      	str	r3, [sp, #4]
 8007540:	ab02      	add	r3, sp, #8
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	ec47 6b10 	vmov	d0, r6, r7
 8007548:	4653      	mov	r3, sl
 800754a:	4622      	mov	r2, r4
 800754c:	f000 fe7c 	bl	8008248 <_dtoa_r>
 8007550:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007554:	4605      	mov	r5, r0
 8007556:	d119      	bne.n	800758c <__cvt+0x94>
 8007558:	f019 0f01 	tst.w	r9, #1
 800755c:	d00e      	beq.n	800757c <__cvt+0x84>
 800755e:	eb00 0904 	add.w	r9, r0, r4
 8007562:	2200      	movs	r2, #0
 8007564:	2300      	movs	r3, #0
 8007566:	4630      	mov	r0, r6
 8007568:	4639      	mov	r1, r7
 800756a:	f7f9 faad 	bl	8000ac8 <__aeabi_dcmpeq>
 800756e:	b108      	cbz	r0, 8007574 <__cvt+0x7c>
 8007570:	f8cd 900c 	str.w	r9, [sp, #12]
 8007574:	2230      	movs	r2, #48	@ 0x30
 8007576:	9b03      	ldr	r3, [sp, #12]
 8007578:	454b      	cmp	r3, r9
 800757a:	d31e      	bcc.n	80075ba <__cvt+0xc2>
 800757c:	9b03      	ldr	r3, [sp, #12]
 800757e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007580:	1b5b      	subs	r3, r3, r5
 8007582:	4628      	mov	r0, r5
 8007584:	6013      	str	r3, [r2, #0]
 8007586:	b004      	add	sp, #16
 8007588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007590:	eb00 0904 	add.w	r9, r0, r4
 8007594:	d1e5      	bne.n	8007562 <__cvt+0x6a>
 8007596:	7803      	ldrb	r3, [r0, #0]
 8007598:	2b30      	cmp	r3, #48	@ 0x30
 800759a:	d10a      	bne.n	80075b2 <__cvt+0xba>
 800759c:	2200      	movs	r2, #0
 800759e:	2300      	movs	r3, #0
 80075a0:	4630      	mov	r0, r6
 80075a2:	4639      	mov	r1, r7
 80075a4:	f7f9 fa90 	bl	8000ac8 <__aeabi_dcmpeq>
 80075a8:	b918      	cbnz	r0, 80075b2 <__cvt+0xba>
 80075aa:	f1c4 0401 	rsb	r4, r4, #1
 80075ae:	f8ca 4000 	str.w	r4, [sl]
 80075b2:	f8da 3000 	ldr.w	r3, [sl]
 80075b6:	4499      	add	r9, r3
 80075b8:	e7d3      	b.n	8007562 <__cvt+0x6a>
 80075ba:	1c59      	adds	r1, r3, #1
 80075bc:	9103      	str	r1, [sp, #12]
 80075be:	701a      	strb	r2, [r3, #0]
 80075c0:	e7d9      	b.n	8007576 <__cvt+0x7e>

080075c2 <__exponent>:
 80075c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075c4:	2900      	cmp	r1, #0
 80075c6:	bfba      	itte	lt
 80075c8:	4249      	neglt	r1, r1
 80075ca:	232d      	movlt	r3, #45	@ 0x2d
 80075cc:	232b      	movge	r3, #43	@ 0x2b
 80075ce:	2909      	cmp	r1, #9
 80075d0:	7002      	strb	r2, [r0, #0]
 80075d2:	7043      	strb	r3, [r0, #1]
 80075d4:	dd29      	ble.n	800762a <__exponent+0x68>
 80075d6:	f10d 0307 	add.w	r3, sp, #7
 80075da:	461d      	mov	r5, r3
 80075dc:	270a      	movs	r7, #10
 80075de:	461a      	mov	r2, r3
 80075e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80075e4:	fb07 1416 	mls	r4, r7, r6, r1
 80075e8:	3430      	adds	r4, #48	@ 0x30
 80075ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075ee:	460c      	mov	r4, r1
 80075f0:	2c63      	cmp	r4, #99	@ 0x63
 80075f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80075f6:	4631      	mov	r1, r6
 80075f8:	dcf1      	bgt.n	80075de <__exponent+0x1c>
 80075fa:	3130      	adds	r1, #48	@ 0x30
 80075fc:	1e94      	subs	r4, r2, #2
 80075fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007602:	1c41      	adds	r1, r0, #1
 8007604:	4623      	mov	r3, r4
 8007606:	42ab      	cmp	r3, r5
 8007608:	d30a      	bcc.n	8007620 <__exponent+0x5e>
 800760a:	f10d 0309 	add.w	r3, sp, #9
 800760e:	1a9b      	subs	r3, r3, r2
 8007610:	42ac      	cmp	r4, r5
 8007612:	bf88      	it	hi
 8007614:	2300      	movhi	r3, #0
 8007616:	3302      	adds	r3, #2
 8007618:	4403      	add	r3, r0
 800761a:	1a18      	subs	r0, r3, r0
 800761c:	b003      	add	sp, #12
 800761e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007620:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007624:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007628:	e7ed      	b.n	8007606 <__exponent+0x44>
 800762a:	2330      	movs	r3, #48	@ 0x30
 800762c:	3130      	adds	r1, #48	@ 0x30
 800762e:	7083      	strb	r3, [r0, #2]
 8007630:	70c1      	strb	r1, [r0, #3]
 8007632:	1d03      	adds	r3, r0, #4
 8007634:	e7f1      	b.n	800761a <__exponent+0x58>
	...

08007638 <_printf_float>:
 8007638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763c:	b08d      	sub	sp, #52	@ 0x34
 800763e:	460c      	mov	r4, r1
 8007640:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007644:	4616      	mov	r6, r2
 8007646:	461f      	mov	r7, r3
 8007648:	4605      	mov	r5, r0
 800764a:	f000 fcef 	bl	800802c <_localeconv_r>
 800764e:	6803      	ldr	r3, [r0, #0]
 8007650:	9304      	str	r3, [sp, #16]
 8007652:	4618      	mov	r0, r3
 8007654:	f7f8 fe0c 	bl	8000270 <strlen>
 8007658:	2300      	movs	r3, #0
 800765a:	930a      	str	r3, [sp, #40]	@ 0x28
 800765c:	f8d8 3000 	ldr.w	r3, [r8]
 8007660:	9005      	str	r0, [sp, #20]
 8007662:	3307      	adds	r3, #7
 8007664:	f023 0307 	bic.w	r3, r3, #7
 8007668:	f103 0208 	add.w	r2, r3, #8
 800766c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007670:	f8d4 b000 	ldr.w	fp, [r4]
 8007674:	f8c8 2000 	str.w	r2, [r8]
 8007678:	e9d3 8900 	ldrd	r8, r9, [r3]
 800767c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007680:	9307      	str	r3, [sp, #28]
 8007682:	f8cd 8018 	str.w	r8, [sp, #24]
 8007686:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800768a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800768e:	4b9c      	ldr	r3, [pc, #624]	@ (8007900 <_printf_float+0x2c8>)
 8007690:	f04f 32ff 	mov.w	r2, #4294967295
 8007694:	f7f9 fa4a 	bl	8000b2c <__aeabi_dcmpun>
 8007698:	bb70      	cbnz	r0, 80076f8 <_printf_float+0xc0>
 800769a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800769e:	4b98      	ldr	r3, [pc, #608]	@ (8007900 <_printf_float+0x2c8>)
 80076a0:	f04f 32ff 	mov.w	r2, #4294967295
 80076a4:	f7f9 fa24 	bl	8000af0 <__aeabi_dcmple>
 80076a8:	bb30      	cbnz	r0, 80076f8 <_printf_float+0xc0>
 80076aa:	2200      	movs	r2, #0
 80076ac:	2300      	movs	r3, #0
 80076ae:	4640      	mov	r0, r8
 80076b0:	4649      	mov	r1, r9
 80076b2:	f7f9 fa13 	bl	8000adc <__aeabi_dcmplt>
 80076b6:	b110      	cbz	r0, 80076be <_printf_float+0x86>
 80076b8:	232d      	movs	r3, #45	@ 0x2d
 80076ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076be:	4a91      	ldr	r2, [pc, #580]	@ (8007904 <_printf_float+0x2cc>)
 80076c0:	4b91      	ldr	r3, [pc, #580]	@ (8007908 <_printf_float+0x2d0>)
 80076c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80076c6:	bf8c      	ite	hi
 80076c8:	4690      	movhi	r8, r2
 80076ca:	4698      	movls	r8, r3
 80076cc:	2303      	movs	r3, #3
 80076ce:	6123      	str	r3, [r4, #16]
 80076d0:	f02b 0304 	bic.w	r3, fp, #4
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	f04f 0900 	mov.w	r9, #0
 80076da:	9700      	str	r7, [sp, #0]
 80076dc:	4633      	mov	r3, r6
 80076de:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076e0:	4621      	mov	r1, r4
 80076e2:	4628      	mov	r0, r5
 80076e4:	f000 f9d2 	bl	8007a8c <_printf_common>
 80076e8:	3001      	adds	r0, #1
 80076ea:	f040 808d 	bne.w	8007808 <_printf_float+0x1d0>
 80076ee:	f04f 30ff 	mov.w	r0, #4294967295
 80076f2:	b00d      	add	sp, #52	@ 0x34
 80076f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f8:	4642      	mov	r2, r8
 80076fa:	464b      	mov	r3, r9
 80076fc:	4640      	mov	r0, r8
 80076fe:	4649      	mov	r1, r9
 8007700:	f7f9 fa14 	bl	8000b2c <__aeabi_dcmpun>
 8007704:	b140      	cbz	r0, 8007718 <_printf_float+0xe0>
 8007706:	464b      	mov	r3, r9
 8007708:	2b00      	cmp	r3, #0
 800770a:	bfbc      	itt	lt
 800770c:	232d      	movlt	r3, #45	@ 0x2d
 800770e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007712:	4a7e      	ldr	r2, [pc, #504]	@ (800790c <_printf_float+0x2d4>)
 8007714:	4b7e      	ldr	r3, [pc, #504]	@ (8007910 <_printf_float+0x2d8>)
 8007716:	e7d4      	b.n	80076c2 <_printf_float+0x8a>
 8007718:	6863      	ldr	r3, [r4, #4]
 800771a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800771e:	9206      	str	r2, [sp, #24]
 8007720:	1c5a      	adds	r2, r3, #1
 8007722:	d13b      	bne.n	800779c <_printf_float+0x164>
 8007724:	2306      	movs	r3, #6
 8007726:	6063      	str	r3, [r4, #4]
 8007728:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800772c:	2300      	movs	r3, #0
 800772e:	6022      	str	r2, [r4, #0]
 8007730:	9303      	str	r3, [sp, #12]
 8007732:	ab0a      	add	r3, sp, #40	@ 0x28
 8007734:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007738:	ab09      	add	r3, sp, #36	@ 0x24
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	6861      	ldr	r1, [r4, #4]
 800773e:	ec49 8b10 	vmov	d0, r8, r9
 8007742:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007746:	4628      	mov	r0, r5
 8007748:	f7ff fed6 	bl	80074f8 <__cvt>
 800774c:	9b06      	ldr	r3, [sp, #24]
 800774e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007750:	2b47      	cmp	r3, #71	@ 0x47
 8007752:	4680      	mov	r8, r0
 8007754:	d129      	bne.n	80077aa <_printf_float+0x172>
 8007756:	1cc8      	adds	r0, r1, #3
 8007758:	db02      	blt.n	8007760 <_printf_float+0x128>
 800775a:	6863      	ldr	r3, [r4, #4]
 800775c:	4299      	cmp	r1, r3
 800775e:	dd41      	ble.n	80077e4 <_printf_float+0x1ac>
 8007760:	f1aa 0a02 	sub.w	sl, sl, #2
 8007764:	fa5f fa8a 	uxtb.w	sl, sl
 8007768:	3901      	subs	r1, #1
 800776a:	4652      	mov	r2, sl
 800776c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007770:	9109      	str	r1, [sp, #36]	@ 0x24
 8007772:	f7ff ff26 	bl	80075c2 <__exponent>
 8007776:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007778:	1813      	adds	r3, r2, r0
 800777a:	2a01      	cmp	r2, #1
 800777c:	4681      	mov	r9, r0
 800777e:	6123      	str	r3, [r4, #16]
 8007780:	dc02      	bgt.n	8007788 <_printf_float+0x150>
 8007782:	6822      	ldr	r2, [r4, #0]
 8007784:	07d2      	lsls	r2, r2, #31
 8007786:	d501      	bpl.n	800778c <_printf_float+0x154>
 8007788:	3301      	adds	r3, #1
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007790:	2b00      	cmp	r3, #0
 8007792:	d0a2      	beq.n	80076da <_printf_float+0xa2>
 8007794:	232d      	movs	r3, #45	@ 0x2d
 8007796:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800779a:	e79e      	b.n	80076da <_printf_float+0xa2>
 800779c:	9a06      	ldr	r2, [sp, #24]
 800779e:	2a47      	cmp	r2, #71	@ 0x47
 80077a0:	d1c2      	bne.n	8007728 <_printf_float+0xf0>
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1c0      	bne.n	8007728 <_printf_float+0xf0>
 80077a6:	2301      	movs	r3, #1
 80077a8:	e7bd      	b.n	8007726 <_printf_float+0xee>
 80077aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077ae:	d9db      	bls.n	8007768 <_printf_float+0x130>
 80077b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80077b4:	d118      	bne.n	80077e8 <_printf_float+0x1b0>
 80077b6:	2900      	cmp	r1, #0
 80077b8:	6863      	ldr	r3, [r4, #4]
 80077ba:	dd0b      	ble.n	80077d4 <_printf_float+0x19c>
 80077bc:	6121      	str	r1, [r4, #16]
 80077be:	b913      	cbnz	r3, 80077c6 <_printf_float+0x18e>
 80077c0:	6822      	ldr	r2, [r4, #0]
 80077c2:	07d0      	lsls	r0, r2, #31
 80077c4:	d502      	bpl.n	80077cc <_printf_float+0x194>
 80077c6:	3301      	adds	r3, #1
 80077c8:	440b      	add	r3, r1
 80077ca:	6123      	str	r3, [r4, #16]
 80077cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077ce:	f04f 0900 	mov.w	r9, #0
 80077d2:	e7db      	b.n	800778c <_printf_float+0x154>
 80077d4:	b913      	cbnz	r3, 80077dc <_printf_float+0x1a4>
 80077d6:	6822      	ldr	r2, [r4, #0]
 80077d8:	07d2      	lsls	r2, r2, #31
 80077da:	d501      	bpl.n	80077e0 <_printf_float+0x1a8>
 80077dc:	3302      	adds	r3, #2
 80077de:	e7f4      	b.n	80077ca <_printf_float+0x192>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e7f2      	b.n	80077ca <_printf_float+0x192>
 80077e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ea:	4299      	cmp	r1, r3
 80077ec:	db05      	blt.n	80077fa <_printf_float+0x1c2>
 80077ee:	6823      	ldr	r3, [r4, #0]
 80077f0:	6121      	str	r1, [r4, #16]
 80077f2:	07d8      	lsls	r0, r3, #31
 80077f4:	d5ea      	bpl.n	80077cc <_printf_float+0x194>
 80077f6:	1c4b      	adds	r3, r1, #1
 80077f8:	e7e7      	b.n	80077ca <_printf_float+0x192>
 80077fa:	2900      	cmp	r1, #0
 80077fc:	bfd4      	ite	le
 80077fe:	f1c1 0202 	rsble	r2, r1, #2
 8007802:	2201      	movgt	r2, #1
 8007804:	4413      	add	r3, r2
 8007806:	e7e0      	b.n	80077ca <_printf_float+0x192>
 8007808:	6823      	ldr	r3, [r4, #0]
 800780a:	055a      	lsls	r2, r3, #21
 800780c:	d407      	bmi.n	800781e <_printf_float+0x1e6>
 800780e:	6923      	ldr	r3, [r4, #16]
 8007810:	4642      	mov	r2, r8
 8007812:	4631      	mov	r1, r6
 8007814:	4628      	mov	r0, r5
 8007816:	47b8      	blx	r7
 8007818:	3001      	adds	r0, #1
 800781a:	d12b      	bne.n	8007874 <_printf_float+0x23c>
 800781c:	e767      	b.n	80076ee <_printf_float+0xb6>
 800781e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007822:	f240 80dd 	bls.w	80079e0 <_printf_float+0x3a8>
 8007826:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800782a:	2200      	movs	r2, #0
 800782c:	2300      	movs	r3, #0
 800782e:	f7f9 f94b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007832:	2800      	cmp	r0, #0
 8007834:	d033      	beq.n	800789e <_printf_float+0x266>
 8007836:	4a37      	ldr	r2, [pc, #220]	@ (8007914 <_printf_float+0x2dc>)
 8007838:	2301      	movs	r3, #1
 800783a:	4631      	mov	r1, r6
 800783c:	4628      	mov	r0, r5
 800783e:	47b8      	blx	r7
 8007840:	3001      	adds	r0, #1
 8007842:	f43f af54 	beq.w	80076ee <_printf_float+0xb6>
 8007846:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800784a:	4543      	cmp	r3, r8
 800784c:	db02      	blt.n	8007854 <_printf_float+0x21c>
 800784e:	6823      	ldr	r3, [r4, #0]
 8007850:	07d8      	lsls	r0, r3, #31
 8007852:	d50f      	bpl.n	8007874 <_printf_float+0x23c>
 8007854:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007858:	4631      	mov	r1, r6
 800785a:	4628      	mov	r0, r5
 800785c:	47b8      	blx	r7
 800785e:	3001      	adds	r0, #1
 8007860:	f43f af45 	beq.w	80076ee <_printf_float+0xb6>
 8007864:	f04f 0900 	mov.w	r9, #0
 8007868:	f108 38ff 	add.w	r8, r8, #4294967295
 800786c:	f104 0a1a 	add.w	sl, r4, #26
 8007870:	45c8      	cmp	r8, r9
 8007872:	dc09      	bgt.n	8007888 <_printf_float+0x250>
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	079b      	lsls	r3, r3, #30
 8007878:	f100 8103 	bmi.w	8007a82 <_printf_float+0x44a>
 800787c:	68e0      	ldr	r0, [r4, #12]
 800787e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007880:	4298      	cmp	r0, r3
 8007882:	bfb8      	it	lt
 8007884:	4618      	movlt	r0, r3
 8007886:	e734      	b.n	80076f2 <_printf_float+0xba>
 8007888:	2301      	movs	r3, #1
 800788a:	4652      	mov	r2, sl
 800788c:	4631      	mov	r1, r6
 800788e:	4628      	mov	r0, r5
 8007890:	47b8      	blx	r7
 8007892:	3001      	adds	r0, #1
 8007894:	f43f af2b 	beq.w	80076ee <_printf_float+0xb6>
 8007898:	f109 0901 	add.w	r9, r9, #1
 800789c:	e7e8      	b.n	8007870 <_printf_float+0x238>
 800789e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	dc39      	bgt.n	8007918 <_printf_float+0x2e0>
 80078a4:	4a1b      	ldr	r2, [pc, #108]	@ (8007914 <_printf_float+0x2dc>)
 80078a6:	2301      	movs	r3, #1
 80078a8:	4631      	mov	r1, r6
 80078aa:	4628      	mov	r0, r5
 80078ac:	47b8      	blx	r7
 80078ae:	3001      	adds	r0, #1
 80078b0:	f43f af1d 	beq.w	80076ee <_printf_float+0xb6>
 80078b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80078b8:	ea59 0303 	orrs.w	r3, r9, r3
 80078bc:	d102      	bne.n	80078c4 <_printf_float+0x28c>
 80078be:	6823      	ldr	r3, [r4, #0]
 80078c0:	07d9      	lsls	r1, r3, #31
 80078c2:	d5d7      	bpl.n	8007874 <_printf_float+0x23c>
 80078c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078c8:	4631      	mov	r1, r6
 80078ca:	4628      	mov	r0, r5
 80078cc:	47b8      	blx	r7
 80078ce:	3001      	adds	r0, #1
 80078d0:	f43f af0d 	beq.w	80076ee <_printf_float+0xb6>
 80078d4:	f04f 0a00 	mov.w	sl, #0
 80078d8:	f104 0b1a 	add.w	fp, r4, #26
 80078dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078de:	425b      	negs	r3, r3
 80078e0:	4553      	cmp	r3, sl
 80078e2:	dc01      	bgt.n	80078e8 <_printf_float+0x2b0>
 80078e4:	464b      	mov	r3, r9
 80078e6:	e793      	b.n	8007810 <_printf_float+0x1d8>
 80078e8:	2301      	movs	r3, #1
 80078ea:	465a      	mov	r2, fp
 80078ec:	4631      	mov	r1, r6
 80078ee:	4628      	mov	r0, r5
 80078f0:	47b8      	blx	r7
 80078f2:	3001      	adds	r0, #1
 80078f4:	f43f aefb 	beq.w	80076ee <_printf_float+0xb6>
 80078f8:	f10a 0a01 	add.w	sl, sl, #1
 80078fc:	e7ee      	b.n	80078dc <_printf_float+0x2a4>
 80078fe:	bf00      	nop
 8007900:	7fefffff 	.word	0x7fefffff
 8007904:	0800a244 	.word	0x0800a244
 8007908:	0800a240 	.word	0x0800a240
 800790c:	0800a24c 	.word	0x0800a24c
 8007910:	0800a248 	.word	0x0800a248
 8007914:	0800a250 	.word	0x0800a250
 8007918:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800791a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800791e:	4553      	cmp	r3, sl
 8007920:	bfa8      	it	ge
 8007922:	4653      	movge	r3, sl
 8007924:	2b00      	cmp	r3, #0
 8007926:	4699      	mov	r9, r3
 8007928:	dc36      	bgt.n	8007998 <_printf_float+0x360>
 800792a:	f04f 0b00 	mov.w	fp, #0
 800792e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007932:	f104 021a 	add.w	r2, r4, #26
 8007936:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007938:	9306      	str	r3, [sp, #24]
 800793a:	eba3 0309 	sub.w	r3, r3, r9
 800793e:	455b      	cmp	r3, fp
 8007940:	dc31      	bgt.n	80079a6 <_printf_float+0x36e>
 8007942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007944:	459a      	cmp	sl, r3
 8007946:	dc3a      	bgt.n	80079be <_printf_float+0x386>
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	07da      	lsls	r2, r3, #31
 800794c:	d437      	bmi.n	80079be <_printf_float+0x386>
 800794e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007950:	ebaa 0903 	sub.w	r9, sl, r3
 8007954:	9b06      	ldr	r3, [sp, #24]
 8007956:	ebaa 0303 	sub.w	r3, sl, r3
 800795a:	4599      	cmp	r9, r3
 800795c:	bfa8      	it	ge
 800795e:	4699      	movge	r9, r3
 8007960:	f1b9 0f00 	cmp.w	r9, #0
 8007964:	dc33      	bgt.n	80079ce <_printf_float+0x396>
 8007966:	f04f 0800 	mov.w	r8, #0
 800796a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800796e:	f104 0b1a 	add.w	fp, r4, #26
 8007972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007974:	ebaa 0303 	sub.w	r3, sl, r3
 8007978:	eba3 0309 	sub.w	r3, r3, r9
 800797c:	4543      	cmp	r3, r8
 800797e:	f77f af79 	ble.w	8007874 <_printf_float+0x23c>
 8007982:	2301      	movs	r3, #1
 8007984:	465a      	mov	r2, fp
 8007986:	4631      	mov	r1, r6
 8007988:	4628      	mov	r0, r5
 800798a:	47b8      	blx	r7
 800798c:	3001      	adds	r0, #1
 800798e:	f43f aeae 	beq.w	80076ee <_printf_float+0xb6>
 8007992:	f108 0801 	add.w	r8, r8, #1
 8007996:	e7ec      	b.n	8007972 <_printf_float+0x33a>
 8007998:	4642      	mov	r2, r8
 800799a:	4631      	mov	r1, r6
 800799c:	4628      	mov	r0, r5
 800799e:	47b8      	blx	r7
 80079a0:	3001      	adds	r0, #1
 80079a2:	d1c2      	bne.n	800792a <_printf_float+0x2f2>
 80079a4:	e6a3      	b.n	80076ee <_printf_float+0xb6>
 80079a6:	2301      	movs	r3, #1
 80079a8:	4631      	mov	r1, r6
 80079aa:	4628      	mov	r0, r5
 80079ac:	9206      	str	r2, [sp, #24]
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	f43f ae9c 	beq.w	80076ee <_printf_float+0xb6>
 80079b6:	9a06      	ldr	r2, [sp, #24]
 80079b8:	f10b 0b01 	add.w	fp, fp, #1
 80079bc:	e7bb      	b.n	8007936 <_printf_float+0x2fe>
 80079be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079c2:	4631      	mov	r1, r6
 80079c4:	4628      	mov	r0, r5
 80079c6:	47b8      	blx	r7
 80079c8:	3001      	adds	r0, #1
 80079ca:	d1c0      	bne.n	800794e <_printf_float+0x316>
 80079cc:	e68f      	b.n	80076ee <_printf_float+0xb6>
 80079ce:	9a06      	ldr	r2, [sp, #24]
 80079d0:	464b      	mov	r3, r9
 80079d2:	4442      	add	r2, r8
 80079d4:	4631      	mov	r1, r6
 80079d6:	4628      	mov	r0, r5
 80079d8:	47b8      	blx	r7
 80079da:	3001      	adds	r0, #1
 80079dc:	d1c3      	bne.n	8007966 <_printf_float+0x32e>
 80079de:	e686      	b.n	80076ee <_printf_float+0xb6>
 80079e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079e4:	f1ba 0f01 	cmp.w	sl, #1
 80079e8:	dc01      	bgt.n	80079ee <_printf_float+0x3b6>
 80079ea:	07db      	lsls	r3, r3, #31
 80079ec:	d536      	bpl.n	8007a5c <_printf_float+0x424>
 80079ee:	2301      	movs	r3, #1
 80079f0:	4642      	mov	r2, r8
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	f43f ae78 	beq.w	80076ee <_printf_float+0xb6>
 80079fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a02:	4631      	mov	r1, r6
 8007a04:	4628      	mov	r0, r5
 8007a06:	47b8      	blx	r7
 8007a08:	3001      	adds	r0, #1
 8007a0a:	f43f ae70 	beq.w	80076ee <_printf_float+0xb6>
 8007a0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a12:	2200      	movs	r2, #0
 8007a14:	2300      	movs	r3, #0
 8007a16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a1a:	f7f9 f855 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a1e:	b9c0      	cbnz	r0, 8007a52 <_printf_float+0x41a>
 8007a20:	4653      	mov	r3, sl
 8007a22:	f108 0201 	add.w	r2, r8, #1
 8007a26:	4631      	mov	r1, r6
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b8      	blx	r7
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	d10c      	bne.n	8007a4a <_printf_float+0x412>
 8007a30:	e65d      	b.n	80076ee <_printf_float+0xb6>
 8007a32:	2301      	movs	r3, #1
 8007a34:	465a      	mov	r2, fp
 8007a36:	4631      	mov	r1, r6
 8007a38:	4628      	mov	r0, r5
 8007a3a:	47b8      	blx	r7
 8007a3c:	3001      	adds	r0, #1
 8007a3e:	f43f ae56 	beq.w	80076ee <_printf_float+0xb6>
 8007a42:	f108 0801 	add.w	r8, r8, #1
 8007a46:	45d0      	cmp	r8, sl
 8007a48:	dbf3      	blt.n	8007a32 <_printf_float+0x3fa>
 8007a4a:	464b      	mov	r3, r9
 8007a4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a50:	e6df      	b.n	8007812 <_printf_float+0x1da>
 8007a52:	f04f 0800 	mov.w	r8, #0
 8007a56:	f104 0b1a 	add.w	fp, r4, #26
 8007a5a:	e7f4      	b.n	8007a46 <_printf_float+0x40e>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	4642      	mov	r2, r8
 8007a60:	e7e1      	b.n	8007a26 <_printf_float+0x3ee>
 8007a62:	2301      	movs	r3, #1
 8007a64:	464a      	mov	r2, r9
 8007a66:	4631      	mov	r1, r6
 8007a68:	4628      	mov	r0, r5
 8007a6a:	47b8      	blx	r7
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f43f ae3e 	beq.w	80076ee <_printf_float+0xb6>
 8007a72:	f108 0801 	add.w	r8, r8, #1
 8007a76:	68e3      	ldr	r3, [r4, #12]
 8007a78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a7a:	1a5b      	subs	r3, r3, r1
 8007a7c:	4543      	cmp	r3, r8
 8007a7e:	dcf0      	bgt.n	8007a62 <_printf_float+0x42a>
 8007a80:	e6fc      	b.n	800787c <_printf_float+0x244>
 8007a82:	f04f 0800 	mov.w	r8, #0
 8007a86:	f104 0919 	add.w	r9, r4, #25
 8007a8a:	e7f4      	b.n	8007a76 <_printf_float+0x43e>

08007a8c <_printf_common>:
 8007a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a90:	4616      	mov	r6, r2
 8007a92:	4698      	mov	r8, r3
 8007a94:	688a      	ldr	r2, [r1, #8]
 8007a96:	690b      	ldr	r3, [r1, #16]
 8007a98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	bfb8      	it	lt
 8007aa0:	4613      	movlt	r3, r2
 8007aa2:	6033      	str	r3, [r6, #0]
 8007aa4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007aa8:	4607      	mov	r7, r0
 8007aaa:	460c      	mov	r4, r1
 8007aac:	b10a      	cbz	r2, 8007ab2 <_printf_common+0x26>
 8007aae:	3301      	adds	r3, #1
 8007ab0:	6033      	str	r3, [r6, #0]
 8007ab2:	6823      	ldr	r3, [r4, #0]
 8007ab4:	0699      	lsls	r1, r3, #26
 8007ab6:	bf42      	ittt	mi
 8007ab8:	6833      	ldrmi	r3, [r6, #0]
 8007aba:	3302      	addmi	r3, #2
 8007abc:	6033      	strmi	r3, [r6, #0]
 8007abe:	6825      	ldr	r5, [r4, #0]
 8007ac0:	f015 0506 	ands.w	r5, r5, #6
 8007ac4:	d106      	bne.n	8007ad4 <_printf_common+0x48>
 8007ac6:	f104 0a19 	add.w	sl, r4, #25
 8007aca:	68e3      	ldr	r3, [r4, #12]
 8007acc:	6832      	ldr	r2, [r6, #0]
 8007ace:	1a9b      	subs	r3, r3, r2
 8007ad0:	42ab      	cmp	r3, r5
 8007ad2:	dc26      	bgt.n	8007b22 <_printf_common+0x96>
 8007ad4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ad8:	6822      	ldr	r2, [r4, #0]
 8007ada:	3b00      	subs	r3, #0
 8007adc:	bf18      	it	ne
 8007ade:	2301      	movne	r3, #1
 8007ae0:	0692      	lsls	r2, r2, #26
 8007ae2:	d42b      	bmi.n	8007b3c <_printf_common+0xb0>
 8007ae4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ae8:	4641      	mov	r1, r8
 8007aea:	4638      	mov	r0, r7
 8007aec:	47c8      	blx	r9
 8007aee:	3001      	adds	r0, #1
 8007af0:	d01e      	beq.n	8007b30 <_printf_common+0xa4>
 8007af2:	6823      	ldr	r3, [r4, #0]
 8007af4:	6922      	ldr	r2, [r4, #16]
 8007af6:	f003 0306 	and.w	r3, r3, #6
 8007afa:	2b04      	cmp	r3, #4
 8007afc:	bf02      	ittt	eq
 8007afe:	68e5      	ldreq	r5, [r4, #12]
 8007b00:	6833      	ldreq	r3, [r6, #0]
 8007b02:	1aed      	subeq	r5, r5, r3
 8007b04:	68a3      	ldr	r3, [r4, #8]
 8007b06:	bf0c      	ite	eq
 8007b08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b0c:	2500      	movne	r5, #0
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	bfc4      	itt	gt
 8007b12:	1a9b      	subgt	r3, r3, r2
 8007b14:	18ed      	addgt	r5, r5, r3
 8007b16:	2600      	movs	r6, #0
 8007b18:	341a      	adds	r4, #26
 8007b1a:	42b5      	cmp	r5, r6
 8007b1c:	d11a      	bne.n	8007b54 <_printf_common+0xc8>
 8007b1e:	2000      	movs	r0, #0
 8007b20:	e008      	b.n	8007b34 <_printf_common+0xa8>
 8007b22:	2301      	movs	r3, #1
 8007b24:	4652      	mov	r2, sl
 8007b26:	4641      	mov	r1, r8
 8007b28:	4638      	mov	r0, r7
 8007b2a:	47c8      	blx	r9
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	d103      	bne.n	8007b38 <_printf_common+0xac>
 8007b30:	f04f 30ff 	mov.w	r0, #4294967295
 8007b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b38:	3501      	adds	r5, #1
 8007b3a:	e7c6      	b.n	8007aca <_printf_common+0x3e>
 8007b3c:	18e1      	adds	r1, r4, r3
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	2030      	movs	r0, #48	@ 0x30
 8007b42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b46:	4422      	add	r2, r4
 8007b48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b50:	3302      	adds	r3, #2
 8007b52:	e7c7      	b.n	8007ae4 <_printf_common+0x58>
 8007b54:	2301      	movs	r3, #1
 8007b56:	4622      	mov	r2, r4
 8007b58:	4641      	mov	r1, r8
 8007b5a:	4638      	mov	r0, r7
 8007b5c:	47c8      	blx	r9
 8007b5e:	3001      	adds	r0, #1
 8007b60:	d0e6      	beq.n	8007b30 <_printf_common+0xa4>
 8007b62:	3601      	adds	r6, #1
 8007b64:	e7d9      	b.n	8007b1a <_printf_common+0x8e>
	...

08007b68 <_printf_i>:
 8007b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b6c:	7e0f      	ldrb	r7, [r1, #24]
 8007b6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b70:	2f78      	cmp	r7, #120	@ 0x78
 8007b72:	4691      	mov	r9, r2
 8007b74:	4680      	mov	r8, r0
 8007b76:	460c      	mov	r4, r1
 8007b78:	469a      	mov	sl, r3
 8007b7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b7e:	d807      	bhi.n	8007b90 <_printf_i+0x28>
 8007b80:	2f62      	cmp	r7, #98	@ 0x62
 8007b82:	d80a      	bhi.n	8007b9a <_printf_i+0x32>
 8007b84:	2f00      	cmp	r7, #0
 8007b86:	f000 80d1 	beq.w	8007d2c <_printf_i+0x1c4>
 8007b8a:	2f58      	cmp	r7, #88	@ 0x58
 8007b8c:	f000 80b8 	beq.w	8007d00 <_printf_i+0x198>
 8007b90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b98:	e03a      	b.n	8007c10 <_printf_i+0xa8>
 8007b9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b9e:	2b15      	cmp	r3, #21
 8007ba0:	d8f6      	bhi.n	8007b90 <_printf_i+0x28>
 8007ba2:	a101      	add	r1, pc, #4	@ (adr r1, 8007ba8 <_printf_i+0x40>)
 8007ba4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ba8:	08007c01 	.word	0x08007c01
 8007bac:	08007c15 	.word	0x08007c15
 8007bb0:	08007b91 	.word	0x08007b91
 8007bb4:	08007b91 	.word	0x08007b91
 8007bb8:	08007b91 	.word	0x08007b91
 8007bbc:	08007b91 	.word	0x08007b91
 8007bc0:	08007c15 	.word	0x08007c15
 8007bc4:	08007b91 	.word	0x08007b91
 8007bc8:	08007b91 	.word	0x08007b91
 8007bcc:	08007b91 	.word	0x08007b91
 8007bd0:	08007b91 	.word	0x08007b91
 8007bd4:	08007d13 	.word	0x08007d13
 8007bd8:	08007c3f 	.word	0x08007c3f
 8007bdc:	08007ccd 	.word	0x08007ccd
 8007be0:	08007b91 	.word	0x08007b91
 8007be4:	08007b91 	.word	0x08007b91
 8007be8:	08007d35 	.word	0x08007d35
 8007bec:	08007b91 	.word	0x08007b91
 8007bf0:	08007c3f 	.word	0x08007c3f
 8007bf4:	08007b91 	.word	0x08007b91
 8007bf8:	08007b91 	.word	0x08007b91
 8007bfc:	08007cd5 	.word	0x08007cd5
 8007c00:	6833      	ldr	r3, [r6, #0]
 8007c02:	1d1a      	adds	r2, r3, #4
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	6032      	str	r2, [r6, #0]
 8007c08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c10:	2301      	movs	r3, #1
 8007c12:	e09c      	b.n	8007d4e <_printf_i+0x1e6>
 8007c14:	6833      	ldr	r3, [r6, #0]
 8007c16:	6820      	ldr	r0, [r4, #0]
 8007c18:	1d19      	adds	r1, r3, #4
 8007c1a:	6031      	str	r1, [r6, #0]
 8007c1c:	0606      	lsls	r6, r0, #24
 8007c1e:	d501      	bpl.n	8007c24 <_printf_i+0xbc>
 8007c20:	681d      	ldr	r5, [r3, #0]
 8007c22:	e003      	b.n	8007c2c <_printf_i+0xc4>
 8007c24:	0645      	lsls	r5, r0, #25
 8007c26:	d5fb      	bpl.n	8007c20 <_printf_i+0xb8>
 8007c28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c2c:	2d00      	cmp	r5, #0
 8007c2e:	da03      	bge.n	8007c38 <_printf_i+0xd0>
 8007c30:	232d      	movs	r3, #45	@ 0x2d
 8007c32:	426d      	negs	r5, r5
 8007c34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c38:	4858      	ldr	r0, [pc, #352]	@ (8007d9c <_printf_i+0x234>)
 8007c3a:	230a      	movs	r3, #10
 8007c3c:	e011      	b.n	8007c62 <_printf_i+0xfa>
 8007c3e:	6821      	ldr	r1, [r4, #0]
 8007c40:	6833      	ldr	r3, [r6, #0]
 8007c42:	0608      	lsls	r0, r1, #24
 8007c44:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c48:	d402      	bmi.n	8007c50 <_printf_i+0xe8>
 8007c4a:	0649      	lsls	r1, r1, #25
 8007c4c:	bf48      	it	mi
 8007c4e:	b2ad      	uxthmi	r5, r5
 8007c50:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c52:	4852      	ldr	r0, [pc, #328]	@ (8007d9c <_printf_i+0x234>)
 8007c54:	6033      	str	r3, [r6, #0]
 8007c56:	bf14      	ite	ne
 8007c58:	230a      	movne	r3, #10
 8007c5a:	2308      	moveq	r3, #8
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c62:	6866      	ldr	r6, [r4, #4]
 8007c64:	60a6      	str	r6, [r4, #8]
 8007c66:	2e00      	cmp	r6, #0
 8007c68:	db05      	blt.n	8007c76 <_printf_i+0x10e>
 8007c6a:	6821      	ldr	r1, [r4, #0]
 8007c6c:	432e      	orrs	r6, r5
 8007c6e:	f021 0104 	bic.w	r1, r1, #4
 8007c72:	6021      	str	r1, [r4, #0]
 8007c74:	d04b      	beq.n	8007d0e <_printf_i+0x1a6>
 8007c76:	4616      	mov	r6, r2
 8007c78:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c7c:	fb03 5711 	mls	r7, r3, r1, r5
 8007c80:	5dc7      	ldrb	r7, [r0, r7]
 8007c82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c86:	462f      	mov	r7, r5
 8007c88:	42bb      	cmp	r3, r7
 8007c8a:	460d      	mov	r5, r1
 8007c8c:	d9f4      	bls.n	8007c78 <_printf_i+0x110>
 8007c8e:	2b08      	cmp	r3, #8
 8007c90:	d10b      	bne.n	8007caa <_printf_i+0x142>
 8007c92:	6823      	ldr	r3, [r4, #0]
 8007c94:	07df      	lsls	r7, r3, #31
 8007c96:	d508      	bpl.n	8007caa <_printf_i+0x142>
 8007c98:	6923      	ldr	r3, [r4, #16]
 8007c9a:	6861      	ldr	r1, [r4, #4]
 8007c9c:	4299      	cmp	r1, r3
 8007c9e:	bfde      	ittt	le
 8007ca0:	2330      	movle	r3, #48	@ 0x30
 8007ca2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ca6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007caa:	1b92      	subs	r2, r2, r6
 8007cac:	6122      	str	r2, [r4, #16]
 8007cae:	f8cd a000 	str.w	sl, [sp]
 8007cb2:	464b      	mov	r3, r9
 8007cb4:	aa03      	add	r2, sp, #12
 8007cb6:	4621      	mov	r1, r4
 8007cb8:	4640      	mov	r0, r8
 8007cba:	f7ff fee7 	bl	8007a8c <_printf_common>
 8007cbe:	3001      	adds	r0, #1
 8007cc0:	d14a      	bne.n	8007d58 <_printf_i+0x1f0>
 8007cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc6:	b004      	add	sp, #16
 8007cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	f043 0320 	orr.w	r3, r3, #32
 8007cd2:	6023      	str	r3, [r4, #0]
 8007cd4:	4832      	ldr	r0, [pc, #200]	@ (8007da0 <_printf_i+0x238>)
 8007cd6:	2778      	movs	r7, #120	@ 0x78
 8007cd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	6831      	ldr	r1, [r6, #0]
 8007ce0:	061f      	lsls	r7, r3, #24
 8007ce2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ce6:	d402      	bmi.n	8007cee <_printf_i+0x186>
 8007ce8:	065f      	lsls	r7, r3, #25
 8007cea:	bf48      	it	mi
 8007cec:	b2ad      	uxthmi	r5, r5
 8007cee:	6031      	str	r1, [r6, #0]
 8007cf0:	07d9      	lsls	r1, r3, #31
 8007cf2:	bf44      	itt	mi
 8007cf4:	f043 0320 	orrmi.w	r3, r3, #32
 8007cf8:	6023      	strmi	r3, [r4, #0]
 8007cfa:	b11d      	cbz	r5, 8007d04 <_printf_i+0x19c>
 8007cfc:	2310      	movs	r3, #16
 8007cfe:	e7ad      	b.n	8007c5c <_printf_i+0xf4>
 8007d00:	4826      	ldr	r0, [pc, #152]	@ (8007d9c <_printf_i+0x234>)
 8007d02:	e7e9      	b.n	8007cd8 <_printf_i+0x170>
 8007d04:	6823      	ldr	r3, [r4, #0]
 8007d06:	f023 0320 	bic.w	r3, r3, #32
 8007d0a:	6023      	str	r3, [r4, #0]
 8007d0c:	e7f6      	b.n	8007cfc <_printf_i+0x194>
 8007d0e:	4616      	mov	r6, r2
 8007d10:	e7bd      	b.n	8007c8e <_printf_i+0x126>
 8007d12:	6833      	ldr	r3, [r6, #0]
 8007d14:	6825      	ldr	r5, [r4, #0]
 8007d16:	6961      	ldr	r1, [r4, #20]
 8007d18:	1d18      	adds	r0, r3, #4
 8007d1a:	6030      	str	r0, [r6, #0]
 8007d1c:	062e      	lsls	r6, r5, #24
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	d501      	bpl.n	8007d26 <_printf_i+0x1be>
 8007d22:	6019      	str	r1, [r3, #0]
 8007d24:	e002      	b.n	8007d2c <_printf_i+0x1c4>
 8007d26:	0668      	lsls	r0, r5, #25
 8007d28:	d5fb      	bpl.n	8007d22 <_printf_i+0x1ba>
 8007d2a:	8019      	strh	r1, [r3, #0]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	6123      	str	r3, [r4, #16]
 8007d30:	4616      	mov	r6, r2
 8007d32:	e7bc      	b.n	8007cae <_printf_i+0x146>
 8007d34:	6833      	ldr	r3, [r6, #0]
 8007d36:	1d1a      	adds	r2, r3, #4
 8007d38:	6032      	str	r2, [r6, #0]
 8007d3a:	681e      	ldr	r6, [r3, #0]
 8007d3c:	6862      	ldr	r2, [r4, #4]
 8007d3e:	2100      	movs	r1, #0
 8007d40:	4630      	mov	r0, r6
 8007d42:	f7f8 fa45 	bl	80001d0 <memchr>
 8007d46:	b108      	cbz	r0, 8007d4c <_printf_i+0x1e4>
 8007d48:	1b80      	subs	r0, r0, r6
 8007d4a:	6060      	str	r0, [r4, #4]
 8007d4c:	6863      	ldr	r3, [r4, #4]
 8007d4e:	6123      	str	r3, [r4, #16]
 8007d50:	2300      	movs	r3, #0
 8007d52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d56:	e7aa      	b.n	8007cae <_printf_i+0x146>
 8007d58:	6923      	ldr	r3, [r4, #16]
 8007d5a:	4632      	mov	r2, r6
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	4640      	mov	r0, r8
 8007d60:	47d0      	blx	sl
 8007d62:	3001      	adds	r0, #1
 8007d64:	d0ad      	beq.n	8007cc2 <_printf_i+0x15a>
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	079b      	lsls	r3, r3, #30
 8007d6a:	d413      	bmi.n	8007d94 <_printf_i+0x22c>
 8007d6c:	68e0      	ldr	r0, [r4, #12]
 8007d6e:	9b03      	ldr	r3, [sp, #12]
 8007d70:	4298      	cmp	r0, r3
 8007d72:	bfb8      	it	lt
 8007d74:	4618      	movlt	r0, r3
 8007d76:	e7a6      	b.n	8007cc6 <_printf_i+0x15e>
 8007d78:	2301      	movs	r3, #1
 8007d7a:	4632      	mov	r2, r6
 8007d7c:	4649      	mov	r1, r9
 8007d7e:	4640      	mov	r0, r8
 8007d80:	47d0      	blx	sl
 8007d82:	3001      	adds	r0, #1
 8007d84:	d09d      	beq.n	8007cc2 <_printf_i+0x15a>
 8007d86:	3501      	adds	r5, #1
 8007d88:	68e3      	ldr	r3, [r4, #12]
 8007d8a:	9903      	ldr	r1, [sp, #12]
 8007d8c:	1a5b      	subs	r3, r3, r1
 8007d8e:	42ab      	cmp	r3, r5
 8007d90:	dcf2      	bgt.n	8007d78 <_printf_i+0x210>
 8007d92:	e7eb      	b.n	8007d6c <_printf_i+0x204>
 8007d94:	2500      	movs	r5, #0
 8007d96:	f104 0619 	add.w	r6, r4, #25
 8007d9a:	e7f5      	b.n	8007d88 <_printf_i+0x220>
 8007d9c:	0800a252 	.word	0x0800a252
 8007da0:	0800a263 	.word	0x0800a263

08007da4 <std>:
 8007da4:	2300      	movs	r3, #0
 8007da6:	b510      	push	{r4, lr}
 8007da8:	4604      	mov	r4, r0
 8007daa:	e9c0 3300 	strd	r3, r3, [r0]
 8007dae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007db2:	6083      	str	r3, [r0, #8]
 8007db4:	8181      	strh	r1, [r0, #12]
 8007db6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007db8:	81c2      	strh	r2, [r0, #14]
 8007dba:	6183      	str	r3, [r0, #24]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	2208      	movs	r2, #8
 8007dc0:	305c      	adds	r0, #92	@ 0x5c
 8007dc2:	f000 f92a 	bl	800801a <memset>
 8007dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007dfc <std+0x58>)
 8007dc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8007dca:	4b0d      	ldr	r3, [pc, #52]	@ (8007e00 <std+0x5c>)
 8007dcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007dce:	4b0d      	ldr	r3, [pc, #52]	@ (8007e04 <std+0x60>)
 8007dd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8007e08 <std+0x64>)
 8007dd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <std+0x68>)
 8007dd8:	6224      	str	r4, [r4, #32]
 8007dda:	429c      	cmp	r4, r3
 8007ddc:	d006      	beq.n	8007dec <std+0x48>
 8007dde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007de2:	4294      	cmp	r4, r2
 8007de4:	d002      	beq.n	8007dec <std+0x48>
 8007de6:	33d0      	adds	r3, #208	@ 0xd0
 8007de8:	429c      	cmp	r4, r3
 8007dea:	d105      	bne.n	8007df8 <std+0x54>
 8007dec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007df4:	f000 b98e 	b.w	8008114 <__retarget_lock_init_recursive>
 8007df8:	bd10      	pop	{r4, pc}
 8007dfa:	bf00      	nop
 8007dfc:	08007f95 	.word	0x08007f95
 8007e00:	08007fb7 	.word	0x08007fb7
 8007e04:	08007fef 	.word	0x08007fef
 8007e08:	08008013 	.word	0x08008013
 8007e0c:	200010c8 	.word	0x200010c8

08007e10 <stdio_exit_handler>:
 8007e10:	4a02      	ldr	r2, [pc, #8]	@ (8007e1c <stdio_exit_handler+0xc>)
 8007e12:	4903      	ldr	r1, [pc, #12]	@ (8007e20 <stdio_exit_handler+0x10>)
 8007e14:	4803      	ldr	r0, [pc, #12]	@ (8007e24 <stdio_exit_handler+0x14>)
 8007e16:	f000 b869 	b.w	8007eec <_fwalk_sglue>
 8007e1a:	bf00      	nop
 8007e1c:	20000080 	.word	0x20000080
 8007e20:	08009a95 	.word	0x08009a95
 8007e24:	20000090 	.word	0x20000090

08007e28 <cleanup_stdio>:
 8007e28:	6841      	ldr	r1, [r0, #4]
 8007e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e5c <cleanup_stdio+0x34>)
 8007e2c:	4299      	cmp	r1, r3
 8007e2e:	b510      	push	{r4, lr}
 8007e30:	4604      	mov	r4, r0
 8007e32:	d001      	beq.n	8007e38 <cleanup_stdio+0x10>
 8007e34:	f001 fe2e 	bl	8009a94 <_fflush_r>
 8007e38:	68a1      	ldr	r1, [r4, #8]
 8007e3a:	4b09      	ldr	r3, [pc, #36]	@ (8007e60 <cleanup_stdio+0x38>)
 8007e3c:	4299      	cmp	r1, r3
 8007e3e:	d002      	beq.n	8007e46 <cleanup_stdio+0x1e>
 8007e40:	4620      	mov	r0, r4
 8007e42:	f001 fe27 	bl	8009a94 <_fflush_r>
 8007e46:	68e1      	ldr	r1, [r4, #12]
 8007e48:	4b06      	ldr	r3, [pc, #24]	@ (8007e64 <cleanup_stdio+0x3c>)
 8007e4a:	4299      	cmp	r1, r3
 8007e4c:	d004      	beq.n	8007e58 <cleanup_stdio+0x30>
 8007e4e:	4620      	mov	r0, r4
 8007e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e54:	f001 be1e 	b.w	8009a94 <_fflush_r>
 8007e58:	bd10      	pop	{r4, pc}
 8007e5a:	bf00      	nop
 8007e5c:	200010c8 	.word	0x200010c8
 8007e60:	20001130 	.word	0x20001130
 8007e64:	20001198 	.word	0x20001198

08007e68 <global_stdio_init.part.0>:
 8007e68:	b510      	push	{r4, lr}
 8007e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e98 <global_stdio_init.part.0+0x30>)
 8007e6c:	4c0b      	ldr	r4, [pc, #44]	@ (8007e9c <global_stdio_init.part.0+0x34>)
 8007e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8007ea0 <global_stdio_init.part.0+0x38>)
 8007e70:	601a      	str	r2, [r3, #0]
 8007e72:	4620      	mov	r0, r4
 8007e74:	2200      	movs	r2, #0
 8007e76:	2104      	movs	r1, #4
 8007e78:	f7ff ff94 	bl	8007da4 <std>
 8007e7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e80:	2201      	movs	r2, #1
 8007e82:	2109      	movs	r1, #9
 8007e84:	f7ff ff8e 	bl	8007da4 <std>
 8007e88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e92:	2112      	movs	r1, #18
 8007e94:	f7ff bf86 	b.w	8007da4 <std>
 8007e98:	20001200 	.word	0x20001200
 8007e9c:	200010c8 	.word	0x200010c8
 8007ea0:	08007e11 	.word	0x08007e11

08007ea4 <__sfp_lock_acquire>:
 8007ea4:	4801      	ldr	r0, [pc, #4]	@ (8007eac <__sfp_lock_acquire+0x8>)
 8007ea6:	f000 b936 	b.w	8008116 <__retarget_lock_acquire_recursive>
 8007eaa:	bf00      	nop
 8007eac:	20001209 	.word	0x20001209

08007eb0 <__sfp_lock_release>:
 8007eb0:	4801      	ldr	r0, [pc, #4]	@ (8007eb8 <__sfp_lock_release+0x8>)
 8007eb2:	f000 b931 	b.w	8008118 <__retarget_lock_release_recursive>
 8007eb6:	bf00      	nop
 8007eb8:	20001209 	.word	0x20001209

08007ebc <__sinit>:
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	4604      	mov	r4, r0
 8007ec0:	f7ff fff0 	bl	8007ea4 <__sfp_lock_acquire>
 8007ec4:	6a23      	ldr	r3, [r4, #32]
 8007ec6:	b11b      	cbz	r3, 8007ed0 <__sinit+0x14>
 8007ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ecc:	f7ff bff0 	b.w	8007eb0 <__sfp_lock_release>
 8007ed0:	4b04      	ldr	r3, [pc, #16]	@ (8007ee4 <__sinit+0x28>)
 8007ed2:	6223      	str	r3, [r4, #32]
 8007ed4:	4b04      	ldr	r3, [pc, #16]	@ (8007ee8 <__sinit+0x2c>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1f5      	bne.n	8007ec8 <__sinit+0xc>
 8007edc:	f7ff ffc4 	bl	8007e68 <global_stdio_init.part.0>
 8007ee0:	e7f2      	b.n	8007ec8 <__sinit+0xc>
 8007ee2:	bf00      	nop
 8007ee4:	08007e29 	.word	0x08007e29
 8007ee8:	20001200 	.word	0x20001200

08007eec <_fwalk_sglue>:
 8007eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ef0:	4607      	mov	r7, r0
 8007ef2:	4688      	mov	r8, r1
 8007ef4:	4614      	mov	r4, r2
 8007ef6:	2600      	movs	r6, #0
 8007ef8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007efc:	f1b9 0901 	subs.w	r9, r9, #1
 8007f00:	d505      	bpl.n	8007f0e <_fwalk_sglue+0x22>
 8007f02:	6824      	ldr	r4, [r4, #0]
 8007f04:	2c00      	cmp	r4, #0
 8007f06:	d1f7      	bne.n	8007ef8 <_fwalk_sglue+0xc>
 8007f08:	4630      	mov	r0, r6
 8007f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f0e:	89ab      	ldrh	r3, [r5, #12]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d907      	bls.n	8007f24 <_fwalk_sglue+0x38>
 8007f14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	d003      	beq.n	8007f24 <_fwalk_sglue+0x38>
 8007f1c:	4629      	mov	r1, r5
 8007f1e:	4638      	mov	r0, r7
 8007f20:	47c0      	blx	r8
 8007f22:	4306      	orrs	r6, r0
 8007f24:	3568      	adds	r5, #104	@ 0x68
 8007f26:	e7e9      	b.n	8007efc <_fwalk_sglue+0x10>

08007f28 <sniprintf>:
 8007f28:	b40c      	push	{r2, r3}
 8007f2a:	b530      	push	{r4, r5, lr}
 8007f2c:	4b18      	ldr	r3, [pc, #96]	@ (8007f90 <sniprintf+0x68>)
 8007f2e:	1e0c      	subs	r4, r1, #0
 8007f30:	681d      	ldr	r5, [r3, #0]
 8007f32:	b09d      	sub	sp, #116	@ 0x74
 8007f34:	da08      	bge.n	8007f48 <sniprintf+0x20>
 8007f36:	238b      	movs	r3, #139	@ 0x8b
 8007f38:	602b      	str	r3, [r5, #0]
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3e:	b01d      	add	sp, #116	@ 0x74
 8007f40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f44:	b002      	add	sp, #8
 8007f46:	4770      	bx	lr
 8007f48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f50:	f04f 0300 	mov.w	r3, #0
 8007f54:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007f56:	bf14      	ite	ne
 8007f58:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f5c:	4623      	moveq	r3, r4
 8007f5e:	9304      	str	r3, [sp, #16]
 8007f60:	9307      	str	r3, [sp, #28]
 8007f62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f66:	9002      	str	r0, [sp, #8]
 8007f68:	9006      	str	r0, [sp, #24]
 8007f6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f6e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f70:	ab21      	add	r3, sp, #132	@ 0x84
 8007f72:	a902      	add	r1, sp, #8
 8007f74:	4628      	mov	r0, r5
 8007f76:	9301      	str	r3, [sp, #4]
 8007f78:	f001 fc0c 	bl	8009794 <_svfiprintf_r>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	bfbc      	itt	lt
 8007f80:	238b      	movlt	r3, #139	@ 0x8b
 8007f82:	602b      	strlt	r3, [r5, #0]
 8007f84:	2c00      	cmp	r4, #0
 8007f86:	d0da      	beq.n	8007f3e <sniprintf+0x16>
 8007f88:	9b02      	ldr	r3, [sp, #8]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	701a      	strb	r2, [r3, #0]
 8007f8e:	e7d6      	b.n	8007f3e <sniprintf+0x16>
 8007f90:	2000008c 	.word	0x2000008c

08007f94 <__sread>:
 8007f94:	b510      	push	{r4, lr}
 8007f96:	460c      	mov	r4, r1
 8007f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f9c:	f000 f86c 	bl	8008078 <_read_r>
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	bfab      	itete	ge
 8007fa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007fa6:	89a3      	ldrhlt	r3, [r4, #12]
 8007fa8:	181b      	addge	r3, r3, r0
 8007faa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007fae:	bfac      	ite	ge
 8007fb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007fb2:	81a3      	strhlt	r3, [r4, #12]
 8007fb4:	bd10      	pop	{r4, pc}

08007fb6 <__swrite>:
 8007fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fba:	461f      	mov	r7, r3
 8007fbc:	898b      	ldrh	r3, [r1, #12]
 8007fbe:	05db      	lsls	r3, r3, #23
 8007fc0:	4605      	mov	r5, r0
 8007fc2:	460c      	mov	r4, r1
 8007fc4:	4616      	mov	r6, r2
 8007fc6:	d505      	bpl.n	8007fd4 <__swrite+0x1e>
 8007fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fcc:	2302      	movs	r3, #2
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f000 f840 	bl	8008054 <_lseek_r>
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fde:	81a3      	strh	r3, [r4, #12]
 8007fe0:	4632      	mov	r2, r6
 8007fe2:	463b      	mov	r3, r7
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fea:	f000 b857 	b.w	800809c <_write_r>

08007fee <__sseek>:
 8007fee:	b510      	push	{r4, lr}
 8007ff0:	460c      	mov	r4, r1
 8007ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ff6:	f000 f82d 	bl	8008054 <_lseek_r>
 8007ffa:	1c43      	adds	r3, r0, #1
 8007ffc:	89a3      	ldrh	r3, [r4, #12]
 8007ffe:	bf15      	itete	ne
 8008000:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008002:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008006:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800800a:	81a3      	strheq	r3, [r4, #12]
 800800c:	bf18      	it	ne
 800800e:	81a3      	strhne	r3, [r4, #12]
 8008010:	bd10      	pop	{r4, pc}

08008012 <__sclose>:
 8008012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008016:	f000 b80d 	b.w	8008034 <_close_r>

0800801a <memset>:
 800801a:	4402      	add	r2, r0
 800801c:	4603      	mov	r3, r0
 800801e:	4293      	cmp	r3, r2
 8008020:	d100      	bne.n	8008024 <memset+0xa>
 8008022:	4770      	bx	lr
 8008024:	f803 1b01 	strb.w	r1, [r3], #1
 8008028:	e7f9      	b.n	800801e <memset+0x4>
	...

0800802c <_localeconv_r>:
 800802c:	4800      	ldr	r0, [pc, #0]	@ (8008030 <_localeconv_r+0x4>)
 800802e:	4770      	bx	lr
 8008030:	200001cc 	.word	0x200001cc

08008034 <_close_r>:
 8008034:	b538      	push	{r3, r4, r5, lr}
 8008036:	4d06      	ldr	r5, [pc, #24]	@ (8008050 <_close_r+0x1c>)
 8008038:	2300      	movs	r3, #0
 800803a:	4604      	mov	r4, r0
 800803c:	4608      	mov	r0, r1
 800803e:	602b      	str	r3, [r5, #0]
 8008040:	f7fa f9fe 	bl	8002440 <_close>
 8008044:	1c43      	adds	r3, r0, #1
 8008046:	d102      	bne.n	800804e <_close_r+0x1a>
 8008048:	682b      	ldr	r3, [r5, #0]
 800804a:	b103      	cbz	r3, 800804e <_close_r+0x1a>
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	bd38      	pop	{r3, r4, r5, pc}
 8008050:	20001204 	.word	0x20001204

08008054 <_lseek_r>:
 8008054:	b538      	push	{r3, r4, r5, lr}
 8008056:	4d07      	ldr	r5, [pc, #28]	@ (8008074 <_lseek_r+0x20>)
 8008058:	4604      	mov	r4, r0
 800805a:	4608      	mov	r0, r1
 800805c:	4611      	mov	r1, r2
 800805e:	2200      	movs	r2, #0
 8008060:	602a      	str	r2, [r5, #0]
 8008062:	461a      	mov	r2, r3
 8008064:	f7fa fa13 	bl	800248e <_lseek>
 8008068:	1c43      	adds	r3, r0, #1
 800806a:	d102      	bne.n	8008072 <_lseek_r+0x1e>
 800806c:	682b      	ldr	r3, [r5, #0]
 800806e:	b103      	cbz	r3, 8008072 <_lseek_r+0x1e>
 8008070:	6023      	str	r3, [r4, #0]
 8008072:	bd38      	pop	{r3, r4, r5, pc}
 8008074:	20001204 	.word	0x20001204

08008078 <_read_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	4d07      	ldr	r5, [pc, #28]	@ (8008098 <_read_r+0x20>)
 800807c:	4604      	mov	r4, r0
 800807e:	4608      	mov	r0, r1
 8008080:	4611      	mov	r1, r2
 8008082:	2200      	movs	r2, #0
 8008084:	602a      	str	r2, [r5, #0]
 8008086:	461a      	mov	r2, r3
 8008088:	f7fa f9a1 	bl	80023ce <_read>
 800808c:	1c43      	adds	r3, r0, #1
 800808e:	d102      	bne.n	8008096 <_read_r+0x1e>
 8008090:	682b      	ldr	r3, [r5, #0]
 8008092:	b103      	cbz	r3, 8008096 <_read_r+0x1e>
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	bd38      	pop	{r3, r4, r5, pc}
 8008098:	20001204 	.word	0x20001204

0800809c <_write_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d07      	ldr	r5, [pc, #28]	@ (80080bc <_write_r+0x20>)
 80080a0:	4604      	mov	r4, r0
 80080a2:	4608      	mov	r0, r1
 80080a4:	4611      	mov	r1, r2
 80080a6:	2200      	movs	r2, #0
 80080a8:	602a      	str	r2, [r5, #0]
 80080aa:	461a      	mov	r2, r3
 80080ac:	f7fa f9ac 	bl	8002408 <_write>
 80080b0:	1c43      	adds	r3, r0, #1
 80080b2:	d102      	bne.n	80080ba <_write_r+0x1e>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	b103      	cbz	r3, 80080ba <_write_r+0x1e>
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	bd38      	pop	{r3, r4, r5, pc}
 80080bc:	20001204 	.word	0x20001204

080080c0 <__errno>:
 80080c0:	4b01      	ldr	r3, [pc, #4]	@ (80080c8 <__errno+0x8>)
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	2000008c 	.word	0x2000008c

080080cc <__libc_init_array>:
 80080cc:	b570      	push	{r4, r5, r6, lr}
 80080ce:	4d0d      	ldr	r5, [pc, #52]	@ (8008104 <__libc_init_array+0x38>)
 80080d0:	4c0d      	ldr	r4, [pc, #52]	@ (8008108 <__libc_init_array+0x3c>)
 80080d2:	1b64      	subs	r4, r4, r5
 80080d4:	10a4      	asrs	r4, r4, #2
 80080d6:	2600      	movs	r6, #0
 80080d8:	42a6      	cmp	r6, r4
 80080da:	d109      	bne.n	80080f0 <__libc_init_array+0x24>
 80080dc:	4d0b      	ldr	r5, [pc, #44]	@ (800810c <__libc_init_array+0x40>)
 80080de:	4c0c      	ldr	r4, [pc, #48]	@ (8008110 <__libc_init_array+0x44>)
 80080e0:	f002 f868 	bl	800a1b4 <_init>
 80080e4:	1b64      	subs	r4, r4, r5
 80080e6:	10a4      	asrs	r4, r4, #2
 80080e8:	2600      	movs	r6, #0
 80080ea:	42a6      	cmp	r6, r4
 80080ec:	d105      	bne.n	80080fa <__libc_init_array+0x2e>
 80080ee:	bd70      	pop	{r4, r5, r6, pc}
 80080f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080f4:	4798      	blx	r3
 80080f6:	3601      	adds	r6, #1
 80080f8:	e7ee      	b.n	80080d8 <__libc_init_array+0xc>
 80080fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80080fe:	4798      	blx	r3
 8008100:	3601      	adds	r6, #1
 8008102:	e7f2      	b.n	80080ea <__libc_init_array+0x1e>
 8008104:	0800a5bc 	.word	0x0800a5bc
 8008108:	0800a5bc 	.word	0x0800a5bc
 800810c:	0800a5bc 	.word	0x0800a5bc
 8008110:	0800a5c0 	.word	0x0800a5c0

08008114 <__retarget_lock_init_recursive>:
 8008114:	4770      	bx	lr

08008116 <__retarget_lock_acquire_recursive>:
 8008116:	4770      	bx	lr

08008118 <__retarget_lock_release_recursive>:
 8008118:	4770      	bx	lr

0800811a <memcpy>:
 800811a:	440a      	add	r2, r1
 800811c:	4291      	cmp	r1, r2
 800811e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008122:	d100      	bne.n	8008126 <memcpy+0xc>
 8008124:	4770      	bx	lr
 8008126:	b510      	push	{r4, lr}
 8008128:	f811 4b01 	ldrb.w	r4, [r1], #1
 800812c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008130:	4291      	cmp	r1, r2
 8008132:	d1f9      	bne.n	8008128 <memcpy+0xe>
 8008134:	bd10      	pop	{r4, pc}

08008136 <quorem>:
 8008136:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800813a:	6903      	ldr	r3, [r0, #16]
 800813c:	690c      	ldr	r4, [r1, #16]
 800813e:	42a3      	cmp	r3, r4
 8008140:	4607      	mov	r7, r0
 8008142:	db7e      	blt.n	8008242 <quorem+0x10c>
 8008144:	3c01      	subs	r4, #1
 8008146:	f101 0814 	add.w	r8, r1, #20
 800814a:	00a3      	lsls	r3, r4, #2
 800814c:	f100 0514 	add.w	r5, r0, #20
 8008150:	9300      	str	r3, [sp, #0]
 8008152:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008156:	9301      	str	r3, [sp, #4]
 8008158:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800815c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008160:	3301      	adds	r3, #1
 8008162:	429a      	cmp	r2, r3
 8008164:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008168:	fbb2 f6f3 	udiv	r6, r2, r3
 800816c:	d32e      	bcc.n	80081cc <quorem+0x96>
 800816e:	f04f 0a00 	mov.w	sl, #0
 8008172:	46c4      	mov	ip, r8
 8008174:	46ae      	mov	lr, r5
 8008176:	46d3      	mov	fp, sl
 8008178:	f85c 3b04 	ldr.w	r3, [ip], #4
 800817c:	b298      	uxth	r0, r3
 800817e:	fb06 a000 	mla	r0, r6, r0, sl
 8008182:	0c02      	lsrs	r2, r0, #16
 8008184:	0c1b      	lsrs	r3, r3, #16
 8008186:	fb06 2303 	mla	r3, r6, r3, r2
 800818a:	f8de 2000 	ldr.w	r2, [lr]
 800818e:	b280      	uxth	r0, r0
 8008190:	b292      	uxth	r2, r2
 8008192:	1a12      	subs	r2, r2, r0
 8008194:	445a      	add	r2, fp
 8008196:	f8de 0000 	ldr.w	r0, [lr]
 800819a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800819e:	b29b      	uxth	r3, r3
 80081a0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80081a4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80081a8:	b292      	uxth	r2, r2
 80081aa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80081ae:	45e1      	cmp	r9, ip
 80081b0:	f84e 2b04 	str.w	r2, [lr], #4
 80081b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80081b8:	d2de      	bcs.n	8008178 <quorem+0x42>
 80081ba:	9b00      	ldr	r3, [sp, #0]
 80081bc:	58eb      	ldr	r3, [r5, r3]
 80081be:	b92b      	cbnz	r3, 80081cc <quorem+0x96>
 80081c0:	9b01      	ldr	r3, [sp, #4]
 80081c2:	3b04      	subs	r3, #4
 80081c4:	429d      	cmp	r5, r3
 80081c6:	461a      	mov	r2, r3
 80081c8:	d32f      	bcc.n	800822a <quorem+0xf4>
 80081ca:	613c      	str	r4, [r7, #16]
 80081cc:	4638      	mov	r0, r7
 80081ce:	f001 f97d 	bl	80094cc <__mcmp>
 80081d2:	2800      	cmp	r0, #0
 80081d4:	db25      	blt.n	8008222 <quorem+0xec>
 80081d6:	4629      	mov	r1, r5
 80081d8:	2000      	movs	r0, #0
 80081da:	f858 2b04 	ldr.w	r2, [r8], #4
 80081de:	f8d1 c000 	ldr.w	ip, [r1]
 80081e2:	fa1f fe82 	uxth.w	lr, r2
 80081e6:	fa1f f38c 	uxth.w	r3, ip
 80081ea:	eba3 030e 	sub.w	r3, r3, lr
 80081ee:	4403      	add	r3, r0
 80081f0:	0c12      	lsrs	r2, r2, #16
 80081f2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80081f6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008200:	45c1      	cmp	r9, r8
 8008202:	f841 3b04 	str.w	r3, [r1], #4
 8008206:	ea4f 4022 	mov.w	r0, r2, asr #16
 800820a:	d2e6      	bcs.n	80081da <quorem+0xa4>
 800820c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008210:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008214:	b922      	cbnz	r2, 8008220 <quorem+0xea>
 8008216:	3b04      	subs	r3, #4
 8008218:	429d      	cmp	r5, r3
 800821a:	461a      	mov	r2, r3
 800821c:	d30b      	bcc.n	8008236 <quorem+0x100>
 800821e:	613c      	str	r4, [r7, #16]
 8008220:	3601      	adds	r6, #1
 8008222:	4630      	mov	r0, r6
 8008224:	b003      	add	sp, #12
 8008226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800822a:	6812      	ldr	r2, [r2, #0]
 800822c:	3b04      	subs	r3, #4
 800822e:	2a00      	cmp	r2, #0
 8008230:	d1cb      	bne.n	80081ca <quorem+0x94>
 8008232:	3c01      	subs	r4, #1
 8008234:	e7c6      	b.n	80081c4 <quorem+0x8e>
 8008236:	6812      	ldr	r2, [r2, #0]
 8008238:	3b04      	subs	r3, #4
 800823a:	2a00      	cmp	r2, #0
 800823c:	d1ef      	bne.n	800821e <quorem+0xe8>
 800823e:	3c01      	subs	r4, #1
 8008240:	e7ea      	b.n	8008218 <quorem+0xe2>
 8008242:	2000      	movs	r0, #0
 8008244:	e7ee      	b.n	8008224 <quorem+0xee>
	...

08008248 <_dtoa_r>:
 8008248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	69c7      	ldr	r7, [r0, #28]
 800824e:	b097      	sub	sp, #92	@ 0x5c
 8008250:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008254:	ec55 4b10 	vmov	r4, r5, d0
 8008258:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800825a:	9107      	str	r1, [sp, #28]
 800825c:	4681      	mov	r9, r0
 800825e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008260:	9311      	str	r3, [sp, #68]	@ 0x44
 8008262:	b97f      	cbnz	r7, 8008284 <_dtoa_r+0x3c>
 8008264:	2010      	movs	r0, #16
 8008266:	f000 fe09 	bl	8008e7c <malloc>
 800826a:	4602      	mov	r2, r0
 800826c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008270:	b920      	cbnz	r0, 800827c <_dtoa_r+0x34>
 8008272:	4ba9      	ldr	r3, [pc, #676]	@ (8008518 <_dtoa_r+0x2d0>)
 8008274:	21ef      	movs	r1, #239	@ 0xef
 8008276:	48a9      	ldr	r0, [pc, #676]	@ (800851c <_dtoa_r+0x2d4>)
 8008278:	f001 fc5e 	bl	8009b38 <__assert_func>
 800827c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008280:	6007      	str	r7, [r0, #0]
 8008282:	60c7      	str	r7, [r0, #12]
 8008284:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008288:	6819      	ldr	r1, [r3, #0]
 800828a:	b159      	cbz	r1, 80082a4 <_dtoa_r+0x5c>
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	604a      	str	r2, [r1, #4]
 8008290:	2301      	movs	r3, #1
 8008292:	4093      	lsls	r3, r2
 8008294:	608b      	str	r3, [r1, #8]
 8008296:	4648      	mov	r0, r9
 8008298:	f000 fee6 	bl	8009068 <_Bfree>
 800829c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80082a0:	2200      	movs	r2, #0
 80082a2:	601a      	str	r2, [r3, #0]
 80082a4:	1e2b      	subs	r3, r5, #0
 80082a6:	bfb9      	ittee	lt
 80082a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80082ac:	9305      	strlt	r3, [sp, #20]
 80082ae:	2300      	movge	r3, #0
 80082b0:	6033      	strge	r3, [r6, #0]
 80082b2:	9f05      	ldr	r7, [sp, #20]
 80082b4:	4b9a      	ldr	r3, [pc, #616]	@ (8008520 <_dtoa_r+0x2d8>)
 80082b6:	bfbc      	itt	lt
 80082b8:	2201      	movlt	r2, #1
 80082ba:	6032      	strlt	r2, [r6, #0]
 80082bc:	43bb      	bics	r3, r7
 80082be:	d112      	bne.n	80082e6 <_dtoa_r+0x9e>
 80082c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80082c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80082c6:	6013      	str	r3, [r2, #0]
 80082c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80082cc:	4323      	orrs	r3, r4
 80082ce:	f000 855a 	beq.w	8008d86 <_dtoa_r+0xb3e>
 80082d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008534 <_dtoa_r+0x2ec>
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f000 855c 	beq.w	8008d96 <_dtoa_r+0xb4e>
 80082de:	f10a 0303 	add.w	r3, sl, #3
 80082e2:	f000 bd56 	b.w	8008d92 <_dtoa_r+0xb4a>
 80082e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082ea:	2200      	movs	r2, #0
 80082ec:	ec51 0b17 	vmov	r0, r1, d7
 80082f0:	2300      	movs	r3, #0
 80082f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80082f6:	f7f8 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 80082fa:	4680      	mov	r8, r0
 80082fc:	b158      	cbz	r0, 8008316 <_dtoa_r+0xce>
 80082fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008300:	2301      	movs	r3, #1
 8008302:	6013      	str	r3, [r2, #0]
 8008304:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008306:	b113      	cbz	r3, 800830e <_dtoa_r+0xc6>
 8008308:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800830a:	4b86      	ldr	r3, [pc, #536]	@ (8008524 <_dtoa_r+0x2dc>)
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008538 <_dtoa_r+0x2f0>
 8008312:	f000 bd40 	b.w	8008d96 <_dtoa_r+0xb4e>
 8008316:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800831a:	aa14      	add	r2, sp, #80	@ 0x50
 800831c:	a915      	add	r1, sp, #84	@ 0x54
 800831e:	4648      	mov	r0, r9
 8008320:	f001 f984 	bl	800962c <__d2b>
 8008324:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008328:	9002      	str	r0, [sp, #8]
 800832a:	2e00      	cmp	r6, #0
 800832c:	d078      	beq.n	8008420 <_dtoa_r+0x1d8>
 800832e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008330:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008338:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800833c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008340:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008344:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008348:	4619      	mov	r1, r3
 800834a:	2200      	movs	r2, #0
 800834c:	4b76      	ldr	r3, [pc, #472]	@ (8008528 <_dtoa_r+0x2e0>)
 800834e:	f7f7 ff9b 	bl	8000288 <__aeabi_dsub>
 8008352:	a36b      	add	r3, pc, #428	@ (adr r3, 8008500 <_dtoa_r+0x2b8>)
 8008354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008358:	f7f8 f94e 	bl	80005f8 <__aeabi_dmul>
 800835c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008508 <_dtoa_r+0x2c0>)
 800835e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008362:	f7f7 ff93 	bl	800028c <__adddf3>
 8008366:	4604      	mov	r4, r0
 8008368:	4630      	mov	r0, r6
 800836a:	460d      	mov	r5, r1
 800836c:	f7f8 f8da 	bl	8000524 <__aeabi_i2d>
 8008370:	a367      	add	r3, pc, #412	@ (adr r3, 8008510 <_dtoa_r+0x2c8>)
 8008372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008376:	f7f8 f93f 	bl	80005f8 <__aeabi_dmul>
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4620      	mov	r0, r4
 8008380:	4629      	mov	r1, r5
 8008382:	f7f7 ff83 	bl	800028c <__adddf3>
 8008386:	4604      	mov	r4, r0
 8008388:	460d      	mov	r5, r1
 800838a:	f7f8 fbe5 	bl	8000b58 <__aeabi_d2iz>
 800838e:	2200      	movs	r2, #0
 8008390:	4607      	mov	r7, r0
 8008392:	2300      	movs	r3, #0
 8008394:	4620      	mov	r0, r4
 8008396:	4629      	mov	r1, r5
 8008398:	f7f8 fba0 	bl	8000adc <__aeabi_dcmplt>
 800839c:	b140      	cbz	r0, 80083b0 <_dtoa_r+0x168>
 800839e:	4638      	mov	r0, r7
 80083a0:	f7f8 f8c0 	bl	8000524 <__aeabi_i2d>
 80083a4:	4622      	mov	r2, r4
 80083a6:	462b      	mov	r3, r5
 80083a8:	f7f8 fb8e 	bl	8000ac8 <__aeabi_dcmpeq>
 80083ac:	b900      	cbnz	r0, 80083b0 <_dtoa_r+0x168>
 80083ae:	3f01      	subs	r7, #1
 80083b0:	2f16      	cmp	r7, #22
 80083b2:	d852      	bhi.n	800845a <_dtoa_r+0x212>
 80083b4:	4b5d      	ldr	r3, [pc, #372]	@ (800852c <_dtoa_r+0x2e4>)
 80083b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80083c2:	f7f8 fb8b 	bl	8000adc <__aeabi_dcmplt>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	d049      	beq.n	800845e <_dtoa_r+0x216>
 80083ca:	3f01      	subs	r7, #1
 80083cc:	2300      	movs	r3, #0
 80083ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80083d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80083d2:	1b9b      	subs	r3, r3, r6
 80083d4:	1e5a      	subs	r2, r3, #1
 80083d6:	bf45      	ittet	mi
 80083d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80083dc:	9300      	strmi	r3, [sp, #0]
 80083de:	2300      	movpl	r3, #0
 80083e0:	2300      	movmi	r3, #0
 80083e2:	9206      	str	r2, [sp, #24]
 80083e4:	bf54      	ite	pl
 80083e6:	9300      	strpl	r3, [sp, #0]
 80083e8:	9306      	strmi	r3, [sp, #24]
 80083ea:	2f00      	cmp	r7, #0
 80083ec:	db39      	blt.n	8008462 <_dtoa_r+0x21a>
 80083ee:	9b06      	ldr	r3, [sp, #24]
 80083f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80083f2:	443b      	add	r3, r7
 80083f4:	9306      	str	r3, [sp, #24]
 80083f6:	2300      	movs	r3, #0
 80083f8:	9308      	str	r3, [sp, #32]
 80083fa:	9b07      	ldr	r3, [sp, #28]
 80083fc:	2b09      	cmp	r3, #9
 80083fe:	d863      	bhi.n	80084c8 <_dtoa_r+0x280>
 8008400:	2b05      	cmp	r3, #5
 8008402:	bfc4      	itt	gt
 8008404:	3b04      	subgt	r3, #4
 8008406:	9307      	strgt	r3, [sp, #28]
 8008408:	9b07      	ldr	r3, [sp, #28]
 800840a:	f1a3 0302 	sub.w	r3, r3, #2
 800840e:	bfcc      	ite	gt
 8008410:	2400      	movgt	r4, #0
 8008412:	2401      	movle	r4, #1
 8008414:	2b03      	cmp	r3, #3
 8008416:	d863      	bhi.n	80084e0 <_dtoa_r+0x298>
 8008418:	e8df f003 	tbb	[pc, r3]
 800841c:	2b375452 	.word	0x2b375452
 8008420:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008424:	441e      	add	r6, r3
 8008426:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800842a:	2b20      	cmp	r3, #32
 800842c:	bfc1      	itttt	gt
 800842e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008432:	409f      	lslgt	r7, r3
 8008434:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008438:	fa24 f303 	lsrgt.w	r3, r4, r3
 800843c:	bfd6      	itet	le
 800843e:	f1c3 0320 	rsble	r3, r3, #32
 8008442:	ea47 0003 	orrgt.w	r0, r7, r3
 8008446:	fa04 f003 	lslle.w	r0, r4, r3
 800844a:	f7f8 f85b 	bl	8000504 <__aeabi_ui2d>
 800844e:	2201      	movs	r2, #1
 8008450:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008454:	3e01      	subs	r6, #1
 8008456:	9212      	str	r2, [sp, #72]	@ 0x48
 8008458:	e776      	b.n	8008348 <_dtoa_r+0x100>
 800845a:	2301      	movs	r3, #1
 800845c:	e7b7      	b.n	80083ce <_dtoa_r+0x186>
 800845e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008460:	e7b6      	b.n	80083d0 <_dtoa_r+0x188>
 8008462:	9b00      	ldr	r3, [sp, #0]
 8008464:	1bdb      	subs	r3, r3, r7
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	427b      	negs	r3, r7
 800846a:	9308      	str	r3, [sp, #32]
 800846c:	2300      	movs	r3, #0
 800846e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008470:	e7c3      	b.n	80083fa <_dtoa_r+0x1b2>
 8008472:	2301      	movs	r3, #1
 8008474:	9309      	str	r3, [sp, #36]	@ 0x24
 8008476:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008478:	eb07 0b03 	add.w	fp, r7, r3
 800847c:	f10b 0301 	add.w	r3, fp, #1
 8008480:	2b01      	cmp	r3, #1
 8008482:	9303      	str	r3, [sp, #12]
 8008484:	bfb8      	it	lt
 8008486:	2301      	movlt	r3, #1
 8008488:	e006      	b.n	8008498 <_dtoa_r+0x250>
 800848a:	2301      	movs	r3, #1
 800848c:	9309      	str	r3, [sp, #36]	@ 0x24
 800848e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008490:	2b00      	cmp	r3, #0
 8008492:	dd28      	ble.n	80084e6 <_dtoa_r+0x29e>
 8008494:	469b      	mov	fp, r3
 8008496:	9303      	str	r3, [sp, #12]
 8008498:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800849c:	2100      	movs	r1, #0
 800849e:	2204      	movs	r2, #4
 80084a0:	f102 0514 	add.w	r5, r2, #20
 80084a4:	429d      	cmp	r5, r3
 80084a6:	d926      	bls.n	80084f6 <_dtoa_r+0x2ae>
 80084a8:	6041      	str	r1, [r0, #4]
 80084aa:	4648      	mov	r0, r9
 80084ac:	f000 fd9c 	bl	8008fe8 <_Balloc>
 80084b0:	4682      	mov	sl, r0
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d142      	bne.n	800853c <_dtoa_r+0x2f4>
 80084b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008530 <_dtoa_r+0x2e8>)
 80084b8:	4602      	mov	r2, r0
 80084ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80084be:	e6da      	b.n	8008276 <_dtoa_r+0x2e>
 80084c0:	2300      	movs	r3, #0
 80084c2:	e7e3      	b.n	800848c <_dtoa_r+0x244>
 80084c4:	2300      	movs	r3, #0
 80084c6:	e7d5      	b.n	8008474 <_dtoa_r+0x22c>
 80084c8:	2401      	movs	r4, #1
 80084ca:	2300      	movs	r3, #0
 80084cc:	9307      	str	r3, [sp, #28]
 80084ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80084d0:	f04f 3bff 	mov.w	fp, #4294967295
 80084d4:	2200      	movs	r2, #0
 80084d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80084da:	2312      	movs	r3, #18
 80084dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80084de:	e7db      	b.n	8008498 <_dtoa_r+0x250>
 80084e0:	2301      	movs	r3, #1
 80084e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e4:	e7f4      	b.n	80084d0 <_dtoa_r+0x288>
 80084e6:	f04f 0b01 	mov.w	fp, #1
 80084ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80084ee:	465b      	mov	r3, fp
 80084f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80084f4:	e7d0      	b.n	8008498 <_dtoa_r+0x250>
 80084f6:	3101      	adds	r1, #1
 80084f8:	0052      	lsls	r2, r2, #1
 80084fa:	e7d1      	b.n	80084a0 <_dtoa_r+0x258>
 80084fc:	f3af 8000 	nop.w
 8008500:	636f4361 	.word	0x636f4361
 8008504:	3fd287a7 	.word	0x3fd287a7
 8008508:	8b60c8b3 	.word	0x8b60c8b3
 800850c:	3fc68a28 	.word	0x3fc68a28
 8008510:	509f79fb 	.word	0x509f79fb
 8008514:	3fd34413 	.word	0x3fd34413
 8008518:	0800a281 	.word	0x0800a281
 800851c:	0800a298 	.word	0x0800a298
 8008520:	7ff00000 	.word	0x7ff00000
 8008524:	0800a251 	.word	0x0800a251
 8008528:	3ff80000 	.word	0x3ff80000
 800852c:	0800a3e8 	.word	0x0800a3e8
 8008530:	0800a2f0 	.word	0x0800a2f0
 8008534:	0800a27d 	.word	0x0800a27d
 8008538:	0800a250 	.word	0x0800a250
 800853c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008540:	6018      	str	r0, [r3, #0]
 8008542:	9b03      	ldr	r3, [sp, #12]
 8008544:	2b0e      	cmp	r3, #14
 8008546:	f200 80a1 	bhi.w	800868c <_dtoa_r+0x444>
 800854a:	2c00      	cmp	r4, #0
 800854c:	f000 809e 	beq.w	800868c <_dtoa_r+0x444>
 8008550:	2f00      	cmp	r7, #0
 8008552:	dd33      	ble.n	80085bc <_dtoa_r+0x374>
 8008554:	4b9c      	ldr	r3, [pc, #624]	@ (80087c8 <_dtoa_r+0x580>)
 8008556:	f007 020f 	and.w	r2, r7, #15
 800855a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800855e:	ed93 7b00 	vldr	d7, [r3]
 8008562:	05f8      	lsls	r0, r7, #23
 8008564:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008568:	ea4f 1427 	mov.w	r4, r7, asr #4
 800856c:	d516      	bpl.n	800859c <_dtoa_r+0x354>
 800856e:	4b97      	ldr	r3, [pc, #604]	@ (80087cc <_dtoa_r+0x584>)
 8008570:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008574:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008578:	f7f8 f968 	bl	800084c <__aeabi_ddiv>
 800857c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008580:	f004 040f 	and.w	r4, r4, #15
 8008584:	2603      	movs	r6, #3
 8008586:	4d91      	ldr	r5, [pc, #580]	@ (80087cc <_dtoa_r+0x584>)
 8008588:	b954      	cbnz	r4, 80085a0 <_dtoa_r+0x358>
 800858a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800858e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008592:	f7f8 f95b 	bl	800084c <__aeabi_ddiv>
 8008596:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800859a:	e028      	b.n	80085ee <_dtoa_r+0x3a6>
 800859c:	2602      	movs	r6, #2
 800859e:	e7f2      	b.n	8008586 <_dtoa_r+0x33e>
 80085a0:	07e1      	lsls	r1, r4, #31
 80085a2:	d508      	bpl.n	80085b6 <_dtoa_r+0x36e>
 80085a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80085a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085ac:	f7f8 f824 	bl	80005f8 <__aeabi_dmul>
 80085b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80085b4:	3601      	adds	r6, #1
 80085b6:	1064      	asrs	r4, r4, #1
 80085b8:	3508      	adds	r5, #8
 80085ba:	e7e5      	b.n	8008588 <_dtoa_r+0x340>
 80085bc:	f000 80af 	beq.w	800871e <_dtoa_r+0x4d6>
 80085c0:	427c      	negs	r4, r7
 80085c2:	4b81      	ldr	r3, [pc, #516]	@ (80087c8 <_dtoa_r+0x580>)
 80085c4:	4d81      	ldr	r5, [pc, #516]	@ (80087cc <_dtoa_r+0x584>)
 80085c6:	f004 020f 	and.w	r2, r4, #15
 80085ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80085d6:	f7f8 f80f 	bl	80005f8 <__aeabi_dmul>
 80085da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085de:	1124      	asrs	r4, r4, #4
 80085e0:	2300      	movs	r3, #0
 80085e2:	2602      	movs	r6, #2
 80085e4:	2c00      	cmp	r4, #0
 80085e6:	f040 808f 	bne.w	8008708 <_dtoa_r+0x4c0>
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1d3      	bne.n	8008596 <_dtoa_r+0x34e>
 80085ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	f000 8094 	beq.w	8008722 <_dtoa_r+0x4da>
 80085fa:	4b75      	ldr	r3, [pc, #468]	@ (80087d0 <_dtoa_r+0x588>)
 80085fc:	2200      	movs	r2, #0
 80085fe:	4620      	mov	r0, r4
 8008600:	4629      	mov	r1, r5
 8008602:	f7f8 fa6b 	bl	8000adc <__aeabi_dcmplt>
 8008606:	2800      	cmp	r0, #0
 8008608:	f000 808b 	beq.w	8008722 <_dtoa_r+0x4da>
 800860c:	9b03      	ldr	r3, [sp, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 8087 	beq.w	8008722 <_dtoa_r+0x4da>
 8008614:	f1bb 0f00 	cmp.w	fp, #0
 8008618:	dd34      	ble.n	8008684 <_dtoa_r+0x43c>
 800861a:	4620      	mov	r0, r4
 800861c:	4b6d      	ldr	r3, [pc, #436]	@ (80087d4 <_dtoa_r+0x58c>)
 800861e:	2200      	movs	r2, #0
 8008620:	4629      	mov	r1, r5
 8008622:	f7f7 ffe9 	bl	80005f8 <__aeabi_dmul>
 8008626:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800862a:	f107 38ff 	add.w	r8, r7, #4294967295
 800862e:	3601      	adds	r6, #1
 8008630:	465c      	mov	r4, fp
 8008632:	4630      	mov	r0, r6
 8008634:	f7f7 ff76 	bl	8000524 <__aeabi_i2d>
 8008638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800863c:	f7f7 ffdc 	bl	80005f8 <__aeabi_dmul>
 8008640:	4b65      	ldr	r3, [pc, #404]	@ (80087d8 <_dtoa_r+0x590>)
 8008642:	2200      	movs	r2, #0
 8008644:	f7f7 fe22 	bl	800028c <__adddf3>
 8008648:	4605      	mov	r5, r0
 800864a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800864e:	2c00      	cmp	r4, #0
 8008650:	d16a      	bne.n	8008728 <_dtoa_r+0x4e0>
 8008652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008656:	4b61      	ldr	r3, [pc, #388]	@ (80087dc <_dtoa_r+0x594>)
 8008658:	2200      	movs	r2, #0
 800865a:	f7f7 fe15 	bl	8000288 <__aeabi_dsub>
 800865e:	4602      	mov	r2, r0
 8008660:	460b      	mov	r3, r1
 8008662:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008666:	462a      	mov	r2, r5
 8008668:	4633      	mov	r3, r6
 800866a:	f7f8 fa55 	bl	8000b18 <__aeabi_dcmpgt>
 800866e:	2800      	cmp	r0, #0
 8008670:	f040 8298 	bne.w	8008ba4 <_dtoa_r+0x95c>
 8008674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008678:	462a      	mov	r2, r5
 800867a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800867e:	f7f8 fa2d 	bl	8000adc <__aeabi_dcmplt>
 8008682:	bb38      	cbnz	r0, 80086d4 <_dtoa_r+0x48c>
 8008684:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008688:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800868c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800868e:	2b00      	cmp	r3, #0
 8008690:	f2c0 8157 	blt.w	8008942 <_dtoa_r+0x6fa>
 8008694:	2f0e      	cmp	r7, #14
 8008696:	f300 8154 	bgt.w	8008942 <_dtoa_r+0x6fa>
 800869a:	4b4b      	ldr	r3, [pc, #300]	@ (80087c8 <_dtoa_r+0x580>)
 800869c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086a0:	ed93 7b00 	vldr	d7, [r3]
 80086a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	ed8d 7b00 	vstr	d7, [sp]
 80086ac:	f280 80e5 	bge.w	800887a <_dtoa_r+0x632>
 80086b0:	9b03      	ldr	r3, [sp, #12]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f300 80e1 	bgt.w	800887a <_dtoa_r+0x632>
 80086b8:	d10c      	bne.n	80086d4 <_dtoa_r+0x48c>
 80086ba:	4b48      	ldr	r3, [pc, #288]	@ (80087dc <_dtoa_r+0x594>)
 80086bc:	2200      	movs	r2, #0
 80086be:	ec51 0b17 	vmov	r0, r1, d7
 80086c2:	f7f7 ff99 	bl	80005f8 <__aeabi_dmul>
 80086c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086ca:	f7f8 fa1b 	bl	8000b04 <__aeabi_dcmpge>
 80086ce:	2800      	cmp	r0, #0
 80086d0:	f000 8266 	beq.w	8008ba0 <_dtoa_r+0x958>
 80086d4:	2400      	movs	r4, #0
 80086d6:	4625      	mov	r5, r4
 80086d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086da:	4656      	mov	r6, sl
 80086dc:	ea6f 0803 	mvn.w	r8, r3
 80086e0:	2700      	movs	r7, #0
 80086e2:	4621      	mov	r1, r4
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 fcbf 	bl	8009068 <_Bfree>
 80086ea:	2d00      	cmp	r5, #0
 80086ec:	f000 80bd 	beq.w	800886a <_dtoa_r+0x622>
 80086f0:	b12f      	cbz	r7, 80086fe <_dtoa_r+0x4b6>
 80086f2:	42af      	cmp	r7, r5
 80086f4:	d003      	beq.n	80086fe <_dtoa_r+0x4b6>
 80086f6:	4639      	mov	r1, r7
 80086f8:	4648      	mov	r0, r9
 80086fa:	f000 fcb5 	bl	8009068 <_Bfree>
 80086fe:	4629      	mov	r1, r5
 8008700:	4648      	mov	r0, r9
 8008702:	f000 fcb1 	bl	8009068 <_Bfree>
 8008706:	e0b0      	b.n	800886a <_dtoa_r+0x622>
 8008708:	07e2      	lsls	r2, r4, #31
 800870a:	d505      	bpl.n	8008718 <_dtoa_r+0x4d0>
 800870c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008710:	f7f7 ff72 	bl	80005f8 <__aeabi_dmul>
 8008714:	3601      	adds	r6, #1
 8008716:	2301      	movs	r3, #1
 8008718:	1064      	asrs	r4, r4, #1
 800871a:	3508      	adds	r5, #8
 800871c:	e762      	b.n	80085e4 <_dtoa_r+0x39c>
 800871e:	2602      	movs	r6, #2
 8008720:	e765      	b.n	80085ee <_dtoa_r+0x3a6>
 8008722:	9c03      	ldr	r4, [sp, #12]
 8008724:	46b8      	mov	r8, r7
 8008726:	e784      	b.n	8008632 <_dtoa_r+0x3ea>
 8008728:	4b27      	ldr	r3, [pc, #156]	@ (80087c8 <_dtoa_r+0x580>)
 800872a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800872c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008730:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008734:	4454      	add	r4, sl
 8008736:	2900      	cmp	r1, #0
 8008738:	d054      	beq.n	80087e4 <_dtoa_r+0x59c>
 800873a:	4929      	ldr	r1, [pc, #164]	@ (80087e0 <_dtoa_r+0x598>)
 800873c:	2000      	movs	r0, #0
 800873e:	f7f8 f885 	bl	800084c <__aeabi_ddiv>
 8008742:	4633      	mov	r3, r6
 8008744:	462a      	mov	r2, r5
 8008746:	f7f7 fd9f 	bl	8000288 <__aeabi_dsub>
 800874a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800874e:	4656      	mov	r6, sl
 8008750:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008754:	f7f8 fa00 	bl	8000b58 <__aeabi_d2iz>
 8008758:	4605      	mov	r5, r0
 800875a:	f7f7 fee3 	bl	8000524 <__aeabi_i2d>
 800875e:	4602      	mov	r2, r0
 8008760:	460b      	mov	r3, r1
 8008762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008766:	f7f7 fd8f 	bl	8000288 <__aeabi_dsub>
 800876a:	3530      	adds	r5, #48	@ 0x30
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008774:	f806 5b01 	strb.w	r5, [r6], #1
 8008778:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800877c:	f7f8 f9ae 	bl	8000adc <__aeabi_dcmplt>
 8008780:	2800      	cmp	r0, #0
 8008782:	d172      	bne.n	800886a <_dtoa_r+0x622>
 8008784:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008788:	4911      	ldr	r1, [pc, #68]	@ (80087d0 <_dtoa_r+0x588>)
 800878a:	2000      	movs	r0, #0
 800878c:	f7f7 fd7c 	bl	8000288 <__aeabi_dsub>
 8008790:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008794:	f7f8 f9a2 	bl	8000adc <__aeabi_dcmplt>
 8008798:	2800      	cmp	r0, #0
 800879a:	f040 80b4 	bne.w	8008906 <_dtoa_r+0x6be>
 800879e:	42a6      	cmp	r6, r4
 80087a0:	f43f af70 	beq.w	8008684 <_dtoa_r+0x43c>
 80087a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80087a8:	4b0a      	ldr	r3, [pc, #40]	@ (80087d4 <_dtoa_r+0x58c>)
 80087aa:	2200      	movs	r2, #0
 80087ac:	f7f7 ff24 	bl	80005f8 <__aeabi_dmul>
 80087b0:	4b08      	ldr	r3, [pc, #32]	@ (80087d4 <_dtoa_r+0x58c>)
 80087b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087b6:	2200      	movs	r2, #0
 80087b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087bc:	f7f7 ff1c 	bl	80005f8 <__aeabi_dmul>
 80087c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087c4:	e7c4      	b.n	8008750 <_dtoa_r+0x508>
 80087c6:	bf00      	nop
 80087c8:	0800a3e8 	.word	0x0800a3e8
 80087cc:	0800a3c0 	.word	0x0800a3c0
 80087d0:	3ff00000 	.word	0x3ff00000
 80087d4:	40240000 	.word	0x40240000
 80087d8:	401c0000 	.word	0x401c0000
 80087dc:	40140000 	.word	0x40140000
 80087e0:	3fe00000 	.word	0x3fe00000
 80087e4:	4631      	mov	r1, r6
 80087e6:	4628      	mov	r0, r5
 80087e8:	f7f7 ff06 	bl	80005f8 <__aeabi_dmul>
 80087ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80087f2:	4656      	mov	r6, sl
 80087f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087f8:	f7f8 f9ae 	bl	8000b58 <__aeabi_d2iz>
 80087fc:	4605      	mov	r5, r0
 80087fe:	f7f7 fe91 	bl	8000524 <__aeabi_i2d>
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800880a:	f7f7 fd3d 	bl	8000288 <__aeabi_dsub>
 800880e:	3530      	adds	r5, #48	@ 0x30
 8008810:	f806 5b01 	strb.w	r5, [r6], #1
 8008814:	4602      	mov	r2, r0
 8008816:	460b      	mov	r3, r1
 8008818:	42a6      	cmp	r6, r4
 800881a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800881e:	f04f 0200 	mov.w	r2, #0
 8008822:	d124      	bne.n	800886e <_dtoa_r+0x626>
 8008824:	4baf      	ldr	r3, [pc, #700]	@ (8008ae4 <_dtoa_r+0x89c>)
 8008826:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800882a:	f7f7 fd2f 	bl	800028c <__adddf3>
 800882e:	4602      	mov	r2, r0
 8008830:	460b      	mov	r3, r1
 8008832:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008836:	f7f8 f96f 	bl	8000b18 <__aeabi_dcmpgt>
 800883a:	2800      	cmp	r0, #0
 800883c:	d163      	bne.n	8008906 <_dtoa_r+0x6be>
 800883e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008842:	49a8      	ldr	r1, [pc, #672]	@ (8008ae4 <_dtoa_r+0x89c>)
 8008844:	2000      	movs	r0, #0
 8008846:	f7f7 fd1f 	bl	8000288 <__aeabi_dsub>
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008852:	f7f8 f943 	bl	8000adc <__aeabi_dcmplt>
 8008856:	2800      	cmp	r0, #0
 8008858:	f43f af14 	beq.w	8008684 <_dtoa_r+0x43c>
 800885c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800885e:	1e73      	subs	r3, r6, #1
 8008860:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008862:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008866:	2b30      	cmp	r3, #48	@ 0x30
 8008868:	d0f8      	beq.n	800885c <_dtoa_r+0x614>
 800886a:	4647      	mov	r7, r8
 800886c:	e03b      	b.n	80088e6 <_dtoa_r+0x69e>
 800886e:	4b9e      	ldr	r3, [pc, #632]	@ (8008ae8 <_dtoa_r+0x8a0>)
 8008870:	f7f7 fec2 	bl	80005f8 <__aeabi_dmul>
 8008874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008878:	e7bc      	b.n	80087f4 <_dtoa_r+0x5ac>
 800887a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800887e:	4656      	mov	r6, sl
 8008880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008884:	4620      	mov	r0, r4
 8008886:	4629      	mov	r1, r5
 8008888:	f7f7 ffe0 	bl	800084c <__aeabi_ddiv>
 800888c:	f7f8 f964 	bl	8000b58 <__aeabi_d2iz>
 8008890:	4680      	mov	r8, r0
 8008892:	f7f7 fe47 	bl	8000524 <__aeabi_i2d>
 8008896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800889a:	f7f7 fead 	bl	80005f8 <__aeabi_dmul>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4620      	mov	r0, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80088aa:	f7f7 fced 	bl	8000288 <__aeabi_dsub>
 80088ae:	f806 4b01 	strb.w	r4, [r6], #1
 80088b2:	9d03      	ldr	r5, [sp, #12]
 80088b4:	eba6 040a 	sub.w	r4, r6, sl
 80088b8:	42a5      	cmp	r5, r4
 80088ba:	4602      	mov	r2, r0
 80088bc:	460b      	mov	r3, r1
 80088be:	d133      	bne.n	8008928 <_dtoa_r+0x6e0>
 80088c0:	f7f7 fce4 	bl	800028c <__adddf3>
 80088c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088c8:	4604      	mov	r4, r0
 80088ca:	460d      	mov	r5, r1
 80088cc:	f7f8 f924 	bl	8000b18 <__aeabi_dcmpgt>
 80088d0:	b9c0      	cbnz	r0, 8008904 <_dtoa_r+0x6bc>
 80088d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088d6:	4620      	mov	r0, r4
 80088d8:	4629      	mov	r1, r5
 80088da:	f7f8 f8f5 	bl	8000ac8 <__aeabi_dcmpeq>
 80088de:	b110      	cbz	r0, 80088e6 <_dtoa_r+0x69e>
 80088e0:	f018 0f01 	tst.w	r8, #1
 80088e4:	d10e      	bne.n	8008904 <_dtoa_r+0x6bc>
 80088e6:	9902      	ldr	r1, [sp, #8]
 80088e8:	4648      	mov	r0, r9
 80088ea:	f000 fbbd 	bl	8009068 <_Bfree>
 80088ee:	2300      	movs	r3, #0
 80088f0:	7033      	strb	r3, [r6, #0]
 80088f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088f4:	3701      	adds	r7, #1
 80088f6:	601f      	str	r7, [r3, #0]
 80088f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f000 824b 	beq.w	8008d96 <_dtoa_r+0xb4e>
 8008900:	601e      	str	r6, [r3, #0]
 8008902:	e248      	b.n	8008d96 <_dtoa_r+0xb4e>
 8008904:	46b8      	mov	r8, r7
 8008906:	4633      	mov	r3, r6
 8008908:	461e      	mov	r6, r3
 800890a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800890e:	2a39      	cmp	r2, #57	@ 0x39
 8008910:	d106      	bne.n	8008920 <_dtoa_r+0x6d8>
 8008912:	459a      	cmp	sl, r3
 8008914:	d1f8      	bne.n	8008908 <_dtoa_r+0x6c0>
 8008916:	2230      	movs	r2, #48	@ 0x30
 8008918:	f108 0801 	add.w	r8, r8, #1
 800891c:	f88a 2000 	strb.w	r2, [sl]
 8008920:	781a      	ldrb	r2, [r3, #0]
 8008922:	3201      	adds	r2, #1
 8008924:	701a      	strb	r2, [r3, #0]
 8008926:	e7a0      	b.n	800886a <_dtoa_r+0x622>
 8008928:	4b6f      	ldr	r3, [pc, #444]	@ (8008ae8 <_dtoa_r+0x8a0>)
 800892a:	2200      	movs	r2, #0
 800892c:	f7f7 fe64 	bl	80005f8 <__aeabi_dmul>
 8008930:	2200      	movs	r2, #0
 8008932:	2300      	movs	r3, #0
 8008934:	4604      	mov	r4, r0
 8008936:	460d      	mov	r5, r1
 8008938:	f7f8 f8c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800893c:	2800      	cmp	r0, #0
 800893e:	d09f      	beq.n	8008880 <_dtoa_r+0x638>
 8008940:	e7d1      	b.n	80088e6 <_dtoa_r+0x69e>
 8008942:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008944:	2a00      	cmp	r2, #0
 8008946:	f000 80ea 	beq.w	8008b1e <_dtoa_r+0x8d6>
 800894a:	9a07      	ldr	r2, [sp, #28]
 800894c:	2a01      	cmp	r2, #1
 800894e:	f300 80cd 	bgt.w	8008aec <_dtoa_r+0x8a4>
 8008952:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008954:	2a00      	cmp	r2, #0
 8008956:	f000 80c1 	beq.w	8008adc <_dtoa_r+0x894>
 800895a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800895e:	9c08      	ldr	r4, [sp, #32]
 8008960:	9e00      	ldr	r6, [sp, #0]
 8008962:	9a00      	ldr	r2, [sp, #0]
 8008964:	441a      	add	r2, r3
 8008966:	9200      	str	r2, [sp, #0]
 8008968:	9a06      	ldr	r2, [sp, #24]
 800896a:	2101      	movs	r1, #1
 800896c:	441a      	add	r2, r3
 800896e:	4648      	mov	r0, r9
 8008970:	9206      	str	r2, [sp, #24]
 8008972:	f000 fc2d 	bl	80091d0 <__i2b>
 8008976:	4605      	mov	r5, r0
 8008978:	b166      	cbz	r6, 8008994 <_dtoa_r+0x74c>
 800897a:	9b06      	ldr	r3, [sp, #24]
 800897c:	2b00      	cmp	r3, #0
 800897e:	dd09      	ble.n	8008994 <_dtoa_r+0x74c>
 8008980:	42b3      	cmp	r3, r6
 8008982:	9a00      	ldr	r2, [sp, #0]
 8008984:	bfa8      	it	ge
 8008986:	4633      	movge	r3, r6
 8008988:	1ad2      	subs	r2, r2, r3
 800898a:	9200      	str	r2, [sp, #0]
 800898c:	9a06      	ldr	r2, [sp, #24]
 800898e:	1af6      	subs	r6, r6, r3
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	9306      	str	r3, [sp, #24]
 8008994:	9b08      	ldr	r3, [sp, #32]
 8008996:	b30b      	cbz	r3, 80089dc <_dtoa_r+0x794>
 8008998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 80c6 	beq.w	8008b2c <_dtoa_r+0x8e4>
 80089a0:	2c00      	cmp	r4, #0
 80089a2:	f000 80c0 	beq.w	8008b26 <_dtoa_r+0x8de>
 80089a6:	4629      	mov	r1, r5
 80089a8:	4622      	mov	r2, r4
 80089aa:	4648      	mov	r0, r9
 80089ac:	f000 fcc8 	bl	8009340 <__pow5mult>
 80089b0:	9a02      	ldr	r2, [sp, #8]
 80089b2:	4601      	mov	r1, r0
 80089b4:	4605      	mov	r5, r0
 80089b6:	4648      	mov	r0, r9
 80089b8:	f000 fc20 	bl	80091fc <__multiply>
 80089bc:	9902      	ldr	r1, [sp, #8]
 80089be:	4680      	mov	r8, r0
 80089c0:	4648      	mov	r0, r9
 80089c2:	f000 fb51 	bl	8009068 <_Bfree>
 80089c6:	9b08      	ldr	r3, [sp, #32]
 80089c8:	1b1b      	subs	r3, r3, r4
 80089ca:	9308      	str	r3, [sp, #32]
 80089cc:	f000 80b1 	beq.w	8008b32 <_dtoa_r+0x8ea>
 80089d0:	9a08      	ldr	r2, [sp, #32]
 80089d2:	4641      	mov	r1, r8
 80089d4:	4648      	mov	r0, r9
 80089d6:	f000 fcb3 	bl	8009340 <__pow5mult>
 80089da:	9002      	str	r0, [sp, #8]
 80089dc:	2101      	movs	r1, #1
 80089de:	4648      	mov	r0, r9
 80089e0:	f000 fbf6 	bl	80091d0 <__i2b>
 80089e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089e6:	4604      	mov	r4, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f000 81d8 	beq.w	8008d9e <_dtoa_r+0xb56>
 80089ee:	461a      	mov	r2, r3
 80089f0:	4601      	mov	r1, r0
 80089f2:	4648      	mov	r0, r9
 80089f4:	f000 fca4 	bl	8009340 <__pow5mult>
 80089f8:	9b07      	ldr	r3, [sp, #28]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	4604      	mov	r4, r0
 80089fe:	f300 809f 	bgt.w	8008b40 <_dtoa_r+0x8f8>
 8008a02:	9b04      	ldr	r3, [sp, #16]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f040 8097 	bne.w	8008b38 <_dtoa_r+0x8f0>
 8008a0a:	9b05      	ldr	r3, [sp, #20]
 8008a0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f040 8093 	bne.w	8008b3c <_dtoa_r+0x8f4>
 8008a16:	9b05      	ldr	r3, [sp, #20]
 8008a18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a1c:	0d1b      	lsrs	r3, r3, #20
 8008a1e:	051b      	lsls	r3, r3, #20
 8008a20:	b133      	cbz	r3, 8008a30 <_dtoa_r+0x7e8>
 8008a22:	9b00      	ldr	r3, [sp, #0]
 8008a24:	3301      	adds	r3, #1
 8008a26:	9300      	str	r3, [sp, #0]
 8008a28:	9b06      	ldr	r3, [sp, #24]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	9306      	str	r3, [sp, #24]
 8008a2e:	2301      	movs	r3, #1
 8008a30:	9308      	str	r3, [sp, #32]
 8008a32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 81b8 	beq.w	8008daa <_dtoa_r+0xb62>
 8008a3a:	6923      	ldr	r3, [r4, #16]
 8008a3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a40:	6918      	ldr	r0, [r3, #16]
 8008a42:	f000 fb79 	bl	8009138 <__hi0bits>
 8008a46:	f1c0 0020 	rsb	r0, r0, #32
 8008a4a:	9b06      	ldr	r3, [sp, #24]
 8008a4c:	4418      	add	r0, r3
 8008a4e:	f010 001f 	ands.w	r0, r0, #31
 8008a52:	f000 8082 	beq.w	8008b5a <_dtoa_r+0x912>
 8008a56:	f1c0 0320 	rsb	r3, r0, #32
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	dd73      	ble.n	8008b46 <_dtoa_r+0x8fe>
 8008a5e:	9b00      	ldr	r3, [sp, #0]
 8008a60:	f1c0 001c 	rsb	r0, r0, #28
 8008a64:	4403      	add	r3, r0
 8008a66:	9300      	str	r3, [sp, #0]
 8008a68:	9b06      	ldr	r3, [sp, #24]
 8008a6a:	4403      	add	r3, r0
 8008a6c:	4406      	add	r6, r0
 8008a6e:	9306      	str	r3, [sp, #24]
 8008a70:	9b00      	ldr	r3, [sp, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	dd05      	ble.n	8008a82 <_dtoa_r+0x83a>
 8008a76:	9902      	ldr	r1, [sp, #8]
 8008a78:	461a      	mov	r2, r3
 8008a7a:	4648      	mov	r0, r9
 8008a7c:	f000 fcba 	bl	80093f4 <__lshift>
 8008a80:	9002      	str	r0, [sp, #8]
 8008a82:	9b06      	ldr	r3, [sp, #24]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	dd05      	ble.n	8008a94 <_dtoa_r+0x84c>
 8008a88:	4621      	mov	r1, r4
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	4648      	mov	r0, r9
 8008a8e:	f000 fcb1 	bl	80093f4 <__lshift>
 8008a92:	4604      	mov	r4, r0
 8008a94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d061      	beq.n	8008b5e <_dtoa_r+0x916>
 8008a9a:	9802      	ldr	r0, [sp, #8]
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	f000 fd15 	bl	80094cc <__mcmp>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	da5b      	bge.n	8008b5e <_dtoa_r+0x916>
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	9902      	ldr	r1, [sp, #8]
 8008aaa:	220a      	movs	r2, #10
 8008aac:	4648      	mov	r0, r9
 8008aae:	f000 fafd 	bl	80090ac <__multadd>
 8008ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ab4:	9002      	str	r0, [sp, #8]
 8008ab6:	f107 38ff 	add.w	r8, r7, #4294967295
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f000 8177 	beq.w	8008dae <_dtoa_r+0xb66>
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	220a      	movs	r2, #10
 8008ac6:	4648      	mov	r0, r9
 8008ac8:	f000 faf0 	bl	80090ac <__multadd>
 8008acc:	f1bb 0f00 	cmp.w	fp, #0
 8008ad0:	4605      	mov	r5, r0
 8008ad2:	dc6f      	bgt.n	8008bb4 <_dtoa_r+0x96c>
 8008ad4:	9b07      	ldr	r3, [sp, #28]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	dc49      	bgt.n	8008b6e <_dtoa_r+0x926>
 8008ada:	e06b      	b.n	8008bb4 <_dtoa_r+0x96c>
 8008adc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ade:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008ae2:	e73c      	b.n	800895e <_dtoa_r+0x716>
 8008ae4:	3fe00000 	.word	0x3fe00000
 8008ae8:	40240000 	.word	0x40240000
 8008aec:	9b03      	ldr	r3, [sp, #12]
 8008aee:	1e5c      	subs	r4, r3, #1
 8008af0:	9b08      	ldr	r3, [sp, #32]
 8008af2:	42a3      	cmp	r3, r4
 8008af4:	db09      	blt.n	8008b0a <_dtoa_r+0x8c2>
 8008af6:	1b1c      	subs	r4, r3, r4
 8008af8:	9b03      	ldr	r3, [sp, #12]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f6bf af30 	bge.w	8008960 <_dtoa_r+0x718>
 8008b00:	9b00      	ldr	r3, [sp, #0]
 8008b02:	9a03      	ldr	r2, [sp, #12]
 8008b04:	1a9e      	subs	r6, r3, r2
 8008b06:	2300      	movs	r3, #0
 8008b08:	e72b      	b.n	8008962 <_dtoa_r+0x71a>
 8008b0a:	9b08      	ldr	r3, [sp, #32]
 8008b0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b0e:	9408      	str	r4, [sp, #32]
 8008b10:	1ae3      	subs	r3, r4, r3
 8008b12:	441a      	add	r2, r3
 8008b14:	9e00      	ldr	r6, [sp, #0]
 8008b16:	9b03      	ldr	r3, [sp, #12]
 8008b18:	920d      	str	r2, [sp, #52]	@ 0x34
 8008b1a:	2400      	movs	r4, #0
 8008b1c:	e721      	b.n	8008962 <_dtoa_r+0x71a>
 8008b1e:	9c08      	ldr	r4, [sp, #32]
 8008b20:	9e00      	ldr	r6, [sp, #0]
 8008b22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008b24:	e728      	b.n	8008978 <_dtoa_r+0x730>
 8008b26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008b2a:	e751      	b.n	80089d0 <_dtoa_r+0x788>
 8008b2c:	9a08      	ldr	r2, [sp, #32]
 8008b2e:	9902      	ldr	r1, [sp, #8]
 8008b30:	e750      	b.n	80089d4 <_dtoa_r+0x78c>
 8008b32:	f8cd 8008 	str.w	r8, [sp, #8]
 8008b36:	e751      	b.n	80089dc <_dtoa_r+0x794>
 8008b38:	2300      	movs	r3, #0
 8008b3a:	e779      	b.n	8008a30 <_dtoa_r+0x7e8>
 8008b3c:	9b04      	ldr	r3, [sp, #16]
 8008b3e:	e777      	b.n	8008a30 <_dtoa_r+0x7e8>
 8008b40:	2300      	movs	r3, #0
 8008b42:	9308      	str	r3, [sp, #32]
 8008b44:	e779      	b.n	8008a3a <_dtoa_r+0x7f2>
 8008b46:	d093      	beq.n	8008a70 <_dtoa_r+0x828>
 8008b48:	9a00      	ldr	r2, [sp, #0]
 8008b4a:	331c      	adds	r3, #28
 8008b4c:	441a      	add	r2, r3
 8008b4e:	9200      	str	r2, [sp, #0]
 8008b50:	9a06      	ldr	r2, [sp, #24]
 8008b52:	441a      	add	r2, r3
 8008b54:	441e      	add	r6, r3
 8008b56:	9206      	str	r2, [sp, #24]
 8008b58:	e78a      	b.n	8008a70 <_dtoa_r+0x828>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	e7f4      	b.n	8008b48 <_dtoa_r+0x900>
 8008b5e:	9b03      	ldr	r3, [sp, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	46b8      	mov	r8, r7
 8008b64:	dc20      	bgt.n	8008ba8 <_dtoa_r+0x960>
 8008b66:	469b      	mov	fp, r3
 8008b68:	9b07      	ldr	r3, [sp, #28]
 8008b6a:	2b02      	cmp	r3, #2
 8008b6c:	dd1e      	ble.n	8008bac <_dtoa_r+0x964>
 8008b6e:	f1bb 0f00 	cmp.w	fp, #0
 8008b72:	f47f adb1 	bne.w	80086d8 <_dtoa_r+0x490>
 8008b76:	4621      	mov	r1, r4
 8008b78:	465b      	mov	r3, fp
 8008b7a:	2205      	movs	r2, #5
 8008b7c:	4648      	mov	r0, r9
 8008b7e:	f000 fa95 	bl	80090ac <__multadd>
 8008b82:	4601      	mov	r1, r0
 8008b84:	4604      	mov	r4, r0
 8008b86:	9802      	ldr	r0, [sp, #8]
 8008b88:	f000 fca0 	bl	80094cc <__mcmp>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	f77f ada3 	ble.w	80086d8 <_dtoa_r+0x490>
 8008b92:	4656      	mov	r6, sl
 8008b94:	2331      	movs	r3, #49	@ 0x31
 8008b96:	f806 3b01 	strb.w	r3, [r6], #1
 8008b9a:	f108 0801 	add.w	r8, r8, #1
 8008b9e:	e59f      	b.n	80086e0 <_dtoa_r+0x498>
 8008ba0:	9c03      	ldr	r4, [sp, #12]
 8008ba2:	46b8      	mov	r8, r7
 8008ba4:	4625      	mov	r5, r4
 8008ba6:	e7f4      	b.n	8008b92 <_dtoa_r+0x94a>
 8008ba8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f000 8101 	beq.w	8008db6 <_dtoa_r+0xb6e>
 8008bb4:	2e00      	cmp	r6, #0
 8008bb6:	dd05      	ble.n	8008bc4 <_dtoa_r+0x97c>
 8008bb8:	4629      	mov	r1, r5
 8008bba:	4632      	mov	r2, r6
 8008bbc:	4648      	mov	r0, r9
 8008bbe:	f000 fc19 	bl	80093f4 <__lshift>
 8008bc2:	4605      	mov	r5, r0
 8008bc4:	9b08      	ldr	r3, [sp, #32]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d05c      	beq.n	8008c84 <_dtoa_r+0xa3c>
 8008bca:	6869      	ldr	r1, [r5, #4]
 8008bcc:	4648      	mov	r0, r9
 8008bce:	f000 fa0b 	bl	8008fe8 <_Balloc>
 8008bd2:	4606      	mov	r6, r0
 8008bd4:	b928      	cbnz	r0, 8008be2 <_dtoa_r+0x99a>
 8008bd6:	4b82      	ldr	r3, [pc, #520]	@ (8008de0 <_dtoa_r+0xb98>)
 8008bd8:	4602      	mov	r2, r0
 8008bda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008bde:	f7ff bb4a 	b.w	8008276 <_dtoa_r+0x2e>
 8008be2:	692a      	ldr	r2, [r5, #16]
 8008be4:	3202      	adds	r2, #2
 8008be6:	0092      	lsls	r2, r2, #2
 8008be8:	f105 010c 	add.w	r1, r5, #12
 8008bec:	300c      	adds	r0, #12
 8008bee:	f7ff fa94 	bl	800811a <memcpy>
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	4631      	mov	r1, r6
 8008bf6:	4648      	mov	r0, r9
 8008bf8:	f000 fbfc 	bl	80093f4 <__lshift>
 8008bfc:	f10a 0301 	add.w	r3, sl, #1
 8008c00:	9300      	str	r3, [sp, #0]
 8008c02:	eb0a 030b 	add.w	r3, sl, fp
 8008c06:	9308      	str	r3, [sp, #32]
 8008c08:	9b04      	ldr	r3, [sp, #16]
 8008c0a:	f003 0301 	and.w	r3, r3, #1
 8008c0e:	462f      	mov	r7, r5
 8008c10:	9306      	str	r3, [sp, #24]
 8008c12:	4605      	mov	r5, r0
 8008c14:	9b00      	ldr	r3, [sp, #0]
 8008c16:	9802      	ldr	r0, [sp, #8]
 8008c18:	4621      	mov	r1, r4
 8008c1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008c1e:	f7ff fa8a 	bl	8008136 <quorem>
 8008c22:	4603      	mov	r3, r0
 8008c24:	3330      	adds	r3, #48	@ 0x30
 8008c26:	9003      	str	r0, [sp, #12]
 8008c28:	4639      	mov	r1, r7
 8008c2a:	9802      	ldr	r0, [sp, #8]
 8008c2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c2e:	f000 fc4d 	bl	80094cc <__mcmp>
 8008c32:	462a      	mov	r2, r5
 8008c34:	9004      	str	r0, [sp, #16]
 8008c36:	4621      	mov	r1, r4
 8008c38:	4648      	mov	r0, r9
 8008c3a:	f000 fc63 	bl	8009504 <__mdiff>
 8008c3e:	68c2      	ldr	r2, [r0, #12]
 8008c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c42:	4606      	mov	r6, r0
 8008c44:	bb02      	cbnz	r2, 8008c88 <_dtoa_r+0xa40>
 8008c46:	4601      	mov	r1, r0
 8008c48:	9802      	ldr	r0, [sp, #8]
 8008c4a:	f000 fc3f 	bl	80094cc <__mcmp>
 8008c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c50:	4602      	mov	r2, r0
 8008c52:	4631      	mov	r1, r6
 8008c54:	4648      	mov	r0, r9
 8008c56:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c58:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c5a:	f000 fa05 	bl	8009068 <_Bfree>
 8008c5e:	9b07      	ldr	r3, [sp, #28]
 8008c60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008c62:	9e00      	ldr	r6, [sp, #0]
 8008c64:	ea42 0103 	orr.w	r1, r2, r3
 8008c68:	9b06      	ldr	r3, [sp, #24]
 8008c6a:	4319      	orrs	r1, r3
 8008c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6e:	d10d      	bne.n	8008c8c <_dtoa_r+0xa44>
 8008c70:	2b39      	cmp	r3, #57	@ 0x39
 8008c72:	d027      	beq.n	8008cc4 <_dtoa_r+0xa7c>
 8008c74:	9a04      	ldr	r2, [sp, #16]
 8008c76:	2a00      	cmp	r2, #0
 8008c78:	dd01      	ble.n	8008c7e <_dtoa_r+0xa36>
 8008c7a:	9b03      	ldr	r3, [sp, #12]
 8008c7c:	3331      	adds	r3, #49	@ 0x31
 8008c7e:	f88b 3000 	strb.w	r3, [fp]
 8008c82:	e52e      	b.n	80086e2 <_dtoa_r+0x49a>
 8008c84:	4628      	mov	r0, r5
 8008c86:	e7b9      	b.n	8008bfc <_dtoa_r+0x9b4>
 8008c88:	2201      	movs	r2, #1
 8008c8a:	e7e2      	b.n	8008c52 <_dtoa_r+0xa0a>
 8008c8c:	9904      	ldr	r1, [sp, #16]
 8008c8e:	2900      	cmp	r1, #0
 8008c90:	db04      	blt.n	8008c9c <_dtoa_r+0xa54>
 8008c92:	9807      	ldr	r0, [sp, #28]
 8008c94:	4301      	orrs	r1, r0
 8008c96:	9806      	ldr	r0, [sp, #24]
 8008c98:	4301      	orrs	r1, r0
 8008c9a:	d120      	bne.n	8008cde <_dtoa_r+0xa96>
 8008c9c:	2a00      	cmp	r2, #0
 8008c9e:	ddee      	ble.n	8008c7e <_dtoa_r+0xa36>
 8008ca0:	9902      	ldr	r1, [sp, #8]
 8008ca2:	9300      	str	r3, [sp, #0]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	4648      	mov	r0, r9
 8008ca8:	f000 fba4 	bl	80093f4 <__lshift>
 8008cac:	4621      	mov	r1, r4
 8008cae:	9002      	str	r0, [sp, #8]
 8008cb0:	f000 fc0c 	bl	80094cc <__mcmp>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	9b00      	ldr	r3, [sp, #0]
 8008cb8:	dc02      	bgt.n	8008cc0 <_dtoa_r+0xa78>
 8008cba:	d1e0      	bne.n	8008c7e <_dtoa_r+0xa36>
 8008cbc:	07da      	lsls	r2, r3, #31
 8008cbe:	d5de      	bpl.n	8008c7e <_dtoa_r+0xa36>
 8008cc0:	2b39      	cmp	r3, #57	@ 0x39
 8008cc2:	d1da      	bne.n	8008c7a <_dtoa_r+0xa32>
 8008cc4:	2339      	movs	r3, #57	@ 0x39
 8008cc6:	f88b 3000 	strb.w	r3, [fp]
 8008cca:	4633      	mov	r3, r6
 8008ccc:	461e      	mov	r6, r3
 8008cce:	3b01      	subs	r3, #1
 8008cd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008cd4:	2a39      	cmp	r2, #57	@ 0x39
 8008cd6:	d04e      	beq.n	8008d76 <_dtoa_r+0xb2e>
 8008cd8:	3201      	adds	r2, #1
 8008cda:	701a      	strb	r2, [r3, #0]
 8008cdc:	e501      	b.n	80086e2 <_dtoa_r+0x49a>
 8008cde:	2a00      	cmp	r2, #0
 8008ce0:	dd03      	ble.n	8008cea <_dtoa_r+0xaa2>
 8008ce2:	2b39      	cmp	r3, #57	@ 0x39
 8008ce4:	d0ee      	beq.n	8008cc4 <_dtoa_r+0xa7c>
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	e7c9      	b.n	8008c7e <_dtoa_r+0xa36>
 8008cea:	9a00      	ldr	r2, [sp, #0]
 8008cec:	9908      	ldr	r1, [sp, #32]
 8008cee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008cf2:	428a      	cmp	r2, r1
 8008cf4:	d028      	beq.n	8008d48 <_dtoa_r+0xb00>
 8008cf6:	9902      	ldr	r1, [sp, #8]
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	220a      	movs	r2, #10
 8008cfc:	4648      	mov	r0, r9
 8008cfe:	f000 f9d5 	bl	80090ac <__multadd>
 8008d02:	42af      	cmp	r7, r5
 8008d04:	9002      	str	r0, [sp, #8]
 8008d06:	f04f 0300 	mov.w	r3, #0
 8008d0a:	f04f 020a 	mov.w	r2, #10
 8008d0e:	4639      	mov	r1, r7
 8008d10:	4648      	mov	r0, r9
 8008d12:	d107      	bne.n	8008d24 <_dtoa_r+0xadc>
 8008d14:	f000 f9ca 	bl	80090ac <__multadd>
 8008d18:	4607      	mov	r7, r0
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	9b00      	ldr	r3, [sp, #0]
 8008d1e:	3301      	adds	r3, #1
 8008d20:	9300      	str	r3, [sp, #0]
 8008d22:	e777      	b.n	8008c14 <_dtoa_r+0x9cc>
 8008d24:	f000 f9c2 	bl	80090ac <__multadd>
 8008d28:	4629      	mov	r1, r5
 8008d2a:	4607      	mov	r7, r0
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	220a      	movs	r2, #10
 8008d30:	4648      	mov	r0, r9
 8008d32:	f000 f9bb 	bl	80090ac <__multadd>
 8008d36:	4605      	mov	r5, r0
 8008d38:	e7f0      	b.n	8008d1c <_dtoa_r+0xad4>
 8008d3a:	f1bb 0f00 	cmp.w	fp, #0
 8008d3e:	bfcc      	ite	gt
 8008d40:	465e      	movgt	r6, fp
 8008d42:	2601      	movle	r6, #1
 8008d44:	4456      	add	r6, sl
 8008d46:	2700      	movs	r7, #0
 8008d48:	9902      	ldr	r1, [sp, #8]
 8008d4a:	9300      	str	r3, [sp, #0]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	4648      	mov	r0, r9
 8008d50:	f000 fb50 	bl	80093f4 <__lshift>
 8008d54:	4621      	mov	r1, r4
 8008d56:	9002      	str	r0, [sp, #8]
 8008d58:	f000 fbb8 	bl	80094cc <__mcmp>
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	dcb4      	bgt.n	8008cca <_dtoa_r+0xa82>
 8008d60:	d102      	bne.n	8008d68 <_dtoa_r+0xb20>
 8008d62:	9b00      	ldr	r3, [sp, #0]
 8008d64:	07db      	lsls	r3, r3, #31
 8008d66:	d4b0      	bmi.n	8008cca <_dtoa_r+0xa82>
 8008d68:	4633      	mov	r3, r6
 8008d6a:	461e      	mov	r6, r3
 8008d6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d70:	2a30      	cmp	r2, #48	@ 0x30
 8008d72:	d0fa      	beq.n	8008d6a <_dtoa_r+0xb22>
 8008d74:	e4b5      	b.n	80086e2 <_dtoa_r+0x49a>
 8008d76:	459a      	cmp	sl, r3
 8008d78:	d1a8      	bne.n	8008ccc <_dtoa_r+0xa84>
 8008d7a:	2331      	movs	r3, #49	@ 0x31
 8008d7c:	f108 0801 	add.w	r8, r8, #1
 8008d80:	f88a 3000 	strb.w	r3, [sl]
 8008d84:	e4ad      	b.n	80086e2 <_dtoa_r+0x49a>
 8008d86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008de4 <_dtoa_r+0xb9c>
 8008d8c:	b11b      	cbz	r3, 8008d96 <_dtoa_r+0xb4e>
 8008d8e:	f10a 0308 	add.w	r3, sl, #8
 8008d92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008d94:	6013      	str	r3, [r2, #0]
 8008d96:	4650      	mov	r0, sl
 8008d98:	b017      	add	sp, #92	@ 0x5c
 8008d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d9e:	9b07      	ldr	r3, [sp, #28]
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	f77f ae2e 	ble.w	8008a02 <_dtoa_r+0x7ba>
 8008da6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008da8:	9308      	str	r3, [sp, #32]
 8008daa:	2001      	movs	r0, #1
 8008dac:	e64d      	b.n	8008a4a <_dtoa_r+0x802>
 8008dae:	f1bb 0f00 	cmp.w	fp, #0
 8008db2:	f77f aed9 	ble.w	8008b68 <_dtoa_r+0x920>
 8008db6:	4656      	mov	r6, sl
 8008db8:	9802      	ldr	r0, [sp, #8]
 8008dba:	4621      	mov	r1, r4
 8008dbc:	f7ff f9bb 	bl	8008136 <quorem>
 8008dc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008dc4:	f806 3b01 	strb.w	r3, [r6], #1
 8008dc8:	eba6 020a 	sub.w	r2, r6, sl
 8008dcc:	4593      	cmp	fp, r2
 8008dce:	ddb4      	ble.n	8008d3a <_dtoa_r+0xaf2>
 8008dd0:	9902      	ldr	r1, [sp, #8]
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	220a      	movs	r2, #10
 8008dd6:	4648      	mov	r0, r9
 8008dd8:	f000 f968 	bl	80090ac <__multadd>
 8008ddc:	9002      	str	r0, [sp, #8]
 8008dde:	e7eb      	b.n	8008db8 <_dtoa_r+0xb70>
 8008de0:	0800a2f0 	.word	0x0800a2f0
 8008de4:	0800a274 	.word	0x0800a274

08008de8 <_free_r>:
 8008de8:	b538      	push	{r3, r4, r5, lr}
 8008dea:	4605      	mov	r5, r0
 8008dec:	2900      	cmp	r1, #0
 8008dee:	d041      	beq.n	8008e74 <_free_r+0x8c>
 8008df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008df4:	1f0c      	subs	r4, r1, #4
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	bfb8      	it	lt
 8008dfa:	18e4      	addlt	r4, r4, r3
 8008dfc:	f000 f8e8 	bl	8008fd0 <__malloc_lock>
 8008e00:	4a1d      	ldr	r2, [pc, #116]	@ (8008e78 <_free_r+0x90>)
 8008e02:	6813      	ldr	r3, [r2, #0]
 8008e04:	b933      	cbnz	r3, 8008e14 <_free_r+0x2c>
 8008e06:	6063      	str	r3, [r4, #4]
 8008e08:	6014      	str	r4, [r2, #0]
 8008e0a:	4628      	mov	r0, r5
 8008e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e10:	f000 b8e4 	b.w	8008fdc <__malloc_unlock>
 8008e14:	42a3      	cmp	r3, r4
 8008e16:	d908      	bls.n	8008e2a <_free_r+0x42>
 8008e18:	6820      	ldr	r0, [r4, #0]
 8008e1a:	1821      	adds	r1, r4, r0
 8008e1c:	428b      	cmp	r3, r1
 8008e1e:	bf01      	itttt	eq
 8008e20:	6819      	ldreq	r1, [r3, #0]
 8008e22:	685b      	ldreq	r3, [r3, #4]
 8008e24:	1809      	addeq	r1, r1, r0
 8008e26:	6021      	streq	r1, [r4, #0]
 8008e28:	e7ed      	b.n	8008e06 <_free_r+0x1e>
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	b10b      	cbz	r3, 8008e34 <_free_r+0x4c>
 8008e30:	42a3      	cmp	r3, r4
 8008e32:	d9fa      	bls.n	8008e2a <_free_r+0x42>
 8008e34:	6811      	ldr	r1, [r2, #0]
 8008e36:	1850      	adds	r0, r2, r1
 8008e38:	42a0      	cmp	r0, r4
 8008e3a:	d10b      	bne.n	8008e54 <_free_r+0x6c>
 8008e3c:	6820      	ldr	r0, [r4, #0]
 8008e3e:	4401      	add	r1, r0
 8008e40:	1850      	adds	r0, r2, r1
 8008e42:	4283      	cmp	r3, r0
 8008e44:	6011      	str	r1, [r2, #0]
 8008e46:	d1e0      	bne.n	8008e0a <_free_r+0x22>
 8008e48:	6818      	ldr	r0, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	6053      	str	r3, [r2, #4]
 8008e4e:	4408      	add	r0, r1
 8008e50:	6010      	str	r0, [r2, #0]
 8008e52:	e7da      	b.n	8008e0a <_free_r+0x22>
 8008e54:	d902      	bls.n	8008e5c <_free_r+0x74>
 8008e56:	230c      	movs	r3, #12
 8008e58:	602b      	str	r3, [r5, #0]
 8008e5a:	e7d6      	b.n	8008e0a <_free_r+0x22>
 8008e5c:	6820      	ldr	r0, [r4, #0]
 8008e5e:	1821      	adds	r1, r4, r0
 8008e60:	428b      	cmp	r3, r1
 8008e62:	bf04      	itt	eq
 8008e64:	6819      	ldreq	r1, [r3, #0]
 8008e66:	685b      	ldreq	r3, [r3, #4]
 8008e68:	6063      	str	r3, [r4, #4]
 8008e6a:	bf04      	itt	eq
 8008e6c:	1809      	addeq	r1, r1, r0
 8008e6e:	6021      	streq	r1, [r4, #0]
 8008e70:	6054      	str	r4, [r2, #4]
 8008e72:	e7ca      	b.n	8008e0a <_free_r+0x22>
 8008e74:	bd38      	pop	{r3, r4, r5, pc}
 8008e76:	bf00      	nop
 8008e78:	20001210 	.word	0x20001210

08008e7c <malloc>:
 8008e7c:	4b02      	ldr	r3, [pc, #8]	@ (8008e88 <malloc+0xc>)
 8008e7e:	4601      	mov	r1, r0
 8008e80:	6818      	ldr	r0, [r3, #0]
 8008e82:	f000 b825 	b.w	8008ed0 <_malloc_r>
 8008e86:	bf00      	nop
 8008e88:	2000008c 	.word	0x2000008c

08008e8c <sbrk_aligned>:
 8008e8c:	b570      	push	{r4, r5, r6, lr}
 8008e8e:	4e0f      	ldr	r6, [pc, #60]	@ (8008ecc <sbrk_aligned+0x40>)
 8008e90:	460c      	mov	r4, r1
 8008e92:	6831      	ldr	r1, [r6, #0]
 8008e94:	4605      	mov	r5, r0
 8008e96:	b911      	cbnz	r1, 8008e9e <sbrk_aligned+0x12>
 8008e98:	f000 fe3e 	bl	8009b18 <_sbrk_r>
 8008e9c:	6030      	str	r0, [r6, #0]
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f000 fe39 	bl	8009b18 <_sbrk_r>
 8008ea6:	1c43      	adds	r3, r0, #1
 8008ea8:	d103      	bne.n	8008eb2 <sbrk_aligned+0x26>
 8008eaa:	f04f 34ff 	mov.w	r4, #4294967295
 8008eae:	4620      	mov	r0, r4
 8008eb0:	bd70      	pop	{r4, r5, r6, pc}
 8008eb2:	1cc4      	adds	r4, r0, #3
 8008eb4:	f024 0403 	bic.w	r4, r4, #3
 8008eb8:	42a0      	cmp	r0, r4
 8008eba:	d0f8      	beq.n	8008eae <sbrk_aligned+0x22>
 8008ebc:	1a21      	subs	r1, r4, r0
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	f000 fe2a 	bl	8009b18 <_sbrk_r>
 8008ec4:	3001      	adds	r0, #1
 8008ec6:	d1f2      	bne.n	8008eae <sbrk_aligned+0x22>
 8008ec8:	e7ef      	b.n	8008eaa <sbrk_aligned+0x1e>
 8008eca:	bf00      	nop
 8008ecc:	2000120c 	.word	0x2000120c

08008ed0 <_malloc_r>:
 8008ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ed4:	1ccd      	adds	r5, r1, #3
 8008ed6:	f025 0503 	bic.w	r5, r5, #3
 8008eda:	3508      	adds	r5, #8
 8008edc:	2d0c      	cmp	r5, #12
 8008ede:	bf38      	it	cc
 8008ee0:	250c      	movcc	r5, #12
 8008ee2:	2d00      	cmp	r5, #0
 8008ee4:	4606      	mov	r6, r0
 8008ee6:	db01      	blt.n	8008eec <_malloc_r+0x1c>
 8008ee8:	42a9      	cmp	r1, r5
 8008eea:	d904      	bls.n	8008ef6 <_malloc_r+0x26>
 8008eec:	230c      	movs	r3, #12
 8008eee:	6033      	str	r3, [r6, #0]
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ef6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008fcc <_malloc_r+0xfc>
 8008efa:	f000 f869 	bl	8008fd0 <__malloc_lock>
 8008efe:	f8d8 3000 	ldr.w	r3, [r8]
 8008f02:	461c      	mov	r4, r3
 8008f04:	bb44      	cbnz	r4, 8008f58 <_malloc_r+0x88>
 8008f06:	4629      	mov	r1, r5
 8008f08:	4630      	mov	r0, r6
 8008f0a:	f7ff ffbf 	bl	8008e8c <sbrk_aligned>
 8008f0e:	1c43      	adds	r3, r0, #1
 8008f10:	4604      	mov	r4, r0
 8008f12:	d158      	bne.n	8008fc6 <_malloc_r+0xf6>
 8008f14:	f8d8 4000 	ldr.w	r4, [r8]
 8008f18:	4627      	mov	r7, r4
 8008f1a:	2f00      	cmp	r7, #0
 8008f1c:	d143      	bne.n	8008fa6 <_malloc_r+0xd6>
 8008f1e:	2c00      	cmp	r4, #0
 8008f20:	d04b      	beq.n	8008fba <_malloc_r+0xea>
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	4639      	mov	r1, r7
 8008f26:	4630      	mov	r0, r6
 8008f28:	eb04 0903 	add.w	r9, r4, r3
 8008f2c:	f000 fdf4 	bl	8009b18 <_sbrk_r>
 8008f30:	4581      	cmp	r9, r0
 8008f32:	d142      	bne.n	8008fba <_malloc_r+0xea>
 8008f34:	6821      	ldr	r1, [r4, #0]
 8008f36:	1a6d      	subs	r5, r5, r1
 8008f38:	4629      	mov	r1, r5
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	f7ff ffa6 	bl	8008e8c <sbrk_aligned>
 8008f40:	3001      	adds	r0, #1
 8008f42:	d03a      	beq.n	8008fba <_malloc_r+0xea>
 8008f44:	6823      	ldr	r3, [r4, #0]
 8008f46:	442b      	add	r3, r5
 8008f48:	6023      	str	r3, [r4, #0]
 8008f4a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f4e:	685a      	ldr	r2, [r3, #4]
 8008f50:	bb62      	cbnz	r2, 8008fac <_malloc_r+0xdc>
 8008f52:	f8c8 7000 	str.w	r7, [r8]
 8008f56:	e00f      	b.n	8008f78 <_malloc_r+0xa8>
 8008f58:	6822      	ldr	r2, [r4, #0]
 8008f5a:	1b52      	subs	r2, r2, r5
 8008f5c:	d420      	bmi.n	8008fa0 <_malloc_r+0xd0>
 8008f5e:	2a0b      	cmp	r2, #11
 8008f60:	d917      	bls.n	8008f92 <_malloc_r+0xc2>
 8008f62:	1961      	adds	r1, r4, r5
 8008f64:	42a3      	cmp	r3, r4
 8008f66:	6025      	str	r5, [r4, #0]
 8008f68:	bf18      	it	ne
 8008f6a:	6059      	strne	r1, [r3, #4]
 8008f6c:	6863      	ldr	r3, [r4, #4]
 8008f6e:	bf08      	it	eq
 8008f70:	f8c8 1000 	streq.w	r1, [r8]
 8008f74:	5162      	str	r2, [r4, r5]
 8008f76:	604b      	str	r3, [r1, #4]
 8008f78:	4630      	mov	r0, r6
 8008f7a:	f000 f82f 	bl	8008fdc <__malloc_unlock>
 8008f7e:	f104 000b 	add.w	r0, r4, #11
 8008f82:	1d23      	adds	r3, r4, #4
 8008f84:	f020 0007 	bic.w	r0, r0, #7
 8008f88:	1ac2      	subs	r2, r0, r3
 8008f8a:	bf1c      	itt	ne
 8008f8c:	1a1b      	subne	r3, r3, r0
 8008f8e:	50a3      	strne	r3, [r4, r2]
 8008f90:	e7af      	b.n	8008ef2 <_malloc_r+0x22>
 8008f92:	6862      	ldr	r2, [r4, #4]
 8008f94:	42a3      	cmp	r3, r4
 8008f96:	bf0c      	ite	eq
 8008f98:	f8c8 2000 	streq.w	r2, [r8]
 8008f9c:	605a      	strne	r2, [r3, #4]
 8008f9e:	e7eb      	b.n	8008f78 <_malloc_r+0xa8>
 8008fa0:	4623      	mov	r3, r4
 8008fa2:	6864      	ldr	r4, [r4, #4]
 8008fa4:	e7ae      	b.n	8008f04 <_malloc_r+0x34>
 8008fa6:	463c      	mov	r4, r7
 8008fa8:	687f      	ldr	r7, [r7, #4]
 8008faa:	e7b6      	b.n	8008f1a <_malloc_r+0x4a>
 8008fac:	461a      	mov	r2, r3
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	42a3      	cmp	r3, r4
 8008fb2:	d1fb      	bne.n	8008fac <_malloc_r+0xdc>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	6053      	str	r3, [r2, #4]
 8008fb8:	e7de      	b.n	8008f78 <_malloc_r+0xa8>
 8008fba:	230c      	movs	r3, #12
 8008fbc:	6033      	str	r3, [r6, #0]
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	f000 f80c 	bl	8008fdc <__malloc_unlock>
 8008fc4:	e794      	b.n	8008ef0 <_malloc_r+0x20>
 8008fc6:	6005      	str	r5, [r0, #0]
 8008fc8:	e7d6      	b.n	8008f78 <_malloc_r+0xa8>
 8008fca:	bf00      	nop
 8008fcc:	20001210 	.word	0x20001210

08008fd0 <__malloc_lock>:
 8008fd0:	4801      	ldr	r0, [pc, #4]	@ (8008fd8 <__malloc_lock+0x8>)
 8008fd2:	f7ff b8a0 	b.w	8008116 <__retarget_lock_acquire_recursive>
 8008fd6:	bf00      	nop
 8008fd8:	20001208 	.word	0x20001208

08008fdc <__malloc_unlock>:
 8008fdc:	4801      	ldr	r0, [pc, #4]	@ (8008fe4 <__malloc_unlock+0x8>)
 8008fde:	f7ff b89b 	b.w	8008118 <__retarget_lock_release_recursive>
 8008fe2:	bf00      	nop
 8008fe4:	20001208 	.word	0x20001208

08008fe8 <_Balloc>:
 8008fe8:	b570      	push	{r4, r5, r6, lr}
 8008fea:	69c6      	ldr	r6, [r0, #28]
 8008fec:	4604      	mov	r4, r0
 8008fee:	460d      	mov	r5, r1
 8008ff0:	b976      	cbnz	r6, 8009010 <_Balloc+0x28>
 8008ff2:	2010      	movs	r0, #16
 8008ff4:	f7ff ff42 	bl	8008e7c <malloc>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	61e0      	str	r0, [r4, #28]
 8008ffc:	b920      	cbnz	r0, 8009008 <_Balloc+0x20>
 8008ffe:	4b18      	ldr	r3, [pc, #96]	@ (8009060 <_Balloc+0x78>)
 8009000:	4818      	ldr	r0, [pc, #96]	@ (8009064 <_Balloc+0x7c>)
 8009002:	216b      	movs	r1, #107	@ 0x6b
 8009004:	f000 fd98 	bl	8009b38 <__assert_func>
 8009008:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800900c:	6006      	str	r6, [r0, #0]
 800900e:	60c6      	str	r6, [r0, #12]
 8009010:	69e6      	ldr	r6, [r4, #28]
 8009012:	68f3      	ldr	r3, [r6, #12]
 8009014:	b183      	cbz	r3, 8009038 <_Balloc+0x50>
 8009016:	69e3      	ldr	r3, [r4, #28]
 8009018:	68db      	ldr	r3, [r3, #12]
 800901a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800901e:	b9b8      	cbnz	r0, 8009050 <_Balloc+0x68>
 8009020:	2101      	movs	r1, #1
 8009022:	fa01 f605 	lsl.w	r6, r1, r5
 8009026:	1d72      	adds	r2, r6, #5
 8009028:	0092      	lsls	r2, r2, #2
 800902a:	4620      	mov	r0, r4
 800902c:	f000 fda2 	bl	8009b74 <_calloc_r>
 8009030:	b160      	cbz	r0, 800904c <_Balloc+0x64>
 8009032:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009036:	e00e      	b.n	8009056 <_Balloc+0x6e>
 8009038:	2221      	movs	r2, #33	@ 0x21
 800903a:	2104      	movs	r1, #4
 800903c:	4620      	mov	r0, r4
 800903e:	f000 fd99 	bl	8009b74 <_calloc_r>
 8009042:	69e3      	ldr	r3, [r4, #28]
 8009044:	60f0      	str	r0, [r6, #12]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d1e4      	bne.n	8009016 <_Balloc+0x2e>
 800904c:	2000      	movs	r0, #0
 800904e:	bd70      	pop	{r4, r5, r6, pc}
 8009050:	6802      	ldr	r2, [r0, #0]
 8009052:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009056:	2300      	movs	r3, #0
 8009058:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800905c:	e7f7      	b.n	800904e <_Balloc+0x66>
 800905e:	bf00      	nop
 8009060:	0800a281 	.word	0x0800a281
 8009064:	0800a301 	.word	0x0800a301

08009068 <_Bfree>:
 8009068:	b570      	push	{r4, r5, r6, lr}
 800906a:	69c6      	ldr	r6, [r0, #28]
 800906c:	4605      	mov	r5, r0
 800906e:	460c      	mov	r4, r1
 8009070:	b976      	cbnz	r6, 8009090 <_Bfree+0x28>
 8009072:	2010      	movs	r0, #16
 8009074:	f7ff ff02 	bl	8008e7c <malloc>
 8009078:	4602      	mov	r2, r0
 800907a:	61e8      	str	r0, [r5, #28]
 800907c:	b920      	cbnz	r0, 8009088 <_Bfree+0x20>
 800907e:	4b09      	ldr	r3, [pc, #36]	@ (80090a4 <_Bfree+0x3c>)
 8009080:	4809      	ldr	r0, [pc, #36]	@ (80090a8 <_Bfree+0x40>)
 8009082:	218f      	movs	r1, #143	@ 0x8f
 8009084:	f000 fd58 	bl	8009b38 <__assert_func>
 8009088:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800908c:	6006      	str	r6, [r0, #0]
 800908e:	60c6      	str	r6, [r0, #12]
 8009090:	b13c      	cbz	r4, 80090a2 <_Bfree+0x3a>
 8009092:	69eb      	ldr	r3, [r5, #28]
 8009094:	6862      	ldr	r2, [r4, #4]
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800909c:	6021      	str	r1, [r4, #0]
 800909e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80090a2:	bd70      	pop	{r4, r5, r6, pc}
 80090a4:	0800a281 	.word	0x0800a281
 80090a8:	0800a301 	.word	0x0800a301

080090ac <__multadd>:
 80090ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090b0:	690d      	ldr	r5, [r1, #16]
 80090b2:	4607      	mov	r7, r0
 80090b4:	460c      	mov	r4, r1
 80090b6:	461e      	mov	r6, r3
 80090b8:	f101 0c14 	add.w	ip, r1, #20
 80090bc:	2000      	movs	r0, #0
 80090be:	f8dc 3000 	ldr.w	r3, [ip]
 80090c2:	b299      	uxth	r1, r3
 80090c4:	fb02 6101 	mla	r1, r2, r1, r6
 80090c8:	0c1e      	lsrs	r6, r3, #16
 80090ca:	0c0b      	lsrs	r3, r1, #16
 80090cc:	fb02 3306 	mla	r3, r2, r6, r3
 80090d0:	b289      	uxth	r1, r1
 80090d2:	3001      	adds	r0, #1
 80090d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090d8:	4285      	cmp	r5, r0
 80090da:	f84c 1b04 	str.w	r1, [ip], #4
 80090de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80090e2:	dcec      	bgt.n	80090be <__multadd+0x12>
 80090e4:	b30e      	cbz	r6, 800912a <__multadd+0x7e>
 80090e6:	68a3      	ldr	r3, [r4, #8]
 80090e8:	42ab      	cmp	r3, r5
 80090ea:	dc19      	bgt.n	8009120 <__multadd+0x74>
 80090ec:	6861      	ldr	r1, [r4, #4]
 80090ee:	4638      	mov	r0, r7
 80090f0:	3101      	adds	r1, #1
 80090f2:	f7ff ff79 	bl	8008fe8 <_Balloc>
 80090f6:	4680      	mov	r8, r0
 80090f8:	b928      	cbnz	r0, 8009106 <__multadd+0x5a>
 80090fa:	4602      	mov	r2, r0
 80090fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009130 <__multadd+0x84>)
 80090fe:	480d      	ldr	r0, [pc, #52]	@ (8009134 <__multadd+0x88>)
 8009100:	21ba      	movs	r1, #186	@ 0xba
 8009102:	f000 fd19 	bl	8009b38 <__assert_func>
 8009106:	6922      	ldr	r2, [r4, #16]
 8009108:	3202      	adds	r2, #2
 800910a:	f104 010c 	add.w	r1, r4, #12
 800910e:	0092      	lsls	r2, r2, #2
 8009110:	300c      	adds	r0, #12
 8009112:	f7ff f802 	bl	800811a <memcpy>
 8009116:	4621      	mov	r1, r4
 8009118:	4638      	mov	r0, r7
 800911a:	f7ff ffa5 	bl	8009068 <_Bfree>
 800911e:	4644      	mov	r4, r8
 8009120:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009124:	3501      	adds	r5, #1
 8009126:	615e      	str	r6, [r3, #20]
 8009128:	6125      	str	r5, [r4, #16]
 800912a:	4620      	mov	r0, r4
 800912c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009130:	0800a2f0 	.word	0x0800a2f0
 8009134:	0800a301 	.word	0x0800a301

08009138 <__hi0bits>:
 8009138:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800913c:	4603      	mov	r3, r0
 800913e:	bf36      	itet	cc
 8009140:	0403      	lslcc	r3, r0, #16
 8009142:	2000      	movcs	r0, #0
 8009144:	2010      	movcc	r0, #16
 8009146:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800914a:	bf3c      	itt	cc
 800914c:	021b      	lslcc	r3, r3, #8
 800914e:	3008      	addcc	r0, #8
 8009150:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009154:	bf3c      	itt	cc
 8009156:	011b      	lslcc	r3, r3, #4
 8009158:	3004      	addcc	r0, #4
 800915a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800915e:	bf3c      	itt	cc
 8009160:	009b      	lslcc	r3, r3, #2
 8009162:	3002      	addcc	r0, #2
 8009164:	2b00      	cmp	r3, #0
 8009166:	db05      	blt.n	8009174 <__hi0bits+0x3c>
 8009168:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800916c:	f100 0001 	add.w	r0, r0, #1
 8009170:	bf08      	it	eq
 8009172:	2020      	moveq	r0, #32
 8009174:	4770      	bx	lr

08009176 <__lo0bits>:
 8009176:	6803      	ldr	r3, [r0, #0]
 8009178:	4602      	mov	r2, r0
 800917a:	f013 0007 	ands.w	r0, r3, #7
 800917e:	d00b      	beq.n	8009198 <__lo0bits+0x22>
 8009180:	07d9      	lsls	r1, r3, #31
 8009182:	d421      	bmi.n	80091c8 <__lo0bits+0x52>
 8009184:	0798      	lsls	r0, r3, #30
 8009186:	bf49      	itett	mi
 8009188:	085b      	lsrmi	r3, r3, #1
 800918a:	089b      	lsrpl	r3, r3, #2
 800918c:	2001      	movmi	r0, #1
 800918e:	6013      	strmi	r3, [r2, #0]
 8009190:	bf5c      	itt	pl
 8009192:	6013      	strpl	r3, [r2, #0]
 8009194:	2002      	movpl	r0, #2
 8009196:	4770      	bx	lr
 8009198:	b299      	uxth	r1, r3
 800919a:	b909      	cbnz	r1, 80091a0 <__lo0bits+0x2a>
 800919c:	0c1b      	lsrs	r3, r3, #16
 800919e:	2010      	movs	r0, #16
 80091a0:	b2d9      	uxtb	r1, r3
 80091a2:	b909      	cbnz	r1, 80091a8 <__lo0bits+0x32>
 80091a4:	3008      	adds	r0, #8
 80091a6:	0a1b      	lsrs	r3, r3, #8
 80091a8:	0719      	lsls	r1, r3, #28
 80091aa:	bf04      	itt	eq
 80091ac:	091b      	lsreq	r3, r3, #4
 80091ae:	3004      	addeq	r0, #4
 80091b0:	0799      	lsls	r1, r3, #30
 80091b2:	bf04      	itt	eq
 80091b4:	089b      	lsreq	r3, r3, #2
 80091b6:	3002      	addeq	r0, #2
 80091b8:	07d9      	lsls	r1, r3, #31
 80091ba:	d403      	bmi.n	80091c4 <__lo0bits+0x4e>
 80091bc:	085b      	lsrs	r3, r3, #1
 80091be:	f100 0001 	add.w	r0, r0, #1
 80091c2:	d003      	beq.n	80091cc <__lo0bits+0x56>
 80091c4:	6013      	str	r3, [r2, #0]
 80091c6:	4770      	bx	lr
 80091c8:	2000      	movs	r0, #0
 80091ca:	4770      	bx	lr
 80091cc:	2020      	movs	r0, #32
 80091ce:	4770      	bx	lr

080091d0 <__i2b>:
 80091d0:	b510      	push	{r4, lr}
 80091d2:	460c      	mov	r4, r1
 80091d4:	2101      	movs	r1, #1
 80091d6:	f7ff ff07 	bl	8008fe8 <_Balloc>
 80091da:	4602      	mov	r2, r0
 80091dc:	b928      	cbnz	r0, 80091ea <__i2b+0x1a>
 80091de:	4b05      	ldr	r3, [pc, #20]	@ (80091f4 <__i2b+0x24>)
 80091e0:	4805      	ldr	r0, [pc, #20]	@ (80091f8 <__i2b+0x28>)
 80091e2:	f240 1145 	movw	r1, #325	@ 0x145
 80091e6:	f000 fca7 	bl	8009b38 <__assert_func>
 80091ea:	2301      	movs	r3, #1
 80091ec:	6144      	str	r4, [r0, #20]
 80091ee:	6103      	str	r3, [r0, #16]
 80091f0:	bd10      	pop	{r4, pc}
 80091f2:	bf00      	nop
 80091f4:	0800a2f0 	.word	0x0800a2f0
 80091f8:	0800a301 	.word	0x0800a301

080091fc <__multiply>:
 80091fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009200:	4617      	mov	r7, r2
 8009202:	690a      	ldr	r2, [r1, #16]
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	429a      	cmp	r2, r3
 8009208:	bfa8      	it	ge
 800920a:	463b      	movge	r3, r7
 800920c:	4689      	mov	r9, r1
 800920e:	bfa4      	itt	ge
 8009210:	460f      	movge	r7, r1
 8009212:	4699      	movge	r9, r3
 8009214:	693d      	ldr	r5, [r7, #16]
 8009216:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	6879      	ldr	r1, [r7, #4]
 800921e:	eb05 060a 	add.w	r6, r5, sl
 8009222:	42b3      	cmp	r3, r6
 8009224:	b085      	sub	sp, #20
 8009226:	bfb8      	it	lt
 8009228:	3101      	addlt	r1, #1
 800922a:	f7ff fedd 	bl	8008fe8 <_Balloc>
 800922e:	b930      	cbnz	r0, 800923e <__multiply+0x42>
 8009230:	4602      	mov	r2, r0
 8009232:	4b41      	ldr	r3, [pc, #260]	@ (8009338 <__multiply+0x13c>)
 8009234:	4841      	ldr	r0, [pc, #260]	@ (800933c <__multiply+0x140>)
 8009236:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800923a:	f000 fc7d 	bl	8009b38 <__assert_func>
 800923e:	f100 0414 	add.w	r4, r0, #20
 8009242:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009246:	4623      	mov	r3, r4
 8009248:	2200      	movs	r2, #0
 800924a:	4573      	cmp	r3, lr
 800924c:	d320      	bcc.n	8009290 <__multiply+0x94>
 800924e:	f107 0814 	add.w	r8, r7, #20
 8009252:	f109 0114 	add.w	r1, r9, #20
 8009256:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800925a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800925e:	9302      	str	r3, [sp, #8]
 8009260:	1beb      	subs	r3, r5, r7
 8009262:	3b15      	subs	r3, #21
 8009264:	f023 0303 	bic.w	r3, r3, #3
 8009268:	3304      	adds	r3, #4
 800926a:	3715      	adds	r7, #21
 800926c:	42bd      	cmp	r5, r7
 800926e:	bf38      	it	cc
 8009270:	2304      	movcc	r3, #4
 8009272:	9301      	str	r3, [sp, #4]
 8009274:	9b02      	ldr	r3, [sp, #8]
 8009276:	9103      	str	r1, [sp, #12]
 8009278:	428b      	cmp	r3, r1
 800927a:	d80c      	bhi.n	8009296 <__multiply+0x9a>
 800927c:	2e00      	cmp	r6, #0
 800927e:	dd03      	ble.n	8009288 <__multiply+0x8c>
 8009280:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009284:	2b00      	cmp	r3, #0
 8009286:	d055      	beq.n	8009334 <__multiply+0x138>
 8009288:	6106      	str	r6, [r0, #16]
 800928a:	b005      	add	sp, #20
 800928c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009290:	f843 2b04 	str.w	r2, [r3], #4
 8009294:	e7d9      	b.n	800924a <__multiply+0x4e>
 8009296:	f8b1 a000 	ldrh.w	sl, [r1]
 800929a:	f1ba 0f00 	cmp.w	sl, #0
 800929e:	d01f      	beq.n	80092e0 <__multiply+0xe4>
 80092a0:	46c4      	mov	ip, r8
 80092a2:	46a1      	mov	r9, r4
 80092a4:	2700      	movs	r7, #0
 80092a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80092aa:	f8d9 3000 	ldr.w	r3, [r9]
 80092ae:	fa1f fb82 	uxth.w	fp, r2
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80092b8:	443b      	add	r3, r7
 80092ba:	f8d9 7000 	ldr.w	r7, [r9]
 80092be:	0c12      	lsrs	r2, r2, #16
 80092c0:	0c3f      	lsrs	r7, r7, #16
 80092c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80092c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092d0:	4565      	cmp	r5, ip
 80092d2:	f849 3b04 	str.w	r3, [r9], #4
 80092d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80092da:	d8e4      	bhi.n	80092a6 <__multiply+0xaa>
 80092dc:	9b01      	ldr	r3, [sp, #4]
 80092de:	50e7      	str	r7, [r4, r3]
 80092e0:	9b03      	ldr	r3, [sp, #12]
 80092e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092e6:	3104      	adds	r1, #4
 80092e8:	f1b9 0f00 	cmp.w	r9, #0
 80092ec:	d020      	beq.n	8009330 <__multiply+0x134>
 80092ee:	6823      	ldr	r3, [r4, #0]
 80092f0:	4647      	mov	r7, r8
 80092f2:	46a4      	mov	ip, r4
 80092f4:	f04f 0a00 	mov.w	sl, #0
 80092f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80092fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009300:	fb09 220b 	mla	r2, r9, fp, r2
 8009304:	4452      	add	r2, sl
 8009306:	b29b      	uxth	r3, r3
 8009308:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800930c:	f84c 3b04 	str.w	r3, [ip], #4
 8009310:	f857 3b04 	ldr.w	r3, [r7], #4
 8009314:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009318:	f8bc 3000 	ldrh.w	r3, [ip]
 800931c:	fb09 330a 	mla	r3, r9, sl, r3
 8009320:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009324:	42bd      	cmp	r5, r7
 8009326:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800932a:	d8e5      	bhi.n	80092f8 <__multiply+0xfc>
 800932c:	9a01      	ldr	r2, [sp, #4]
 800932e:	50a3      	str	r3, [r4, r2]
 8009330:	3404      	adds	r4, #4
 8009332:	e79f      	b.n	8009274 <__multiply+0x78>
 8009334:	3e01      	subs	r6, #1
 8009336:	e7a1      	b.n	800927c <__multiply+0x80>
 8009338:	0800a2f0 	.word	0x0800a2f0
 800933c:	0800a301 	.word	0x0800a301

08009340 <__pow5mult>:
 8009340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009344:	4615      	mov	r5, r2
 8009346:	f012 0203 	ands.w	r2, r2, #3
 800934a:	4607      	mov	r7, r0
 800934c:	460e      	mov	r6, r1
 800934e:	d007      	beq.n	8009360 <__pow5mult+0x20>
 8009350:	4c25      	ldr	r4, [pc, #148]	@ (80093e8 <__pow5mult+0xa8>)
 8009352:	3a01      	subs	r2, #1
 8009354:	2300      	movs	r3, #0
 8009356:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800935a:	f7ff fea7 	bl	80090ac <__multadd>
 800935e:	4606      	mov	r6, r0
 8009360:	10ad      	asrs	r5, r5, #2
 8009362:	d03d      	beq.n	80093e0 <__pow5mult+0xa0>
 8009364:	69fc      	ldr	r4, [r7, #28]
 8009366:	b97c      	cbnz	r4, 8009388 <__pow5mult+0x48>
 8009368:	2010      	movs	r0, #16
 800936a:	f7ff fd87 	bl	8008e7c <malloc>
 800936e:	4602      	mov	r2, r0
 8009370:	61f8      	str	r0, [r7, #28]
 8009372:	b928      	cbnz	r0, 8009380 <__pow5mult+0x40>
 8009374:	4b1d      	ldr	r3, [pc, #116]	@ (80093ec <__pow5mult+0xac>)
 8009376:	481e      	ldr	r0, [pc, #120]	@ (80093f0 <__pow5mult+0xb0>)
 8009378:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800937c:	f000 fbdc 	bl	8009b38 <__assert_func>
 8009380:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009384:	6004      	str	r4, [r0, #0]
 8009386:	60c4      	str	r4, [r0, #12]
 8009388:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800938c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009390:	b94c      	cbnz	r4, 80093a6 <__pow5mult+0x66>
 8009392:	f240 2171 	movw	r1, #625	@ 0x271
 8009396:	4638      	mov	r0, r7
 8009398:	f7ff ff1a 	bl	80091d0 <__i2b>
 800939c:	2300      	movs	r3, #0
 800939e:	f8c8 0008 	str.w	r0, [r8, #8]
 80093a2:	4604      	mov	r4, r0
 80093a4:	6003      	str	r3, [r0, #0]
 80093a6:	f04f 0900 	mov.w	r9, #0
 80093aa:	07eb      	lsls	r3, r5, #31
 80093ac:	d50a      	bpl.n	80093c4 <__pow5mult+0x84>
 80093ae:	4631      	mov	r1, r6
 80093b0:	4622      	mov	r2, r4
 80093b2:	4638      	mov	r0, r7
 80093b4:	f7ff ff22 	bl	80091fc <__multiply>
 80093b8:	4631      	mov	r1, r6
 80093ba:	4680      	mov	r8, r0
 80093bc:	4638      	mov	r0, r7
 80093be:	f7ff fe53 	bl	8009068 <_Bfree>
 80093c2:	4646      	mov	r6, r8
 80093c4:	106d      	asrs	r5, r5, #1
 80093c6:	d00b      	beq.n	80093e0 <__pow5mult+0xa0>
 80093c8:	6820      	ldr	r0, [r4, #0]
 80093ca:	b938      	cbnz	r0, 80093dc <__pow5mult+0x9c>
 80093cc:	4622      	mov	r2, r4
 80093ce:	4621      	mov	r1, r4
 80093d0:	4638      	mov	r0, r7
 80093d2:	f7ff ff13 	bl	80091fc <__multiply>
 80093d6:	6020      	str	r0, [r4, #0]
 80093d8:	f8c0 9000 	str.w	r9, [r0]
 80093dc:	4604      	mov	r4, r0
 80093de:	e7e4      	b.n	80093aa <__pow5mult+0x6a>
 80093e0:	4630      	mov	r0, r6
 80093e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093e6:	bf00      	nop
 80093e8:	0800a3b4 	.word	0x0800a3b4
 80093ec:	0800a281 	.word	0x0800a281
 80093f0:	0800a301 	.word	0x0800a301

080093f4 <__lshift>:
 80093f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093f8:	460c      	mov	r4, r1
 80093fa:	6849      	ldr	r1, [r1, #4]
 80093fc:	6923      	ldr	r3, [r4, #16]
 80093fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009402:	68a3      	ldr	r3, [r4, #8]
 8009404:	4607      	mov	r7, r0
 8009406:	4691      	mov	r9, r2
 8009408:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800940c:	f108 0601 	add.w	r6, r8, #1
 8009410:	42b3      	cmp	r3, r6
 8009412:	db0b      	blt.n	800942c <__lshift+0x38>
 8009414:	4638      	mov	r0, r7
 8009416:	f7ff fde7 	bl	8008fe8 <_Balloc>
 800941a:	4605      	mov	r5, r0
 800941c:	b948      	cbnz	r0, 8009432 <__lshift+0x3e>
 800941e:	4602      	mov	r2, r0
 8009420:	4b28      	ldr	r3, [pc, #160]	@ (80094c4 <__lshift+0xd0>)
 8009422:	4829      	ldr	r0, [pc, #164]	@ (80094c8 <__lshift+0xd4>)
 8009424:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009428:	f000 fb86 	bl	8009b38 <__assert_func>
 800942c:	3101      	adds	r1, #1
 800942e:	005b      	lsls	r3, r3, #1
 8009430:	e7ee      	b.n	8009410 <__lshift+0x1c>
 8009432:	2300      	movs	r3, #0
 8009434:	f100 0114 	add.w	r1, r0, #20
 8009438:	f100 0210 	add.w	r2, r0, #16
 800943c:	4618      	mov	r0, r3
 800943e:	4553      	cmp	r3, sl
 8009440:	db33      	blt.n	80094aa <__lshift+0xb6>
 8009442:	6920      	ldr	r0, [r4, #16]
 8009444:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009448:	f104 0314 	add.w	r3, r4, #20
 800944c:	f019 091f 	ands.w	r9, r9, #31
 8009450:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009454:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009458:	d02b      	beq.n	80094b2 <__lshift+0xbe>
 800945a:	f1c9 0e20 	rsb	lr, r9, #32
 800945e:	468a      	mov	sl, r1
 8009460:	2200      	movs	r2, #0
 8009462:	6818      	ldr	r0, [r3, #0]
 8009464:	fa00 f009 	lsl.w	r0, r0, r9
 8009468:	4310      	orrs	r0, r2
 800946a:	f84a 0b04 	str.w	r0, [sl], #4
 800946e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009472:	459c      	cmp	ip, r3
 8009474:	fa22 f20e 	lsr.w	r2, r2, lr
 8009478:	d8f3      	bhi.n	8009462 <__lshift+0x6e>
 800947a:	ebac 0304 	sub.w	r3, ip, r4
 800947e:	3b15      	subs	r3, #21
 8009480:	f023 0303 	bic.w	r3, r3, #3
 8009484:	3304      	adds	r3, #4
 8009486:	f104 0015 	add.w	r0, r4, #21
 800948a:	4560      	cmp	r0, ip
 800948c:	bf88      	it	hi
 800948e:	2304      	movhi	r3, #4
 8009490:	50ca      	str	r2, [r1, r3]
 8009492:	b10a      	cbz	r2, 8009498 <__lshift+0xa4>
 8009494:	f108 0602 	add.w	r6, r8, #2
 8009498:	3e01      	subs	r6, #1
 800949a:	4638      	mov	r0, r7
 800949c:	612e      	str	r6, [r5, #16]
 800949e:	4621      	mov	r1, r4
 80094a0:	f7ff fde2 	bl	8009068 <_Bfree>
 80094a4:	4628      	mov	r0, r5
 80094a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80094ae:	3301      	adds	r3, #1
 80094b0:	e7c5      	b.n	800943e <__lshift+0x4a>
 80094b2:	3904      	subs	r1, #4
 80094b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80094b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80094bc:	459c      	cmp	ip, r3
 80094be:	d8f9      	bhi.n	80094b4 <__lshift+0xc0>
 80094c0:	e7ea      	b.n	8009498 <__lshift+0xa4>
 80094c2:	bf00      	nop
 80094c4:	0800a2f0 	.word	0x0800a2f0
 80094c8:	0800a301 	.word	0x0800a301

080094cc <__mcmp>:
 80094cc:	690a      	ldr	r2, [r1, #16]
 80094ce:	4603      	mov	r3, r0
 80094d0:	6900      	ldr	r0, [r0, #16]
 80094d2:	1a80      	subs	r0, r0, r2
 80094d4:	b530      	push	{r4, r5, lr}
 80094d6:	d10e      	bne.n	80094f6 <__mcmp+0x2a>
 80094d8:	3314      	adds	r3, #20
 80094da:	3114      	adds	r1, #20
 80094dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80094e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094ec:	4295      	cmp	r5, r2
 80094ee:	d003      	beq.n	80094f8 <__mcmp+0x2c>
 80094f0:	d205      	bcs.n	80094fe <__mcmp+0x32>
 80094f2:	f04f 30ff 	mov.w	r0, #4294967295
 80094f6:	bd30      	pop	{r4, r5, pc}
 80094f8:	42a3      	cmp	r3, r4
 80094fa:	d3f3      	bcc.n	80094e4 <__mcmp+0x18>
 80094fc:	e7fb      	b.n	80094f6 <__mcmp+0x2a>
 80094fe:	2001      	movs	r0, #1
 8009500:	e7f9      	b.n	80094f6 <__mcmp+0x2a>
	...

08009504 <__mdiff>:
 8009504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	4689      	mov	r9, r1
 800950a:	4606      	mov	r6, r0
 800950c:	4611      	mov	r1, r2
 800950e:	4648      	mov	r0, r9
 8009510:	4614      	mov	r4, r2
 8009512:	f7ff ffdb 	bl	80094cc <__mcmp>
 8009516:	1e05      	subs	r5, r0, #0
 8009518:	d112      	bne.n	8009540 <__mdiff+0x3c>
 800951a:	4629      	mov	r1, r5
 800951c:	4630      	mov	r0, r6
 800951e:	f7ff fd63 	bl	8008fe8 <_Balloc>
 8009522:	4602      	mov	r2, r0
 8009524:	b928      	cbnz	r0, 8009532 <__mdiff+0x2e>
 8009526:	4b3f      	ldr	r3, [pc, #252]	@ (8009624 <__mdiff+0x120>)
 8009528:	f240 2137 	movw	r1, #567	@ 0x237
 800952c:	483e      	ldr	r0, [pc, #248]	@ (8009628 <__mdiff+0x124>)
 800952e:	f000 fb03 	bl	8009b38 <__assert_func>
 8009532:	2301      	movs	r3, #1
 8009534:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009538:	4610      	mov	r0, r2
 800953a:	b003      	add	sp, #12
 800953c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009540:	bfbc      	itt	lt
 8009542:	464b      	movlt	r3, r9
 8009544:	46a1      	movlt	r9, r4
 8009546:	4630      	mov	r0, r6
 8009548:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800954c:	bfba      	itte	lt
 800954e:	461c      	movlt	r4, r3
 8009550:	2501      	movlt	r5, #1
 8009552:	2500      	movge	r5, #0
 8009554:	f7ff fd48 	bl	8008fe8 <_Balloc>
 8009558:	4602      	mov	r2, r0
 800955a:	b918      	cbnz	r0, 8009564 <__mdiff+0x60>
 800955c:	4b31      	ldr	r3, [pc, #196]	@ (8009624 <__mdiff+0x120>)
 800955e:	f240 2145 	movw	r1, #581	@ 0x245
 8009562:	e7e3      	b.n	800952c <__mdiff+0x28>
 8009564:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009568:	6926      	ldr	r6, [r4, #16]
 800956a:	60c5      	str	r5, [r0, #12]
 800956c:	f109 0310 	add.w	r3, r9, #16
 8009570:	f109 0514 	add.w	r5, r9, #20
 8009574:	f104 0e14 	add.w	lr, r4, #20
 8009578:	f100 0b14 	add.w	fp, r0, #20
 800957c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009580:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009584:	9301      	str	r3, [sp, #4]
 8009586:	46d9      	mov	r9, fp
 8009588:	f04f 0c00 	mov.w	ip, #0
 800958c:	9b01      	ldr	r3, [sp, #4]
 800958e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009592:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009596:	9301      	str	r3, [sp, #4]
 8009598:	fa1f f38a 	uxth.w	r3, sl
 800959c:	4619      	mov	r1, r3
 800959e:	b283      	uxth	r3, r0
 80095a0:	1acb      	subs	r3, r1, r3
 80095a2:	0c00      	lsrs	r0, r0, #16
 80095a4:	4463      	add	r3, ip
 80095a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80095aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80095b4:	4576      	cmp	r6, lr
 80095b6:	f849 3b04 	str.w	r3, [r9], #4
 80095ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095be:	d8e5      	bhi.n	800958c <__mdiff+0x88>
 80095c0:	1b33      	subs	r3, r6, r4
 80095c2:	3b15      	subs	r3, #21
 80095c4:	f023 0303 	bic.w	r3, r3, #3
 80095c8:	3415      	adds	r4, #21
 80095ca:	3304      	adds	r3, #4
 80095cc:	42a6      	cmp	r6, r4
 80095ce:	bf38      	it	cc
 80095d0:	2304      	movcc	r3, #4
 80095d2:	441d      	add	r5, r3
 80095d4:	445b      	add	r3, fp
 80095d6:	461e      	mov	r6, r3
 80095d8:	462c      	mov	r4, r5
 80095da:	4544      	cmp	r4, r8
 80095dc:	d30e      	bcc.n	80095fc <__mdiff+0xf8>
 80095de:	f108 0103 	add.w	r1, r8, #3
 80095e2:	1b49      	subs	r1, r1, r5
 80095e4:	f021 0103 	bic.w	r1, r1, #3
 80095e8:	3d03      	subs	r5, #3
 80095ea:	45a8      	cmp	r8, r5
 80095ec:	bf38      	it	cc
 80095ee:	2100      	movcc	r1, #0
 80095f0:	440b      	add	r3, r1
 80095f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095f6:	b191      	cbz	r1, 800961e <__mdiff+0x11a>
 80095f8:	6117      	str	r7, [r2, #16]
 80095fa:	e79d      	b.n	8009538 <__mdiff+0x34>
 80095fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8009600:	46e6      	mov	lr, ip
 8009602:	0c08      	lsrs	r0, r1, #16
 8009604:	fa1c fc81 	uxtah	ip, ip, r1
 8009608:	4471      	add	r1, lr
 800960a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800960e:	b289      	uxth	r1, r1
 8009610:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009614:	f846 1b04 	str.w	r1, [r6], #4
 8009618:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800961c:	e7dd      	b.n	80095da <__mdiff+0xd6>
 800961e:	3f01      	subs	r7, #1
 8009620:	e7e7      	b.n	80095f2 <__mdiff+0xee>
 8009622:	bf00      	nop
 8009624:	0800a2f0 	.word	0x0800a2f0
 8009628:	0800a301 	.word	0x0800a301

0800962c <__d2b>:
 800962c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009630:	460f      	mov	r7, r1
 8009632:	2101      	movs	r1, #1
 8009634:	ec59 8b10 	vmov	r8, r9, d0
 8009638:	4616      	mov	r6, r2
 800963a:	f7ff fcd5 	bl	8008fe8 <_Balloc>
 800963e:	4604      	mov	r4, r0
 8009640:	b930      	cbnz	r0, 8009650 <__d2b+0x24>
 8009642:	4602      	mov	r2, r0
 8009644:	4b23      	ldr	r3, [pc, #140]	@ (80096d4 <__d2b+0xa8>)
 8009646:	4824      	ldr	r0, [pc, #144]	@ (80096d8 <__d2b+0xac>)
 8009648:	f240 310f 	movw	r1, #783	@ 0x30f
 800964c:	f000 fa74 	bl	8009b38 <__assert_func>
 8009650:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009654:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009658:	b10d      	cbz	r5, 800965e <__d2b+0x32>
 800965a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800965e:	9301      	str	r3, [sp, #4]
 8009660:	f1b8 0300 	subs.w	r3, r8, #0
 8009664:	d023      	beq.n	80096ae <__d2b+0x82>
 8009666:	4668      	mov	r0, sp
 8009668:	9300      	str	r3, [sp, #0]
 800966a:	f7ff fd84 	bl	8009176 <__lo0bits>
 800966e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009672:	b1d0      	cbz	r0, 80096aa <__d2b+0x7e>
 8009674:	f1c0 0320 	rsb	r3, r0, #32
 8009678:	fa02 f303 	lsl.w	r3, r2, r3
 800967c:	430b      	orrs	r3, r1
 800967e:	40c2      	lsrs	r2, r0
 8009680:	6163      	str	r3, [r4, #20]
 8009682:	9201      	str	r2, [sp, #4]
 8009684:	9b01      	ldr	r3, [sp, #4]
 8009686:	61a3      	str	r3, [r4, #24]
 8009688:	2b00      	cmp	r3, #0
 800968a:	bf0c      	ite	eq
 800968c:	2201      	moveq	r2, #1
 800968e:	2202      	movne	r2, #2
 8009690:	6122      	str	r2, [r4, #16]
 8009692:	b1a5      	cbz	r5, 80096be <__d2b+0x92>
 8009694:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009698:	4405      	add	r5, r0
 800969a:	603d      	str	r5, [r7, #0]
 800969c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80096a0:	6030      	str	r0, [r6, #0]
 80096a2:	4620      	mov	r0, r4
 80096a4:	b003      	add	sp, #12
 80096a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096aa:	6161      	str	r1, [r4, #20]
 80096ac:	e7ea      	b.n	8009684 <__d2b+0x58>
 80096ae:	a801      	add	r0, sp, #4
 80096b0:	f7ff fd61 	bl	8009176 <__lo0bits>
 80096b4:	9b01      	ldr	r3, [sp, #4]
 80096b6:	6163      	str	r3, [r4, #20]
 80096b8:	3020      	adds	r0, #32
 80096ba:	2201      	movs	r2, #1
 80096bc:	e7e8      	b.n	8009690 <__d2b+0x64>
 80096be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80096c6:	6038      	str	r0, [r7, #0]
 80096c8:	6918      	ldr	r0, [r3, #16]
 80096ca:	f7ff fd35 	bl	8009138 <__hi0bits>
 80096ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096d2:	e7e5      	b.n	80096a0 <__d2b+0x74>
 80096d4:	0800a2f0 	.word	0x0800a2f0
 80096d8:	0800a301 	.word	0x0800a301

080096dc <__ssputs_r>:
 80096dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096e0:	688e      	ldr	r6, [r1, #8]
 80096e2:	461f      	mov	r7, r3
 80096e4:	42be      	cmp	r6, r7
 80096e6:	680b      	ldr	r3, [r1, #0]
 80096e8:	4682      	mov	sl, r0
 80096ea:	460c      	mov	r4, r1
 80096ec:	4690      	mov	r8, r2
 80096ee:	d82d      	bhi.n	800974c <__ssputs_r+0x70>
 80096f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096f8:	d026      	beq.n	8009748 <__ssputs_r+0x6c>
 80096fa:	6965      	ldr	r5, [r4, #20]
 80096fc:	6909      	ldr	r1, [r1, #16]
 80096fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009702:	eba3 0901 	sub.w	r9, r3, r1
 8009706:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800970a:	1c7b      	adds	r3, r7, #1
 800970c:	444b      	add	r3, r9
 800970e:	106d      	asrs	r5, r5, #1
 8009710:	429d      	cmp	r5, r3
 8009712:	bf38      	it	cc
 8009714:	461d      	movcc	r5, r3
 8009716:	0553      	lsls	r3, r2, #21
 8009718:	d527      	bpl.n	800976a <__ssputs_r+0x8e>
 800971a:	4629      	mov	r1, r5
 800971c:	f7ff fbd8 	bl	8008ed0 <_malloc_r>
 8009720:	4606      	mov	r6, r0
 8009722:	b360      	cbz	r0, 800977e <__ssputs_r+0xa2>
 8009724:	6921      	ldr	r1, [r4, #16]
 8009726:	464a      	mov	r2, r9
 8009728:	f7fe fcf7 	bl	800811a <memcpy>
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009736:	81a3      	strh	r3, [r4, #12]
 8009738:	6126      	str	r6, [r4, #16]
 800973a:	6165      	str	r5, [r4, #20]
 800973c:	444e      	add	r6, r9
 800973e:	eba5 0509 	sub.w	r5, r5, r9
 8009742:	6026      	str	r6, [r4, #0]
 8009744:	60a5      	str	r5, [r4, #8]
 8009746:	463e      	mov	r6, r7
 8009748:	42be      	cmp	r6, r7
 800974a:	d900      	bls.n	800974e <__ssputs_r+0x72>
 800974c:	463e      	mov	r6, r7
 800974e:	6820      	ldr	r0, [r4, #0]
 8009750:	4632      	mov	r2, r6
 8009752:	4641      	mov	r1, r8
 8009754:	f000 f9c6 	bl	8009ae4 <memmove>
 8009758:	68a3      	ldr	r3, [r4, #8]
 800975a:	1b9b      	subs	r3, r3, r6
 800975c:	60a3      	str	r3, [r4, #8]
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	4433      	add	r3, r6
 8009762:	6023      	str	r3, [r4, #0]
 8009764:	2000      	movs	r0, #0
 8009766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800976a:	462a      	mov	r2, r5
 800976c:	f000 fa28 	bl	8009bc0 <_realloc_r>
 8009770:	4606      	mov	r6, r0
 8009772:	2800      	cmp	r0, #0
 8009774:	d1e0      	bne.n	8009738 <__ssputs_r+0x5c>
 8009776:	6921      	ldr	r1, [r4, #16]
 8009778:	4650      	mov	r0, sl
 800977a:	f7ff fb35 	bl	8008de8 <_free_r>
 800977e:	230c      	movs	r3, #12
 8009780:	f8ca 3000 	str.w	r3, [sl]
 8009784:	89a3      	ldrh	r3, [r4, #12]
 8009786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800978a:	81a3      	strh	r3, [r4, #12]
 800978c:	f04f 30ff 	mov.w	r0, #4294967295
 8009790:	e7e9      	b.n	8009766 <__ssputs_r+0x8a>
	...

08009794 <_svfiprintf_r>:
 8009794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009798:	4698      	mov	r8, r3
 800979a:	898b      	ldrh	r3, [r1, #12]
 800979c:	061b      	lsls	r3, r3, #24
 800979e:	b09d      	sub	sp, #116	@ 0x74
 80097a0:	4607      	mov	r7, r0
 80097a2:	460d      	mov	r5, r1
 80097a4:	4614      	mov	r4, r2
 80097a6:	d510      	bpl.n	80097ca <_svfiprintf_r+0x36>
 80097a8:	690b      	ldr	r3, [r1, #16]
 80097aa:	b973      	cbnz	r3, 80097ca <_svfiprintf_r+0x36>
 80097ac:	2140      	movs	r1, #64	@ 0x40
 80097ae:	f7ff fb8f 	bl	8008ed0 <_malloc_r>
 80097b2:	6028      	str	r0, [r5, #0]
 80097b4:	6128      	str	r0, [r5, #16]
 80097b6:	b930      	cbnz	r0, 80097c6 <_svfiprintf_r+0x32>
 80097b8:	230c      	movs	r3, #12
 80097ba:	603b      	str	r3, [r7, #0]
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295
 80097c0:	b01d      	add	sp, #116	@ 0x74
 80097c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c6:	2340      	movs	r3, #64	@ 0x40
 80097c8:	616b      	str	r3, [r5, #20]
 80097ca:	2300      	movs	r3, #0
 80097cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ce:	2320      	movs	r3, #32
 80097d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097d8:	2330      	movs	r3, #48	@ 0x30
 80097da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009978 <_svfiprintf_r+0x1e4>
 80097de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097e2:	f04f 0901 	mov.w	r9, #1
 80097e6:	4623      	mov	r3, r4
 80097e8:	469a      	mov	sl, r3
 80097ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097ee:	b10a      	cbz	r2, 80097f4 <_svfiprintf_r+0x60>
 80097f0:	2a25      	cmp	r2, #37	@ 0x25
 80097f2:	d1f9      	bne.n	80097e8 <_svfiprintf_r+0x54>
 80097f4:	ebba 0b04 	subs.w	fp, sl, r4
 80097f8:	d00b      	beq.n	8009812 <_svfiprintf_r+0x7e>
 80097fa:	465b      	mov	r3, fp
 80097fc:	4622      	mov	r2, r4
 80097fe:	4629      	mov	r1, r5
 8009800:	4638      	mov	r0, r7
 8009802:	f7ff ff6b 	bl	80096dc <__ssputs_r>
 8009806:	3001      	adds	r0, #1
 8009808:	f000 80a7 	beq.w	800995a <_svfiprintf_r+0x1c6>
 800980c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800980e:	445a      	add	r2, fp
 8009810:	9209      	str	r2, [sp, #36]	@ 0x24
 8009812:	f89a 3000 	ldrb.w	r3, [sl]
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 809f 	beq.w	800995a <_svfiprintf_r+0x1c6>
 800981c:	2300      	movs	r3, #0
 800981e:	f04f 32ff 	mov.w	r2, #4294967295
 8009822:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009826:	f10a 0a01 	add.w	sl, sl, #1
 800982a:	9304      	str	r3, [sp, #16]
 800982c:	9307      	str	r3, [sp, #28]
 800982e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009832:	931a      	str	r3, [sp, #104]	@ 0x68
 8009834:	4654      	mov	r4, sl
 8009836:	2205      	movs	r2, #5
 8009838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800983c:	484e      	ldr	r0, [pc, #312]	@ (8009978 <_svfiprintf_r+0x1e4>)
 800983e:	f7f6 fcc7 	bl	80001d0 <memchr>
 8009842:	9a04      	ldr	r2, [sp, #16]
 8009844:	b9d8      	cbnz	r0, 800987e <_svfiprintf_r+0xea>
 8009846:	06d0      	lsls	r0, r2, #27
 8009848:	bf44      	itt	mi
 800984a:	2320      	movmi	r3, #32
 800984c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009850:	0711      	lsls	r1, r2, #28
 8009852:	bf44      	itt	mi
 8009854:	232b      	movmi	r3, #43	@ 0x2b
 8009856:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800985a:	f89a 3000 	ldrb.w	r3, [sl]
 800985e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009860:	d015      	beq.n	800988e <_svfiprintf_r+0xfa>
 8009862:	9a07      	ldr	r2, [sp, #28]
 8009864:	4654      	mov	r4, sl
 8009866:	2000      	movs	r0, #0
 8009868:	f04f 0c0a 	mov.w	ip, #10
 800986c:	4621      	mov	r1, r4
 800986e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009872:	3b30      	subs	r3, #48	@ 0x30
 8009874:	2b09      	cmp	r3, #9
 8009876:	d94b      	bls.n	8009910 <_svfiprintf_r+0x17c>
 8009878:	b1b0      	cbz	r0, 80098a8 <_svfiprintf_r+0x114>
 800987a:	9207      	str	r2, [sp, #28]
 800987c:	e014      	b.n	80098a8 <_svfiprintf_r+0x114>
 800987e:	eba0 0308 	sub.w	r3, r0, r8
 8009882:	fa09 f303 	lsl.w	r3, r9, r3
 8009886:	4313      	orrs	r3, r2
 8009888:	9304      	str	r3, [sp, #16]
 800988a:	46a2      	mov	sl, r4
 800988c:	e7d2      	b.n	8009834 <_svfiprintf_r+0xa0>
 800988e:	9b03      	ldr	r3, [sp, #12]
 8009890:	1d19      	adds	r1, r3, #4
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	9103      	str	r1, [sp, #12]
 8009896:	2b00      	cmp	r3, #0
 8009898:	bfbb      	ittet	lt
 800989a:	425b      	neglt	r3, r3
 800989c:	f042 0202 	orrlt.w	r2, r2, #2
 80098a0:	9307      	strge	r3, [sp, #28]
 80098a2:	9307      	strlt	r3, [sp, #28]
 80098a4:	bfb8      	it	lt
 80098a6:	9204      	strlt	r2, [sp, #16]
 80098a8:	7823      	ldrb	r3, [r4, #0]
 80098aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80098ac:	d10a      	bne.n	80098c4 <_svfiprintf_r+0x130>
 80098ae:	7863      	ldrb	r3, [r4, #1]
 80098b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80098b2:	d132      	bne.n	800991a <_svfiprintf_r+0x186>
 80098b4:	9b03      	ldr	r3, [sp, #12]
 80098b6:	1d1a      	adds	r2, r3, #4
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	9203      	str	r2, [sp, #12]
 80098bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098c0:	3402      	adds	r4, #2
 80098c2:	9305      	str	r3, [sp, #20]
 80098c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009988 <_svfiprintf_r+0x1f4>
 80098c8:	7821      	ldrb	r1, [r4, #0]
 80098ca:	2203      	movs	r2, #3
 80098cc:	4650      	mov	r0, sl
 80098ce:	f7f6 fc7f 	bl	80001d0 <memchr>
 80098d2:	b138      	cbz	r0, 80098e4 <_svfiprintf_r+0x150>
 80098d4:	9b04      	ldr	r3, [sp, #16]
 80098d6:	eba0 000a 	sub.w	r0, r0, sl
 80098da:	2240      	movs	r2, #64	@ 0x40
 80098dc:	4082      	lsls	r2, r0
 80098de:	4313      	orrs	r3, r2
 80098e0:	3401      	adds	r4, #1
 80098e2:	9304      	str	r3, [sp, #16]
 80098e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098e8:	4824      	ldr	r0, [pc, #144]	@ (800997c <_svfiprintf_r+0x1e8>)
 80098ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098ee:	2206      	movs	r2, #6
 80098f0:	f7f6 fc6e 	bl	80001d0 <memchr>
 80098f4:	2800      	cmp	r0, #0
 80098f6:	d036      	beq.n	8009966 <_svfiprintf_r+0x1d2>
 80098f8:	4b21      	ldr	r3, [pc, #132]	@ (8009980 <_svfiprintf_r+0x1ec>)
 80098fa:	bb1b      	cbnz	r3, 8009944 <_svfiprintf_r+0x1b0>
 80098fc:	9b03      	ldr	r3, [sp, #12]
 80098fe:	3307      	adds	r3, #7
 8009900:	f023 0307 	bic.w	r3, r3, #7
 8009904:	3308      	adds	r3, #8
 8009906:	9303      	str	r3, [sp, #12]
 8009908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800990a:	4433      	add	r3, r6
 800990c:	9309      	str	r3, [sp, #36]	@ 0x24
 800990e:	e76a      	b.n	80097e6 <_svfiprintf_r+0x52>
 8009910:	fb0c 3202 	mla	r2, ip, r2, r3
 8009914:	460c      	mov	r4, r1
 8009916:	2001      	movs	r0, #1
 8009918:	e7a8      	b.n	800986c <_svfiprintf_r+0xd8>
 800991a:	2300      	movs	r3, #0
 800991c:	3401      	adds	r4, #1
 800991e:	9305      	str	r3, [sp, #20]
 8009920:	4619      	mov	r1, r3
 8009922:	f04f 0c0a 	mov.w	ip, #10
 8009926:	4620      	mov	r0, r4
 8009928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800992c:	3a30      	subs	r2, #48	@ 0x30
 800992e:	2a09      	cmp	r2, #9
 8009930:	d903      	bls.n	800993a <_svfiprintf_r+0x1a6>
 8009932:	2b00      	cmp	r3, #0
 8009934:	d0c6      	beq.n	80098c4 <_svfiprintf_r+0x130>
 8009936:	9105      	str	r1, [sp, #20]
 8009938:	e7c4      	b.n	80098c4 <_svfiprintf_r+0x130>
 800993a:	fb0c 2101 	mla	r1, ip, r1, r2
 800993e:	4604      	mov	r4, r0
 8009940:	2301      	movs	r3, #1
 8009942:	e7f0      	b.n	8009926 <_svfiprintf_r+0x192>
 8009944:	ab03      	add	r3, sp, #12
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	462a      	mov	r2, r5
 800994a:	4b0e      	ldr	r3, [pc, #56]	@ (8009984 <_svfiprintf_r+0x1f0>)
 800994c:	a904      	add	r1, sp, #16
 800994e:	4638      	mov	r0, r7
 8009950:	f7fd fe72 	bl	8007638 <_printf_float>
 8009954:	1c42      	adds	r2, r0, #1
 8009956:	4606      	mov	r6, r0
 8009958:	d1d6      	bne.n	8009908 <_svfiprintf_r+0x174>
 800995a:	89ab      	ldrh	r3, [r5, #12]
 800995c:	065b      	lsls	r3, r3, #25
 800995e:	f53f af2d 	bmi.w	80097bc <_svfiprintf_r+0x28>
 8009962:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009964:	e72c      	b.n	80097c0 <_svfiprintf_r+0x2c>
 8009966:	ab03      	add	r3, sp, #12
 8009968:	9300      	str	r3, [sp, #0]
 800996a:	462a      	mov	r2, r5
 800996c:	4b05      	ldr	r3, [pc, #20]	@ (8009984 <_svfiprintf_r+0x1f0>)
 800996e:	a904      	add	r1, sp, #16
 8009970:	4638      	mov	r0, r7
 8009972:	f7fe f8f9 	bl	8007b68 <_printf_i>
 8009976:	e7ed      	b.n	8009954 <_svfiprintf_r+0x1c0>
 8009978:	0800a35a 	.word	0x0800a35a
 800997c:	0800a364 	.word	0x0800a364
 8009980:	08007639 	.word	0x08007639
 8009984:	080096dd 	.word	0x080096dd
 8009988:	0800a360 	.word	0x0800a360

0800998c <__sflush_r>:
 800998c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009994:	0716      	lsls	r6, r2, #28
 8009996:	4605      	mov	r5, r0
 8009998:	460c      	mov	r4, r1
 800999a:	d454      	bmi.n	8009a46 <__sflush_r+0xba>
 800999c:	684b      	ldr	r3, [r1, #4]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	dc02      	bgt.n	80099a8 <__sflush_r+0x1c>
 80099a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	dd48      	ble.n	8009a3a <__sflush_r+0xae>
 80099a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80099aa:	2e00      	cmp	r6, #0
 80099ac:	d045      	beq.n	8009a3a <__sflush_r+0xae>
 80099ae:	2300      	movs	r3, #0
 80099b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80099b4:	682f      	ldr	r7, [r5, #0]
 80099b6:	6a21      	ldr	r1, [r4, #32]
 80099b8:	602b      	str	r3, [r5, #0]
 80099ba:	d030      	beq.n	8009a1e <__sflush_r+0x92>
 80099bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	0759      	lsls	r1, r3, #29
 80099c2:	d505      	bpl.n	80099d0 <__sflush_r+0x44>
 80099c4:	6863      	ldr	r3, [r4, #4]
 80099c6:	1ad2      	subs	r2, r2, r3
 80099c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80099ca:	b10b      	cbz	r3, 80099d0 <__sflush_r+0x44>
 80099cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80099ce:	1ad2      	subs	r2, r2, r3
 80099d0:	2300      	movs	r3, #0
 80099d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80099d4:	6a21      	ldr	r1, [r4, #32]
 80099d6:	4628      	mov	r0, r5
 80099d8:	47b0      	blx	r6
 80099da:	1c43      	adds	r3, r0, #1
 80099dc:	89a3      	ldrh	r3, [r4, #12]
 80099de:	d106      	bne.n	80099ee <__sflush_r+0x62>
 80099e0:	6829      	ldr	r1, [r5, #0]
 80099e2:	291d      	cmp	r1, #29
 80099e4:	d82b      	bhi.n	8009a3e <__sflush_r+0xb2>
 80099e6:	4a2a      	ldr	r2, [pc, #168]	@ (8009a90 <__sflush_r+0x104>)
 80099e8:	40ca      	lsrs	r2, r1
 80099ea:	07d6      	lsls	r6, r2, #31
 80099ec:	d527      	bpl.n	8009a3e <__sflush_r+0xb2>
 80099ee:	2200      	movs	r2, #0
 80099f0:	6062      	str	r2, [r4, #4]
 80099f2:	04d9      	lsls	r1, r3, #19
 80099f4:	6922      	ldr	r2, [r4, #16]
 80099f6:	6022      	str	r2, [r4, #0]
 80099f8:	d504      	bpl.n	8009a04 <__sflush_r+0x78>
 80099fa:	1c42      	adds	r2, r0, #1
 80099fc:	d101      	bne.n	8009a02 <__sflush_r+0x76>
 80099fe:	682b      	ldr	r3, [r5, #0]
 8009a00:	b903      	cbnz	r3, 8009a04 <__sflush_r+0x78>
 8009a02:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a06:	602f      	str	r7, [r5, #0]
 8009a08:	b1b9      	cbz	r1, 8009a3a <__sflush_r+0xae>
 8009a0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a0e:	4299      	cmp	r1, r3
 8009a10:	d002      	beq.n	8009a18 <__sflush_r+0x8c>
 8009a12:	4628      	mov	r0, r5
 8009a14:	f7ff f9e8 	bl	8008de8 <_free_r>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a1c:	e00d      	b.n	8009a3a <__sflush_r+0xae>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	4628      	mov	r0, r5
 8009a22:	47b0      	blx	r6
 8009a24:	4602      	mov	r2, r0
 8009a26:	1c50      	adds	r0, r2, #1
 8009a28:	d1c9      	bne.n	80099be <__sflush_r+0x32>
 8009a2a:	682b      	ldr	r3, [r5, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d0c6      	beq.n	80099be <__sflush_r+0x32>
 8009a30:	2b1d      	cmp	r3, #29
 8009a32:	d001      	beq.n	8009a38 <__sflush_r+0xac>
 8009a34:	2b16      	cmp	r3, #22
 8009a36:	d11e      	bne.n	8009a76 <__sflush_r+0xea>
 8009a38:	602f      	str	r7, [r5, #0]
 8009a3a:	2000      	movs	r0, #0
 8009a3c:	e022      	b.n	8009a84 <__sflush_r+0xf8>
 8009a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a42:	b21b      	sxth	r3, r3
 8009a44:	e01b      	b.n	8009a7e <__sflush_r+0xf2>
 8009a46:	690f      	ldr	r7, [r1, #16]
 8009a48:	2f00      	cmp	r7, #0
 8009a4a:	d0f6      	beq.n	8009a3a <__sflush_r+0xae>
 8009a4c:	0793      	lsls	r3, r2, #30
 8009a4e:	680e      	ldr	r6, [r1, #0]
 8009a50:	bf08      	it	eq
 8009a52:	694b      	ldreq	r3, [r1, #20]
 8009a54:	600f      	str	r7, [r1, #0]
 8009a56:	bf18      	it	ne
 8009a58:	2300      	movne	r3, #0
 8009a5a:	eba6 0807 	sub.w	r8, r6, r7
 8009a5e:	608b      	str	r3, [r1, #8]
 8009a60:	f1b8 0f00 	cmp.w	r8, #0
 8009a64:	dde9      	ble.n	8009a3a <__sflush_r+0xae>
 8009a66:	6a21      	ldr	r1, [r4, #32]
 8009a68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a6a:	4643      	mov	r3, r8
 8009a6c:	463a      	mov	r2, r7
 8009a6e:	4628      	mov	r0, r5
 8009a70:	47b0      	blx	r6
 8009a72:	2800      	cmp	r0, #0
 8009a74:	dc08      	bgt.n	8009a88 <__sflush_r+0xfc>
 8009a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a7e:	81a3      	strh	r3, [r4, #12]
 8009a80:	f04f 30ff 	mov.w	r0, #4294967295
 8009a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a88:	4407      	add	r7, r0
 8009a8a:	eba8 0800 	sub.w	r8, r8, r0
 8009a8e:	e7e7      	b.n	8009a60 <__sflush_r+0xd4>
 8009a90:	20400001 	.word	0x20400001

08009a94 <_fflush_r>:
 8009a94:	b538      	push	{r3, r4, r5, lr}
 8009a96:	690b      	ldr	r3, [r1, #16]
 8009a98:	4605      	mov	r5, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	b913      	cbnz	r3, 8009aa4 <_fflush_r+0x10>
 8009a9e:	2500      	movs	r5, #0
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	bd38      	pop	{r3, r4, r5, pc}
 8009aa4:	b118      	cbz	r0, 8009aae <_fflush_r+0x1a>
 8009aa6:	6a03      	ldr	r3, [r0, #32]
 8009aa8:	b90b      	cbnz	r3, 8009aae <_fflush_r+0x1a>
 8009aaa:	f7fe fa07 	bl	8007ebc <__sinit>
 8009aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d0f3      	beq.n	8009a9e <_fflush_r+0xa>
 8009ab6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ab8:	07d0      	lsls	r0, r2, #31
 8009aba:	d404      	bmi.n	8009ac6 <_fflush_r+0x32>
 8009abc:	0599      	lsls	r1, r3, #22
 8009abe:	d402      	bmi.n	8009ac6 <_fflush_r+0x32>
 8009ac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ac2:	f7fe fb28 	bl	8008116 <__retarget_lock_acquire_recursive>
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	4621      	mov	r1, r4
 8009aca:	f7ff ff5f 	bl	800998c <__sflush_r>
 8009ace:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ad0:	07da      	lsls	r2, r3, #31
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	d4e4      	bmi.n	8009aa0 <_fflush_r+0xc>
 8009ad6:	89a3      	ldrh	r3, [r4, #12]
 8009ad8:	059b      	lsls	r3, r3, #22
 8009ada:	d4e1      	bmi.n	8009aa0 <_fflush_r+0xc>
 8009adc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ade:	f7fe fb1b 	bl	8008118 <__retarget_lock_release_recursive>
 8009ae2:	e7dd      	b.n	8009aa0 <_fflush_r+0xc>

08009ae4 <memmove>:
 8009ae4:	4288      	cmp	r0, r1
 8009ae6:	b510      	push	{r4, lr}
 8009ae8:	eb01 0402 	add.w	r4, r1, r2
 8009aec:	d902      	bls.n	8009af4 <memmove+0x10>
 8009aee:	4284      	cmp	r4, r0
 8009af0:	4623      	mov	r3, r4
 8009af2:	d807      	bhi.n	8009b04 <memmove+0x20>
 8009af4:	1e43      	subs	r3, r0, #1
 8009af6:	42a1      	cmp	r1, r4
 8009af8:	d008      	beq.n	8009b0c <memmove+0x28>
 8009afa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009afe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b02:	e7f8      	b.n	8009af6 <memmove+0x12>
 8009b04:	4402      	add	r2, r0
 8009b06:	4601      	mov	r1, r0
 8009b08:	428a      	cmp	r2, r1
 8009b0a:	d100      	bne.n	8009b0e <memmove+0x2a>
 8009b0c:	bd10      	pop	{r4, pc}
 8009b0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b16:	e7f7      	b.n	8009b08 <memmove+0x24>

08009b18 <_sbrk_r>:
 8009b18:	b538      	push	{r3, r4, r5, lr}
 8009b1a:	4d06      	ldr	r5, [pc, #24]	@ (8009b34 <_sbrk_r+0x1c>)
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	4604      	mov	r4, r0
 8009b20:	4608      	mov	r0, r1
 8009b22:	602b      	str	r3, [r5, #0]
 8009b24:	f7f8 fcc0 	bl	80024a8 <_sbrk>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_sbrk_r+0x1a>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_sbrk_r+0x1a>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	20001204 	.word	0x20001204

08009b38 <__assert_func>:
 8009b38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b3a:	4614      	mov	r4, r2
 8009b3c:	461a      	mov	r2, r3
 8009b3e:	4b09      	ldr	r3, [pc, #36]	@ (8009b64 <__assert_func+0x2c>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4605      	mov	r5, r0
 8009b44:	68d8      	ldr	r0, [r3, #12]
 8009b46:	b14c      	cbz	r4, 8009b5c <__assert_func+0x24>
 8009b48:	4b07      	ldr	r3, [pc, #28]	@ (8009b68 <__assert_func+0x30>)
 8009b4a:	9100      	str	r1, [sp, #0]
 8009b4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b50:	4906      	ldr	r1, [pc, #24]	@ (8009b6c <__assert_func+0x34>)
 8009b52:	462b      	mov	r3, r5
 8009b54:	f000 f870 	bl	8009c38 <fiprintf>
 8009b58:	f000 f880 	bl	8009c5c <abort>
 8009b5c:	4b04      	ldr	r3, [pc, #16]	@ (8009b70 <__assert_func+0x38>)
 8009b5e:	461c      	mov	r4, r3
 8009b60:	e7f3      	b.n	8009b4a <__assert_func+0x12>
 8009b62:	bf00      	nop
 8009b64:	2000008c 	.word	0x2000008c
 8009b68:	0800a375 	.word	0x0800a375
 8009b6c:	0800a382 	.word	0x0800a382
 8009b70:	0800a3b0 	.word	0x0800a3b0

08009b74 <_calloc_r>:
 8009b74:	b570      	push	{r4, r5, r6, lr}
 8009b76:	fba1 5402 	umull	r5, r4, r1, r2
 8009b7a:	b934      	cbnz	r4, 8009b8a <_calloc_r+0x16>
 8009b7c:	4629      	mov	r1, r5
 8009b7e:	f7ff f9a7 	bl	8008ed0 <_malloc_r>
 8009b82:	4606      	mov	r6, r0
 8009b84:	b928      	cbnz	r0, 8009b92 <_calloc_r+0x1e>
 8009b86:	4630      	mov	r0, r6
 8009b88:	bd70      	pop	{r4, r5, r6, pc}
 8009b8a:	220c      	movs	r2, #12
 8009b8c:	6002      	str	r2, [r0, #0]
 8009b8e:	2600      	movs	r6, #0
 8009b90:	e7f9      	b.n	8009b86 <_calloc_r+0x12>
 8009b92:	462a      	mov	r2, r5
 8009b94:	4621      	mov	r1, r4
 8009b96:	f7fe fa40 	bl	800801a <memset>
 8009b9a:	e7f4      	b.n	8009b86 <_calloc_r+0x12>

08009b9c <__ascii_mbtowc>:
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	b901      	cbnz	r1, 8009ba2 <__ascii_mbtowc+0x6>
 8009ba0:	a901      	add	r1, sp, #4
 8009ba2:	b142      	cbz	r2, 8009bb6 <__ascii_mbtowc+0x1a>
 8009ba4:	b14b      	cbz	r3, 8009bba <__ascii_mbtowc+0x1e>
 8009ba6:	7813      	ldrb	r3, [r2, #0]
 8009ba8:	600b      	str	r3, [r1, #0]
 8009baa:	7812      	ldrb	r2, [r2, #0]
 8009bac:	1e10      	subs	r0, r2, #0
 8009bae:	bf18      	it	ne
 8009bb0:	2001      	movne	r0, #1
 8009bb2:	b002      	add	sp, #8
 8009bb4:	4770      	bx	lr
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	e7fb      	b.n	8009bb2 <__ascii_mbtowc+0x16>
 8009bba:	f06f 0001 	mvn.w	r0, #1
 8009bbe:	e7f8      	b.n	8009bb2 <__ascii_mbtowc+0x16>

08009bc0 <_realloc_r>:
 8009bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc4:	4607      	mov	r7, r0
 8009bc6:	4614      	mov	r4, r2
 8009bc8:	460d      	mov	r5, r1
 8009bca:	b921      	cbnz	r1, 8009bd6 <_realloc_r+0x16>
 8009bcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd0:	4611      	mov	r1, r2
 8009bd2:	f7ff b97d 	b.w	8008ed0 <_malloc_r>
 8009bd6:	b92a      	cbnz	r2, 8009be4 <_realloc_r+0x24>
 8009bd8:	f7ff f906 	bl	8008de8 <_free_r>
 8009bdc:	4625      	mov	r5, r4
 8009bde:	4628      	mov	r0, r5
 8009be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009be4:	f000 f841 	bl	8009c6a <_malloc_usable_size_r>
 8009be8:	4284      	cmp	r4, r0
 8009bea:	4606      	mov	r6, r0
 8009bec:	d802      	bhi.n	8009bf4 <_realloc_r+0x34>
 8009bee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bf2:	d8f4      	bhi.n	8009bde <_realloc_r+0x1e>
 8009bf4:	4621      	mov	r1, r4
 8009bf6:	4638      	mov	r0, r7
 8009bf8:	f7ff f96a 	bl	8008ed0 <_malloc_r>
 8009bfc:	4680      	mov	r8, r0
 8009bfe:	b908      	cbnz	r0, 8009c04 <_realloc_r+0x44>
 8009c00:	4645      	mov	r5, r8
 8009c02:	e7ec      	b.n	8009bde <_realloc_r+0x1e>
 8009c04:	42b4      	cmp	r4, r6
 8009c06:	4622      	mov	r2, r4
 8009c08:	4629      	mov	r1, r5
 8009c0a:	bf28      	it	cs
 8009c0c:	4632      	movcs	r2, r6
 8009c0e:	f7fe fa84 	bl	800811a <memcpy>
 8009c12:	4629      	mov	r1, r5
 8009c14:	4638      	mov	r0, r7
 8009c16:	f7ff f8e7 	bl	8008de8 <_free_r>
 8009c1a:	e7f1      	b.n	8009c00 <_realloc_r+0x40>

08009c1c <__ascii_wctomb>:
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	4608      	mov	r0, r1
 8009c20:	b141      	cbz	r1, 8009c34 <__ascii_wctomb+0x18>
 8009c22:	2aff      	cmp	r2, #255	@ 0xff
 8009c24:	d904      	bls.n	8009c30 <__ascii_wctomb+0x14>
 8009c26:	228a      	movs	r2, #138	@ 0x8a
 8009c28:	601a      	str	r2, [r3, #0]
 8009c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c2e:	4770      	bx	lr
 8009c30:	700a      	strb	r2, [r1, #0]
 8009c32:	2001      	movs	r0, #1
 8009c34:	4770      	bx	lr
	...

08009c38 <fiprintf>:
 8009c38:	b40e      	push	{r1, r2, r3}
 8009c3a:	b503      	push	{r0, r1, lr}
 8009c3c:	4601      	mov	r1, r0
 8009c3e:	ab03      	add	r3, sp, #12
 8009c40:	4805      	ldr	r0, [pc, #20]	@ (8009c58 <fiprintf+0x20>)
 8009c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c46:	6800      	ldr	r0, [r0, #0]
 8009c48:	9301      	str	r3, [sp, #4]
 8009c4a:	f000 f83f 	bl	8009ccc <_vfiprintf_r>
 8009c4e:	b002      	add	sp, #8
 8009c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c54:	b003      	add	sp, #12
 8009c56:	4770      	bx	lr
 8009c58:	2000008c 	.word	0x2000008c

08009c5c <abort>:
 8009c5c:	b508      	push	{r3, lr}
 8009c5e:	2006      	movs	r0, #6
 8009c60:	f000 fa08 	bl	800a074 <raise>
 8009c64:	2001      	movs	r0, #1
 8009c66:	f7f8 fba7 	bl	80023b8 <_exit>

08009c6a <_malloc_usable_size_r>:
 8009c6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c6e:	1f18      	subs	r0, r3, #4
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	bfbc      	itt	lt
 8009c74:	580b      	ldrlt	r3, [r1, r0]
 8009c76:	18c0      	addlt	r0, r0, r3
 8009c78:	4770      	bx	lr

08009c7a <__sfputc_r>:
 8009c7a:	6893      	ldr	r3, [r2, #8]
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	b410      	push	{r4}
 8009c82:	6093      	str	r3, [r2, #8]
 8009c84:	da08      	bge.n	8009c98 <__sfputc_r+0x1e>
 8009c86:	6994      	ldr	r4, [r2, #24]
 8009c88:	42a3      	cmp	r3, r4
 8009c8a:	db01      	blt.n	8009c90 <__sfputc_r+0x16>
 8009c8c:	290a      	cmp	r1, #10
 8009c8e:	d103      	bne.n	8009c98 <__sfputc_r+0x1e>
 8009c90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c94:	f000 b932 	b.w	8009efc <__swbuf_r>
 8009c98:	6813      	ldr	r3, [r2, #0]
 8009c9a:	1c58      	adds	r0, r3, #1
 8009c9c:	6010      	str	r0, [r2, #0]
 8009c9e:	7019      	strb	r1, [r3, #0]
 8009ca0:	4608      	mov	r0, r1
 8009ca2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <__sfputs_r>:
 8009ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009caa:	4606      	mov	r6, r0
 8009cac:	460f      	mov	r7, r1
 8009cae:	4614      	mov	r4, r2
 8009cb0:	18d5      	adds	r5, r2, r3
 8009cb2:	42ac      	cmp	r4, r5
 8009cb4:	d101      	bne.n	8009cba <__sfputs_r+0x12>
 8009cb6:	2000      	movs	r0, #0
 8009cb8:	e007      	b.n	8009cca <__sfputs_r+0x22>
 8009cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cbe:	463a      	mov	r2, r7
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	f7ff ffda 	bl	8009c7a <__sfputc_r>
 8009cc6:	1c43      	adds	r3, r0, #1
 8009cc8:	d1f3      	bne.n	8009cb2 <__sfputs_r+0xa>
 8009cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ccc <_vfiprintf_r>:
 8009ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd0:	460d      	mov	r5, r1
 8009cd2:	b09d      	sub	sp, #116	@ 0x74
 8009cd4:	4614      	mov	r4, r2
 8009cd6:	4698      	mov	r8, r3
 8009cd8:	4606      	mov	r6, r0
 8009cda:	b118      	cbz	r0, 8009ce4 <_vfiprintf_r+0x18>
 8009cdc:	6a03      	ldr	r3, [r0, #32]
 8009cde:	b90b      	cbnz	r3, 8009ce4 <_vfiprintf_r+0x18>
 8009ce0:	f7fe f8ec 	bl	8007ebc <__sinit>
 8009ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ce6:	07d9      	lsls	r1, r3, #31
 8009ce8:	d405      	bmi.n	8009cf6 <_vfiprintf_r+0x2a>
 8009cea:	89ab      	ldrh	r3, [r5, #12]
 8009cec:	059a      	lsls	r2, r3, #22
 8009cee:	d402      	bmi.n	8009cf6 <_vfiprintf_r+0x2a>
 8009cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cf2:	f7fe fa10 	bl	8008116 <__retarget_lock_acquire_recursive>
 8009cf6:	89ab      	ldrh	r3, [r5, #12]
 8009cf8:	071b      	lsls	r3, r3, #28
 8009cfa:	d501      	bpl.n	8009d00 <_vfiprintf_r+0x34>
 8009cfc:	692b      	ldr	r3, [r5, #16]
 8009cfe:	b99b      	cbnz	r3, 8009d28 <_vfiprintf_r+0x5c>
 8009d00:	4629      	mov	r1, r5
 8009d02:	4630      	mov	r0, r6
 8009d04:	f000 f938 	bl	8009f78 <__swsetup_r>
 8009d08:	b170      	cbz	r0, 8009d28 <_vfiprintf_r+0x5c>
 8009d0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d0c:	07dc      	lsls	r4, r3, #31
 8009d0e:	d504      	bpl.n	8009d1a <_vfiprintf_r+0x4e>
 8009d10:	f04f 30ff 	mov.w	r0, #4294967295
 8009d14:	b01d      	add	sp, #116	@ 0x74
 8009d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d1a:	89ab      	ldrh	r3, [r5, #12]
 8009d1c:	0598      	lsls	r0, r3, #22
 8009d1e:	d4f7      	bmi.n	8009d10 <_vfiprintf_r+0x44>
 8009d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d22:	f7fe f9f9 	bl	8008118 <__retarget_lock_release_recursive>
 8009d26:	e7f3      	b.n	8009d10 <_vfiprintf_r+0x44>
 8009d28:	2300      	movs	r3, #0
 8009d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d2c:	2320      	movs	r3, #32
 8009d2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d32:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d36:	2330      	movs	r3, #48	@ 0x30
 8009d38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ee8 <_vfiprintf_r+0x21c>
 8009d3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d40:	f04f 0901 	mov.w	r9, #1
 8009d44:	4623      	mov	r3, r4
 8009d46:	469a      	mov	sl, r3
 8009d48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d4c:	b10a      	cbz	r2, 8009d52 <_vfiprintf_r+0x86>
 8009d4e:	2a25      	cmp	r2, #37	@ 0x25
 8009d50:	d1f9      	bne.n	8009d46 <_vfiprintf_r+0x7a>
 8009d52:	ebba 0b04 	subs.w	fp, sl, r4
 8009d56:	d00b      	beq.n	8009d70 <_vfiprintf_r+0xa4>
 8009d58:	465b      	mov	r3, fp
 8009d5a:	4622      	mov	r2, r4
 8009d5c:	4629      	mov	r1, r5
 8009d5e:	4630      	mov	r0, r6
 8009d60:	f7ff ffa2 	bl	8009ca8 <__sfputs_r>
 8009d64:	3001      	adds	r0, #1
 8009d66:	f000 80a7 	beq.w	8009eb8 <_vfiprintf_r+0x1ec>
 8009d6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d6c:	445a      	add	r2, fp
 8009d6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d70:	f89a 3000 	ldrb.w	r3, [sl]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	f000 809f 	beq.w	8009eb8 <_vfiprintf_r+0x1ec>
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d84:	f10a 0a01 	add.w	sl, sl, #1
 8009d88:	9304      	str	r3, [sp, #16]
 8009d8a:	9307      	str	r3, [sp, #28]
 8009d8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d90:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d92:	4654      	mov	r4, sl
 8009d94:	2205      	movs	r2, #5
 8009d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d9a:	4853      	ldr	r0, [pc, #332]	@ (8009ee8 <_vfiprintf_r+0x21c>)
 8009d9c:	f7f6 fa18 	bl	80001d0 <memchr>
 8009da0:	9a04      	ldr	r2, [sp, #16]
 8009da2:	b9d8      	cbnz	r0, 8009ddc <_vfiprintf_r+0x110>
 8009da4:	06d1      	lsls	r1, r2, #27
 8009da6:	bf44      	itt	mi
 8009da8:	2320      	movmi	r3, #32
 8009daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dae:	0713      	lsls	r3, r2, #28
 8009db0:	bf44      	itt	mi
 8009db2:	232b      	movmi	r3, #43	@ 0x2b
 8009db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009db8:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dbe:	d015      	beq.n	8009dec <_vfiprintf_r+0x120>
 8009dc0:	9a07      	ldr	r2, [sp, #28]
 8009dc2:	4654      	mov	r4, sl
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	f04f 0c0a 	mov.w	ip, #10
 8009dca:	4621      	mov	r1, r4
 8009dcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dd0:	3b30      	subs	r3, #48	@ 0x30
 8009dd2:	2b09      	cmp	r3, #9
 8009dd4:	d94b      	bls.n	8009e6e <_vfiprintf_r+0x1a2>
 8009dd6:	b1b0      	cbz	r0, 8009e06 <_vfiprintf_r+0x13a>
 8009dd8:	9207      	str	r2, [sp, #28]
 8009dda:	e014      	b.n	8009e06 <_vfiprintf_r+0x13a>
 8009ddc:	eba0 0308 	sub.w	r3, r0, r8
 8009de0:	fa09 f303 	lsl.w	r3, r9, r3
 8009de4:	4313      	orrs	r3, r2
 8009de6:	9304      	str	r3, [sp, #16]
 8009de8:	46a2      	mov	sl, r4
 8009dea:	e7d2      	b.n	8009d92 <_vfiprintf_r+0xc6>
 8009dec:	9b03      	ldr	r3, [sp, #12]
 8009dee:	1d19      	adds	r1, r3, #4
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	9103      	str	r1, [sp, #12]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	bfbb      	ittet	lt
 8009df8:	425b      	neglt	r3, r3
 8009dfa:	f042 0202 	orrlt.w	r2, r2, #2
 8009dfe:	9307      	strge	r3, [sp, #28]
 8009e00:	9307      	strlt	r3, [sp, #28]
 8009e02:	bfb8      	it	lt
 8009e04:	9204      	strlt	r2, [sp, #16]
 8009e06:	7823      	ldrb	r3, [r4, #0]
 8009e08:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e0a:	d10a      	bne.n	8009e22 <_vfiprintf_r+0x156>
 8009e0c:	7863      	ldrb	r3, [r4, #1]
 8009e0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e10:	d132      	bne.n	8009e78 <_vfiprintf_r+0x1ac>
 8009e12:	9b03      	ldr	r3, [sp, #12]
 8009e14:	1d1a      	adds	r2, r3, #4
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	9203      	str	r2, [sp, #12]
 8009e1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e1e:	3402      	adds	r4, #2
 8009e20:	9305      	str	r3, [sp, #20]
 8009e22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ef8 <_vfiprintf_r+0x22c>
 8009e26:	7821      	ldrb	r1, [r4, #0]
 8009e28:	2203      	movs	r2, #3
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	f7f6 f9d0 	bl	80001d0 <memchr>
 8009e30:	b138      	cbz	r0, 8009e42 <_vfiprintf_r+0x176>
 8009e32:	9b04      	ldr	r3, [sp, #16]
 8009e34:	eba0 000a 	sub.w	r0, r0, sl
 8009e38:	2240      	movs	r2, #64	@ 0x40
 8009e3a:	4082      	lsls	r2, r0
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	3401      	adds	r4, #1
 8009e40:	9304      	str	r3, [sp, #16]
 8009e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e46:	4829      	ldr	r0, [pc, #164]	@ (8009eec <_vfiprintf_r+0x220>)
 8009e48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e4c:	2206      	movs	r2, #6
 8009e4e:	f7f6 f9bf 	bl	80001d0 <memchr>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	d03f      	beq.n	8009ed6 <_vfiprintf_r+0x20a>
 8009e56:	4b26      	ldr	r3, [pc, #152]	@ (8009ef0 <_vfiprintf_r+0x224>)
 8009e58:	bb1b      	cbnz	r3, 8009ea2 <_vfiprintf_r+0x1d6>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	3307      	adds	r3, #7
 8009e5e:	f023 0307 	bic.w	r3, r3, #7
 8009e62:	3308      	adds	r3, #8
 8009e64:	9303      	str	r3, [sp, #12]
 8009e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e68:	443b      	add	r3, r7
 8009e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e6c:	e76a      	b.n	8009d44 <_vfiprintf_r+0x78>
 8009e6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e72:	460c      	mov	r4, r1
 8009e74:	2001      	movs	r0, #1
 8009e76:	e7a8      	b.n	8009dca <_vfiprintf_r+0xfe>
 8009e78:	2300      	movs	r3, #0
 8009e7a:	3401      	adds	r4, #1
 8009e7c:	9305      	str	r3, [sp, #20]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	f04f 0c0a 	mov.w	ip, #10
 8009e84:	4620      	mov	r0, r4
 8009e86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e8a:	3a30      	subs	r2, #48	@ 0x30
 8009e8c:	2a09      	cmp	r2, #9
 8009e8e:	d903      	bls.n	8009e98 <_vfiprintf_r+0x1cc>
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0c6      	beq.n	8009e22 <_vfiprintf_r+0x156>
 8009e94:	9105      	str	r1, [sp, #20]
 8009e96:	e7c4      	b.n	8009e22 <_vfiprintf_r+0x156>
 8009e98:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e7f0      	b.n	8009e84 <_vfiprintf_r+0x1b8>
 8009ea2:	ab03      	add	r3, sp, #12
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	462a      	mov	r2, r5
 8009ea8:	4b12      	ldr	r3, [pc, #72]	@ (8009ef4 <_vfiprintf_r+0x228>)
 8009eaa:	a904      	add	r1, sp, #16
 8009eac:	4630      	mov	r0, r6
 8009eae:	f7fd fbc3 	bl	8007638 <_printf_float>
 8009eb2:	4607      	mov	r7, r0
 8009eb4:	1c78      	adds	r0, r7, #1
 8009eb6:	d1d6      	bne.n	8009e66 <_vfiprintf_r+0x19a>
 8009eb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009eba:	07d9      	lsls	r1, r3, #31
 8009ebc:	d405      	bmi.n	8009eca <_vfiprintf_r+0x1fe>
 8009ebe:	89ab      	ldrh	r3, [r5, #12]
 8009ec0:	059a      	lsls	r2, r3, #22
 8009ec2:	d402      	bmi.n	8009eca <_vfiprintf_r+0x1fe>
 8009ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ec6:	f7fe f927 	bl	8008118 <__retarget_lock_release_recursive>
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	065b      	lsls	r3, r3, #25
 8009ece:	f53f af1f 	bmi.w	8009d10 <_vfiprintf_r+0x44>
 8009ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ed4:	e71e      	b.n	8009d14 <_vfiprintf_r+0x48>
 8009ed6:	ab03      	add	r3, sp, #12
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	462a      	mov	r2, r5
 8009edc:	4b05      	ldr	r3, [pc, #20]	@ (8009ef4 <_vfiprintf_r+0x228>)
 8009ede:	a904      	add	r1, sp, #16
 8009ee0:	4630      	mov	r0, r6
 8009ee2:	f7fd fe41 	bl	8007b68 <_printf_i>
 8009ee6:	e7e4      	b.n	8009eb2 <_vfiprintf_r+0x1e6>
 8009ee8:	0800a35a 	.word	0x0800a35a
 8009eec:	0800a364 	.word	0x0800a364
 8009ef0:	08007639 	.word	0x08007639
 8009ef4:	08009ca9 	.word	0x08009ca9
 8009ef8:	0800a360 	.word	0x0800a360

08009efc <__swbuf_r>:
 8009efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efe:	460e      	mov	r6, r1
 8009f00:	4614      	mov	r4, r2
 8009f02:	4605      	mov	r5, r0
 8009f04:	b118      	cbz	r0, 8009f0e <__swbuf_r+0x12>
 8009f06:	6a03      	ldr	r3, [r0, #32]
 8009f08:	b90b      	cbnz	r3, 8009f0e <__swbuf_r+0x12>
 8009f0a:	f7fd ffd7 	bl	8007ebc <__sinit>
 8009f0e:	69a3      	ldr	r3, [r4, #24]
 8009f10:	60a3      	str	r3, [r4, #8]
 8009f12:	89a3      	ldrh	r3, [r4, #12]
 8009f14:	071a      	lsls	r2, r3, #28
 8009f16:	d501      	bpl.n	8009f1c <__swbuf_r+0x20>
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	b943      	cbnz	r3, 8009f2e <__swbuf_r+0x32>
 8009f1c:	4621      	mov	r1, r4
 8009f1e:	4628      	mov	r0, r5
 8009f20:	f000 f82a 	bl	8009f78 <__swsetup_r>
 8009f24:	b118      	cbz	r0, 8009f2e <__swbuf_r+0x32>
 8009f26:	f04f 37ff 	mov.w	r7, #4294967295
 8009f2a:	4638      	mov	r0, r7
 8009f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f2e:	6823      	ldr	r3, [r4, #0]
 8009f30:	6922      	ldr	r2, [r4, #16]
 8009f32:	1a98      	subs	r0, r3, r2
 8009f34:	6963      	ldr	r3, [r4, #20]
 8009f36:	b2f6      	uxtb	r6, r6
 8009f38:	4283      	cmp	r3, r0
 8009f3a:	4637      	mov	r7, r6
 8009f3c:	dc05      	bgt.n	8009f4a <__swbuf_r+0x4e>
 8009f3e:	4621      	mov	r1, r4
 8009f40:	4628      	mov	r0, r5
 8009f42:	f7ff fda7 	bl	8009a94 <_fflush_r>
 8009f46:	2800      	cmp	r0, #0
 8009f48:	d1ed      	bne.n	8009f26 <__swbuf_r+0x2a>
 8009f4a:	68a3      	ldr	r3, [r4, #8]
 8009f4c:	3b01      	subs	r3, #1
 8009f4e:	60a3      	str	r3, [r4, #8]
 8009f50:	6823      	ldr	r3, [r4, #0]
 8009f52:	1c5a      	adds	r2, r3, #1
 8009f54:	6022      	str	r2, [r4, #0]
 8009f56:	701e      	strb	r6, [r3, #0]
 8009f58:	6962      	ldr	r2, [r4, #20]
 8009f5a:	1c43      	adds	r3, r0, #1
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d004      	beq.n	8009f6a <__swbuf_r+0x6e>
 8009f60:	89a3      	ldrh	r3, [r4, #12]
 8009f62:	07db      	lsls	r3, r3, #31
 8009f64:	d5e1      	bpl.n	8009f2a <__swbuf_r+0x2e>
 8009f66:	2e0a      	cmp	r6, #10
 8009f68:	d1df      	bne.n	8009f2a <__swbuf_r+0x2e>
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	4628      	mov	r0, r5
 8009f6e:	f7ff fd91 	bl	8009a94 <_fflush_r>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	d0d9      	beq.n	8009f2a <__swbuf_r+0x2e>
 8009f76:	e7d6      	b.n	8009f26 <__swbuf_r+0x2a>

08009f78 <__swsetup_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	4b29      	ldr	r3, [pc, #164]	@ (800a020 <__swsetup_r+0xa8>)
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	6818      	ldr	r0, [r3, #0]
 8009f80:	460c      	mov	r4, r1
 8009f82:	b118      	cbz	r0, 8009f8c <__swsetup_r+0x14>
 8009f84:	6a03      	ldr	r3, [r0, #32]
 8009f86:	b90b      	cbnz	r3, 8009f8c <__swsetup_r+0x14>
 8009f88:	f7fd ff98 	bl	8007ebc <__sinit>
 8009f8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f90:	0719      	lsls	r1, r3, #28
 8009f92:	d422      	bmi.n	8009fda <__swsetup_r+0x62>
 8009f94:	06da      	lsls	r2, r3, #27
 8009f96:	d407      	bmi.n	8009fa8 <__swsetup_r+0x30>
 8009f98:	2209      	movs	r2, #9
 8009f9a:	602a      	str	r2, [r5, #0]
 8009f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fa0:	81a3      	strh	r3, [r4, #12]
 8009fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa6:	e033      	b.n	800a010 <__swsetup_r+0x98>
 8009fa8:	0758      	lsls	r0, r3, #29
 8009faa:	d512      	bpl.n	8009fd2 <__swsetup_r+0x5a>
 8009fac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fae:	b141      	cbz	r1, 8009fc2 <__swsetup_r+0x4a>
 8009fb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fb4:	4299      	cmp	r1, r3
 8009fb6:	d002      	beq.n	8009fbe <__swsetup_r+0x46>
 8009fb8:	4628      	mov	r0, r5
 8009fba:	f7fe ff15 	bl	8008de8 <_free_r>
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fc2:	89a3      	ldrh	r3, [r4, #12]
 8009fc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009fc8:	81a3      	strh	r3, [r4, #12]
 8009fca:	2300      	movs	r3, #0
 8009fcc:	6063      	str	r3, [r4, #4]
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	89a3      	ldrh	r3, [r4, #12]
 8009fd4:	f043 0308 	orr.w	r3, r3, #8
 8009fd8:	81a3      	strh	r3, [r4, #12]
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	b94b      	cbnz	r3, 8009ff2 <__swsetup_r+0x7a>
 8009fde:	89a3      	ldrh	r3, [r4, #12]
 8009fe0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fe8:	d003      	beq.n	8009ff2 <__swsetup_r+0x7a>
 8009fea:	4621      	mov	r1, r4
 8009fec:	4628      	mov	r0, r5
 8009fee:	f000 f883 	bl	800a0f8 <__smakebuf_r>
 8009ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ff6:	f013 0201 	ands.w	r2, r3, #1
 8009ffa:	d00a      	beq.n	800a012 <__swsetup_r+0x9a>
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	60a2      	str	r2, [r4, #8]
 800a000:	6962      	ldr	r2, [r4, #20]
 800a002:	4252      	negs	r2, r2
 800a004:	61a2      	str	r2, [r4, #24]
 800a006:	6922      	ldr	r2, [r4, #16]
 800a008:	b942      	cbnz	r2, 800a01c <__swsetup_r+0xa4>
 800a00a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a00e:	d1c5      	bne.n	8009f9c <__swsetup_r+0x24>
 800a010:	bd38      	pop	{r3, r4, r5, pc}
 800a012:	0799      	lsls	r1, r3, #30
 800a014:	bf58      	it	pl
 800a016:	6962      	ldrpl	r2, [r4, #20]
 800a018:	60a2      	str	r2, [r4, #8]
 800a01a:	e7f4      	b.n	800a006 <__swsetup_r+0x8e>
 800a01c:	2000      	movs	r0, #0
 800a01e:	e7f7      	b.n	800a010 <__swsetup_r+0x98>
 800a020:	2000008c 	.word	0x2000008c

0800a024 <_raise_r>:
 800a024:	291f      	cmp	r1, #31
 800a026:	b538      	push	{r3, r4, r5, lr}
 800a028:	4605      	mov	r5, r0
 800a02a:	460c      	mov	r4, r1
 800a02c:	d904      	bls.n	800a038 <_raise_r+0x14>
 800a02e:	2316      	movs	r3, #22
 800a030:	6003      	str	r3, [r0, #0]
 800a032:	f04f 30ff 	mov.w	r0, #4294967295
 800a036:	bd38      	pop	{r3, r4, r5, pc}
 800a038:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a03a:	b112      	cbz	r2, 800a042 <_raise_r+0x1e>
 800a03c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a040:	b94b      	cbnz	r3, 800a056 <_raise_r+0x32>
 800a042:	4628      	mov	r0, r5
 800a044:	f000 f830 	bl	800a0a8 <_getpid_r>
 800a048:	4622      	mov	r2, r4
 800a04a:	4601      	mov	r1, r0
 800a04c:	4628      	mov	r0, r5
 800a04e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a052:	f000 b817 	b.w	800a084 <_kill_r>
 800a056:	2b01      	cmp	r3, #1
 800a058:	d00a      	beq.n	800a070 <_raise_r+0x4c>
 800a05a:	1c59      	adds	r1, r3, #1
 800a05c:	d103      	bne.n	800a066 <_raise_r+0x42>
 800a05e:	2316      	movs	r3, #22
 800a060:	6003      	str	r3, [r0, #0]
 800a062:	2001      	movs	r0, #1
 800a064:	e7e7      	b.n	800a036 <_raise_r+0x12>
 800a066:	2100      	movs	r1, #0
 800a068:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a06c:	4620      	mov	r0, r4
 800a06e:	4798      	blx	r3
 800a070:	2000      	movs	r0, #0
 800a072:	e7e0      	b.n	800a036 <_raise_r+0x12>

0800a074 <raise>:
 800a074:	4b02      	ldr	r3, [pc, #8]	@ (800a080 <raise+0xc>)
 800a076:	4601      	mov	r1, r0
 800a078:	6818      	ldr	r0, [r3, #0]
 800a07a:	f7ff bfd3 	b.w	800a024 <_raise_r>
 800a07e:	bf00      	nop
 800a080:	2000008c 	.word	0x2000008c

0800a084 <_kill_r>:
 800a084:	b538      	push	{r3, r4, r5, lr}
 800a086:	4d07      	ldr	r5, [pc, #28]	@ (800a0a4 <_kill_r+0x20>)
 800a088:	2300      	movs	r3, #0
 800a08a:	4604      	mov	r4, r0
 800a08c:	4608      	mov	r0, r1
 800a08e:	4611      	mov	r1, r2
 800a090:	602b      	str	r3, [r5, #0]
 800a092:	f7f8 f981 	bl	8002398 <_kill>
 800a096:	1c43      	adds	r3, r0, #1
 800a098:	d102      	bne.n	800a0a0 <_kill_r+0x1c>
 800a09a:	682b      	ldr	r3, [r5, #0]
 800a09c:	b103      	cbz	r3, 800a0a0 <_kill_r+0x1c>
 800a09e:	6023      	str	r3, [r4, #0]
 800a0a0:	bd38      	pop	{r3, r4, r5, pc}
 800a0a2:	bf00      	nop
 800a0a4:	20001204 	.word	0x20001204

0800a0a8 <_getpid_r>:
 800a0a8:	f7f8 b96e 	b.w	8002388 <_getpid>

0800a0ac <__swhatbuf_r>:
 800a0ac:	b570      	push	{r4, r5, r6, lr}
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b4:	2900      	cmp	r1, #0
 800a0b6:	b096      	sub	sp, #88	@ 0x58
 800a0b8:	4615      	mov	r5, r2
 800a0ba:	461e      	mov	r6, r3
 800a0bc:	da0d      	bge.n	800a0da <__swhatbuf_r+0x2e>
 800a0be:	89a3      	ldrh	r3, [r4, #12]
 800a0c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a0c4:	f04f 0100 	mov.w	r1, #0
 800a0c8:	bf14      	ite	ne
 800a0ca:	2340      	movne	r3, #64	@ 0x40
 800a0cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	6031      	str	r1, [r6, #0]
 800a0d4:	602b      	str	r3, [r5, #0]
 800a0d6:	b016      	add	sp, #88	@ 0x58
 800a0d8:	bd70      	pop	{r4, r5, r6, pc}
 800a0da:	466a      	mov	r2, sp
 800a0dc:	f000 f848 	bl	800a170 <_fstat_r>
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	dbec      	blt.n	800a0be <__swhatbuf_r+0x12>
 800a0e4:	9901      	ldr	r1, [sp, #4]
 800a0e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0ee:	4259      	negs	r1, r3
 800a0f0:	4159      	adcs	r1, r3
 800a0f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0f6:	e7eb      	b.n	800a0d0 <__swhatbuf_r+0x24>

0800a0f8 <__smakebuf_r>:
 800a0f8:	898b      	ldrh	r3, [r1, #12]
 800a0fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0fc:	079d      	lsls	r5, r3, #30
 800a0fe:	4606      	mov	r6, r0
 800a100:	460c      	mov	r4, r1
 800a102:	d507      	bpl.n	800a114 <__smakebuf_r+0x1c>
 800a104:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	6123      	str	r3, [r4, #16]
 800a10c:	2301      	movs	r3, #1
 800a10e:	6163      	str	r3, [r4, #20]
 800a110:	b003      	add	sp, #12
 800a112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a114:	ab01      	add	r3, sp, #4
 800a116:	466a      	mov	r2, sp
 800a118:	f7ff ffc8 	bl	800a0ac <__swhatbuf_r>
 800a11c:	9f00      	ldr	r7, [sp, #0]
 800a11e:	4605      	mov	r5, r0
 800a120:	4639      	mov	r1, r7
 800a122:	4630      	mov	r0, r6
 800a124:	f7fe fed4 	bl	8008ed0 <_malloc_r>
 800a128:	b948      	cbnz	r0, 800a13e <__smakebuf_r+0x46>
 800a12a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a12e:	059a      	lsls	r2, r3, #22
 800a130:	d4ee      	bmi.n	800a110 <__smakebuf_r+0x18>
 800a132:	f023 0303 	bic.w	r3, r3, #3
 800a136:	f043 0302 	orr.w	r3, r3, #2
 800a13a:	81a3      	strh	r3, [r4, #12]
 800a13c:	e7e2      	b.n	800a104 <__smakebuf_r+0xc>
 800a13e:	89a3      	ldrh	r3, [r4, #12]
 800a140:	6020      	str	r0, [r4, #0]
 800a142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	9b01      	ldr	r3, [sp, #4]
 800a14a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a14e:	b15b      	cbz	r3, 800a168 <__smakebuf_r+0x70>
 800a150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a154:	4630      	mov	r0, r6
 800a156:	f000 f81d 	bl	800a194 <_isatty_r>
 800a15a:	b128      	cbz	r0, 800a168 <__smakebuf_r+0x70>
 800a15c:	89a3      	ldrh	r3, [r4, #12]
 800a15e:	f023 0303 	bic.w	r3, r3, #3
 800a162:	f043 0301 	orr.w	r3, r3, #1
 800a166:	81a3      	strh	r3, [r4, #12]
 800a168:	89a3      	ldrh	r3, [r4, #12]
 800a16a:	431d      	orrs	r5, r3
 800a16c:	81a5      	strh	r5, [r4, #12]
 800a16e:	e7cf      	b.n	800a110 <__smakebuf_r+0x18>

0800a170 <_fstat_r>:
 800a170:	b538      	push	{r3, r4, r5, lr}
 800a172:	4d07      	ldr	r5, [pc, #28]	@ (800a190 <_fstat_r+0x20>)
 800a174:	2300      	movs	r3, #0
 800a176:	4604      	mov	r4, r0
 800a178:	4608      	mov	r0, r1
 800a17a:	4611      	mov	r1, r2
 800a17c:	602b      	str	r3, [r5, #0]
 800a17e:	f7f8 f96b 	bl	8002458 <_fstat>
 800a182:	1c43      	adds	r3, r0, #1
 800a184:	d102      	bne.n	800a18c <_fstat_r+0x1c>
 800a186:	682b      	ldr	r3, [r5, #0]
 800a188:	b103      	cbz	r3, 800a18c <_fstat_r+0x1c>
 800a18a:	6023      	str	r3, [r4, #0]
 800a18c:	bd38      	pop	{r3, r4, r5, pc}
 800a18e:	bf00      	nop
 800a190:	20001204 	.word	0x20001204

0800a194 <_isatty_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	4d06      	ldr	r5, [pc, #24]	@ (800a1b0 <_isatty_r+0x1c>)
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	4608      	mov	r0, r1
 800a19e:	602b      	str	r3, [r5, #0]
 800a1a0:	f7f8 f96a 	bl	8002478 <_isatty>
 800a1a4:	1c43      	adds	r3, r0, #1
 800a1a6:	d102      	bne.n	800a1ae <_isatty_r+0x1a>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	b103      	cbz	r3, 800a1ae <_isatty_r+0x1a>
 800a1ac:	6023      	str	r3, [r4, #0]
 800a1ae:	bd38      	pop	{r3, r4, r5, pc}
 800a1b0:	20001204 	.word	0x20001204

0800a1b4 <_init>:
 800a1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b6:	bf00      	nop
 800a1b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ba:	bc08      	pop	{r3}
 800a1bc:	469e      	mov	lr, r3
 800a1be:	4770      	bx	lr

0800a1c0 <_fini>:
 800a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c2:	bf00      	nop
 800a1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1c6:	bc08      	pop	{r3}
 800a1c8:	469e      	mov	lr, r3
 800a1ca:	4770      	bx	lr
