Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 22:24:39 2022
| Host         : LAPTOP-OHVOUTMM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (205)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (24)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (205)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_button/M_ctr_q_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: test/tcl/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.454        0.000                      0                  405        0.254        0.000                      0                  405        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.454        0.000                      0                  405        0.254        0.000                      0                  405        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/alu/mul/out0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.852ns (14.739%)  route 4.929ns (85.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          2.126    10.998    test/alu/mul/rst
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.535    14.939    test/alu/mul/CLK
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.164    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.711    14.453    test/alu/mul/out0
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/alu/mul/out0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.852ns (15.081%)  route 4.798ns (84.919%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.995    10.867    test/alu/mul/rst
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.535    14.939    test/alu/mul/CLK
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.164    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.747    14.417    test/alu/mul/out0
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_b_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.852ns (15.939%)  route 4.493ns (84.061%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.691    10.563    test/rst
    SLICE_X53Y18         FDRE                                         r  test/M_current_b_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442    14.847    test/CLK
    SLICE_X53Y18         FDRE                                         r  test/M_current_b_q_reg[14]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.633    14.438    test/M_current_b_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.852ns (16.368%)  route 4.353ns (83.632%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.550    10.423    test/rst
    SLICE_X54Y17         FDRE                                         r  test/M_current_a_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.444    14.849    test/CLK
    SLICE_X54Y17         FDRE                                         r  test/M_current_a_q_reg[5]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.728    14.345    test/M_current_a_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_b_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 0.852ns (16.378%)  route 4.350ns (83.622%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.547    10.419    test/rst
    SLICE_X56Y18         FDRE                                         r  test/M_current_b_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.443    14.848    test/CLK
    SLICE_X56Y18         FDRE                                         r  test/M_current_b_q_reg[8]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X56Y18         FDRE (Setup_fdre_C_R)       -0.728    14.344    test/M_current_b_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_b_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.852ns (16.439%)  route 4.331ns (83.561%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.528    10.400    test/rst
    SLICE_X56Y16         FDRE                                         r  test/M_current_b_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    14.851    test/CLK
    SLICE_X56Y16         FDRE                                         r  test/M_current_b_q_reg[6]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X56Y16         FDRE (Setup_fdre_C_R)       -0.728    14.347    test/M_current_b_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.852ns (16.521%)  route 4.305ns (83.479%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.502    10.375    test/rst
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.850    test/CLK
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.728    14.346    test/M_current_a_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.852ns (16.521%)  route 4.305ns (83.479%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.502    10.375    test/rst
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.850    test/CLK
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[4]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.728    14.346    test/M_current_a_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.852ns (16.521%)  route 4.305ns (83.479%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.502    10.375    test/rst
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.850    test/CLK
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[6]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.728    14.346    test/M_current_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.852ns (16.521%)  route 4.305ns (83.479%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    btn_cond/CLK
    SLICE_X62Y35         FDRE                                         r  btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.475     7.148    btn_cond/M_ctr_q_reg[10]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.272 f  btn_cond/out0_i_46/O
                         net (fo=1, routed)           0.433     7.705    btn_cond/out0_i_46_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.829 f  btn_cond/out0_i_37/O
                         net (fo=22, routed)          0.895     8.724    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.148     8.872 r  reset_cond/out0_i_3/O
                         net (fo=79, routed)          1.502    10.375    test/rst
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.850    test/CLK
    SLICE_X54Y16         FDRE                                         r  test/M_current_a_q_reg[7]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.728    14.346    test/M_current_a_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  3.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.536    segment_counter/CLK
    SLICE_X60Y10         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  segment_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.814    segment_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  segment_counter/M_ctr_q_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.924    segment_counter/M_ctr_q_reg[0]_i_1__0_n_5
    SLICE_X60Y10         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862     2.052    segment_counter/CLK
    SLICE_X60Y10         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.134     1.670    segment_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment_counter/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_counter/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.536    segment_counter/CLK
    SLICE_X60Y11         FDRE                                         r  segment_counter/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  segment_counter/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.814    segment_counter/M_ctr_q_reg_n_0_[6]
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  segment_counter/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.924    segment_counter/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X60Y11         FDRE                                         r  segment_counter/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862     2.052    segment_counter/CLK
    SLICE_X60Y11         FDRE                                         r  segment_counter/M_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.134     1.670    segment_counter/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     1.502    test/tcl/slowclock/CLK
    SLICE_X56Y28         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  test/tcl/slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.780    test/tcl/slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  test/tcl/slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    test/tcl/slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X56Y28         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825     2.015    test/tcl/slowclock/CLK
    SLICE_X56Y28         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.134     1.636    test/tcl/slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     1.500    test/tcl/slowclock/CLK
    SLICE_X56Y26         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  test/tcl/slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.778    test/tcl/slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  test/tcl/slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    test/tcl/slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X56Y26         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     2.012    test/tcl/slowclock/CLK
    SLICE_X56Y26         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.634    test/tcl/slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     1.502    test/tcl/slowclock/CLK
    SLICE_X56Y27         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  test/tcl/slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.780    test/tcl/slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  test/tcl/slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    test/tcl/slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X56Y27         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824     2.014    test/tcl/slowclock/CLK
    SLICE_X56Y27         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.512     1.502    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.134     1.636    test/tcl/slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     1.499    test/tcl/slowclock/CLK
    SLICE_X56Y24         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  test/tcl/slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.777    test/tcl/slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  test/tcl/slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    test/tcl/slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X56Y24         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     2.011    test/tcl/slowclock/CLK
    SLICE_X56Y24         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.512     1.499    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.134     1.633    test/tcl/slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     1.499    test/tcl/slowclock/CLK
    SLICE_X56Y25         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  test/tcl/slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.777    test/tcl/slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  test/tcl/slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    test/tcl/slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X56Y25         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     2.011    test/tcl/slowclock/CLK
    SLICE_X56Y25         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.512     1.499    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.134     1.633    test/tcl/slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     1.503    test/tcl/slowclock/CLK
    SLICE_X56Y29         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  test/tcl/slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.781    test/tcl/slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  test/tcl/slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    test/tcl/slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X56Y29         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826     2.016    test/tcl/slowclock/CLK
    SLICE_X56Y29         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.134     1.637    test/tcl/slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pause_button/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_button/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.507    pause_button/CLK
    SLICE_X55Y37         FDRE                                         r  pause_button/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  pause_button/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.766    pause_button/M_ctr_q_reg[19]
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  pause_button/M_ctr_q_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.874    pause_button/M_ctr_q_reg[16]_i_1__3_n_4
    SLICE_X55Y37         FDRE                                         r  pause_button/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     2.023    pause_button/CLK
    SLICE_X55Y37         FDRE                                         r  pause_button/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X55Y37         FDRE (Hold_fdre_C_D)         0.105     1.612    pause_button/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pause_button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_button/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.506    pause_button/CLK
    SLICE_X55Y35         FDRE                                         r  pause_button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pause_button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.766    pause_button/M_ctr_q_reg[11]
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  pause_button/M_ctr_q_reg[8]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.874    pause_button/M_ctr_q_reg[8]_i_1__4_n_4
    SLICE_X55Y35         FDRE                                         r  pause_button/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     2.022    pause_button/CLK
    SLICE_X55Y35         FDRE                                         r  pause_button/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X55Y35         FDRE (Hold_fdre_C_D)         0.105     1.611    pause_button/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   btn_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   btn_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   btn_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   btn_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   btn_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   btn_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   btn_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   btn_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   test/tcl/slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   test/tcl/slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   test/tcl/slowclock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   test/tcl/slowclock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   test/tcl/slowclock/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   test/tcl/slowclock/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   test/tcl/slowclock/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   test/tcl/slowclock/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   test/tcl/slowclock/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   test/tcl/slowclock/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   btn_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   test/tcl/slowclock/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   test/tcl/slowclock/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   test/tcl/slowclock/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   test/tcl/slowclock/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   test/tcl/slowclock/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   btn_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   btn_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   btn_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   btn_cond/M_ctr_q_reg[4]/C



