
*** Running vivado
    with args -log BD_bidirec_8_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_bidirec_8_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_bidirec_8_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.762 ; gain = 0.023 ; free physical = 446 ; free virtual = 1146
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_8_0
Command: synth_design -top BD_bidirec_8_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49529
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.188 ; gain = 378.738 ; free physical = 458 ; free virtual = 872
Synthesis current peak Physical Memory [PSS] (MB): peak = 882.939; parent = 723.968; children = 158.972
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2695.918; parent = 1721.188; children = 974.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_8_0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_8_0/synth/BD_bidirec_8_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_8_0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_8_0/synth/BD_bidirec_8_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1788.156 ; gain = 445.707 ; free physical = 360 ; free virtual = 1107
Synthesis current peak Physical Memory [PSS] (MB): peak = 882.939; parent = 723.968; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2762.887; parent = 1788.156; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1805.969 ; gain = 463.520 ; free physical = 370 ; free virtual = 1164
Synthesis current peak Physical Memory [PSS] (MB): peak = 882.939; parent = 723.968; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2780.699; parent = 1805.969; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1813.973 ; gain = 471.523 ; free physical = 417 ; free virtual = 1219
Synthesis current peak Physical Memory [PSS] (MB): peak = 882.939; parent = 723.968; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2788.703; parent = 1813.973; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 1822.879 ; gain = 480.430 ; free physical = 280 ; free virtual = 1221
Synthesis current peak Physical Memory [PSS] (MB): peak = 882.939; parent = 723.968; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2797.609; parent = 1822.879; children = 974.730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.066 ; gain = 606.617 ; free physical = 71 ; free virtual = 390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 925.218; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.797; parent = 1949.066; children = 974.730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.066 ; gain = 606.617 ; free physical = 106 ; free virtual = 357
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2923.797; parent = 1949.066; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 73 ; free virtual = 324
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 80 ; free virtual = 348
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 78 ; free virtual = 348
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 73 ; free virtual = 349
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 74 ; free virtual = 354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 72 ; free virtual = 356
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 71 ; free virtual = 358
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 75 ; free virtual = 364
Synthesis current peak Physical Memory [PSS] (MB): peak = 1034.838; parent = 927.240; children = 167.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2931.805; parent = 1957.074; children = 974.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1957.074 ; gain = 614.625 ; free physical = 84 ; free virtual = 374
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1957.082 ; gain = 614.625 ; free physical = 87 ; free virtual = 381
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.082 ; gain = 0.000 ; free physical = 83 ; free virtual = 398
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.730 ; gain = 0.000 ; free physical = 161 ; free virtual = 578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 73d22d64
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 2038.730 ; gain = 699.250 ; free physical = 558 ; free virtual = 1072
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_8_0_synth_1/BD_bidirec_8_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_8_0_synth_1/BD_bidirec_8_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_bidirec_8_0_utilization_synth.rpt -pb BD_bidirec_8_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 22:28:24 2026...
