{"filename": "verilator-5.026-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.026-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5240700", "isize": "32308310", "md5sum": "40235929c22051db8eef544792299caa", "sha256sum": "ce621977ac2f1d8f92d2ec7e2a63eb76d65b7904e425f6f8eb05971de1f456f5", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmZt8KUACgkQdxk/FSvb5qYvIRAAqr8wR4r/0x0GYZhrY9JBzduGPcdevvk/QNjlKAveVV740w90DUumaaQLIDXvG0Vnv6KJp03OPPMOtg27VxjyXMZHfFqiwii8S2Ol4mYEueYmq5IUGeP7reaFxTNLu82ur6G02phyICGXVkb7ixiiBs9WWY/AojGVo1DCxUj7ohT73copeA5yajK9UZT3rYkoe6nTVpgDzv1gIN2wBtlK7cr/vjX1y7olT/Mg2ZOY1pcXNVtNFu1nm/WqgNViyQ4I2wAVX5raIWZ6Qr5iWTrK8Y9NpuY4P6TauRZPLe8oxVnSO0qIcc7hjO5kzz4VfgFF7Ov4JUBugkzPAF6v1tlBvaYdaGkqsQzwahi1RZRnFNKhoR4KWBgOPFNVhNDp8jOgUdYsJKvVrW4CfM6VQTSDdTcQ9WiO16Xg7dyEukEBW9X5aF02GOh4PJUWwNRN/evAKvLOcTfgSPonPZG2vcmUzUO1cpqT0PMxLrG+TGkW5BsBCQkfvS6OpM47hIgLat2l/UXTFFUPxLHFAJaTKPX74Ns03Zvg3XXayy7ZjMnuS7i2fNdZ80jdphoRzcKMZq/Q9vqXfCvdawzkxet5PxdfXvPm5DO90HBAGIM4kQR4KlNJ68SciXMycENGY3VcRgm0KQtm3mZUOuTAdw/DcweXyg3BwCuTZoYZSBnyctDP9Fg=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1718480725", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"]}