Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 14 11:14:35 2019
| Host         : DESKTOP-0QV1FTD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_reciever_control_sets_placed.rpt
| Design       : UART_reciever
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------+-------------------------+------------------+----------------+
|    Clock Signal   |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------+-------------------------+------------------+----------------+
|  sysclk_IBUF_BUFG |                                   |                         |                1 |              2 |
|  sysclk_IBUF_BUFG | BAUD/baud16                       | _FSM/SR[0]              |                2 |              8 |
|  sysclk_IBUF_BUFG | BAUD/E[0]                         | SHIFTREG/SR[0]          |                1 |             16 |
|  sysclk_IBUF_BUFG | MIDBIT/E[0]                       | SHIFTREG/SR[0]          |                1 |             16 |
|  sysclk_IBUF_BUFG | _FSM/FSM_onehot_state[10]_i_2_n_0 | SHIFTREG/SR[0]          |                2 |             22 |
|  sysclk_IBUF_BUFG |                                   | BAUD/counter[0]_i_1_n_0 |                8 |             64 |
+-------------------+-----------------------------------+-------------------------+------------------+----------------+


