{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## We can use always-if statements to create 2 x 1 multiplexers.\n",
    "\n",
    "## there are two ways to do this. the procedural way is to write our an always-if block\n",
    "\n",
    "\"\"\"\n",
    "always @(*) begin\n",
    "    if (condition) begin\n",
    "        out = x;\n",
    "    end\n",
    "    else begin\n",
    "        out = y;\n",
    "    end\n",
    "end\n",
    "\"\"\"\n",
    "\n",
    "## the combinational ways is to use the ternary operator\n",
    "\n",
    "\"\"\"\n",
    "assign out = (condition) ? x : y;\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import os \n",
    "import shutil\n",
    "import tempfile\n",
    "import subprocess \n",
    "\n",
    "CURR_DIR = os.getcwd()\n",
    "def copy_and_run(verilog_code, directory_path='test'):\n",
    "    output = None\n",
    "    temp_dir = tempfile.mkdtemp()\n",
    "\n",
    "    try:\n",
    "        shutil.copytree(os.path.join(CURR_DIR, directory_path), os.path.join(temp_dir, os.path.basename(directory_path)))\n",
    "\n",
    "        os.chdir(os.path.join(temp_dir, directory_path))\n",
    "        with open(\"solve.v\", mode='w+') as f:\n",
    "            f.write(verilog_code)\n",
    "\n",
    "        os.system('iverilog -o ./vt -s test -c file_list.txt')\n",
    "        os.system('(vvp ./vt > output.txt )')\n",
    "        with open('output.txt', 'r') as file:\n",
    "            output = file.read().strip()\n",
    "    except Exception as e:\n",
    "        print(e)\n",
    "    finally:\n",
    "\n",
    "        shutil.rmtree(temp_dir)\n",
    "        os.chdir(CURR_DIR)\n",
    "        return output\n",
    "\n",
    "def run_verilog_code(verilog_code):\n",
    "    return copy_and_run(verilog_code)\n",
    "\n",
    "verilog_code = \"\"\"\n",
    "mmodule top_module(\n",
    "    input a,\n",
    "    input b,\n",
    "    input sel_b1,\n",
    "    input sel_b2,\n",
    "    output wire out_assign,\n",
    "    output reg out_always   \n",
    ");\n",
    "    assign out_assign = (sel_b1 & sel_b2) ? (b) : (a);\n",
    "    \n",
    "    always @(*) begin \n",
    "        if (sel_b1 & sel_b2) begin \n",
    "           out_always = b; \n",
    "        end\n",
    "        else begin \n",
    "           out_always = a; \n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "\"\"\"\n",
    "\n",
    "output = run_verilog_code(verilog_code)\n",
    "print(output)"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
