// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        O_tile_out_TREADY,
        exp_sum_address0,
        exp_sum_ce0,
        exp_sum_q0,
        O_tile_out_TDATA,
        O_tile_out_TVALID,
        O_tile_out_TKEEP,
        O_tile_out_TSTRB,
        O_tile_out_TLAST,
        output_accum_address0,
        output_accum_ce0,
        output_accum_q0,
        output_accum_1_address0,
        output_accum_1_ce0,
        output_accum_1_q0,
        output_accum_2_address0,
        output_accum_2_ce0,
        output_accum_2_q0,
        output_accum_3_address0,
        output_accum_3_ce0,
        output_accum_3_q0,
        output_accum_4_address0,
        output_accum_4_ce0,
        output_accum_4_q0,
        output_accum_5_address0,
        output_accum_5_ce0,
        output_accum_5_q0,
        output_accum_6_address0,
        output_accum_6_ce0,
        output_accum_6_q0,
        output_accum_7_address0,
        output_accum_7_ce0,
        output_accum_7_q0,
        output_accum_8_address0,
        output_accum_8_ce0,
        output_accum_8_q0,
        output_accum_9_address0,
        output_accum_9_ce0,
        output_accum_9_q0,
        output_accum_10_address0,
        output_accum_10_ce0,
        output_accum_10_q0,
        output_accum_11_address0,
        output_accum_11_ce0,
        output_accum_11_q0,
        output_accum_12_address0,
        output_accum_12_ce0,
        output_accum_12_q0,
        output_accum_13_address0,
        output_accum_13_ce0,
        output_accum_13_q0,
        output_accum_14_address0,
        output_accum_14_ce0,
        output_accum_14_q0,
        output_accum_15_address0,
        output_accum_15_ce0,
        output_accum_15_q0,
        output_accum_16_address0,
        output_accum_16_ce0,
        output_accum_16_q0,
        output_accum_17_address0,
        output_accum_17_ce0,
        output_accum_17_q0,
        output_accum_18_address0,
        output_accum_18_ce0,
        output_accum_18_q0,
        output_accum_19_address0,
        output_accum_19_ce0,
        output_accum_19_q0,
        output_accum_20_address0,
        output_accum_20_ce0,
        output_accum_20_q0,
        output_accum_21_address0,
        output_accum_21_ce0,
        output_accum_21_q0,
        output_accum_22_address0,
        output_accum_22_ce0,
        output_accum_22_q0,
        output_accum_23_address0,
        output_accum_23_ce0,
        output_accum_23_q0,
        output_accum_24_address0,
        output_accum_24_ce0,
        output_accum_24_q0,
        output_accum_25_address0,
        output_accum_25_ce0,
        output_accum_25_q0,
        output_accum_26_address0,
        output_accum_26_ce0,
        output_accum_26_q0,
        output_accum_27_address0,
        output_accum_27_ce0,
        output_accum_27_q0,
        output_accum_28_address0,
        output_accum_28_ce0,
        output_accum_28_q0,
        output_accum_29_address0,
        output_accum_29_ce0,
        output_accum_29_q0,
        output_accum_30_address0,
        output_accum_30_ce0,
        output_accum_30_q0,
        output_accum_31_address0,
        output_accum_31_ce0,
        output_accum_31_q0,
        output_accum_32_address0,
        output_accum_32_ce0,
        output_accum_32_q0,
        output_accum_33_address0,
        output_accum_33_ce0,
        output_accum_33_q0,
        output_accum_34_address0,
        output_accum_34_ce0,
        output_accum_34_q0,
        output_accum_35_address0,
        output_accum_35_ce0,
        output_accum_35_q0,
        output_accum_36_address0,
        output_accum_36_ce0,
        output_accum_36_q0,
        output_accum_37_address0,
        output_accum_37_ce0,
        output_accum_37_q0,
        output_accum_38_address0,
        output_accum_38_ce0,
        output_accum_38_q0,
        output_accum_39_address0,
        output_accum_39_ce0,
        output_accum_39_q0,
        output_accum_40_address0,
        output_accum_40_ce0,
        output_accum_40_q0,
        output_accum_41_address0,
        output_accum_41_ce0,
        output_accum_41_q0,
        output_accum_42_address0,
        output_accum_42_ce0,
        output_accum_42_q0,
        output_accum_43_address0,
        output_accum_43_ce0,
        output_accum_43_q0,
        output_accum_44_address0,
        output_accum_44_ce0,
        output_accum_44_q0,
        output_accum_45_address0,
        output_accum_45_ce0,
        output_accum_45_q0,
        output_accum_46_address0,
        output_accum_46_ce0,
        output_accum_46_q0,
        output_accum_47_address0,
        output_accum_47_ce0,
        output_accum_47_q0,
        output_accum_48_address0,
        output_accum_48_ce0,
        output_accum_48_q0,
        output_accum_49_address0,
        output_accum_49_ce0,
        output_accum_49_q0,
        output_accum_50_address0,
        output_accum_50_ce0,
        output_accum_50_q0,
        output_accum_51_address0,
        output_accum_51_ce0,
        output_accum_51_q0,
        output_accum_52_address0,
        output_accum_52_ce0,
        output_accum_52_q0,
        output_accum_53_address0,
        output_accum_53_ce0,
        output_accum_53_q0,
        output_accum_54_address0,
        output_accum_54_ce0,
        output_accum_54_q0,
        output_accum_55_address0,
        output_accum_55_ce0,
        output_accum_55_q0,
        output_accum_56_address0,
        output_accum_56_ce0,
        output_accum_56_q0,
        output_accum_57_address0,
        output_accum_57_ce0,
        output_accum_57_q0,
        output_accum_58_address0,
        output_accum_58_ce0,
        output_accum_58_q0,
        output_accum_59_address0,
        output_accum_59_ce0,
        output_accum_59_q0,
        output_accum_60_address0,
        output_accum_60_ce0,
        output_accum_60_q0,
        output_accum_61_address0,
        output_accum_61_ce0,
        output_accum_61_q0,
        output_accum_62_address0,
        output_accum_62_ce0,
        output_accum_62_q0,
        output_accum_63_address0,
        output_accum_63_ce0,
        output_accum_63_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   O_tile_out_TREADY;
output  [4:0] exp_sum_address0;
output   exp_sum_ce0;
input  [31:0] exp_sum_q0;
output  [31:0] O_tile_out_TDATA;
output   O_tile_out_TVALID;
output  [3:0] O_tile_out_TKEEP;
output  [3:0] O_tile_out_TSTRB;
output  [0:0] O_tile_out_TLAST;
output  [4:0] output_accum_address0;
output   output_accum_ce0;
input  [31:0] output_accum_q0;
output  [4:0] output_accum_1_address0;
output   output_accum_1_ce0;
input  [31:0] output_accum_1_q0;
output  [4:0] output_accum_2_address0;
output   output_accum_2_ce0;
input  [31:0] output_accum_2_q0;
output  [4:0] output_accum_3_address0;
output   output_accum_3_ce0;
input  [31:0] output_accum_3_q0;
output  [4:0] output_accum_4_address0;
output   output_accum_4_ce0;
input  [31:0] output_accum_4_q0;
output  [4:0] output_accum_5_address0;
output   output_accum_5_ce0;
input  [31:0] output_accum_5_q0;
output  [4:0] output_accum_6_address0;
output   output_accum_6_ce0;
input  [31:0] output_accum_6_q0;
output  [4:0] output_accum_7_address0;
output   output_accum_7_ce0;
input  [31:0] output_accum_7_q0;
output  [4:0] output_accum_8_address0;
output   output_accum_8_ce0;
input  [31:0] output_accum_8_q0;
output  [4:0] output_accum_9_address0;
output   output_accum_9_ce0;
input  [31:0] output_accum_9_q0;
output  [4:0] output_accum_10_address0;
output   output_accum_10_ce0;
input  [31:0] output_accum_10_q0;
output  [4:0] output_accum_11_address0;
output   output_accum_11_ce0;
input  [31:0] output_accum_11_q0;
output  [4:0] output_accum_12_address0;
output   output_accum_12_ce0;
input  [31:0] output_accum_12_q0;
output  [4:0] output_accum_13_address0;
output   output_accum_13_ce0;
input  [31:0] output_accum_13_q0;
output  [4:0] output_accum_14_address0;
output   output_accum_14_ce0;
input  [31:0] output_accum_14_q0;
output  [4:0] output_accum_15_address0;
output   output_accum_15_ce0;
input  [31:0] output_accum_15_q0;
output  [4:0] output_accum_16_address0;
output   output_accum_16_ce0;
input  [31:0] output_accum_16_q0;
output  [4:0] output_accum_17_address0;
output   output_accum_17_ce0;
input  [31:0] output_accum_17_q0;
output  [4:0] output_accum_18_address0;
output   output_accum_18_ce0;
input  [31:0] output_accum_18_q0;
output  [4:0] output_accum_19_address0;
output   output_accum_19_ce0;
input  [31:0] output_accum_19_q0;
output  [4:0] output_accum_20_address0;
output   output_accum_20_ce0;
input  [31:0] output_accum_20_q0;
output  [4:0] output_accum_21_address0;
output   output_accum_21_ce0;
input  [31:0] output_accum_21_q0;
output  [4:0] output_accum_22_address0;
output   output_accum_22_ce0;
input  [31:0] output_accum_22_q0;
output  [4:0] output_accum_23_address0;
output   output_accum_23_ce0;
input  [31:0] output_accum_23_q0;
output  [4:0] output_accum_24_address0;
output   output_accum_24_ce0;
input  [31:0] output_accum_24_q0;
output  [4:0] output_accum_25_address0;
output   output_accum_25_ce0;
input  [31:0] output_accum_25_q0;
output  [4:0] output_accum_26_address0;
output   output_accum_26_ce0;
input  [31:0] output_accum_26_q0;
output  [4:0] output_accum_27_address0;
output   output_accum_27_ce0;
input  [31:0] output_accum_27_q0;
output  [4:0] output_accum_28_address0;
output   output_accum_28_ce0;
input  [31:0] output_accum_28_q0;
output  [4:0] output_accum_29_address0;
output   output_accum_29_ce0;
input  [31:0] output_accum_29_q0;
output  [4:0] output_accum_30_address0;
output   output_accum_30_ce0;
input  [31:0] output_accum_30_q0;
output  [4:0] output_accum_31_address0;
output   output_accum_31_ce0;
input  [31:0] output_accum_31_q0;
output  [4:0] output_accum_32_address0;
output   output_accum_32_ce0;
input  [31:0] output_accum_32_q0;
output  [4:0] output_accum_33_address0;
output   output_accum_33_ce0;
input  [31:0] output_accum_33_q0;
output  [4:0] output_accum_34_address0;
output   output_accum_34_ce0;
input  [31:0] output_accum_34_q0;
output  [4:0] output_accum_35_address0;
output   output_accum_35_ce0;
input  [31:0] output_accum_35_q0;
output  [4:0] output_accum_36_address0;
output   output_accum_36_ce0;
input  [31:0] output_accum_36_q0;
output  [4:0] output_accum_37_address0;
output   output_accum_37_ce0;
input  [31:0] output_accum_37_q0;
output  [4:0] output_accum_38_address0;
output   output_accum_38_ce0;
input  [31:0] output_accum_38_q0;
output  [4:0] output_accum_39_address0;
output   output_accum_39_ce0;
input  [31:0] output_accum_39_q0;
output  [4:0] output_accum_40_address0;
output   output_accum_40_ce0;
input  [31:0] output_accum_40_q0;
output  [4:0] output_accum_41_address0;
output   output_accum_41_ce0;
input  [31:0] output_accum_41_q0;
output  [4:0] output_accum_42_address0;
output   output_accum_42_ce0;
input  [31:0] output_accum_42_q0;
output  [4:0] output_accum_43_address0;
output   output_accum_43_ce0;
input  [31:0] output_accum_43_q0;
output  [4:0] output_accum_44_address0;
output   output_accum_44_ce0;
input  [31:0] output_accum_44_q0;
output  [4:0] output_accum_45_address0;
output   output_accum_45_ce0;
input  [31:0] output_accum_45_q0;
output  [4:0] output_accum_46_address0;
output   output_accum_46_ce0;
input  [31:0] output_accum_46_q0;
output  [4:0] output_accum_47_address0;
output   output_accum_47_ce0;
input  [31:0] output_accum_47_q0;
output  [4:0] output_accum_48_address0;
output   output_accum_48_ce0;
input  [31:0] output_accum_48_q0;
output  [4:0] output_accum_49_address0;
output   output_accum_49_ce0;
input  [31:0] output_accum_49_q0;
output  [4:0] output_accum_50_address0;
output   output_accum_50_ce0;
input  [31:0] output_accum_50_q0;
output  [4:0] output_accum_51_address0;
output   output_accum_51_ce0;
input  [31:0] output_accum_51_q0;
output  [4:0] output_accum_52_address0;
output   output_accum_52_ce0;
input  [31:0] output_accum_52_q0;
output  [4:0] output_accum_53_address0;
output   output_accum_53_ce0;
input  [31:0] output_accum_53_q0;
output  [4:0] output_accum_54_address0;
output   output_accum_54_ce0;
input  [31:0] output_accum_54_q0;
output  [4:0] output_accum_55_address0;
output   output_accum_55_ce0;
input  [31:0] output_accum_55_q0;
output  [4:0] output_accum_56_address0;
output   output_accum_56_ce0;
input  [31:0] output_accum_56_q0;
output  [4:0] output_accum_57_address0;
output   output_accum_57_ce0;
input  [31:0] output_accum_57_q0;
output  [4:0] output_accum_58_address0;
output   output_accum_58_ce0;
input  [31:0] output_accum_58_q0;
output  [4:0] output_accum_59_address0;
output   output_accum_59_ce0;
input  [31:0] output_accum_59_q0;
output  [4:0] output_accum_60_address0;
output   output_accum_60_ce0;
input  [31:0] output_accum_60_q0;
output  [4:0] output_accum_61_address0;
output   output_accum_61_ce0;
input  [31:0] output_accum_61_q0;
output  [4:0] output_accum_62_address0;
output   output_accum_62_ce0;
input  [31:0] output_accum_62_q0;
output  [4:0] output_accum_63_address0;
output   output_accum_63_ce0;
input  [31:0] output_accum_63_q0;

reg ap_idle;
reg O_tile_out_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln118_fu_1473_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    O_tile_out_TDATA_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] first_iter_3_fu_1524_p2;
reg   [0:0] first_iter_3_reg_2825;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [63:0] zext_ln118_fu_1530_p1;
reg   [63:0] zext_ln118_reg_2829;
wire   [5:0] trunc_ln120_fu_1604_p1;
reg   [5:0] trunc_ln120_reg_3154;
reg   [5:0] trunc_ln120_reg_3154_pp0_iter2_reg;
wire   [0:0] O_out_last_fu_1614_p2;
reg   [0:0] O_out_last_reg_3159;
reg   [0:0] O_out_last_reg_3159_pp0_iter2_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter3_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter4_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter5_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter6_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter7_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter8_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter9_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter10_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter11_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter12_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter13_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter14_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter15_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter16_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter17_reg;
reg   [0:0] O_out_last_reg_3159_pp0_iter18_reg;
reg   [31:0] exp_sum_load_reg_3169;
wire   [31:0] tmp_fu_2148_p131;
reg   [31:0] tmp_reg_3174;
reg   [6:0] d_fu_320;
wire   [6:0] add_ln120_fu_1620_p2;
wire    ap_loop_init;
reg   [5:0] q_fu_324;
wire   [5:0] select_ln118_1_fu_1516_p3;
reg   [11:0] indvar_flatten404_fu_328;
wire   [11:0] add_ln118_fu_1479_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten404_load;
wire    ap_block_pp0_stage0;
reg   [31:0] output_accum_63_load257_fu_332;
reg   [31:0] output_accum_62_load259_fu_336;
reg   [31:0] output_accum_61_load261_fu_340;
reg   [31:0] output_accum_60_load263_fu_344;
reg   [31:0] output_accum_59_load265_fu_348;
reg   [31:0] output_accum_58_load267_fu_352;
reg   [31:0] output_accum_57_load269_fu_356;
reg   [31:0] output_accum_56_load271_fu_360;
reg   [31:0] output_accum_55_load273_fu_364;
reg   [31:0] output_accum_54_load275_fu_368;
reg   [31:0] output_accum_53_load277_fu_372;
reg   [31:0] output_accum_52_load279_fu_376;
reg   [31:0] output_accum_51_load281_fu_380;
reg   [31:0] output_accum_50_load283_fu_384;
reg   [31:0] output_accum_49_load285_fu_388;
reg   [31:0] output_accum_48_load287_fu_392;
reg   [31:0] output_accum_47_load289_fu_396;
reg   [31:0] output_accum_46_load291_fu_400;
reg   [31:0] output_accum_45_load293_fu_404;
reg   [31:0] output_accum_44_load295_fu_408;
reg   [31:0] output_accum_43_load297_fu_412;
reg   [31:0] output_accum_42_load299_fu_416;
reg   [31:0] output_accum_41_load301_fu_420;
reg   [31:0] output_accum_40_load303_fu_424;
reg   [31:0] output_accum_39_load305_fu_428;
reg   [31:0] output_accum_38_load307_fu_432;
reg   [31:0] output_accum_37_load309_fu_436;
reg   [31:0] output_accum_36_load311_fu_440;
reg   [31:0] output_accum_35_load313_fu_444;
reg   [31:0] output_accum_34_load315_fu_448;
reg   [31:0] output_accum_33_load317_fu_452;
reg   [31:0] output_accum_32_load319_fu_456;
reg   [31:0] output_accum_31_load321_fu_460;
reg   [31:0] output_accum_30_load323_fu_464;
reg   [31:0] output_accum_29_load325_fu_468;
reg   [31:0] output_accum_28_load327_fu_472;
reg   [31:0] output_accum_27_load329_fu_476;
reg   [31:0] output_accum_26_load331_fu_480;
reg   [31:0] output_accum_25_load333_fu_484;
reg   [31:0] output_accum_24_load335_fu_488;
reg   [31:0] output_accum_23_load337_fu_492;
reg   [31:0] output_accum_22_load339_fu_496;
reg   [31:0] output_accum_21_load341_fu_500;
reg   [31:0] output_accum_20_load343_fu_504;
reg   [31:0] output_accum_19_load345_fu_508;
reg   [31:0] output_accum_18_load347_fu_512;
reg   [31:0] output_accum_17_load349_fu_516;
reg   [31:0] output_accum_16_load351_fu_520;
reg   [31:0] output_accum_15_load353_fu_524;
reg   [31:0] output_accum_14_load355_fu_528;
reg   [31:0] output_accum_13_load357_fu_532;
reg   [31:0] output_accum_12_load359_fu_536;
reg   [31:0] output_accum_11_load361_fu_540;
reg   [31:0] output_accum_10_load363_fu_544;
reg   [31:0] output_accum_9_load365_fu_548;
reg   [31:0] output_accum_8_load367_fu_552;
reg   [31:0] output_accum_7_load369_fu_556;
reg   [31:0] output_accum_6_load371_fu_560;
reg   [31:0] output_accum_5_load373_fu_564;
reg   [31:0] output_accum_4_load375_fu_568;
reg   [31:0] output_accum_3_load377_fu_572;
reg   [31:0] output_accum_2_load379_fu_576;
reg   [31:0] output_accum_1_load381_fu_580;
reg   [31:0] output_accum_load383_fu_584;
reg    ap_block_pp0_stage0_01001_grp1;
reg    output_accum_ce0_local;
reg    output_accum_1_ce0_local;
reg    output_accum_2_ce0_local;
reg    output_accum_3_ce0_local;
reg    output_accum_4_ce0_local;
reg    output_accum_5_ce0_local;
reg    output_accum_6_ce0_local;
reg    output_accum_7_ce0_local;
reg    output_accum_8_ce0_local;
reg    output_accum_9_ce0_local;
reg    output_accum_10_ce0_local;
reg    output_accum_11_ce0_local;
reg    output_accum_12_ce0_local;
reg    output_accum_13_ce0_local;
reg    output_accum_14_ce0_local;
reg    output_accum_15_ce0_local;
reg    output_accum_16_ce0_local;
reg    output_accum_17_ce0_local;
reg    output_accum_18_ce0_local;
reg    output_accum_19_ce0_local;
reg    output_accum_20_ce0_local;
reg    output_accum_21_ce0_local;
reg    output_accum_22_ce0_local;
reg    output_accum_23_ce0_local;
reg    output_accum_24_ce0_local;
reg    output_accum_25_ce0_local;
reg    output_accum_26_ce0_local;
reg    output_accum_27_ce0_local;
reg    output_accum_28_ce0_local;
reg    output_accum_29_ce0_local;
reg    output_accum_30_ce0_local;
reg    output_accum_31_ce0_local;
reg    output_accum_32_ce0_local;
reg    output_accum_33_ce0_local;
reg    output_accum_34_ce0_local;
reg    output_accum_35_ce0_local;
reg    output_accum_36_ce0_local;
reg    output_accum_37_ce0_local;
reg    output_accum_38_ce0_local;
reg    output_accum_39_ce0_local;
reg    output_accum_40_ce0_local;
reg    output_accum_41_ce0_local;
reg    output_accum_42_ce0_local;
reg    output_accum_43_ce0_local;
reg    output_accum_44_ce0_local;
reg    output_accum_45_ce0_local;
reg    output_accum_46_ce0_local;
reg    output_accum_47_ce0_local;
reg    output_accum_48_ce0_local;
reg    output_accum_49_ce0_local;
reg    output_accum_50_ce0_local;
reg    output_accum_51_ce0_local;
reg    output_accum_52_ce0_local;
reg    output_accum_53_ce0_local;
reg    output_accum_54_ce0_local;
reg    output_accum_55_ce0_local;
reg    output_accum_56_ce0_local;
reg    output_accum_57_ce0_local;
reg    output_accum_58_ce0_local;
reg    output_accum_59_ce0_local;
reg    output_accum_60_ce0_local;
reg    output_accum_61_ce0_local;
reg    output_accum_62_ce0_local;
reg    output_accum_63_ce0_local;
reg    exp_sum_ce0_local;
wire   [0:0] icmp_ln120_fu_1496_p2;
wire   [5:0] add_ln118_1_fu_1510_p2;
wire   [6:0] select_ln118_fu_1502_p3;
wire   [0:0] cmp169_fu_1598_p2;
wire   [0:0] icmp_ln125_fu_1608_p2;
wire   [31:0] tmp_fu_2148_p129;
wire   [31:0] grp_fu_1451_p2;
reg    grp_fu_1451_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_fu_2148_p1;
wire   [5:0] tmp_fu_2148_p3;
wire   [5:0] tmp_fu_2148_p5;
wire   [5:0] tmp_fu_2148_p7;
wire   [5:0] tmp_fu_2148_p9;
wire   [5:0] tmp_fu_2148_p11;
wire   [5:0] tmp_fu_2148_p13;
wire   [5:0] tmp_fu_2148_p15;
wire   [5:0] tmp_fu_2148_p17;
wire   [5:0] tmp_fu_2148_p19;
wire   [5:0] tmp_fu_2148_p21;
wire   [5:0] tmp_fu_2148_p23;
wire   [5:0] tmp_fu_2148_p25;
wire   [5:0] tmp_fu_2148_p27;
wire   [5:0] tmp_fu_2148_p29;
wire   [5:0] tmp_fu_2148_p31;
wire   [5:0] tmp_fu_2148_p33;
wire   [5:0] tmp_fu_2148_p35;
wire   [5:0] tmp_fu_2148_p37;
wire   [5:0] tmp_fu_2148_p39;
wire   [5:0] tmp_fu_2148_p41;
wire   [5:0] tmp_fu_2148_p43;
wire   [5:0] tmp_fu_2148_p45;
wire   [5:0] tmp_fu_2148_p47;
wire   [5:0] tmp_fu_2148_p49;
wire   [5:0] tmp_fu_2148_p51;
wire   [5:0] tmp_fu_2148_p53;
wire   [5:0] tmp_fu_2148_p55;
wire   [5:0] tmp_fu_2148_p57;
wire   [5:0] tmp_fu_2148_p59;
wire   [5:0] tmp_fu_2148_p61;
wire   [5:0] tmp_fu_2148_p63;
wire  signed [5:0] tmp_fu_2148_p65;
wire  signed [5:0] tmp_fu_2148_p67;
wire  signed [5:0] tmp_fu_2148_p69;
wire  signed [5:0] tmp_fu_2148_p71;
wire  signed [5:0] tmp_fu_2148_p73;
wire  signed [5:0] tmp_fu_2148_p75;
wire  signed [5:0] tmp_fu_2148_p77;
wire  signed [5:0] tmp_fu_2148_p79;
wire  signed [5:0] tmp_fu_2148_p81;
wire  signed [5:0] tmp_fu_2148_p83;
wire  signed [5:0] tmp_fu_2148_p85;
wire  signed [5:0] tmp_fu_2148_p87;
wire  signed [5:0] tmp_fu_2148_p89;
wire  signed [5:0] tmp_fu_2148_p91;
wire  signed [5:0] tmp_fu_2148_p93;
wire  signed [5:0] tmp_fu_2148_p95;
wire  signed [5:0] tmp_fu_2148_p97;
wire  signed [5:0] tmp_fu_2148_p99;
wire  signed [5:0] tmp_fu_2148_p101;
wire  signed [5:0] tmp_fu_2148_p103;
wire  signed [5:0] tmp_fu_2148_p105;
wire  signed [5:0] tmp_fu_2148_p107;
wire  signed [5:0] tmp_fu_2148_p109;
wire  signed [5:0] tmp_fu_2148_p111;
wire  signed [5:0] tmp_fu_2148_p113;
wire  signed [5:0] tmp_fu_2148_p115;
wire  signed [5:0] tmp_fu_2148_p117;
wire  signed [5:0] tmp_fu_2148_p119;
wire  signed [5:0] tmp_fu_2148_p121;
wire  signed [5:0] tmp_fu_2148_p123;
wire  signed [5:0] tmp_fu_2148_p125;
wire  signed [5:0] tmp_fu_2148_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 d_fu_320 = 7'd0;
#0 q_fu_324 = 6'd0;
#0 indvar_flatten404_fu_328 = 12'd0;
#0 output_accum_63_load257_fu_332 = 32'd0;
#0 output_accum_62_load259_fu_336 = 32'd0;
#0 output_accum_61_load261_fu_340 = 32'd0;
#0 output_accum_60_load263_fu_344 = 32'd0;
#0 output_accum_59_load265_fu_348 = 32'd0;
#0 output_accum_58_load267_fu_352 = 32'd0;
#0 output_accum_57_load269_fu_356 = 32'd0;
#0 output_accum_56_load271_fu_360 = 32'd0;
#0 output_accum_55_load273_fu_364 = 32'd0;
#0 output_accum_54_load275_fu_368 = 32'd0;
#0 output_accum_53_load277_fu_372 = 32'd0;
#0 output_accum_52_load279_fu_376 = 32'd0;
#0 output_accum_51_load281_fu_380 = 32'd0;
#0 output_accum_50_load283_fu_384 = 32'd0;
#0 output_accum_49_load285_fu_388 = 32'd0;
#0 output_accum_48_load287_fu_392 = 32'd0;
#0 output_accum_47_load289_fu_396 = 32'd0;
#0 output_accum_46_load291_fu_400 = 32'd0;
#0 output_accum_45_load293_fu_404 = 32'd0;
#0 output_accum_44_load295_fu_408 = 32'd0;
#0 output_accum_43_load297_fu_412 = 32'd0;
#0 output_accum_42_load299_fu_416 = 32'd0;
#0 output_accum_41_load301_fu_420 = 32'd0;
#0 output_accum_40_load303_fu_424 = 32'd0;
#0 output_accum_39_load305_fu_428 = 32'd0;
#0 output_accum_38_load307_fu_432 = 32'd0;
#0 output_accum_37_load309_fu_436 = 32'd0;
#0 output_accum_36_load311_fu_440 = 32'd0;
#0 output_accum_35_load313_fu_444 = 32'd0;
#0 output_accum_34_load315_fu_448 = 32'd0;
#0 output_accum_33_load317_fu_452 = 32'd0;
#0 output_accum_32_load319_fu_456 = 32'd0;
#0 output_accum_31_load321_fu_460 = 32'd0;
#0 output_accum_30_load323_fu_464 = 32'd0;
#0 output_accum_29_load325_fu_468 = 32'd0;
#0 output_accum_28_load327_fu_472 = 32'd0;
#0 output_accum_27_load329_fu_476 = 32'd0;
#0 output_accum_26_load331_fu_480 = 32'd0;
#0 output_accum_25_load333_fu_484 = 32'd0;
#0 output_accum_24_load335_fu_488 = 32'd0;
#0 output_accum_23_load337_fu_492 = 32'd0;
#0 output_accum_22_load339_fu_496 = 32'd0;
#0 output_accum_21_load341_fu_500 = 32'd0;
#0 output_accum_20_load343_fu_504 = 32'd0;
#0 output_accum_19_load345_fu_508 = 32'd0;
#0 output_accum_18_load347_fu_512 = 32'd0;
#0 output_accum_17_load349_fu_516 = 32'd0;
#0 output_accum_16_load351_fu_520 = 32'd0;
#0 output_accum_15_load353_fu_524 = 32'd0;
#0 output_accum_14_load355_fu_528 = 32'd0;
#0 output_accum_13_load357_fu_532 = 32'd0;
#0 output_accum_12_load359_fu_536 = 32'd0;
#0 output_accum_11_load361_fu_540 = 32'd0;
#0 output_accum_10_load363_fu_544 = 32'd0;
#0 output_accum_9_load365_fu_548 = 32'd0;
#0 output_accum_8_load367_fu_552 = 32'd0;
#0 output_accum_7_load369_fu_556 = 32'd0;
#0 output_accum_6_load371_fu_560 = 32'd0;
#0 output_accum_5_load373_fu_564 = 32'd0;
#0 output_accum_4_load375_fu_568 = 32'd0;
#0 output_accum_3_load377_fu_572 = 32'd0;
#0 output_accum_2_load379_fu_576 = 32'd0;
#0 output_accum_1_load381_fu_580 = 32'd0;
#0 output_accum_load383_fu_584 = 32'd0;
#0 ap_done_reg = 1'b0;
end

flashattn_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U699(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_3174),
    .din1(exp_sum_load_reg_3169),
    .ce(grp_fu_1451_ce),
    .dout(grp_fu_1451_p2)
);

(* dissolve_hierarchy = "yes" *) flashattn_sparsemux_129_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 32 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 32 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 32 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 32 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 32 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 32 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 32 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 32 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 32 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 32 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 32 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 32 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 32 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 32 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 32 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 32 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 32 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 32 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 32 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 32 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 32 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 32 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 32 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 32 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 32 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 32 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 32 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 32 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_129_6_32_1_1_U700(
    .din0(output_accum_load383_fu_584),
    .din1(output_accum_1_load381_fu_580),
    .din2(output_accum_2_load379_fu_576),
    .din3(output_accum_3_load377_fu_572),
    .din4(output_accum_4_load375_fu_568),
    .din5(output_accum_5_load373_fu_564),
    .din6(output_accum_6_load371_fu_560),
    .din7(output_accum_7_load369_fu_556),
    .din8(output_accum_8_load367_fu_552),
    .din9(output_accum_9_load365_fu_548),
    .din10(output_accum_10_load363_fu_544),
    .din11(output_accum_11_load361_fu_540),
    .din12(output_accum_12_load359_fu_536),
    .din13(output_accum_13_load357_fu_532),
    .din14(output_accum_14_load355_fu_528),
    .din15(output_accum_15_load353_fu_524),
    .din16(output_accum_16_load351_fu_520),
    .din17(output_accum_17_load349_fu_516),
    .din18(output_accum_18_load347_fu_512),
    .din19(output_accum_19_load345_fu_508),
    .din20(output_accum_20_load343_fu_504),
    .din21(output_accum_21_load341_fu_500),
    .din22(output_accum_22_load339_fu_496),
    .din23(output_accum_23_load337_fu_492),
    .din24(output_accum_24_load335_fu_488),
    .din25(output_accum_25_load333_fu_484),
    .din26(output_accum_26_load331_fu_480),
    .din27(output_accum_27_load329_fu_476),
    .din28(output_accum_28_load327_fu_472),
    .din29(output_accum_29_load325_fu_468),
    .din30(output_accum_30_load323_fu_464),
    .din31(output_accum_31_load321_fu_460),
    .din32(output_accum_32_load319_fu_456),
    .din33(output_accum_33_load317_fu_452),
    .din34(output_accum_34_load315_fu_448),
    .din35(output_accum_35_load313_fu_444),
    .din36(output_accum_36_load311_fu_440),
    .din37(output_accum_37_load309_fu_436),
    .din38(output_accum_38_load307_fu_432),
    .din39(output_accum_39_load305_fu_428),
    .din40(output_accum_40_load303_fu_424),
    .din41(output_accum_41_load301_fu_420),
    .din42(output_accum_42_load299_fu_416),
    .din43(output_accum_43_load297_fu_412),
    .din44(output_accum_44_load295_fu_408),
    .din45(output_accum_45_load293_fu_404),
    .din46(output_accum_46_load291_fu_400),
    .din47(output_accum_47_load289_fu_396),
    .din48(output_accum_48_load287_fu_392),
    .din49(output_accum_49_load285_fu_388),
    .din50(output_accum_50_load283_fu_384),
    .din51(output_accum_51_load281_fu_380),
    .din52(output_accum_52_load279_fu_376),
    .din53(output_accum_53_load277_fu_372),
    .din54(output_accum_54_load275_fu_368),
    .din55(output_accum_55_load273_fu_364),
    .din56(output_accum_56_load271_fu_360),
    .din57(output_accum_57_load269_fu_356),
    .din58(output_accum_58_load267_fu_352),
    .din59(output_accum_59_load265_fu_348),
    .din60(output_accum_60_load263_fu_344),
    .din61(output_accum_61_load261_fu_340),
    .din62(output_accum_62_load259_fu_336),
    .din63(output_accum_63_load257_fu_332),
    .def(tmp_fu_2148_p129),
    .sel(trunc_ln120_reg_3154_pp0_iter2_reg),
    .dout(tmp_fu_2148_p131)
);

flashattn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            d_fu_320 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            d_fu_320 <= add_ln120_fu_1620_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln118_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten404_fu_328 <= add_ln118_fu_1479_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten404_fu_328 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            q_fu_324 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            q_fu_324 <= select_ln118_1_fu_1516_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        O_out_last_reg_3159 <= O_out_last_fu_1614_p2;
        first_iter_3_reg_2825 <= first_iter_3_fu_1524_p2;
        trunc_ln120_reg_3154 <= trunc_ln120_fu_1604_p1;
        zext_ln118_reg_2829[5 : 0] <= zext_ln118_fu_1530_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        O_out_last_reg_3159_pp0_iter10_reg <= O_out_last_reg_3159_pp0_iter9_reg;
        O_out_last_reg_3159_pp0_iter11_reg <= O_out_last_reg_3159_pp0_iter10_reg;
        O_out_last_reg_3159_pp0_iter12_reg <= O_out_last_reg_3159_pp0_iter11_reg;
        O_out_last_reg_3159_pp0_iter13_reg <= O_out_last_reg_3159_pp0_iter12_reg;
        O_out_last_reg_3159_pp0_iter14_reg <= O_out_last_reg_3159_pp0_iter13_reg;
        O_out_last_reg_3159_pp0_iter15_reg <= O_out_last_reg_3159_pp0_iter14_reg;
        O_out_last_reg_3159_pp0_iter16_reg <= O_out_last_reg_3159_pp0_iter15_reg;
        O_out_last_reg_3159_pp0_iter17_reg <= O_out_last_reg_3159_pp0_iter16_reg;
        O_out_last_reg_3159_pp0_iter18_reg <= O_out_last_reg_3159_pp0_iter17_reg;
        O_out_last_reg_3159_pp0_iter2_reg <= O_out_last_reg_3159;
        O_out_last_reg_3159_pp0_iter3_reg <= O_out_last_reg_3159_pp0_iter2_reg;
        O_out_last_reg_3159_pp0_iter4_reg <= O_out_last_reg_3159_pp0_iter3_reg;
        O_out_last_reg_3159_pp0_iter5_reg <= O_out_last_reg_3159_pp0_iter4_reg;
        O_out_last_reg_3159_pp0_iter6_reg <= O_out_last_reg_3159_pp0_iter5_reg;
        O_out_last_reg_3159_pp0_iter7_reg <= O_out_last_reg_3159_pp0_iter6_reg;
        O_out_last_reg_3159_pp0_iter8_reg <= O_out_last_reg_3159_pp0_iter7_reg;
        O_out_last_reg_3159_pp0_iter9_reg <= O_out_last_reg_3159_pp0_iter8_reg;
        exp_sum_load_reg_3169 <= exp_sum_q0;
        tmp_reg_3174 <= tmp_fu_2148_p131;
        trunc_ln120_reg_3154_pp0_iter2_reg <= trunc_ln120_reg_3154;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (first_iter_3_reg_2825 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_accum_10_load363_fu_544 <= output_accum_10_q0;
        output_accum_11_load361_fu_540 <= output_accum_11_q0;
        output_accum_12_load359_fu_536 <= output_accum_12_q0;
        output_accum_13_load357_fu_532 <= output_accum_13_q0;
        output_accum_14_load355_fu_528 <= output_accum_14_q0;
        output_accum_15_load353_fu_524 <= output_accum_15_q0;
        output_accum_16_load351_fu_520 <= output_accum_16_q0;
        output_accum_17_load349_fu_516 <= output_accum_17_q0;
        output_accum_18_load347_fu_512 <= output_accum_18_q0;
        output_accum_19_load345_fu_508 <= output_accum_19_q0;
        output_accum_1_load381_fu_580 <= output_accum_1_q0;
        output_accum_20_load343_fu_504 <= output_accum_20_q0;
        output_accum_21_load341_fu_500 <= output_accum_21_q0;
        output_accum_22_load339_fu_496 <= output_accum_22_q0;
        output_accum_23_load337_fu_492 <= output_accum_23_q0;
        output_accum_24_load335_fu_488 <= output_accum_24_q0;
        output_accum_25_load333_fu_484 <= output_accum_25_q0;
        output_accum_26_load331_fu_480 <= output_accum_26_q0;
        output_accum_27_load329_fu_476 <= output_accum_27_q0;
        output_accum_28_load327_fu_472 <= output_accum_28_q0;
        output_accum_29_load325_fu_468 <= output_accum_29_q0;
        output_accum_2_load379_fu_576 <= output_accum_2_q0;
        output_accum_30_load323_fu_464 <= output_accum_30_q0;
        output_accum_31_load321_fu_460 <= output_accum_31_q0;
        output_accum_32_load319_fu_456 <= output_accum_32_q0;
        output_accum_33_load317_fu_452 <= output_accum_33_q0;
        output_accum_34_load315_fu_448 <= output_accum_34_q0;
        output_accum_35_load313_fu_444 <= output_accum_35_q0;
        output_accum_36_load311_fu_440 <= output_accum_36_q0;
        output_accum_37_load309_fu_436 <= output_accum_37_q0;
        output_accum_38_load307_fu_432 <= output_accum_38_q0;
        output_accum_39_load305_fu_428 <= output_accum_39_q0;
        output_accum_3_load377_fu_572 <= output_accum_3_q0;
        output_accum_40_load303_fu_424 <= output_accum_40_q0;
        output_accum_41_load301_fu_420 <= output_accum_41_q0;
        output_accum_42_load299_fu_416 <= output_accum_42_q0;
        output_accum_43_load297_fu_412 <= output_accum_43_q0;
        output_accum_44_load295_fu_408 <= output_accum_44_q0;
        output_accum_45_load293_fu_404 <= output_accum_45_q0;
        output_accum_46_load291_fu_400 <= output_accum_46_q0;
        output_accum_47_load289_fu_396 <= output_accum_47_q0;
        output_accum_48_load287_fu_392 <= output_accum_48_q0;
        output_accum_49_load285_fu_388 <= output_accum_49_q0;
        output_accum_4_load375_fu_568 <= output_accum_4_q0;
        output_accum_50_load283_fu_384 <= output_accum_50_q0;
        output_accum_51_load281_fu_380 <= output_accum_51_q0;
        output_accum_52_load279_fu_376 <= output_accum_52_q0;
        output_accum_53_load277_fu_372 <= output_accum_53_q0;
        output_accum_54_load275_fu_368 <= output_accum_54_q0;
        output_accum_55_load273_fu_364 <= output_accum_55_q0;
        output_accum_56_load271_fu_360 <= output_accum_56_q0;
        output_accum_57_load269_fu_356 <= output_accum_57_q0;
        output_accum_58_load267_fu_352 <= output_accum_58_q0;
        output_accum_59_load265_fu_348 <= output_accum_59_q0;
        output_accum_5_load373_fu_564 <= output_accum_5_q0;
        output_accum_60_load263_fu_344 <= output_accum_60_q0;
        output_accum_61_load261_fu_340 <= output_accum_61_q0;
        output_accum_62_load259_fu_336 <= output_accum_62_q0;
        output_accum_63_load257_fu_332 <= output_accum_63_q0;
        output_accum_6_load371_fu_560 <= output_accum_6_q0;
        output_accum_7_load369_fu_556 <= output_accum_7_q0;
        output_accum_8_load367_fu_552 <= output_accum_8_q0;
        output_accum_9_load365_fu_548 <= output_accum_9_q0;
        output_accum_load383_fu_584 <= output_accum_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        O_tile_out_TDATA_blk_n = O_tile_out_TREADY;
    end else begin
        O_tile_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        O_tile_out_TVALID = 1'b1;
    end else begin
        O_tile_out_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln118_fu_1473_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten404_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten404_load = indvar_flatten404_fu_328;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_sum_ce0_local = 1'b1;
    end else begin
        exp_sum_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1451_ce = 1'b1;
    end else begin
        grp_fu_1451_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_10_ce0_local = 1'b1;
    end else begin
        output_accum_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_11_ce0_local = 1'b1;
    end else begin
        output_accum_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_12_ce0_local = 1'b1;
    end else begin
        output_accum_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_13_ce0_local = 1'b1;
    end else begin
        output_accum_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_14_ce0_local = 1'b1;
    end else begin
        output_accum_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_15_ce0_local = 1'b1;
    end else begin
        output_accum_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_16_ce0_local = 1'b1;
    end else begin
        output_accum_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_17_ce0_local = 1'b1;
    end else begin
        output_accum_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_18_ce0_local = 1'b1;
    end else begin
        output_accum_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_19_ce0_local = 1'b1;
    end else begin
        output_accum_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_1_ce0_local = 1'b1;
    end else begin
        output_accum_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_20_ce0_local = 1'b1;
    end else begin
        output_accum_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_21_ce0_local = 1'b1;
    end else begin
        output_accum_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_22_ce0_local = 1'b1;
    end else begin
        output_accum_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_23_ce0_local = 1'b1;
    end else begin
        output_accum_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_24_ce0_local = 1'b1;
    end else begin
        output_accum_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_25_ce0_local = 1'b1;
    end else begin
        output_accum_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_26_ce0_local = 1'b1;
    end else begin
        output_accum_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_27_ce0_local = 1'b1;
    end else begin
        output_accum_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_28_ce0_local = 1'b1;
    end else begin
        output_accum_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_29_ce0_local = 1'b1;
    end else begin
        output_accum_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_2_ce0_local = 1'b1;
    end else begin
        output_accum_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_30_ce0_local = 1'b1;
    end else begin
        output_accum_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_31_ce0_local = 1'b1;
    end else begin
        output_accum_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_32_ce0_local = 1'b1;
    end else begin
        output_accum_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_33_ce0_local = 1'b1;
    end else begin
        output_accum_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_34_ce0_local = 1'b1;
    end else begin
        output_accum_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_35_ce0_local = 1'b1;
    end else begin
        output_accum_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_36_ce0_local = 1'b1;
    end else begin
        output_accum_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_37_ce0_local = 1'b1;
    end else begin
        output_accum_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_38_ce0_local = 1'b1;
    end else begin
        output_accum_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_39_ce0_local = 1'b1;
    end else begin
        output_accum_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_3_ce0_local = 1'b1;
    end else begin
        output_accum_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_40_ce0_local = 1'b1;
    end else begin
        output_accum_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_41_ce0_local = 1'b1;
    end else begin
        output_accum_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_42_ce0_local = 1'b1;
    end else begin
        output_accum_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_43_ce0_local = 1'b1;
    end else begin
        output_accum_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_44_ce0_local = 1'b1;
    end else begin
        output_accum_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_45_ce0_local = 1'b1;
    end else begin
        output_accum_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_46_ce0_local = 1'b1;
    end else begin
        output_accum_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_47_ce0_local = 1'b1;
    end else begin
        output_accum_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_48_ce0_local = 1'b1;
    end else begin
        output_accum_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_49_ce0_local = 1'b1;
    end else begin
        output_accum_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_4_ce0_local = 1'b1;
    end else begin
        output_accum_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_50_ce0_local = 1'b1;
    end else begin
        output_accum_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_51_ce0_local = 1'b1;
    end else begin
        output_accum_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_52_ce0_local = 1'b1;
    end else begin
        output_accum_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_53_ce0_local = 1'b1;
    end else begin
        output_accum_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_54_ce0_local = 1'b1;
    end else begin
        output_accum_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_55_ce0_local = 1'b1;
    end else begin
        output_accum_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_56_ce0_local = 1'b1;
    end else begin
        output_accum_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_57_ce0_local = 1'b1;
    end else begin
        output_accum_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_58_ce0_local = 1'b1;
    end else begin
        output_accum_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_59_ce0_local = 1'b1;
    end else begin
        output_accum_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_5_ce0_local = 1'b1;
    end else begin
        output_accum_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_60_ce0_local = 1'b1;
    end else begin
        output_accum_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_61_ce0_local = 1'b1;
    end else begin
        output_accum_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_62_ce0_local = 1'b1;
    end else begin
        output_accum_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_63_ce0_local = 1'b1;
    end else begin
        output_accum_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_6_ce0_local = 1'b1;
    end else begin
        output_accum_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_7_ce0_local = 1'b1;
    end else begin
        output_accum_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_8_ce0_local = 1'b1;
    end else begin
        output_accum_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_9_ce0_local = 1'b1;
    end else begin
        output_accum_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_accum_ce0_local = 1'b1;
    end else begin
        output_accum_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign O_out_last_fu_1614_p2 = (icmp_ln125_fu_1608_p2 & cmp169_fu_1598_p2);

assign O_tile_out_TDATA = grp_fu_1451_p2;

assign O_tile_out_TKEEP = 4'd15;

assign O_tile_out_TLAST = O_out_last_reg_3159_pp0_iter18_reg;

assign O_tile_out_TSTRB = 'bx;

assign add_ln118_1_fu_1510_p2 = (q_fu_324 + 6'd1);

assign add_ln118_fu_1479_p2 = (ap_sig_allocacmp_indvar_flatten404_load + 12'd1);

assign add_ln120_fu_1620_p2 = (select_ln118_fu_1502_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == O_tile_out_TREADY));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == O_tile_out_TREADY));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == O_tile_out_TREADY));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == O_tile_out_TREADY));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign cmp169_fu_1598_p2 = ((select_ln118_1_fu_1516_p3 == 6'd31) ? 1'b1 : 1'b0);

assign exp_sum_address0 = zext_ln118_reg_2829;

assign exp_sum_ce0 = exp_sum_ce0_local;

assign first_iter_3_fu_1524_p2 = ((select_ln118_fu_1502_p3 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_1473_p2 = ((ap_sig_allocacmp_indvar_flatten404_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_1496_p2 = ((d_fu_320 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_1608_p2 = ((select_ln118_fu_1502_p3 == 7'd63) ? 1'b1 : 1'b0);

assign output_accum_10_address0 = zext_ln118_fu_1530_p1;

assign output_accum_10_ce0 = output_accum_10_ce0_local;

assign output_accum_11_address0 = zext_ln118_fu_1530_p1;

assign output_accum_11_ce0 = output_accum_11_ce0_local;

assign output_accum_12_address0 = zext_ln118_fu_1530_p1;

assign output_accum_12_ce0 = output_accum_12_ce0_local;

assign output_accum_13_address0 = zext_ln118_fu_1530_p1;

assign output_accum_13_ce0 = output_accum_13_ce0_local;

assign output_accum_14_address0 = zext_ln118_fu_1530_p1;

assign output_accum_14_ce0 = output_accum_14_ce0_local;

assign output_accum_15_address0 = zext_ln118_fu_1530_p1;

assign output_accum_15_ce0 = output_accum_15_ce0_local;

assign output_accum_16_address0 = zext_ln118_fu_1530_p1;

assign output_accum_16_ce0 = output_accum_16_ce0_local;

assign output_accum_17_address0 = zext_ln118_fu_1530_p1;

assign output_accum_17_ce0 = output_accum_17_ce0_local;

assign output_accum_18_address0 = zext_ln118_fu_1530_p1;

assign output_accum_18_ce0 = output_accum_18_ce0_local;

assign output_accum_19_address0 = zext_ln118_fu_1530_p1;

assign output_accum_19_ce0 = output_accum_19_ce0_local;

assign output_accum_1_address0 = zext_ln118_fu_1530_p1;

assign output_accum_1_ce0 = output_accum_1_ce0_local;

assign output_accum_20_address0 = zext_ln118_fu_1530_p1;

assign output_accum_20_ce0 = output_accum_20_ce0_local;

assign output_accum_21_address0 = zext_ln118_fu_1530_p1;

assign output_accum_21_ce0 = output_accum_21_ce0_local;

assign output_accum_22_address0 = zext_ln118_fu_1530_p1;

assign output_accum_22_ce0 = output_accum_22_ce0_local;

assign output_accum_23_address0 = zext_ln118_fu_1530_p1;

assign output_accum_23_ce0 = output_accum_23_ce0_local;

assign output_accum_24_address0 = zext_ln118_fu_1530_p1;

assign output_accum_24_ce0 = output_accum_24_ce0_local;

assign output_accum_25_address0 = zext_ln118_fu_1530_p1;

assign output_accum_25_ce0 = output_accum_25_ce0_local;

assign output_accum_26_address0 = zext_ln118_fu_1530_p1;

assign output_accum_26_ce0 = output_accum_26_ce0_local;

assign output_accum_27_address0 = zext_ln118_fu_1530_p1;

assign output_accum_27_ce0 = output_accum_27_ce0_local;

assign output_accum_28_address0 = zext_ln118_fu_1530_p1;

assign output_accum_28_ce0 = output_accum_28_ce0_local;

assign output_accum_29_address0 = zext_ln118_fu_1530_p1;

assign output_accum_29_ce0 = output_accum_29_ce0_local;

assign output_accum_2_address0 = zext_ln118_fu_1530_p1;

assign output_accum_2_ce0 = output_accum_2_ce0_local;

assign output_accum_30_address0 = zext_ln118_fu_1530_p1;

assign output_accum_30_ce0 = output_accum_30_ce0_local;

assign output_accum_31_address0 = zext_ln118_fu_1530_p1;

assign output_accum_31_ce0 = output_accum_31_ce0_local;

assign output_accum_32_address0 = zext_ln118_fu_1530_p1;

assign output_accum_32_ce0 = output_accum_32_ce0_local;

assign output_accum_33_address0 = zext_ln118_fu_1530_p1;

assign output_accum_33_ce0 = output_accum_33_ce0_local;

assign output_accum_34_address0 = zext_ln118_fu_1530_p1;

assign output_accum_34_ce0 = output_accum_34_ce0_local;

assign output_accum_35_address0 = zext_ln118_fu_1530_p1;

assign output_accum_35_ce0 = output_accum_35_ce0_local;

assign output_accum_36_address0 = zext_ln118_fu_1530_p1;

assign output_accum_36_ce0 = output_accum_36_ce0_local;

assign output_accum_37_address0 = zext_ln118_fu_1530_p1;

assign output_accum_37_ce0 = output_accum_37_ce0_local;

assign output_accum_38_address0 = zext_ln118_fu_1530_p1;

assign output_accum_38_ce0 = output_accum_38_ce0_local;

assign output_accum_39_address0 = zext_ln118_fu_1530_p1;

assign output_accum_39_ce0 = output_accum_39_ce0_local;

assign output_accum_3_address0 = zext_ln118_fu_1530_p1;

assign output_accum_3_ce0 = output_accum_3_ce0_local;

assign output_accum_40_address0 = zext_ln118_fu_1530_p1;

assign output_accum_40_ce0 = output_accum_40_ce0_local;

assign output_accum_41_address0 = zext_ln118_fu_1530_p1;

assign output_accum_41_ce0 = output_accum_41_ce0_local;

assign output_accum_42_address0 = zext_ln118_fu_1530_p1;

assign output_accum_42_ce0 = output_accum_42_ce0_local;

assign output_accum_43_address0 = zext_ln118_fu_1530_p1;

assign output_accum_43_ce0 = output_accum_43_ce0_local;

assign output_accum_44_address0 = zext_ln118_fu_1530_p1;

assign output_accum_44_ce0 = output_accum_44_ce0_local;

assign output_accum_45_address0 = zext_ln118_fu_1530_p1;

assign output_accum_45_ce0 = output_accum_45_ce0_local;

assign output_accum_46_address0 = zext_ln118_fu_1530_p1;

assign output_accum_46_ce0 = output_accum_46_ce0_local;

assign output_accum_47_address0 = zext_ln118_fu_1530_p1;

assign output_accum_47_ce0 = output_accum_47_ce0_local;

assign output_accum_48_address0 = zext_ln118_fu_1530_p1;

assign output_accum_48_ce0 = output_accum_48_ce0_local;

assign output_accum_49_address0 = zext_ln118_fu_1530_p1;

assign output_accum_49_ce0 = output_accum_49_ce0_local;

assign output_accum_4_address0 = zext_ln118_fu_1530_p1;

assign output_accum_4_ce0 = output_accum_4_ce0_local;

assign output_accum_50_address0 = zext_ln118_fu_1530_p1;

assign output_accum_50_ce0 = output_accum_50_ce0_local;

assign output_accum_51_address0 = zext_ln118_fu_1530_p1;

assign output_accum_51_ce0 = output_accum_51_ce0_local;

assign output_accum_52_address0 = zext_ln118_fu_1530_p1;

assign output_accum_52_ce0 = output_accum_52_ce0_local;

assign output_accum_53_address0 = zext_ln118_fu_1530_p1;

assign output_accum_53_ce0 = output_accum_53_ce0_local;

assign output_accum_54_address0 = zext_ln118_fu_1530_p1;

assign output_accum_54_ce0 = output_accum_54_ce0_local;

assign output_accum_55_address0 = zext_ln118_fu_1530_p1;

assign output_accum_55_ce0 = output_accum_55_ce0_local;

assign output_accum_56_address0 = zext_ln118_fu_1530_p1;

assign output_accum_56_ce0 = output_accum_56_ce0_local;

assign output_accum_57_address0 = zext_ln118_fu_1530_p1;

assign output_accum_57_ce0 = output_accum_57_ce0_local;

assign output_accum_58_address0 = zext_ln118_fu_1530_p1;

assign output_accum_58_ce0 = output_accum_58_ce0_local;

assign output_accum_59_address0 = zext_ln118_fu_1530_p1;

assign output_accum_59_ce0 = output_accum_59_ce0_local;

assign output_accum_5_address0 = zext_ln118_fu_1530_p1;

assign output_accum_5_ce0 = output_accum_5_ce0_local;

assign output_accum_60_address0 = zext_ln118_fu_1530_p1;

assign output_accum_60_ce0 = output_accum_60_ce0_local;

assign output_accum_61_address0 = zext_ln118_fu_1530_p1;

assign output_accum_61_ce0 = output_accum_61_ce0_local;

assign output_accum_62_address0 = zext_ln118_fu_1530_p1;

assign output_accum_62_ce0 = output_accum_62_ce0_local;

assign output_accum_63_address0 = zext_ln118_fu_1530_p1;

assign output_accum_63_ce0 = output_accum_63_ce0_local;

assign output_accum_6_address0 = zext_ln118_fu_1530_p1;

assign output_accum_6_ce0 = output_accum_6_ce0_local;

assign output_accum_7_address0 = zext_ln118_fu_1530_p1;

assign output_accum_7_ce0 = output_accum_7_ce0_local;

assign output_accum_8_address0 = zext_ln118_fu_1530_p1;

assign output_accum_8_ce0 = output_accum_8_ce0_local;

assign output_accum_9_address0 = zext_ln118_fu_1530_p1;

assign output_accum_9_ce0 = output_accum_9_ce0_local;

assign output_accum_address0 = zext_ln118_fu_1530_p1;

assign output_accum_ce0 = output_accum_ce0_local;

assign select_ln118_1_fu_1516_p3 = ((icmp_ln120_fu_1496_p2[0:0] == 1'b1) ? add_ln118_1_fu_1510_p2 : q_fu_324);

assign select_ln118_fu_1502_p3 = ((icmp_ln120_fu_1496_p2[0:0] == 1'b1) ? 7'd0 : d_fu_320);

assign tmp_fu_2148_p129 = 'bx;

assign trunc_ln120_fu_1604_p1 = select_ln118_fu_1502_p3[5:0];

assign zext_ln118_fu_1530_p1 = select_ln118_1_fu_1516_p3;

always @ (posedge ap_clk) begin
    zext_ln118_reg_2829[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8
