#--  Synopsys, Inc.
#--  Version Q-2020.03
#--  Project file /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/scratchproject.prs

#project files
add_file -verilog "/home/master/xuantie/wujian100_open/fpga/wujian100_open_fpga_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/smu_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/sms.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/ls_sub_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/retu_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim5.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/dmac.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/pdu_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim2.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/usi1.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/aou_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/matrix.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/dummy.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/pwm.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/usi0.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/apb0_sub_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/common.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/wdt.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim1.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/rtc.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/E902_20191018.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim7.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/apb0.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/apb1_sub_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/gpio0.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim4.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim3.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/clkgen.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/core_top.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/tim6.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/apb1.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/sim_lib/PAD_OSC_IO.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_byte_spram.v"
add_file -verilog "/home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v"
add_file -constraint "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open.sdc"
add_file -fpga_constraint "/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc"


#implementation: "wujian100_open_200t_3b_rev"
impl -add /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#set constraint files
set_option -constraint -clear
set_option -include_path {/home/master/xuantie/wujian100_open/fpga/synplify/}
set_option -include_path {../../soc/params/}

#device options
set_option -technology ARTIX7
set_option -part XC7A200T
set_option -package FBG484
set_option -speed_grade -2L
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "wujian100_open_top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 1.000000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# xilinx_options
set_option -rw_check_on_ram 1
set_option -reporting_ctd slack
set_option -dw_minpower 1
set_option -optimize_ngc 1

# Xilinx Virtex2
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -no_sequential_opt_bram_mapping both
set_option -fix_gated_and_generated_clocks 1

# Xilinx Artix7
set_option -use_vivado 1
set_option -enable_prepacking 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1
set_option -dc_root /tools/synopsys/syn_vD-2010.03
set_option -dw_foundation 1

# Compiler Options
set_option -auto_infer_blackbox 0

#timing report file option
set_option -reporting_filename "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.ta"

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.edf"
impl -active "wujian100_open_200t_3b_rev"
