{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637695577005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637695577005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 14:26:16 2021 " "Processing started: Tue Nov 23 14:26:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637695577005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637695577005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --generate_symbol=\"C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --generate_symbol=\"C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/Project.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637695577005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(14) " "Verilog HDL information at project.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/project.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1637695577298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp project.v(68) " "Verilog HDL Implicit Net warning at project.v(68): created implicit net for \"disp\"" {  } { { "project.v" "" { Text "C:/Users/kouchke/Downloads/OneDrive_2021-11-23/EEL3075L Project/project.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637695577298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 1  Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637695577303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 14:26:17 2021 " "Processing ended: Tue Nov 23 14:26:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637695577303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637695577303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637695577303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637695577303 ""}
