Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5d74a2a6259b46709f0d51a8c36f17e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [D:/vivado/alu2023/alu2023.srcs/sources_1/new/alu.v:148]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.mux8to1
Compiling module xil_defaultlib.mux16to1
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.shiftbitleft
Compiling module xil_defaultlib.shiftbitright
Compiling module xil_defaultlib.right_truncation
Compiling module xil_defaultlib.left_truncation
Compiling module xil_defaultlib.bitwiseand
Compiling module xil_defaultlib.bitwiseor
Compiling module xil_defaultlib.no
Compiling module xil_defaultlib.xor32
Compiling module xil_defaultlib.right_shift_arithmetic
Compiling module xil_defaultlib.comparator32
Compiling module xil_defaultlib.comparator32_unsigned
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
