// Seed: 325433231
module module_0;
  id_1(
      -1
  );
  assign id_2 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  wire id_3,
    input  wire id_4,
    output tri  id_5,
    output tri1 id_6,
    output tri0 id_7,
    input  tri  id_8
);
  wire id_10;
  module_0 modCall_1 ();
  always @(1'b0) @(id_0 or posedge -1) id_2 = -1;
endmodule
module module_2 (
    input supply0 id_0
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
