Item(by='jsheard', descendants=None, kids=None, score=None, time=1606574515, title=None, item_type='comment', url=None, parent=25237724, text='M1 does follow standard ARM memory ordering rules in general, TSO is only enabled for processes running under Rosetta2 emulation<p>It probably would be legal to enable TSO everywhere as you said, but weaker ordering lets the CPU do more aggressive optimizations')