void F_1 ( int V_1 , void * V_2 )\r\n{\r\nF_2 ( F_3 ( V_2 ) , V_3 +\r\nF_4 ( V_1 ) ) ;\r\n}\r\nint F_5 ( unsigned int V_4 ,\r\nunsigned int V_5 ,\r\nT_1 V_6 )\r\n{\r\nvoid T_2 * V_7 ;\r\nT_3 V_8 = & V_9 - & V_10 ;\r\nF_6 ( V_11 , V_12 ) ;\r\nF_7 ( V_4 , V_5 ,\r\nV_13 , V_14 ) ;\r\nV_7 = F_8 ( V_13 , V_14 ) ;\r\nif ( ! V_7 ) {\r\nF_9 ( L_1 ) ;\r\nreturn - V_15 ;\r\n}\r\nmemcpy ( V_7 , & V_10 , V_8 ) ;\r\nF_10 ( ( unsigned long ) V_6 ,\r\nV_7 + V_8 - 4 ) ;\r\nF_11 ( V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_12 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nstruct V_18 V_19 ;\r\nint V_20 = 0 ;\r\nV_17 = F_13 ( NULL , V_21 ) ;\r\nif ( ! V_17 )\r\nreturn 0 ;\r\nF_14 ( L_2 ) ;\r\nif ( F_15 ( V_17 , 0 , & V_19 ) ) {\r\nF_9 ( L_3 ) ;\r\nV_20 = - V_22 ;\r\ngoto V_23;\r\n}\r\nif ( F_16 ( V_17 , L_4 ) ) {\r\nF_17 ( V_24 L_5 ) ;\r\nV_19 . V_25 = V_19 . V_25 - V_26 ;\r\nV_19 . V_27 = V_19 . V_25 + V_28 - 1 ;\r\n}\r\nif ( ! F_18 ( V_19 . V_25 , F_19 ( & V_19 ) ,\r\nV_17 -> V_29 ) ) {\r\nF_9 ( L_6 ) ;\r\nV_20 = - V_30 ;\r\ngoto V_23;\r\n}\r\nV_31 = V_19 . V_25 ;\r\nV_3 = F_8 ( V_19 . V_25 , F_19 ( & V_19 ) ) ;\r\nif ( ! V_3 ) {\r\nF_9 ( L_7 ) ;\r\nF_20 ( V_19 . V_25 , F_19 ( & V_19 ) ) ;\r\nV_20 = - V_15 ;\r\ngoto V_23;\r\n}\r\nV_23:\r\nF_21 ( V_17 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic void F_22 ( void )\r\n{\r\nT_3 V_32 ;\r\nif ( V_3 == NULL )\r\nreturn;\r\nV_32 = F_23 ( V_3 + V_33 ) ;\r\nV_32 |= V_34 ;\r\nF_2 ( V_32 , V_3 + V_33 ) ;\r\n}\r\nstatic int F_24 ( unsigned long V_35 )\r\n{\r\nunsigned int V_1 = F_25 ( F_26 () ) ;\r\nT_3 V_32 ;\r\nif ( V_3 == NULL )\r\nreturn - V_36 ;\r\nV_32 = F_23 ( V_3 + F_27 ( V_1 ) ) ;\r\nV_32 |= V_37 |\r\nV_38 |\r\nV_39 |\r\nV_40 |\r\nV_41 |\r\nV_42 ;\r\nF_2 ( V_32 , V_3 + F_27 ( V_1 ) ) ;\r\nV_32 = F_23 ( V_3 + F_28 ( V_1 ) ) ;\r\nif ( V_35 & V_43 )\r\nV_32 |= V_44 ;\r\nV_32 |= V_45 ;\r\nF_2 ( V_32 , V_3 + F_28 ( V_1 ) ) ;\r\nif ( V_35 & V_46 ) {\r\nV_32 = F_23 ( V_3 + F_29 ( V_1 ) ) ;\r\nV_32 |= V_47 ;\r\nF_2 ( V_32 , V_3 + F_29 ( V_1 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_30 ( unsigned long V_48 )\r\n{\r\nunsigned long V_35 = V_46 ;\r\nint V_20 ;\r\nif ( V_48 )\r\nV_35 |= V_43 ;\r\nV_20 = F_24 ( V_35 ) ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nF_31 ( V_49 ) ;\r\nF_32 () ;\r\nF_33 () ;\r\nF_34 () ;\r\nF_35 () ;\r\nF_36 () ;\r\nasm volatile(\r\n"mrc p15, 0, r0, c1, c0, 0 \n\t"\r\n"tst r0, %0 \n\t"\r\n"orreq r0, r0, #(1 << 2) \n\t"\r\n"mcreq p15, 0, r0, c1, c0, 0 \n\t"\r\n"isb "\r\n: : "Ir" (CR_C) : "r0");\r\nF_37 ( L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( unsigned long V_48 )\r\n{\r\nreturn F_39 ( V_48 , F_30 ) ;\r\n}\r\nint F_40 ( unsigned long V_48 )\r\n{\r\nunsigned long V_35 = 0 ;\r\nif ( V_48 )\r\nV_35 |= V_43 ;\r\nF_24 ( V_35 ) ;\r\nF_31 ( V_50 ) ;\r\nF_41 ( F_42 () , V_51 ) ;\r\nF_43 () ;\r\nreturn 1 ;\r\n}\r\nstatic int F_44 ( unsigned long V_48 )\r\n{\r\nreturn F_39 ( false , F_40 ) ;\r\n}\r\nvoid F_45 ( void )\r\n{\r\nunsigned int V_1 = F_25 ( F_26 () ) ;\r\nT_3 V_32 ;\r\nif ( V_3 == NULL )\r\nreturn;\r\nV_32 = F_23 ( V_3 + F_28 ( V_1 ) ) ;\r\nV_32 &= ~ V_44 ;\r\nF_2 ( V_32 , V_3 + F_28 ( V_1 ) ) ;\r\nV_32 = F_23 ( V_3 + F_27 ( V_1 ) ) ;\r\nV_32 &= ~ ( V_38 | V_39 ) ;\r\nV_32 &= ~ V_37 ;\r\nV_32 &= ~ V_40 ;\r\nV_32 &= ~ ( V_41 | V_42 ) ;\r\nF_2 ( V_32 , V_3 + F_27 ( V_1 ) ) ;\r\n}\r\nstatic int F_46 ( struct V_52 * V_53 ,\r\nunsigned long V_54 , void * V_55 )\r\n{\r\nif ( V_54 == V_56 ) {\r\nunsigned int V_1 = F_25 ( F_26 () ) ;\r\nF_1 ( V_1 , V_57 ) ;\r\n} else if ( V_54 == V_58 ) {\r\nF_45 () ;\r\n}\r\nreturn V_59 ;\r\n}\r\nstatic int F_47 ( struct V_16 * V_17 )\r\n{\r\nif ( F_48 ( V_17 , L_9 ) ) {\r\nF_17 ( L_10 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_4 int F_49 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nT_1 V_60 ;\r\nV_17 = F_50 ( NULL , NULL , L_11 ) ;\r\nif ( ! V_17 )\r\nreturn - V_61 ;\r\nif ( F_47 ( V_17 ) )\r\ngoto V_27;\r\nV_60 = V_31 + F_4 ( 0 ) ;\r\nF_5 ( V_62 ,\r\nV_63 ,\r\nV_60 ) ;\r\nV_57 = V_64 ;\r\nV_65 . V_66 . V_67 = F_38 ;\r\nV_65 . V_68 = L_12 ;\r\nV_27:\r\nF_21 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_4 int F_51 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nvoid T_2 * V_69 ;\r\nT_3 V_32 ;\r\nF_17 ( L_13 ) ;\r\nreturn 0 ;\r\nV_17 = F_50 ( NULL , NULL ,\r\nL_14 ) ;\r\nif ( ! V_17 )\r\nreturn - V_61 ;\r\nif ( F_47 ( V_17 ) )\r\ngoto V_27;\r\nF_21 ( V_17 ) ;\r\nV_17 = F_50 ( NULL , NULL ,\r\nL_15 ) ;\r\nif ( ! V_17 )\r\nreturn - V_61 ;\r\nV_69 = F_52 ( V_17 , 0 ) ;\r\nF_53 ( ! V_69 ) ;\r\nV_32 = F_23 ( V_69 + V_70 ) ;\r\nV_32 |= V_71 ;\r\nV_32 |= V_72 ;\r\nF_2 ( V_32 , V_69 + V_70 ) ;\r\nF_11 ( V_69 ) ;\r\nV_32 = F_23 ( V_3 + V_73 ) ;\r\nV_32 &= ~ V_74 ;\r\nV_32 |= V_75 ;\r\nV_32 |= V_76 ;\r\nF_2 ( V_32 , V_3 + V_73 ) ;\r\nV_57 = V_77 ;\r\nV_65 . V_66 . V_67 = F_44 ;\r\nV_65 . V_68 = L_16 ;\r\nV_27:\r\nF_21 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_4 int F_54 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nV_17 = F_50 ( NULL , NULL , L_11 ) ;\r\nif ( ! V_17 )\r\nreturn - V_61 ;\r\nif ( F_47 ( V_17 ) )\r\ngoto V_27;\r\nV_57 = V_64 ;\r\nV_65 . V_66 . V_67 = F_38 ;\r\nV_65 . V_68 = L_17 ;\r\nV_27:\r\nF_21 ( V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_55 ( void )\r\n{\r\nstruct V_16 * V_17 ;\r\nint V_20 ;\r\nV_17 = F_13 ( NULL , V_21 ) ;\r\nif ( ! V_17 )\r\nreturn 0 ;\r\nF_21 ( V_17 ) ;\r\nif ( F_56 ( L_18 ) ) {\r\nF_57 () ;\r\nF_17 ( L_19 ) ;\r\n}\r\nif ( F_56 ( L_20 ) )\r\nV_20 = F_54 () ;\r\nelse if ( F_56 ( L_21 ) )\r\nV_20 = F_49 () ;\r\nelse if ( F_56 ( L_18 ) )\r\nV_20 = F_51 () ;\r\nelse\r\nreturn 0 ;\r\nif ( V_20 )\r\nreturn V_20 ;\r\nF_22 () ;\r\nif ( V_65 . V_68 )\r\nF_58 ( & V_65 ) ;\r\nF_59 ( & V_78 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_60 ( void * V_79 )\r\n{\r\nT_3 V_32 ;\r\nT_3 V_80 = F_26 () ;\r\nunsigned long V_35 ;\r\nF_61 ( V_35 ) ;\r\nV_32 = F_23 ( V_3 + F_27 ( V_80 ) ) ;\r\nV_32 |= V_37 |\r\nV_41 |\r\nV_42 ;\r\nF_2 ( V_32 , V_3 + F_27 ( V_80 ) ) ;\r\nV_32 = F_23 ( V_3 + F_28 ( V_80 ) ) ;\r\nV_32 |= V_81 ;\r\nF_2 ( V_32 , V_3 + F_28 ( V_80 ) ) ;\r\nF_34 () ;\r\nV_32 = F_23 ( V_3 + F_27 ( V_80 ) ) ;\r\nV_32 &= ~ V_37 ;\r\nF_2 ( V_32 , V_3 + F_27 ( V_80 ) ) ;\r\nF_62 ( V_35 ) ;\r\n}\r\nint F_63 ( int V_80 )\r\n{\r\nunsigned long V_82 ;\r\nint V_83 = F_25 ( V_80 ) ;\r\nT_3 V_32 ;\r\nV_32 = F_23 ( V_3 + F_64 ( V_83 ) ) ;\r\nV_32 &= ~ V_84 ;\r\nF_2 ( V_32 , V_3 + F_64 ( V_83 ) ) ;\r\nV_32 = F_23 ( V_3 + F_64 ( V_83 ) ) ;\r\nV_32 |= V_85 ;\r\nF_2 ( V_32 , V_3 + F_64 ( V_83 ) ) ;\r\nF_65 ( V_80 , F_60 ,\r\nNULL , false ) ;\r\nV_82 = V_86 + V_87 ;\r\nwhile ( F_66 ( V_86 , V_82 ) ) {\r\nV_32 = F_23 ( V_3 + F_64 ( V_83 ) ) ;\r\nif ( V_32 & V_84 )\r\nbreak;\r\nF_67 ( 10 ) ;\r\n}\r\nif ( F_68 ( V_86 , V_82 ) )\r\nreturn - V_88 ;\r\nV_32 = F_23 ( V_3 + F_64 ( V_83 ) ) ;\r\nV_32 &= ~ V_85 ;\r\nF_2 ( V_32 , V_3 + F_64 ( V_83 ) ) ;\r\nreturn 0 ;\r\n}
