INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_floating_point_0_0'
