{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 11:15:57 2016 " "Info: Processing started: Tue Dec 06 11:15:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[0\] " "Warning: Node \"controller:inst2\|final_mux_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[1\] " "Warning: Node \"controller:inst2\|final_mux_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[3\] " "Warning: Node \"controller:inst2\|final_mux_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[2\] " "Warning: Node \"controller:inst2\|final_mux_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[0\] " "Warning: Node \"controller:inst2\|mux_select2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[1\] " "Warning: Node \"controller:inst2\|mux_select2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[3\] " "Warning: Node \"controller:inst2\|mux_select2\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[2\] " "Warning: Node \"controller:inst2\|mux_select2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[1\] " "Warning: Node \"controller:inst2\|mux_select3\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[0\] " "Warning: Node \"controller:inst2\|mux_select3\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[3\] " "Warning: Node \"controller:inst2\|mux_select3\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[2\] " "Warning: Node \"controller:inst2\|mux_select3\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset1 " "Warning: Node \"controller:inst2\|MAC_Reset1\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset2 " "Warning: Node \"controller:inst2\|MAC_Reset2\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[1\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[2\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[0\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[1\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[2\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[0\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr1~0 " "Info: Detected gated clock \"controller:inst2\|WideOr1~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr19~0 " "Info: Detected gated clock \"controller:inst2\|WideOr19~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr62~0 " "Info: Detected gated clock \"controller:inst2\|WideOr62~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr46~0 " "Info: Detected gated clock \"controller:inst2\|WideOr46~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr46~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr39~1 " "Info: Detected gated clock \"controller:inst2\|WideOr39~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr39~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr23~1 " "Info: Detected gated clock \"controller:inst2\|WideOr23~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr13~1 " "Info: Detected gated clock \"controller:inst2\|WideOr13~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S25 " "Info: Detected ripple clock \"controller:inst2\|pstate.S25\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S21 " "Info: Detected ripple clock \"controller:inst2\|pstate.S21\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S26 " "Info: Detected ripple clock \"controller:inst2\|pstate.S26\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S13 " "Info: Detected ripple clock \"controller:inst2\|pstate.S13\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S17 " "Info: Detected ripple clock \"controller:inst2\|pstate.S17\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S22 " "Info: Detected ripple clock \"controller:inst2\|pstate.S22\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50~2 " "Info: Detected gated clock \"controller:inst2\|WideOr50~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50~1 " "Info: Detected gated clock \"controller:inst2\|WideOr50~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50 " "Info: Detected gated clock \"controller:inst2\|WideOr50\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr4 " "Info: Detected gated clock \"controller:inst2\|WideOr4\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr1~1 " "Info: Detected gated clock \"controller:inst2\|WideOr1~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S24 " "Info: Detected ripple clock \"controller:inst2\|pstate.S24\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr43~0 " "Info: Detected gated clock \"controller:inst2\|WideOr43~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr48~0 " "Info: Detected gated clock \"controller:inst2\|WideOr48~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S27 " "Info: Detected ripple clock \"controller:inst2\|pstate.S27\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S14 " "Info: Detected ripple clock \"controller:inst2\|pstate.S14\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S15 " "Info: Detected ripple clock \"controller:inst2\|pstate.S15\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr44~2 " "Info: Detected gated clock \"controller:inst2\|WideOr44~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr44~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr43~1 " "Info: Detected gated clock \"controller:inst2\|WideOr43~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr43~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S28 " "Info: Detected ripple clock \"controller:inst2\|pstate.S28\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S29 " "Info: Detected ripple clock \"controller:inst2\|pstate.S29\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S11 " "Info: Detected ripple clock \"controller:inst2\|pstate.S11\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S30 " "Info: Detected ripple clock \"controller:inst2\|pstate.S30\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S4 " "Info: Detected ripple clock \"controller:inst2\|pstate.S4\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S18 " "Info: Detected ripple clock \"controller:inst2\|pstate.S18\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S19 " "Info: Detected ripple clock \"controller:inst2\|pstate.S19\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S16 " "Info: Detected ripple clock \"controller:inst2\|pstate.S16\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr9 " "Info: Detected gated clock \"controller:inst2\|WideOr9\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S1 " "Info: Detected ripple clock \"controller:inst2\|pstate.S1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S3 " "Info: Detected ripple clock \"controller:inst2\|pstate.S3\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S2 " "Info: Detected ripple clock \"controller:inst2\|pstate.S2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr25~0 " "Info: Detected gated clock \"controller:inst2\|WideOr25~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57~0 " "Info: Detected gated clock \"controller:inst2\|WideOr57~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S6 " "Info: Detected ripple clock \"controller:inst2\|pstate.S6\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S5 " "Info: Detected ripple clock \"controller:inst2\|pstate.S5\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S8 " "Info: Detected ripple clock \"controller:inst2\|pstate.S8\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S7 " "Info: Detected ripple clock \"controller:inst2\|pstate.S7\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S9 " "Info: Detected ripple clock \"controller:inst2\|pstate.S9\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57~2 " "Info: Detected gated clock \"controller:inst2\|WideOr57~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S10 " "Info: Detected ripple clock \"controller:inst2\|pstate.S10\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57 " "Info: Detected gated clock \"controller:inst2\|WideOr57\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57~1 " "Info: Detected gated clock \"controller:inst2\|WideOr57~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50~0 " "Info: Detected gated clock \"controller:inst2\|WideOr50~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mux_select1\[0\] register MAC:inst4\|MAC_Checker:inst1\|feedback\[14\] 12.57 MHz 79.536 ns Internal " "Info: Clock \"clk\" has Internal fmax of 12.57 MHz between source register \"controller:inst2\|mux_select1\[0\]\" and destination register \"MAC:inst4\|MAC_Checker:inst1\|feedback\[14\]\" (period= 79.536 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.109 ns + Longest register register " "Info: + Longest register to register delay is 30.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[0\] 1 REG LC_X8_Y7_N0 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N0; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.740 ns) 1.503 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~77 2 COMB LC_X8_Y7_N1 1 " "Info: 2: + IC(0.763 ns) + CELL(0.740 ns) = 1.503 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~77'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.005 ns) + CELL(0.200 ns) 4.708 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~78 3 COMB LC_X8_Y9_N0 1 " "Info: 3: + IC(3.005 ns) + CELL(0.200 ns) = 4.708 ns; Loc. = LC_X8_Y9_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~78 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 5.988 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~79 4 COMB LC_X8_Y9_N4 1 " "Info: 4: + IC(0.769 ns) + CELL(0.511 ns) = 5.988 ns; Loc. = LC_X8_Y9_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 6.722 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~82 5 COMB LC_X8_Y9_N5 13 " "Info: 5: + IC(0.534 ns) + CELL(0.200 ns) = 6.722 ns; Loc. = LC_X8_Y9_N5; Fanout = 13; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.978 ns) 9.598 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[1\]~COUT 6 COMB LC_X8_Y10_N2 2 " "Info: 6: + IC(1.898 ns) + CELL(0.978 ns) = 9.598 ns; Loc. = LC_X8_Y10_N2; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.721 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~COUT 7 COMB LC_X8_Y10_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 9.721 ns; Loc. = LC_X8_Y10_N3; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.536 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~5 8 COMB LC_X8_Y10_N4 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 10.536 ns; Loc. = LC_X8_Y10_N4; Fanout = 9; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.835 ns) + CELL(0.511 ns) 13.882 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le2a\[0\] 9 COMB LC_X7_Y6_N7 1 " "Info: 9: + IC(2.835 ns) + CELL(0.511 ns) = 13.882 ns; Loc. = LC_X7_Y6_N7; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le2a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.346 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.200 ns) 15.986 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[0\] 10 COMB LC_X7_Y8_N3 3 " "Info: 10: + IC(1.904 ns) + CELL(0.200 ns) = 15.986 ns; Loc. = LC_X7_Y8_N3; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.978 ns) 17.656 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~17 11 COMB LC_X7_Y8_N8 2 " "Info: 11: + IC(0.692 ns) + CELL(0.978 ns) = 17.656 ns; Loc. = LC_X7_Y8_N8; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 18.055 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[5\]~15 12 COMB LC_X7_Y8_N9 6 " "Info: 12: + IC(0.000 ns) + CELL(0.399 ns) = 18.055 ns; Loc. = LC_X7_Y8_N9; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[5\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 19.289 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[7\]~10 13 COMB LC_X8_Y8_N1 3 " "Info: 13: + IC(0.000 ns) + CELL(1.234 ns) = 19.289 ns; Loc. = LC_X8_Y8_N1; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[7\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.978 ns) 22.095 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[9\]~13 14 COMB LC_X5_Y8_N1 2 " "Info: 14: + IC(1.828 ns) + CELL(0.978 ns) = 22.095 ns; Loc. = LC_X5_Y8_N1; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[9\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.218 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[10\]~11 15 COMB LC_X5_Y8_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 22.218 ns; Loc. = LC_X5_Y8_N2; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[10\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.341 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[11\]~9 16 COMB LC_X5_Y8_N3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 22.341 ns; Loc. = LC_X5_Y8_N3; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[11\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 23.156 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[12\]~6 17 COMB LC_X5_Y8_N4 3 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 23.156 ns; Loc. = LC_X5_Y8_N4; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add8_result\[12\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mult_0km.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.954 ns) 27.168 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7 18 COMB LC_X5_Y5_N4 6 " "Info: 18: + IC(3.058 ns) + CELL(0.954 ns) = 27.168 ns; Loc. = LC_X5_Y5_N4; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 28.143 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2 19 COMB LC_X5_Y5_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.975 ns) = 28.143 ns; Loc. = LC_X5_Y5_N6; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.804 ns) 30.109 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[14\] 20 REG LC_X6_Y5_N6 4 " "Info: 20: + IC(1.162 ns) + CELL(0.804 ns) = 30.109 ns; Loc. = LC_X6_Y5_N6; Fanout = 4; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.661 ns ( 38.73 % ) " "Info: Total cell delay = 11.661 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.448 ns ( 61.27 % ) " "Info: Total interconnect delay = 18.448 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.109 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.109 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~78 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.763ns 3.005ns 0.769ns 0.534ns 1.898ns 0.000ns 0.000ns 2.835ns 1.904ns 0.692ns 0.000ns 0.000ns 1.828ns 0.000ns 0.000ns 0.000ns 3.058ns 0.000ns 1.162ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 0.978ns 0.123ns 0.815ns 0.511ns 0.200ns 0.978ns 0.399ns 1.234ns 0.978ns 0.123ns 0.123ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.326 ns - Smallest " "Info: - Smallest clock skew is -9.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[14\] 2 REG LC_X6_Y5_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N6; Fanout = 4; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.145 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S1 2 REG LC_X2_Y6_N8 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y6_N8; Fanout = 9; REG Node = 'controller:inst2\|pstate.S1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.750 ns) + CELL(0.200 ns) 13.145 ns controller:inst2\|mux_select1\[0\] 3 REG LC_X8_Y7_N0 36 " "Info: 3: + IC(8.750 ns) + CELL(0.200 ns) = 13.145 ns; Loc. = LC_X8_Y7_N0; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 20.21 % ) " "Info: Total cell delay = 2.657 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.488 ns ( 79.79 % ) " "Info: Total interconnect delay = 10.488 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.145 ns" { clk controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.145 ns" { clk {} clk~combout {} controller:inst2|pstate.S1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 8.750ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.145 ns" { clk controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.145 ns" { clk {} clk~combout {} controller:inst2|pstate.S1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 8.750ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.109 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~78 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.109 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~77 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~78 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[7]~10 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[9]~13 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[10]~11 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[11]~9 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add8_result[12]~6 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.763ns 3.005ns 0.769ns 0.534ns 1.898ns 0.000ns 0.000ns 2.835ns 1.904ns 0.692ns 0.000ns 0.000ns 1.828ns 0.000ns 0.000ns 0.000ns 3.058ns 0.000ns 1.162ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 0.978ns 0.123ns 0.815ns 0.511ns 0.200ns 0.978ns 0.399ns 1.234ns 0.978ns 0.123ns 0.123ns 0.815ns 0.954ns 0.975ns 0.804ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|MAC_Checker:inst1|feedback[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.145 ns" { clk controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.145 ns" { clk {} clk~combout {} controller:inst2|pstate.S1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 1.738ns 8.750ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 112 " "Warning: Circuit may not operate. Detected 112 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S19 controller:inst2\|final_mux_sel\[3\] clk 7.739 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S19\" and destination pin or register \"controller:inst2\|final_mux_sel\[3\]\" for clock \"clk\" (Hold time is 7.739 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.211 ns + Largest " "Info: + Largest clock skew is 12.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.030 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S7 2 REG LC_X1_Y6_N8 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X1_Y6_N8; Fanout = 5; REG Node = 'controller:inst2\|pstate.S7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S7 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.740 ns) 6.778 ns controller:inst2\|WideOr57~1 3 COMB LC_X3_Y6_N4 2 " "Info: 3: + IC(1.843 ns) + CELL(0.740 ns) = 6.778 ns; Loc. = LC_X3_Y6_N4; Fanout = 2; COMB Node = 'controller:inst2\|WideOr57~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { controller:inst2|pstate.S7 controller:inst2|WideOr57~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.511 ns) 9.169 ns controller:inst2\|WideOr57 4 COMB LC_X2_Y7_N1 4 " "Info: 4: + IC(1.880 ns) + CELL(0.511 ns) = 9.169 ns; Loc. = LC_X2_Y7_N1; Fanout = 4; COMB Node = 'controller:inst2\|WideOr57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { controller:inst2|WideOr57~1 controller:inst2|WideOr57 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.350 ns) + CELL(0.511 ns) 16.030 ns controller:inst2\|final_mux_sel\[3\] 5 REG LC_X2_Y8_N3 1 " "Info: 5: + IC(6.350 ns) + CELL(0.511 ns) = 16.030 ns; Loc. = LC_X2_Y8_N3; Fanout = 1; REG Node = 'controller:inst2\|final_mux_sel\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.219 ns ( 26.32 % ) " "Info: Total cell delay = 4.219 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.811 ns ( 73.68 % ) " "Info: Total interconnect delay = 11.811 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.030 ns" { clk controller:inst2|pstate.S7 controller:inst2|WideOr57~1 controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.030 ns" { clk {} clk~combout {} controller:inst2|pstate.S7 {} controller:inst2|WideOr57~1 {} controller:inst2|WideOr57 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.738ns 1.843ns 1.880ns 6.350ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S19 2 REG LC_X3_Y7_N8 9 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y7_N8; Fanout = 9; REG Node = 'controller:inst2\|pstate.S19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S19 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.030 ns" { clk controller:inst2|pstate.S7 controller:inst2|WideOr57~1 controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.030 ns" { clk {} clk~combout {} controller:inst2|pstate.S7 {} controller:inst2|WideOr57~1 {} controller:inst2|WideOr57 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.738ns 1.843ns 1.880ns 6.350ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.096 ns - Shortest register register " "Info: - Shortest register to register delay is 4.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S19 1 REG LC_X3_Y7_N8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N8; Fanout = 9; REG Node = 'controller:inst2\|pstate.S19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S19 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns controller:inst2\|WideOr64~6 2 COMB LC_X3_Y7_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X3_Y7_N8; Fanout = 2; COMB Node = 'controller:inst2\|WideOr64~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { controller:inst2|pstate.S19 controller:inst2|WideOr64~6 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.200 ns) 2.649 ns controller:inst2\|WideOr58 3 COMB LC_X2_Y8_N2 1 " "Info: 3: + IC(1.854 ns) + CELL(0.200 ns) = 2.649 ns; Loc. = LC_X2_Y8_N2; Fanout = 1; COMB Node = 'controller:inst2\|WideOr58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { controller:inst2|WideOr64~6 controller:inst2|WideOr58 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.740 ns) 4.096 ns controller:inst2\|final_mux_sel\[3\] 4 REG LC_X2_Y8_N3 1 " "Info: 4: + IC(0.707 ns) + CELL(0.740 ns) = 4.096 ns; Loc. = LC_X2_Y8_N3; Fanout = 1; REG Node = 'controller:inst2\|final_mux_sel\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { controller:inst2|WideOr58 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 37.48 % ) " "Info: Total cell delay = 1.535 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.561 ns ( 62.52 % ) " "Info: Total interconnect delay = 2.561 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { controller:inst2|pstate.S19 controller:inst2|WideOr64~6 controller:inst2|WideOr58 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.096 ns" { controller:inst2|pstate.S19 {} controller:inst2|WideOr64~6 {} controller:inst2|WideOr58 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.854ns 0.707ns } { 0.000ns 0.595ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.030 ns" { clk controller:inst2|pstate.S7 controller:inst2|WideOr57~1 controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.030 ns" { clk {} clk~combout {} controller:inst2|pstate.S7 {} controller:inst2|WideOr57~1 {} controller:inst2|WideOr57 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.738ns 1.843ns 1.880ns 6.350ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S19 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { controller:inst2|pstate.S19 controller:inst2|WideOr64~6 controller:inst2|WideOr58 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.096 ns" { controller:inst2|pstate.S19 {} controller:inst2|WideOr64~6 {} controller:inst2|WideOr58 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.854ns 0.707ns } { 0.000ns 0.595ns 0.200ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "demux1to12:inst\|Data_out3\[3\] din\[3\] clk 2.788 ns register " "Info: tsu for register \"demux1to12:inst\|Data_out3\[3\]\" (data pin = \"din\[3\]\", clock pin = \"clk\") is 2.788 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.274 ns + Longest pin register " "Info: + Longest pin to register delay is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[3\] 1 PIN PIN_B9 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_B9; Fanout = 12; PIN Node = 'din\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.862 ns) + CELL(0.280 ns) 6.274 ns demux1to12:inst\|Data_out3\[3\] 2 REG LC_X8_Y7_N1 3 " "Info: 2: + IC(4.862 ns) + CELL(0.280 ns) = 6.274 ns; Loc. = LC_X8_Y7_N1; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { din[3] demux1to12:inst|Data_out3[3] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 22.51 % ) " "Info: Total cell delay = 1.412 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.862 ns ( 77.49 % ) " "Info: Total interconnect delay = 4.862 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { din[3] demux1to12:inst|Data_out3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { din[3] {} din[3]~combout {} demux1to12:inst|Data_out3[3] {} } { 0.000ns 0.000ns 4.862ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns demux1to12:inst\|Data_out3\[3\] 2 REG LC_X8_Y7_N1 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y7_N1; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out3\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk demux1to12:inst|Data_out3[3] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out3[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { din[3] demux1to12:inst|Data_out3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { din[3] {} din[3]~combout {} demux1to12:inst|Data_out3[3] {} } { 0.000ns 0.000ns 4.862ns } { 0.000ns 1.132ns 0.280ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out3[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out3[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test0\[4\] controller:inst2\|mux_select2\[1\] 23.352 ns register " "Info: tco from clock \"clk\" to destination pin \"test0\[4\]\" through register \"controller:inst2\|mux_select2\[1\]\" is 23.352 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.927 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S1 2 REG LC_X2_Y6_N8 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X2_Y6_N8; Fanout = 9; REG Node = 'controller:inst2\|pstate.S1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.200 ns) 6.434 ns controller:inst2\|WideOr25~0 3 COMB LC_X2_Y7_N6 4 " "Info: 3: + IC(2.039 ns) + CELL(0.200 ns) = 6.434 ns; Loc. = LC_X2_Y7_N6; Fanout = 4; COMB Node = 'controller:inst2\|WideOr25~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { controller:inst2|pstate.S1 controller:inst2|WideOr25~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.293 ns) + CELL(0.200 ns) 12.927 ns controller:inst2\|mux_select2\[1\] 4 REG LC_X6_Y6_N7 37 " "Info: 4: + IC(6.293 ns) + CELL(0.200 ns) = 12.927 ns; Loc. = LC_X6_Y6_N7; Fanout = 37; REG Node = 'controller:inst2\|mux_select2\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { controller:inst2|WideOr25~0 controller:inst2|mux_select2[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 22.10 % ) " "Info: Total cell delay = 2.857 ns ( 22.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.070 ns ( 77.90 % ) " "Info: Total interconnect delay = 10.070 ns ( 77.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.927 ns" { clk controller:inst2|pstate.S1 controller:inst2|WideOr25~0 controller:inst2|mux_select2[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.927 ns" { clk {} clk~combout {} controller:inst2|pstate.S1 {} controller:inst2|WideOr25~0 {} controller:inst2|mux_select2[1] {} } { 0.000ns 0.000ns 1.738ns 2.039ns 6.293ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.425 ns + Longest register pin " "Info: + Longest register to pin delay is 10.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select2\[1\] 1 REG LC_X6_Y6_N7 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N7; Fanout = 37; REG Node = 'controller:inst2\|mux_select2\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select2[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.693 ns) + CELL(0.200 ns) 2.893 ns lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~40 2 COMB LC_X5_Y10_N1 1 " "Info: 2: + IC(2.693 ns) + CELL(0.200 ns) = 2.893 ns; Loc. = LC_X5_Y10_N1; Fanout = 1; COMB Node = 'lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { controller:inst2|mux_select2[1] lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~40 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 3.824 ns lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~41 3 COMB LC_X5_Y10_N4 1 " "Info: 3: + IC(0.731 ns) + CELL(0.200 ns) = 3.824 ns; Loc. = LC_X5_Y10_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~40 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~41 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.511 ns) 5.093 ns lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~44 4 COMB LC_X5_Y10_N7 1 " "Info: 4: + IC(0.758 ns) + CELL(0.511 ns) = 5.093 ns; Loc. = LC_X5_Y10_N7; Fanout = 1; COMB Node = 'lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~41 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~44 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 6.380 ns lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~47 5 COMB LC_X5_Y10_N8 9 " "Info: 5: + IC(0.776 ns) + CELL(0.511 ns) = 6.380 ns; Loc. = LC_X5_Y10_N8; Fanout = 9; COMB Node = 'lpm_mux0:inst8\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[4\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~44 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~47 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(2.322 ns) 10.425 ns test0\[4\] 6 PIN PIN_A5 0 " "Info: 6: + IC(1.723 ns) + CELL(2.322 ns) = 10.425 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'test0\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~47 test0[4] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { -80 784 960 -64 "test0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.744 ns ( 35.91 % ) " "Info: Total cell delay = 3.744 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.681 ns ( 64.09 % ) " "Info: Total interconnect delay = 6.681 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.425 ns" { controller:inst2|mux_select2[1] lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~40 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~41 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~44 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~47 test0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.425 ns" { controller:inst2|mux_select2[1] {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~40 {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~41 {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~44 {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~47 {} test0[4] {} } { 0.000ns 2.693ns 0.731ns 0.758ns 0.776ns 1.723ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.927 ns" { clk controller:inst2|pstate.S1 controller:inst2|WideOr25~0 controller:inst2|mux_select2[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.927 ns" { clk {} clk~combout {} controller:inst2|pstate.S1 {} controller:inst2|WideOr25~0 {} controller:inst2|mux_select2[1] {} } { 0.000ns 0.000ns 1.738ns 2.039ns 6.293ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.425 ns" { controller:inst2|mux_select2[1] lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~40 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~41 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~44 lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~47 test0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.425 ns" { controller:inst2|mux_select2[1] {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~40 {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~41 {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~44 {} lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[4]~47 {} test0[4] {} } { 0.000ns 2.693ns 0.731ns 0.758ns 0.776ns 1.723ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset output_rdy 8.282 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"output_rdy\" is 8.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_F16 48 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_F16; Fanout = 48; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 432 -216 -48 448 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.018 ns) + CELL(0.200 ns) 5.350 ns lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_e9c:auto_generated\|result_node\[0\]~1 2 COMB LC_X1_Y7_N8 1 " "Info: 2: + IC(4.018 ns) + CELL(0.200 ns) = 5.350 ns; Loc. = LC_X1_Y7_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_e9c:auto_generated\|result_node\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { reset lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_e9c.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/db/mux_e9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(2.322 ns) 8.282 ns output_rdy 3 PIN PIN_J1 0 " "Info: 3: + IC(0.610 ns) + CELL(2.322 ns) = 8.282 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'output_rdy'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated|result_node[0]~1 output_rdy } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 432 968 1144 448 "output_rdy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 44.12 % ) " "Info: Total cell delay = 3.654 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.628 ns ( 55.88 % ) " "Info: Total interconnect delay = 4.628 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.282 ns" { reset lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated|result_node[0]~1 output_rdy } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.282 ns" { reset {} reset~combout {} lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated|result_node[0]~1 {} output_rdy {} } { 0.000ns 0.000ns 4.018ns 0.610ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:inst2\|MAC_Reset1 cf_load clk 9.145 ns register " "Info: th for register \"controller:inst2\|MAC_Reset1\" (data pin = \"cf_load\", clock pin = \"clk\") is 9.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.527 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 402 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S18 2 REG LC_X3_Y7_N0 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y7_N0; Fanout = 8; REG Node = 'controller:inst2\|pstate.S18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S18 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.018 ns) + CELL(0.740 ns) 8.953 ns controller:inst2\|WideOr62~0 3 COMB LC_X2_Y6_N7 4 " "Info: 3: + IC(4.018 ns) + CELL(0.740 ns) = 8.953 ns; Loc. = LC_X2_Y6_N7; Fanout = 4; COMB Node = 'controller:inst2\|WideOr62~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { controller:inst2|pstate.S18 controller:inst2|WideOr62~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.648 ns) + CELL(0.740 ns) 12.341 ns controller:inst2\|WideOr1~1 4 COMB LC_X2_Y6_N4 1 " "Info: 4: + IC(2.648 ns) + CELL(0.740 ns) = 12.341 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; COMB Node = 'controller:inst2\|WideOr1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { controller:inst2|WideOr62~0 controller:inst2|WideOr1~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.272 ns) + CELL(0.914 ns) 15.527 ns controller:inst2\|MAC_Reset1 5 REG LC_X1_Y6_N3 32 " "Info: 5: + IC(2.272 ns) + CELL(0.914 ns) = 15.527 ns; Loc. = LC_X1_Y6_N3; Fanout = 32; REG Node = 'controller:inst2\|MAC_Reset1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { controller:inst2|WideOr1~1 controller:inst2|MAC_Reset1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.851 ns ( 31.24 % ) " "Info: Total cell delay = 4.851 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.676 ns ( 68.76 % ) " "Info: Total interconnect delay = 10.676 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.527 ns" { clk controller:inst2|pstate.S18 controller:inst2|WideOr62~0 controller:inst2|WideOr1~1 controller:inst2|MAC_Reset1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.527 ns" { clk {} clk~combout {} controller:inst2|pstate.S18 {} controller:inst2|WideOr62~0 {} controller:inst2|WideOr1~1 {} controller:inst2|MAC_Reset1 {} } { 0.000ns 0.000ns 1.738ns 4.018ns 2.648ns 2.272ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.740ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 PIN PIN_K2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_K2; Fanout = 3; PIN Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/test/matrix_mult/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.511 ns) 3.623 ns controller:inst2\|Selector56~1 2 COMB LC_X1_Y6_N7 2 " "Info: 2: + IC(1.980 ns) + CELL(0.511 ns) = 3.623 ns; Loc. = LC_X1_Y6_N7; Fanout = 2; COMB Node = 'controller:inst2\|Selector56~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { cf_load controller:inst2|Selector56~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.511 ns) 4.935 ns controller:inst2\|Selector58~4 3 COMB LC_X1_Y6_N2 1 " "Info: 3: + IC(0.801 ns) + CELL(0.511 ns) = 4.935 ns; Loc. = LC_X1_Y6_N2; Fanout = 1; COMB Node = 'controller:inst2\|Selector58~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { controller:inst2|Selector56~1 controller:inst2|Selector58~4 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.740 ns) 6.382 ns controller:inst2\|MAC_Reset1 4 REG LC_X1_Y6_N3 32 " "Info: 4: + IC(0.707 ns) + CELL(0.740 ns) = 6.382 ns; Loc. = LC_X1_Y6_N3; Fanout = 32; REG Node = 'controller:inst2\|MAC_Reset1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { controller:inst2|Selector58~4 controller:inst2|MAC_Reset1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/test/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 45.35 % ) " "Info: Total cell delay = 2.894 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 54.65 % ) " "Info: Total interconnect delay = 3.488 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { cf_load controller:inst2|Selector56~1 controller:inst2|Selector58~4 controller:inst2|MAC_Reset1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.382 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector56~1 {} controller:inst2|Selector58~4 {} controller:inst2|MAC_Reset1 {} } { 0.000ns 0.000ns 1.980ns 0.801ns 0.707ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.527 ns" { clk controller:inst2|pstate.S18 controller:inst2|WideOr62~0 controller:inst2|WideOr1~1 controller:inst2|MAC_Reset1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.527 ns" { clk {} clk~combout {} controller:inst2|pstate.S18 {} controller:inst2|WideOr62~0 {} controller:inst2|WideOr1~1 {} controller:inst2|MAC_Reset1 {} } { 0.000ns 0.000ns 1.738ns 4.018ns 2.648ns 2.272ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.740ns 0.914ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { cf_load controller:inst2|Selector56~1 controller:inst2|Selector58~4 controller:inst2|MAC_Reset1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.382 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector56~1 {} controller:inst2|Selector58~4 {} controller:inst2|MAC_Reset1 {} } { 0.000ns 0.000ns 1.980ns 0.801ns 0.707ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 11:15:59 2016 " "Info: Processing ended: Tue Dec 06 11:15:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
