# compile vhdl design source files
vhdl xil_defaultlib  "../../../assignment2.srcs/sources_1/new/non_linear_lookup.vhd"
vhdl xil_defaultlib  "../../../assignment2.srcs/sources_1/new/tb_lookuptable.vhd"

# Do not sort compile order
nosort
