vendor_name = ModelSim
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/Clock.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/muxGenerico2x1.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/ULA.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/edgeDetector.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/registradorGenerico.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/bancoRegistradoresArqRegReg.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/memoriaROM.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/memoriaRAM.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/divisorGenerico.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/UnidadeControle.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/decodificador2x4.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/somaConstante.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/Processador.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/interfaceCHAVES.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/interfaceLEDs.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/interfaceBOTOES.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/conversorHex7Seg.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/divisorGenerico_e_Interface.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/interfaceHEX.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/main.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/flipflop.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/baseDeTempo.vhd
source_file = 1, /home/gabrielacaruso/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/gabrielacaruso/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/gabrielacaruso/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/gabrielacaruso/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/gabrielacaruso/Documents/6sem/p1_relogio/P1_DesComp/db/Clock.cbx.xml
design_name = Clock
instance = comp, \BarramentoEntrada_t[0]~output\, BarramentoEntrada_t[0]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[1]~output\, BarramentoEntrada_t[1]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[2]~output\, BarramentoEntrada_t[2]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[3]~output\, BarramentoEntrada_t[3]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[4]~output\, BarramentoEntrada_t[4]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[5]~output\, BarramentoEntrada_t[5]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[6]~output\, BarramentoEntrada_t[6]~output, Clock, 1
instance = comp, \BarramentoEntrada_t[7]~output\, BarramentoEntrada_t[7]~output, Clock, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Clock, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Clock, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Clock, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Clock, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Clock, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Clock, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Clock, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Clock, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Clock, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Clock, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Clock, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Clock, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Clock, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Clock, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Clock, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Clock, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Clock, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Clock, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Clock, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Clock, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Clock, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Clock, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Clock, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Clock, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Clock, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Clock, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Clock, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Clock, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Clock, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Clock, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Clock, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Clock, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Clock, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Clock, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Clock, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Clock, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Clock, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Clock, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Clock, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Clock, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Clock, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Clock, 1
instance = comp, \habilita_t[0]~output\, habilita_t[0]~output, Clock, 1
instance = comp, \habilita_t[1]~output\, habilita_t[1]~output, Clock, 1
instance = comp, \habilita_t[2]~output\, habilita_t[2]~output, Clock, 1
instance = comp, \habilita_t[3]~output\, habilita_t[3]~output, Clock, 1
instance = comp, \habilita_t[4]~output\, habilita_t[4]~output, Clock, 1
instance = comp, \habilita_t[5]~output\, habilita_t[5]~output, Clock, 1
instance = comp, \habilita_t[6]~output\, habilita_t[6]~output, Clock, 1
instance = comp, \habilita_t[7]~output\, habilita_t[7]~output, Clock, 1
instance = comp, \habilitahex_t[0]~output\, habilitahex_t[0]~output, Clock, 1
instance = comp, \habilitahex_t[1]~output\, habilitahex_t[1]~output, Clock, 1
instance = comp, \habilitahex_t[2]~output\, habilitahex_t[2]~output, Clock, 1
instance = comp, \habilitahex_t[3]~output\, habilitahex_t[3]~output, Clock, 1
instance = comp, \habilitahex_t[4]~output\, habilitahex_t[4]~output, Clock, 1
instance = comp, \habilitahex_t[5]~output\, habilitahex_t[5]~output, Clock, 1
instance = comp, \habilitahex_t[6]~output\, habilitahex_t[6]~output, Clock, 1
instance = comp, \habilitahex_t[7]~output\, habilitahex_t[7]~output, Clock, 1
instance = comp, \BarramentoSaida_t[0]~output\, BarramentoSaida_t[0]~output, Clock, 1
instance = comp, \BarramentoSaida_t[1]~output\, BarramentoSaida_t[1]~output, Clock, 1
instance = comp, \BarramentoSaida_t[2]~output\, BarramentoSaida_t[2]~output, Clock, 1
instance = comp, \BarramentoSaida_t[3]~output\, BarramentoSaida_t[3]~output, Clock, 1
instance = comp, \BarramentoSaida_t[4]~output\, BarramentoSaida_t[4]~output, Clock, 1
instance = comp, \BarramentoSaida_t[5]~output\, BarramentoSaida_t[5]~output, Clock, 1
instance = comp, \BarramentoSaida_t[6]~output\, BarramentoSaida_t[6]~output, Clock, 1
instance = comp, \BarramentoSaida_t[7]~output\, BarramentoSaida_t[7]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[0]~output\, enderecoRAMROM_DEBUG[0]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[1]~output\, enderecoRAMROM_DEBUG[1]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[2]~output\, enderecoRAMROM_DEBUG[2]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[3]~output\, enderecoRAMROM_DEBUG[3]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[4]~output\, enderecoRAMROM_DEBUG[4]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[5]~output\, enderecoRAMROM_DEBUG[5]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[6]~output\, enderecoRAMROM_DEBUG[6]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[7]~output\, enderecoRAMROM_DEBUG[7]~output, Clock, 1
instance = comp, \ULA_t[0]~output\, ULA_t[0]~output, Clock, 1
instance = comp, \ULA_t[1]~output\, ULA_t[1]~output, Clock, 1
instance = comp, \ULA_t[2]~output\, ULA_t[2]~output, Clock, 1
instance = comp, \ULA_t[3]~output\, ULA_t[3]~output, Clock, 1
instance = comp, \ULA_t[4]~output\, ULA_t[4]~output, Clock, 1
instance = comp, \ULA_t[5]~output\, ULA_t[5]~output, Clock, 1
instance = comp, \ULA_t[6]~output\, ULA_t[6]~output, Clock, 1
instance = comp, \ULA_t[7]~output\, ULA_t[7]~output, Clock, 1
instance = comp, \opcode_t[0]~output\, opcode_t[0]~output, Clock, 1
instance = comp, \opcode_t[1]~output\, opcode_t[1]~output, Clock, 1
instance = comp, \opcode_t[2]~output\, opcode_t[2]~output, Clock, 1
instance = comp, \opcode_t[3]~output\, opcode_t[3]~output, Clock, 1
instance = comp, \habBaseTempo_t~output\, habBaseTempo_t~output, Clock, 1
instance = comp, \LimpaBaseTempo_t~output\, LimpaBaseTempo_t~output, Clock, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Clock, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, Clock, 1
instance = comp, \interfaceBaseTempo|Add0~105\, interfaceBaseTempo|Add0~105, Clock, 1
instance = comp, \processador|inc|Add0~1\, processador|inc|Add0~1, Clock, 1
instance = comp, \processador|inc|Add0~5\, processador|inc|Add0~5, Clock, 1
instance = comp, \~GND\, ~GND, Clock, 1
instance = comp, \processador|PC|DOUT[7]\, processador|PC|DOUT[7], Clock, 1
instance = comp, \processador|inc|Add0~13\, processador|inc|Add0~13, Clock, 1
instance = comp, \processador|inc|Add0~17\, processador|inc|Add0~17, Clock, 1
instance = comp, \processador|PC|DOUT[4]\, processador|PC|DOUT[4], Clock, 1
instance = comp, \processador|inc|Add0~21\, processador|inc|Add0~21, Clock, 1
instance = comp, \processador|PC|DOUT[5]\, processador|PC|DOUT[5], Clock, 1
instance = comp, \processador|inc|Add0~25\, processador|inc|Add0~25, Clock, 1
instance = comp, \processador|PC|DOUT[1]~DUPLICATE\, processador|PC|DOUT[1]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~6\, processador|ROM|memROM~6, Clock, 1
instance = comp, \processador|PC|DOUT[5]~DUPLICATE\, processador|PC|DOUT[5]~DUPLICATE, Clock, 1
instance = comp, \processador|PC|DOUT[6]~DUPLICATE\, processador|PC|DOUT[6]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~5\, processador|ROM|memROM~5, Clock, 1
instance = comp, \processador|ROM|memROM~7\, processador|ROM|memROM~7, Clock, 1
instance = comp, \processador|PC|DOUT[6]\, processador|PC|DOUT[6], Clock, 1
instance = comp, \processador|inc|Add0~29\, processador|inc|Add0~29, Clock, 1
instance = comp, \processador|PC|DOUT[7]~DUPLICATE\, processador|PC|DOUT[7]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~3\, processador|ROM|memROM~3, Clock, 1
instance = comp, \processador|ROM|memROM~1\, processador|ROM|memROM~1, Clock, 1
instance = comp, \processador|ROM|memROM~11\, processador|ROM|memROM~11, Clock, 1
instance = comp, \processador|PC|DOUT[2]~DUPLICATE\, processador|PC|DOUT[2]~DUPLICATE, Clock, 1
instance = comp, \processador|PC|DOUT[0]~DUPLICATE\, processador|PC|DOUT[0]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~0\, processador|ROM|memROM~0, Clock, 1
instance = comp, \processador|ROM|memROM~10\, processador|ROM|memROM~10, Clock, 1
instance = comp, \processador|PC|DOUT[1]\, processador|PC|DOUT[1], Clock, 1
instance = comp, \processador|inc|Add0~9\, processador|inc|Add0~9, Clock, 1
instance = comp, \processador|PC|DOUT[2]\, processador|PC|DOUT[2], Clock, 1
instance = comp, \processador|ROM|memROM~2\, processador|ROM|memROM~2, Clock, 1
instance = comp, \processador|ROM|memROM~4\, processador|ROM|memROM~4, Clock, 1
instance = comp, \processador|PC|DOUT[3]\, processador|PC|DOUT[3], Clock, 1
instance = comp, \processador|ROM|memROM~14\, processador|ROM|memROM~14, Clock, 1
instance = comp, \processador|ROM|memROM~15\, processador|ROM|memROM~15, Clock, 1
instance = comp, \processador|PC|DOUT[4]~DUPLICATE\, processador|PC|DOUT[4]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~16\, processador|ROM|memROM~16, Clock, 1
instance = comp, \processador|ROM|memROM~17\, processador|ROM|memROM~17, Clock, 1
instance = comp, \processador|ROM|memROM~18\, processador|ROM|memROM~18, Clock, 1
instance = comp, \processador|ROM|memROM~19\, processador|ROM|memROM~19, Clock, 1
instance = comp, \processador|ROM|memROM~12\, processador|ROM|memROM~12, Clock, 1
instance = comp, \processador|ROM|memROM~13\, processador|ROM|memROM~13, Clock, 1
instance = comp, \processador|UC|palavraControle[3]~0\, processador|UC|palavraControle[3]~0, Clock, 1
instance = comp, \processador|UC|Equal3~0\, processador|UC|Equal3~0, Clock, 1
instance = comp, \processador|ROM|memROM~21\, processador|ROM|memROM~21, Clock, 1
instance = comp, \processador|ROM|memROM~22\, processador|ROM|memROM~22, Clock, 1
instance = comp, \Decoder|LessThan0~0\, Decoder|LessThan0~0, Clock, 1
instance = comp, \Decoder|habilita[1]~0\, Decoder|habilita[1]~0, Clock, 1
instance = comp, \Decoder|Equal6~0\, Decoder|Equal6~0, Clock, 1
instance = comp, \interfaceChaves|saida[0]~11\, interfaceChaves|saida[0]~11, Clock, 1
instance = comp, \processador|UC|Equal5~0\, processador|UC|Equal5~0, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[4]~4\, processador|MUX_ULA|saida_MUX[4]~4, Clock, 1
instance = comp, \processador|ROM|memROM~23\, processador|ROM|memROM~23, Clock, 1
instance = comp, \processador|ROM|memROM~24\, processador|ROM|memROM~24, Clock, 1
instance = comp, \processador|Registradores|registrador~223\, processador|Registradores|registrador~223, Clock, 1
instance = comp, \processador|UC|palavraControle[5]\, processador|UC|palavraControle[5], Clock, 1
instance = comp, \processador|ROM|memROM~25\, processador|ROM|memROM~25, Clock, 1
instance = comp, \processador|Registradores|registrador~225\, processador|Registradores|registrador~225, Clock, 1
instance = comp, \processador|Registradores|registrador~65\, processador|Registradores|registrador~65, Clock, 1
instance = comp, \processador|Registradores|registrador~226\, processador|Registradores|registrador~226, Clock, 1
instance = comp, \processador|Registradores|registrador~73\, processador|Registradores|registrador~73, Clock, 1
instance = comp, \processador|Registradores|registrador~213\, processador|Registradores|registrador~213, Clock, 1
instance = comp, \processador|Registradores|registrador~227\, processador|Registradores|registrador~227, Clock, 1
instance = comp, \processador|Registradores|registrador~17\, processador|Registradores|registrador~17, Clock, 1
instance = comp, \processador|Registradores|registrador~228\, processador|Registradores|registrador~228, Clock, 1
instance = comp, \processador|Registradores|registrador~25\, processador|Registradores|registrador~25, Clock, 1
instance = comp, \processador|Registradores|registrador~229\, processador|Registradores|registrador~229, Clock, 1
instance = comp, \processador|Registradores|registrador~33\, processador|Registradores|registrador~33, Clock, 1
instance = comp, \processador|Registradores|registrador~214\, processador|Registradores|registrador~214, Clock, 1
instance = comp, \processador|Registradores|registrador~222\, processador|Registradores|registrador~222, Clock, 1
instance = comp, \processador|Registradores|registrador~81\, processador|Registradores|registrador~81, Clock, 1
instance = comp, \processador|ROM|memROM~28\, processador|ROM|memROM~28, Clock, 1
instance = comp, \processador|ROM|memROM~20\, processador|ROM|memROM~20, Clock, 1
instance = comp, \processador|Registradores|registrador~221\, processador|Registradores|registrador~221, Clock, 1
instance = comp, \processador|Registradores|registrador~89\, processador|Registradores|registrador~89, Clock, 1
instance = comp, \processador|Registradores|registrador~224\, processador|Registradores|registrador~224, Clock, 1
instance = comp, \processador|Registradores|registrador~97\, processador|Registradores|registrador~97, Clock, 1
instance = comp, \processador|ROM|memROM~27\, processador|ROM|memROM~27, Clock, 1
instance = comp, \processador|ROM|memROM~26\, processador|ROM|memROM~26, Clock, 1
instance = comp, \processador|Registradores|registrador~189\, processador|Registradores|registrador~189, Clock, 1
instance = comp, \processador|Registradores|registrador~157\, processador|Registradores|registrador~157, Clock, 1
instance = comp, \processador|Registradores|registrador~32\, processador|Registradores|registrador~32, Clock, 1
instance = comp, \processador|Registradores|registrador~16\, processador|Registradores|registrador~16, Clock, 1
instance = comp, \processador|Registradores|registrador~24\, processador|Registradores|registrador~24, Clock, 1
instance = comp, \processador|Registradores|registrador~212\, processador|Registradores|registrador~212, Clock, 1
instance = comp, \processador|Registradores|registrador~88\, processador|Registradores|registrador~88, Clock, 1
instance = comp, \processador|Registradores|registrador~80\, processador|Registradores|registrador~80, Clock, 1
instance = comp, \processador|Registradores|registrador~96\, processador|Registradores|registrador~96, Clock, 1
instance = comp, \processador|Registradores|registrador~185\, processador|Registradores|registrador~185, Clock, 1
instance = comp, \processador|Registradores|registrador~153\, processador|Registradores|registrador~153, Clock, 1
instance = comp, \processador|Registradores|registrador~15\, processador|Registradores|registrador~15, Clock, 1
instance = comp, \processador|Registradores|registrador~23\, processador|Registradores|registrador~23, Clock, 1
instance = comp, \processador|Registradores|registrador~31\, processador|Registradores|registrador~31, Clock, 1
instance = comp, \processador|Registradores|registrador~210\, processador|Registradores|registrador~210, Clock, 1
instance = comp, \processador|Registradores|registrador~79\, processador|Registradores|registrador~79, Clock, 1
instance = comp, \processador|Registradores|registrador~87\, processador|Registradores|registrador~87, Clock, 1
instance = comp, \processador|Registradores|registrador~95\, processador|Registradores|registrador~95, Clock, 1
instance = comp, \processador|Registradores|registrador~181\, processador|Registradores|registrador~181, Clock, 1
instance = comp, \processador|Registradores|registrador~149\, processador|Registradores|registrador~149, Clock, 1
instance = comp, \processador|Registradores|registrador~78\, processador|Registradores|registrador~78, Clock, 1
instance = comp, \processador|Registradores|registrador~86\, processador|Registradores|registrador~86, Clock, 1
instance = comp, \processador|Registradores|registrador~94\, processador|Registradores|registrador~94, Clock, 1
instance = comp, \processador|Registradores|registrador~22\, processador|Registradores|registrador~22, Clock, 1
instance = comp, \processador|Registradores|registrador~14\, processador|Registradores|registrador~14, Clock, 1
instance = comp, \processador|Registradores|registrador~30\, processador|Registradores|registrador~30, Clock, 1
instance = comp, \processador|Registradores|registrador~177\, processador|Registradores|registrador~177, Clock, 1
instance = comp, \processador|Registradores|registrador~145\, processador|Registradores|registrador~145, Clock, 1
instance = comp, \processador|Registradores|registrador~208\, processador|Registradores|registrador~208, Clock, 1
instance = comp, \processador|Registradores|registrador~85\, processador|Registradores|registrador~85, Clock, 1
instance = comp, \processador|Registradores|registrador~93feeder\, processador|Registradores|registrador~93feeder, Clock, 1
instance = comp, \processador|Registradores|registrador~93\, processador|Registradores|registrador~93, Clock, 1
instance = comp, \processador|Registradores|registrador~77\, processador|Registradores|registrador~77, Clock, 1
instance = comp, \processador|Registradores|registrador~13\, processador|Registradores|registrador~13, Clock, 1
instance = comp, \processador|Registradores|registrador~21\, processador|Registradores|registrador~21, Clock, 1
instance = comp, \processador|Registradores|registrador~29\, processador|Registradores|registrador~29, Clock, 1
instance = comp, \processador|Registradores|registrador~173\, processador|Registradores|registrador~173, Clock, 1
instance = comp, \processador|Registradores|registrador~141\, processador|Registradores|registrador~141, Clock, 1
instance = comp, \processador|Registradores|registrador~206\, processador|Registradores|registrador~206, Clock, 1
instance = comp, \processador|ULA|Add0~34\, processador|ULA|Add0~34, Clock, 1
instance = comp, \processador|ULA|Add0~1\, processador|ULA|Add0~1, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[0]~0\, processador|MUX_ULA|saida_MUX[0]~0, Clock, 1
instance = comp, \processador|Registradores|registrador~69\, processador|Registradores|registrador~69, Clock, 1
instance = comp, \processador|Registradores|registrador~61\, processador|Registradores|registrador~61, Clock, 1
instance = comp, \processador|Registradores|registrador~205\, processador|Registradores|registrador~205, Clock, 1
instance = comp, \processador|ULA|Add0~5\, processador|ULA|Add0~5, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[1]~1\, processador|MUX_ULA|saida_MUX[1]~1, Clock, 1
instance = comp, \processador|Registradores|registrador~62feeder\, processador|Registradores|registrador~62feeder, Clock, 1
instance = comp, \processador|Registradores|registrador~62\, processador|Registradores|registrador~62, Clock, 1
instance = comp, \processador|Registradores|registrador~70\, processador|Registradores|registrador~70, Clock, 1
instance = comp, \processador|Registradores|registrador~207\, processador|Registradores|registrador~207, Clock, 1
instance = comp, \processador|ULA|Add0~9\, processador|ULA|Add0~9, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[2]~2\, processador|MUX_ULA|saida_MUX[2]~2, Clock, 1
instance = comp, \processador|Registradores|registrador~71\, processador|Registradores|registrador~71, Clock, 1
instance = comp, \processador|Registradores|registrador~63\, processador|Registradores|registrador~63, Clock, 1
instance = comp, \processador|Registradores|registrador~209\, processador|Registradores|registrador~209, Clock, 1
instance = comp, \processador|ULA|Add0~13\, processador|ULA|Add0~13, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[3]~3\, processador|MUX_ULA|saida_MUX[3]~3, Clock, 1
instance = comp, \processador|Registradores|registrador~72\, processador|Registradores|registrador~72, Clock, 1
instance = comp, \processador|Registradores|registrador~64\, processador|Registradores|registrador~64, Clock, 1
instance = comp, \processador|Registradores|registrador~211\, processador|Registradores|registrador~211, Clock, 1
instance = comp, \processador|ULA|Add0~17\, processador|ULA|Add0~17, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[5]~5\, processador|MUX_ULA|saida_MUX[5]~5, Clock, 1
instance = comp, \processador|Registradores|registrador~74\, processador|Registradores|registrador~74, Clock, 1
instance = comp, \processador|Registradores|registrador~66\, processador|Registradores|registrador~66, Clock, 1
instance = comp, \processador|Registradores|registrador~215\, processador|Registradores|registrador~215, Clock, 1
instance = comp, \processador|Registradores|registrador~98\, processador|Registradores|registrador~98, Clock, 1
instance = comp, \processador|Registradores|registrador~82\, processador|Registradores|registrador~82, Clock, 1
instance = comp, \processador|Registradores|registrador~90\, processador|Registradores|registrador~90, Clock, 1
instance = comp, \processador|Registradores|registrador~18\, processador|Registradores|registrador~18, Clock, 1
instance = comp, \processador|Registradores|registrador~34\, processador|Registradores|registrador~34, Clock, 1
instance = comp, \processador|Registradores|registrador~26\, processador|Registradores|registrador~26, Clock, 1
instance = comp, \processador|Registradores|registrador~193\, processador|Registradores|registrador~193, Clock, 1
instance = comp, \processador|Registradores|registrador~161\, processador|Registradores|registrador~161, Clock, 1
instance = comp, \processador|Registradores|registrador~216\, processador|Registradores|registrador~216, Clock, 1
instance = comp, \processador|ULA|Add0~21\, processador|ULA|Add0~21, Clock, 1
instance = comp, \processador|flipflop|data_out~2\, processador|flipflop|data_out~2, Clock, 1
instance = comp, \processador|flipflop|data_out~0\, processador|flipflop|data_out~0, Clock, 1
instance = comp, \processador|ULA|saida[1]~1\, processador|ULA|saida[1]~1, Clock, 1
instance = comp, \processador|flipflop|data_out~3\, processador|flipflop|data_out~3, Clock, 1
instance = comp, \processador|Registradores|registrador~75\, processador|Registradores|registrador~75, Clock, 1
instance = comp, \processador|Registradores|registrador~67\, processador|Registradores|registrador~67, Clock, 1
instance = comp, \processador|Registradores|registrador~217\, processador|Registradores|registrador~217, Clock, 1
instance = comp, \processador|Registradores|registrador~19DUPLICATE\, processador|Registradores|registrador~19DUPLICATE, Clock, 1
instance = comp, \processador|Registradores|registrador~35\, processador|Registradores|registrador~35, Clock, 1
instance = comp, \processador|Registradores|registrador~27\, processador|Registradores|registrador~27, Clock, 1
instance = comp, \processador|Registradores|registrador~218\, processador|Registradores|registrador~218, Clock, 1
instance = comp, \processador|ULA|Add0~25\, processador|ULA|Add0~25, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[6]~6\, processador|MUX_ULA|saida_MUX[6]~6, Clock, 1
instance = comp, \processador|Registradores|registrador~91\, processador|Registradores|registrador~91, Clock, 1
instance = comp, \processador|Registradores|registrador~83\, processador|Registradores|registrador~83, Clock, 1
instance = comp, \processador|Registradores|registrador~99\, processador|Registradores|registrador~99, Clock, 1
instance = comp, \processador|Registradores|registrador~19\, processador|Registradores|registrador~19, Clock, 1
instance = comp, \processador|Registradores|registrador~35DUPLICATE\, processador|Registradores|registrador~35DUPLICATE, Clock, 1
instance = comp, \processador|Registradores|registrador~197\, processador|Registradores|registrador~197, Clock, 1
instance = comp, \processador|Registradores|registrador~165\, processador|Registradores|registrador~165, Clock, 1
instance = comp, \processador|Registradores|registrador~68\, processador|Registradores|registrador~68, Clock, 1
instance = comp, \processador|Registradores|registrador~76\, processador|Registradores|registrador~76, Clock, 1
instance = comp, \processador|Registradores|registrador~219\, processador|Registradores|registrador~219, Clock, 1
instance = comp, \processador|Registradores|registrador~36\, processador|Registradores|registrador~36, Clock, 1
instance = comp, \processador|Registradores|registrador~28\, processador|Registradores|registrador~28, Clock, 1
instance = comp, \processador|Registradores|registrador~20\, processador|Registradores|registrador~20, Clock, 1
instance = comp, \processador|Registradores|registrador~220\, processador|Registradores|registrador~220, Clock, 1
instance = comp, \processador|ULA|Add0~29\, processador|ULA|Add0~29, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[7]~7\, processador|MUX_ULA|saida_MUX[7]~7, Clock, 1
instance = comp, \processador|Registradores|registrador~92\, processador|Registradores|registrador~92, Clock, 1
instance = comp, \processador|Registradores|registrador~84\, processador|Registradores|registrador~84, Clock, 1
instance = comp, \processador|Registradores|registrador~100\, processador|Registradores|registrador~100, Clock, 1
instance = comp, \processador|Registradores|registrador~201\, processador|Registradores|registrador~201, Clock, 1
instance = comp, \processador|Registradores|registrador~169\, processador|Registradores|registrador~169, Clock, 1
instance = comp, \processador|flipflop|data_out~4\, processador|flipflop|data_out~4, Clock, 1
instance = comp, \processador|flipflop|data_out~1\, processador|flipflop|data_out~1, Clock, 1
instance = comp, \processador|flipflop|data_out~5\, processador|flipflop|data_out~5, Clock, 1
instance = comp, \processador|flipflop|data_out\, processador|flipflop|data_out, Clock, 1
instance = comp, \processador|comb~0\, processador|comb~0, Clock, 1
instance = comp, \processador|PC|DOUT[0]\, processador|PC|DOUT[0], Clock, 1
instance = comp, \processador|ROM|memROM~8\, processador|ROM|memROM~8, Clock, 1
instance = comp, \processador|ROM|memROM~9\, processador|ROM|memROM~9, Clock, 1
instance = comp, \Decoder|Equal7~0\, Decoder|Equal7~0, Clock, 1
instance = comp, \interfaceBaseTempo|contador[0]\, interfaceBaseTempo|contador[0], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~101\, interfaceBaseTempo|Add0~101, Clock, 1
instance = comp, \interfaceBaseTempo|contador[1]\, interfaceBaseTempo|contador[1], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~97\, interfaceBaseTempo|Add0~97, Clock, 1
instance = comp, \interfaceBaseTempo|contador[2]\, interfaceBaseTempo|contador[2], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~93\, interfaceBaseTempo|Add0~93, Clock, 1
instance = comp, \interfaceBaseTempo|contador[3]\, interfaceBaseTempo|contador[3], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~89\, interfaceBaseTempo|Add0~89, Clock, 1
instance = comp, \interfaceBaseTempo|contador[4]\, interfaceBaseTempo|contador[4], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~85\, interfaceBaseTempo|Add0~85, Clock, 1
instance = comp, \interfaceBaseTempo|contador[5]\, interfaceBaseTempo|contador[5], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~37\, interfaceBaseTempo|Add0~37, Clock, 1
instance = comp, \interfaceBaseTempo|contador[6]\, interfaceBaseTempo|contador[6], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~33\, interfaceBaseTempo|Add0~33, Clock, 1
instance = comp, \interfaceBaseTempo|contador[7]\, interfaceBaseTempo|contador[7], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~25\, interfaceBaseTempo|Add0~25, Clock, 1
instance = comp, \interfaceBaseTempo|contador[8]\, interfaceBaseTempo|contador[8], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~29\, interfaceBaseTempo|Add0~29, Clock, 1
instance = comp, \interfaceBaseTempo|contador[9]\, interfaceBaseTempo|contador[9], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~21\, interfaceBaseTempo|Add0~21, Clock, 1
instance = comp, \interfaceBaseTempo|contador[10]\, interfaceBaseTempo|contador[10], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~17\, interfaceBaseTempo|Add0~17, Clock, 1
instance = comp, \interfaceBaseTempo|contador[11]\, interfaceBaseTempo|contador[11], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~41\, interfaceBaseTempo|Add0~41, Clock, 1
instance = comp, \interfaceBaseTempo|contador[12]\, interfaceBaseTempo|contador[12], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~45\, interfaceBaseTempo|Add0~45, Clock, 1
instance = comp, \interfaceBaseTempo|contador[13]\, interfaceBaseTempo|contador[13], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~13\, interfaceBaseTempo|Add0~13, Clock, 1
instance = comp, \interfaceBaseTempo|contador[14]\, interfaceBaseTempo|contador[14], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~49\, interfaceBaseTempo|Add0~49, Clock, 1
instance = comp, \interfaceBaseTempo|contador[15]\, interfaceBaseTempo|contador[15], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~53\, interfaceBaseTempo|Add0~53, Clock, 1
instance = comp, \interfaceBaseTempo|contador[16]\, interfaceBaseTempo|contador[16], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~57\, interfaceBaseTempo|Add0~57, Clock, 1
instance = comp, \interfaceBaseTempo|contador[17]\, interfaceBaseTempo|contador[17], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~5\, interfaceBaseTempo|Add0~5, Clock, 1
instance = comp, \interfaceBaseTempo|contador[18]\, interfaceBaseTempo|contador[18], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~9\, interfaceBaseTempo|Add0~9, Clock, 1
instance = comp, \interfaceBaseTempo|contador[19]\, interfaceBaseTempo|contador[19], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~61\, interfaceBaseTempo|Add0~61, Clock, 1
instance = comp, \interfaceBaseTempo|contador[20]\, interfaceBaseTempo|contador[20], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~65\, interfaceBaseTempo|Add0~65, Clock, 1
instance = comp, \interfaceBaseTempo|contador[21]\, interfaceBaseTempo|contador[21], Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~4\, interfaceBaseTempo|passouUmSegundo~4, Clock, 1
instance = comp, \interfaceBaseTempo|Add0~1\, interfaceBaseTempo|Add0~1, Clock, 1
instance = comp, \interfaceBaseTempo|contador[22]\, interfaceBaseTempo|contador[22], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~77\, interfaceBaseTempo|Add0~77, Clock, 1
instance = comp, \interfaceBaseTempo|contador[23]\, interfaceBaseTempo|contador[23], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~73\, interfaceBaseTempo|Add0~73, Clock, 1
instance = comp, \interfaceBaseTempo|contador[24]\, interfaceBaseTempo|contador[24], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~69\, interfaceBaseTempo|Add0~69, Clock, 1
instance = comp, \interfaceBaseTempo|contador[25]\, interfaceBaseTempo|contador[25], Clock, 1
instance = comp, \interfaceBaseTempo|Add0~81\, interfaceBaseTempo|Add0~81, Clock, 1
instance = comp, \interfaceBaseTempo|contador[26]\, interfaceBaseTempo|contador[26], Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~5\, interfaceBaseTempo|passouUmSegundo~5, Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~1\, interfaceBaseTempo|passouUmSegundo~1, Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~2\, interfaceBaseTempo|passouUmSegundo~2, Clock, 1
instance = comp, \interfaceBaseTempo|contador[11]~DUPLICATE\, interfaceBaseTempo|contador[11]~DUPLICATE, Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~0\, interfaceBaseTempo|passouUmSegundo~0, Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~3\, interfaceBaseTempo|passouUmSegundo~3, Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo~6\, interfaceBaseTempo|passouUmSegundo~6, Clock, 1
instance = comp, \interfaceBaseTempo|passouUmSegundo\, interfaceBaseTempo|passouUmSegundo, Clock, 1
instance = comp, \Decoder|habilita[1]~1\, Decoder|habilita[1]~1, Clock, 1
instance = comp, \Decoder|LessThan0~1\, Decoder|LessThan0~1, Clock, 1
instance = comp, \Decoder|Equal6~1\, Decoder|Equal6~1, Clock, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Clock, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Clock, 1
instance = comp, \interfaceBtn|saida[0]~0\, interfaceBtn|saida[0]~0, Clock, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Clock, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Clock, 1
instance = comp, \interfaceBtn|saida[0]~1\, interfaceBtn|saida[0]~1, Clock, 1
instance = comp, \interfaceBtn|saida[0]~2\, interfaceBtn|saida[0]~2, Clock, 1
instance = comp, \SW[8]~input\, SW[8]~input, Clock, 1
instance = comp, \SW[9]~input\, SW[9]~input, Clock, 1
instance = comp, \interfaceChaves|saida[0]~8\, interfaceChaves|saida[0]~8, Clock, 1
instance = comp, \SW[5]~input\, SW[5]~input, Clock, 1
instance = comp, \SW[1]~input\, SW[1]~input, Clock, 1
instance = comp, \SW[0]~input\, SW[0]~input, Clock, 1
instance = comp, \SW[4]~input\, SW[4]~input, Clock, 1
instance = comp, \interfaceChaves|Mux0~0\, interfaceChaves|Mux0~0, Clock, 1
instance = comp, \SW[3]~input\, SW[3]~input, Clock, 1
instance = comp, \SW[6]~input\, SW[6]~input, Clock, 1
instance = comp, \SW[7]~input\, SW[7]~input, Clock, 1
instance = comp, \SW[2]~input\, SW[2]~input, Clock, 1
instance = comp, \interfaceChaves|Mux0~1\, interfaceChaves|Mux0~1, Clock, 1
instance = comp, \interfaceChaves|saida[0]~9\, interfaceChaves|saida[0]~9, Clock, 1
instance = comp, \interfaceChaves|saida[0]~10\, interfaceChaves|saida[0]~10, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[0]~0\, interfaceHEX|conversorHex0|rascSaida7seg[0]~0, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[0]~feeder\, interfaceHEX|conversorHex0|saida7seg[0]~feeder, Clock, 1
instance = comp, \Decoder|Equal0~0\, Decoder|Equal0~0, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[0]\, interfaceHEX|conversorHex0|saida7seg[0], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[1]~1\, interfaceHEX|conversorHex0|rascSaida7seg[1]~1, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[1]\, interfaceHEX|conversorHex0|saida7seg[1], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[2]~2\, interfaceHEX|conversorHex0|rascSaida7seg[2]~2, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[2]\, interfaceHEX|conversorHex0|saida7seg[2], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[3]~3\, interfaceHEX|conversorHex0|rascSaida7seg[3]~3, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[3]\, interfaceHEX|conversorHex0|saida7seg[3], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[4]~4\, interfaceHEX|conversorHex0|rascSaida7seg[4]~4, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[4]\, interfaceHEX|conversorHex0|saida7seg[4], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[5]~5\, interfaceHEX|conversorHex0|rascSaida7seg[5]~5, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[5]\, interfaceHEX|conversorHex0|saida7seg[5], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[6]~6\, interfaceHEX|conversorHex0|rascSaida7seg[6]~6, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[6]\, interfaceHEX|conversorHex0|saida7seg[6], Clock, 1
instance = comp, \Decoder|Equal1~0\, Decoder|Equal1~0, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[0]\, interfaceHEX|conversorHex1|saida7seg[0], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[1]\, interfaceHEX|conversorHex1|saida7seg[1], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[2]\, interfaceHEX|conversorHex1|saida7seg[2], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[3]\, interfaceHEX|conversorHex1|saida7seg[3], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[4]\, interfaceHEX|conversorHex1|saida7seg[4], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[5]\, interfaceHEX|conversorHex1|saida7seg[5], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[6]\, interfaceHEX|conversorHex1|saida7seg[6], Clock, 1
instance = comp, \processador|ULA|saida[0]~0\, processador|ULA|saida[0]~0, Clock, 1
instance = comp, \processador|ULA|saida[2]~2\, processador|ULA|saida[2]~2, Clock, 1
instance = comp, \processador|ULA|saida[3]~3\, processador|ULA|saida[3]~3, Clock, 1
instance = comp, \processador|ULA|saida[4]~4\, processador|ULA|saida[4]~4, Clock, 1
instance = comp, \processador|ULA|saida[5]~5\, processador|ULA|saida[5]~5, Clock, 1
instance = comp, \processador|ULA|saida[6]~6\, processador|ULA|saida[6]~6, Clock, 1
instance = comp, \processador|ULA|saida[7]~7\, processador|ULA|saida[7]~7, Clock, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, Clock, 1
