dfll_ctrl_mode { DFLL_UNINITIALIZED = 0 , DFLL_DISABLED = 1 , DFLL_OPEN_LOOP = 2 , DFLL_CLOSED_LOOP = 3 } dfll_tune_range { DFLL_TUNE_UNINITIALIZED = 0 , DFLL_TUNE_LOW = 1 } tegra_dfll_pmu_if { TEGRA_DFLL_PMU_I2C = 0 , TEGRA_DFLL_PMU_PWM = 1 } dfll_rate_req { cfs_time_t rate ; unsigned long dvco_target_rate ; int lut_index ; u8 mult_bits ; u8 scale_bits ; } tegra_dfll { struct device * dev ; struct tegra_dfll_soc_data * soc ; void __iomem * base ; void __iomem * i2c_base ; void __iomem * i2c_controller_base ; void __iomem * lut_base ; struct regulator * vdd_reg ; struct clk * soc_clk ; struct clk * ref_clk ; struct clk * i2c_clk ; struct clk * dfll_clk ; struct reset_control * dfll_rst ; struct reset_control * dvco_rst ; unsigned long ref_rate ; unsigned long i2c_clk_rate ; unsigned long dvco_rate_min ; enum dfll_ctrl_mode mode ; enum dfll_tune_range tune_range ; struct dentry * debugfs_dir ; struct clk_hw dfll_clk_hw ; const char * output_clock_name ; struct dfll_rate_req last_req ; unsigned long last_unrounded_rate ; u32 droop_ctrl ; u32 sample_rate ; u32 force_mode ; u32 cf ; u32 ci ; u32 cg ; bool cg_scale ; u32 i2c_fs_rate ; u32 i2c_reg ; u32 i2c_slave_addr ; unsigned lut [ MAX_DFLL_VOLTAGES ] ; unsigned long lut_uv [ MAX_DFLL_VOLTAGES ] ; int lut_size ; u8 lut_bottom , lut_min , lut_max , lut_safe ; enum tegra_dfll_pmu_if pmu_if ; unsigned long pwm_rate ; struct pinctrl * pwm_pin ; struct pinctrl_state * pwm_enable_state ; struct pinctrl_state * pwm_disable_state ; u32 reg_init_uV ; } 