Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Apr  3 09:02:45 2023
| Host         : pc129 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/blink_led_0/inst/clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.992        0.000                      0                   63        0.217        0.000                      0                   63        4.401        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.902}        9.803           102.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.992        0.000                      0                   63        0.217        0.000                      0                   63        4.401        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.689%)  route 3.377ns (80.311%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.890     7.381    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.702    12.684    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[21]/C
                         clock pessimism              0.270    12.954    
                         clock uncertainty           -0.151    12.803    
    SLICE_X113Y44        FDRE (Setup_fdre_C_R)       -0.429    12.374    design_1_i/blink_led_0/inst/dem_reg[21]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.689%)  route 3.377ns (80.311%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.890     7.381    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.702    12.684    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[22]/C
                         clock pessimism              0.270    12.954    
                         clock uncertainty           -0.151    12.803    
    SLICE_X113Y44        FDRE (Setup_fdre_C_R)       -0.429    12.374    design_1_i/blink_led_0/inst/dem_reg[22]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.689%)  route 3.377ns (80.311%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.890     7.381    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.702    12.684    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[23]/C
                         clock pessimism              0.270    12.954    
                         clock uncertainty           -0.151    12.803    
    SLICE_X113Y44        FDRE (Setup_fdre_C_R)       -0.429    12.374    design_1_i/blink_led_0/inst/dem_reg[23]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.828ns (19.689%)  route 3.377ns (80.311%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.890     7.381    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.702    12.684    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y44        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[24]/C
                         clock pessimism              0.270    12.954    
                         clock uncertainty           -0.151    12.803    
    SLICE_X113Y44        FDRE (Setup_fdre_C_R)       -0.429    12.374    design_1_i/blink_led_0/inst/dem_reg[24]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.828ns (19.732%)  route 3.368ns (80.268%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.881     7.372    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.702    12.684    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y46        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[29]/C
                         clock pessimism              0.270    12.954    
                         clock uncertainty           -0.151    12.803    
    SLICE_X113Y46        FDRE (Setup_fdre_C_R)       -0.429    12.374    design_1_i/blink_led_0/inst/dem_reg[29]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.828ns (19.732%)  route 3.368ns (80.268%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.881     7.372    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y46        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.702    12.684    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y46        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[30]/C
                         clock pessimism              0.270    12.954    
                         clock uncertainty           -0.151    12.803    
    SLICE_X113Y46        FDRE (Setup_fdre_C_R)       -0.429    12.374    design_1_i/blink_led_0/inst/dem_reg[30]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.828ns (20.281%)  route 3.255ns (79.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.767     7.259    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.701    12.683    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[13]/C
                         clock pessimism              0.270    12.953    
                         clock uncertainty           -0.151    12.802    
    SLICE_X113Y42        FDRE (Setup_fdre_C_R)       -0.429    12.373    design_1_i/blink_led_0/inst/dem_reg[13]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.828ns (20.281%)  route 3.255ns (79.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.767     7.259    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.701    12.683    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[14]/C
                         clock pessimism              0.270    12.953    
                         clock uncertainty           -0.151    12.802    
    SLICE_X113Y42        FDRE (Setup_fdre_C_R)       -0.429    12.373    design_1_i/blink_led_0/inst/dem_reg[14]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.828ns (20.281%)  route 3.255ns (79.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.767     7.259    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.701    12.683    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[15]/C
                         clock pessimism              0.270    12.953    
                         clock uncertainty           -0.151    12.802    
    SLICE_X113Y42        FDRE (Setup_fdre_C_R)       -0.429    12.373    design_1_i/blink_led_0/inst/dem_reg[15]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.828ns (20.281%)  route 3.255ns (79.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.684 - 9.803 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.882     3.176    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 f  design_1_i/blink_led_0/inst/dem_reg[27]/Q
                         net (fo=3, routed)           0.950     4.582    design_1_i/blink_led_0/inst/dem[27]
    SLICE_X111Y44        LUT4 (Prop_lut4_I0_O)        0.124     4.706 f  design_1_i/blink_led_0/inst/dem[30]_i_7/O
                         net (fo=1, routed)           0.943     5.649    design_1_i/blink_led_0/inst/dem[30]_i_7_n_0
    SLICE_X112Y41        LUT6 (Prop_lut6_I3_O)        0.124     5.773 f  design_1_i/blink_led_0/inst/dem[30]_i_4/O
                         net (fo=1, routed)           0.594     6.367    design_1_i/blink_led_0/inst/dem[30]_i_4_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.124     6.491 r  design_1_i/blink_led_0/inst/dem[30]_i_1/O
                         net (fo=31, routed)          0.767     7.259    design_1_i/blink_led_0/inst/dem[30]_i_1_n_0
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          1.701    12.683    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[16]/C
                         clock pessimism              0.270    12.953    
                         clock uncertainty           -0.151    12.802    
    SLICE_X113Y42        FDRE (Setup_fdre_C_R)       -0.429    12.373    design_1_i/blink_led_0/inst/dem_reg[16]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  5.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/clk_1s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.742%)  route 0.167ns (47.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.642     0.978    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 f  design_1_i/blink_led_0/inst/dem_reg[25]/Q
                         net (fo=3, routed)           0.167     1.285    design_1_i/blink_led_0/inst/dem[25]
    SLICE_X112Y44        LUT4 (Prop_lut4_I0_O)        0.045     1.330 r  design_1_i/blink_led_0/inst/clk_1s_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/blink_led_0/inst/p_0_in
    SLICE_X112Y44        FDRE                                         r  design_1_i/blink_led_0/inst/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.913     1.279    design_1_i/blink_led_0/inst/clk
    SLICE_X112Y44        FDRE                                         r  design_1_i/blink_led_0/inst/clk_1s_reg/C
                         clock pessimism             -0.285     0.994    
    SLICE_X112Y44        FDRE (Hold_fdre_C_D)         0.120     1.114    design_1_i/blink_led_0/inst/clk_1s_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.640     0.976    design_1_i/blink_led_0/inst/clk
    SLICE_X112Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDRE (Prop_fdre_C_Q)         0.164     1.140 f  design_1_i/blink_led_0/inst/dem_reg[0]/Q
                         net (fo=3, routed)           0.175     1.315    design_1_i/blink_led_0/inst/dem[0]
    SLICE_X112Y39        LUT1 (Prop_lut1_I0_O)        0.043     1.358 r  design_1_i/blink_led_0/inst/dem[0]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/blink_led_0/inst/data0__0[0]
    SLICE_X112Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.911     1.277    design_1_i/blink_led_0/inst/clk
    SLICE_X112Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[0]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X112Y39        FDRE (Hold_fdre_C_D)         0.133     1.109    design_1_i/blink_led_0/inst/dem_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.641     0.977    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/blink_led_0/inst/dem_reg[16]/Q
                         net (fo=3, routed)           0.120     1.238    design_1_i/blink_led_0/inst/dem[16]
    SLICE_X113Y42        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.346 r  design_1_i/blink_led_0/inst/dem0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.346    design_1_i/blink_led_0/inst/data0[16]
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.912     1.278    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[16]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.105     1.082    design_1_i/blink_led_0/inst/dem_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.642     0.978    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/blink_led_0/inst/dem_reg[20]/Q
                         net (fo=3, routed)           0.120     1.239    design_1_i/blink_led_0/inst/dem[20]
    SLICE_X113Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.347 r  design_1_i/blink_led_0/inst/dem0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.347    design_1_i/blink_led_0/inst/data0[20]
    SLICE_X113Y43        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.913     1.279    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[20]/C
                         clock pessimism             -0.301     0.978    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.105     1.083    design_1_i/blink_led_0/inst/dem_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.640     0.976    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/blink_led_0/inst/dem_reg[4]/Q
                         net (fo=2, routed)           0.120     1.237    design_1_i/blink_led_0/inst/dem[4]
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.345 r  design_1_i/blink_led_0/inst/dem0_carry/O[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/blink_led_0/inst/data0[4]
    SLICE_X113Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.911     1.277    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[4]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X113Y39        FDRE (Hold_fdre_C_D)         0.105     1.081    design_1_i/blink_led_0/inst/dem_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.641     0.977    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y41        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/blink_led_0/inst/dem_reg[9]/Q
                         net (fo=3, routed)           0.114     1.232    design_1_i/blink_led_0/inst/dem[9]
    SLICE_X113Y41        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.347 r  design_1_i/blink_led_0/inst/dem0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.347    design_1_i/blink_led_0/inst/data0[9]
    SLICE_X113Y41        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.912     1.278    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y41        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[9]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.105     1.082    design_1_i/blink_led_0/inst/dem_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.641     0.977    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y40        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y40        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/blink_led_0/inst/dem_reg[5]/Q
                         net (fo=2, routed)           0.116     1.234    design_1_i/blink_led_0/inst/dem[5]
    SLICE_X113Y40        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.349 r  design_1_i/blink_led_0/inst/dem0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.349    design_1_i/blink_led_0/inst/data0[5]
    SLICE_X113Y40        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.912     1.278    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y40        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[5]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y40        FDRE (Hold_fdre_C_D)         0.105     1.082    design_1_i/blink_led_0/inst/dem_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.641     0.977    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y41        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/blink_led_0/inst/dem_reg[11]/Q
                         net (fo=3, routed)           0.121     1.238    design_1_i/blink_led_0/inst/dem[11]
    SLICE_X113Y41        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.349 r  design_1_i/blink_led_0/inst/dem0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.349    design_1_i/blink_led_0/inst/data0[11]
    SLICE_X113Y41        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.912     1.278    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y41        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[11]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.105     1.082    design_1_i/blink_led_0/inst/dem_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.640     0.976    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/blink_led_0/inst/dem_reg[3]/Q
                         net (fo=2, routed)           0.121     1.237    design_1_i/blink_led_0/inst/dem[3]
    SLICE_X113Y39        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.348 r  design_1_i/blink_led_0/inst/dem0_carry/O[2]
                         net (fo=1, routed)           0.000     1.348    design_1_i/blink_led_0/inst/data0[3]
    SLICE_X113Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.911     1.277    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y39        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[3]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X113Y39        FDRE (Hold_fdre_C_D)         0.105     1.081    design_1_i/blink_led_0/inst/dem_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/blink_led_0/inst/dem_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            design_1_i/blink_led_0/inst/dem_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.642     0.978    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/blink_led_0/inst/dem_reg[25]/Q
                         net (fo=3, routed)           0.117     1.236    design_1_i/blink_led_0/inst/dem[25]
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.351 r  design_1_i/blink_led_0/inst/dem0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.351    design_1_i/blink_led_0/inst/data0[25]
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32, routed)          0.913     1.279    design_1_i/blink_led_0/inst/clk
    SLICE_X113Y45        FDRE                                         r  design_1_i/blink_led_0/inst/dem_reg[25]/C
                         clock pessimism             -0.301     0.978    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.105     1.083    design_1_i/blink_led_0/inst/dem_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.902 }
Period(ns):         9.803
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         9.803       7.648      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X112Y44   design_1_i/blink_led_0/inst/clk_1s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y39   design_1_i/blink_led_0/inst/dem_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.803       8.803      SLICE_X113Y45   design_1_i/blink_led_0/inst/dem_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X112Y44   design_1_i/blink_led_0/inst/clk_1s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X112Y44   design_1_i/blink_led_0/inst/clk_1s_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y39   design_1_i/blink_led_0/inst/dem_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.901       4.401      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X112Y44   design_1_i/blink_led_0/inst/clk_1s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y39   design_1_i/blink_led_0/inst/dem_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y43   design_1_i/blink_led_0/inst/dem_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y44   design_1_i/blink_led_0/inst/dem_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y45   design_1_i/blink_led_0/inst/dem_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.902       4.402      SLICE_X113Y45   design_1_i/blink_led_0/inst/dem_reg[26]/C



