

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:33:45 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution9
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184126514|  184126514| 1.841 sec | 1.841 sec |  184126514|  184126514|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |           |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- l_C_x_0  |  184052760|  184052760|  15337730|          -|          -|    12|    no    |
        | + l_y_0   |   15337728|   15337728|     19971|          -|          -|   768|    no    |
        |  ++ l_r   |       9984|       9984|        13|          -|          -|   768|    no    |
        |  ++ l_r1  |       9984|       9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |      73752|      73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |       6144|       6144|         8|          -|          -|   768|    no    |
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 30 
3 --> 4 2 
4 --> 5 17 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 17 
30 --> 31 
31 --> 32 30 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_1), !map !7"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_0), !map !14"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1), !map !20"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2), !map !26"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3), !map !30"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 45 'alloca' 'B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:25]   --->   Operation 46 'alloca' 'C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:26]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ 0, %0 ], [ %x_0, %l_C_x_0_end ]"   --->   Operation 48 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %x_0_0, -4" [kernel.cpp:26]   --->   Operation 49 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:26]   --->   Operation 51 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %l_C_x_0_begin" [kernel.cpp:26]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [kernel.cpp:26]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [kernel.cpp:26]   --->   Operation 54 'specregionbegin' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0_0, i9 0)" [kernel.cpp:33]   --->   Operation 55 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_3 to i14" [kernel.cpp:33]   --->   Operation 56 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_0, i7 0)" [kernel.cpp:33]   --->   Operation 57 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i11 %tmp_4 to i14" [kernel.cpp:33]   --->   Operation 58 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.67ns)   --->   "%sub_ln33 = sub i14 %zext_ln33, %zext_ln33_1" [kernel.cpp:33]   --->   Operation 59 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:42]   --->   Operation 60 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %tmp_5 to i15" [kernel.cpp:42]   --->   Operation 61 'zext' 'zext_ln42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:42]   --->   Operation 62 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i12 %tmp_6 to i15" [kernel.cpp:42]   --->   Operation 63 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.81ns)   --->   "%sub_ln42 = sub i15 %zext_ln42, %zext_ln42_1" [kernel.cpp:42]   --->   Operation 64 'sub' 'sub_ln42' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:27]   --->   Operation 65 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:59]   --->   Operation 66 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 67 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.77ns)   --->   "%icmp_ln27 = icmp eq i10 %y_0_0, -256" [kernel.cpp:27]   --->   Operation 68 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:27]   --->   Operation 70 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %l_C_x_0_end, label %l_y_0_begin" [kernel.cpp:27]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [kernel.cpp:27]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3) nounwind" [kernel.cpp:27]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %y_0_0 to i15" [kernel.cpp:34]   --->   Operation 74 'zext' 'zext_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:34]   --->   Operation 75 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i20 %tmp_9 to i21" [kernel.cpp:34]   --->   Operation 76 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:34]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i18 %tmp_s to i21" [kernel.cpp:34]   --->   Operation 78 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.19ns)   --->   "%sub_ln34 = sub i21 %zext_ln34_1, %zext_ln34_2" [kernel.cpp:34]   --->   Operation 79 'sub' 'sub_ln34' <Predicate = (!icmp_ln27)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.94ns)   --->   "%add_ln42 = add i15 %sub_ln42, %zext_ln34" [kernel.cpp:42]   --->   Operation 80 'add' 'add_ln42' <Predicate = (!icmp_ln27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i15 %add_ln42 to i64" [kernel.cpp:42]   --->   Operation 81 'sext' 'sext_ln42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 82 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln42" [kernel.cpp:56]   --->   Operation 83 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:31]   --->   Operation 84 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:58]   --->   Operation 85 'specregionend' 'empty_9' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:26]   --->   Operation 86 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_0_begin ], [ %r, %_ifconv ]"   --->   Operation 87 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%v14 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v15, %_ifconv ]"   --->   Operation 88 'phi' 'v14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %r_0, -256" [kernel.cpp:31]   --->   Operation 89 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:31]   --->   Operation 91 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %4, label %_ifconv" [kernel.cpp:31]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i10 %r_0 to i21" [kernel.cpp:34]   --->   Operation 93 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.22ns)   --->   "%add_ln34 = add i21 %sub_ln34, %zext_ln34_3" [kernel.cpp:34]   --->   Operation 94 'add' 'add_ln34' <Predicate = (!icmp_ln31)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i21 %add_ln34 to i64" [kernel.cpp:34]   --->   Operation 95 'sext' 'sext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 96 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 97 [4/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 97 'load' 'v12' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 98 [1/1] (3.25ns)   --->   "store float %v14, float* %B_addr_1, align 4" [kernel.cpp:42]   --->   Operation 98 'store' <Predicate = (icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 99 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:45]   --->   Operation 99 'br' <Predicate = (icmp_ln31)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i10 %r_0 to i1" [kernel.cpp:33]   --->   Operation 100 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r_0, i32 1, i32 9)" [kernel.cpp:33]   --->   Operation 101 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i9 %tmp_10 to i14" [kernel.cpp:33]   --->   Operation 102 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.81ns)   --->   "%add_ln33 = add i14 %sub_ln33, %zext_ln33_2" [kernel.cpp:33]   --->   Operation 103 'add' 'add_ln33' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [3/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 104 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i14 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 105 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 106 'getelementptr' 'v0_0_addr' <Predicate = (!trunc_ln33)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 107 'getelementptr' 'v0_1_addr' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 108 'load' 'v0_1_load' <Predicate = (trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 109 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 109 'load' 'v0_0_load' <Predicate = (!trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 110 [2/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 110 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 111 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:33]   --->   Operation 111 'load' 'v0_1_load' <Predicate = (trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:33]   --->   Operation 112 'load' 'v0_0_load' <Predicate = (!trunc_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 113 [1/1] (0.69ns)   --->   "%v11 = select i1 %trunc_ln33, float %v0_1_load, float %v0_0_load" [kernel.cpp:33]   --->   Operation 113 'select' 'v11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 114 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 115 [4/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 115 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 116 [3/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 116 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 117 [2/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 117 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 118 [1/4] (5.70ns)   --->   "%v13 = fmul float %v11, %v12" [kernel.cpp:35]   --->   Operation 118 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 119 [5/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 119 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 120 [4/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 120 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 121 [3/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 121 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 122 [2/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 122 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:31]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/5] (7.25ns)   --->   "%v15 = fadd float %v13, %v14" [kernel.cpp:37]   --->   Operation 124 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:31]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 5.47>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%v22 = phi float [ 0.000000e+00, %4 ], [ %v23, %_ifconv1 ]"   --->   Operation 126 'phi' 'v22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %4 ], [ %r1, %_ifconv1 ]"   --->   Operation 127 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (1.77ns)   --->   "%icmp_ln45 = icmp eq i10 %r1_0, -256" [kernel.cpp:45]   --->   Operation 128 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 129 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:45]   --->   Operation 130 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %l_y_0_end, label %_ifconv1" [kernel.cpp:45]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %r1_0 to i21" [kernel.cpp:48]   --->   Operation 132 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (2.22ns)   --->   "%add_ln48 = add i21 %sub_ln34, %zext_ln48" [kernel.cpp:48]   --->   Operation 133 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i21 %add_ln48 to i64" [kernel.cpp:48]   --->   Operation 134 'sext' 'sext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln48" [kernel.cpp:48]   --->   Operation 135 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i10 %r1_0 to i1" [kernel.cpp:47]   --->   Operation 136 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r1_0, i32 1, i32 9)" [kernel.cpp:47]   --->   Operation 137 'partselect' 'tmp_11' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %tmp_11 to i14" [kernel.cpp:47]   --->   Operation 138 'zext' 'zext_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.81ns)   --->   "%add_ln47 = add i14 %sub_ln33, %zext_ln47" [kernel.cpp:47]   --->   Operation 139 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [4/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 140 'load' 'v20' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 141 [1/1] (3.25ns)   --->   "store float %v22, float* %C_addr_1, align 4" [kernel.cpp:56]   --->   Operation 141 'store' <Predicate = (icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_2) nounwind" [kernel.cpp:57]   --->   Operation 142 'specregionend' 'empty_8' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:27]   --->   Operation 143 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 3.25>
ST_18 : Operation 144 [3/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 144 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 19 <SV = 6> <Delay = 3.25>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i14 %add_ln47 to i64" [kernel.cpp:47]   --->   Operation 145 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%v0_0_addr_1 = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 146 'getelementptr' 'v0_0_addr_1' <Predicate = (!trunc_ln47)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%v0_1_addr_1 = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 147 'getelementptr' 'v0_1_addr_1' <Predicate = (trunc_ln47)> <Delay = 0.00>
ST_19 : Operation 148 [2/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:47]   --->   Operation 148 'load' 'v0_1_load_1' <Predicate = (trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 149 [2/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:47]   --->   Operation 149 'load' 'v0_0_load_1' <Predicate = (!trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 150 [2/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 150 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 20 <SV = 7> <Delay = 3.95>
ST_20 : Operation 151 [1/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:47]   --->   Operation 151 'load' 'v0_1_load_1' <Predicate = (trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 152 [1/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:47]   --->   Operation 152 'load' 'v0_0_load_1' <Predicate = (!trunc_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 153 [1/1] (0.69ns)   --->   "%v19 = select i1 %trunc_ln47, float %v0_1_load_1, float %v0_0_load_1" [kernel.cpp:47]   --->   Operation 153 'select' 'v19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 154 [1/4] (3.25ns)   --->   "%v20 = load float* %v2_addr, align 4" [kernel.cpp:48]   --->   Operation 154 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 8> <Delay = 5.70>
ST_21 : Operation 155 [4/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 155 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 5.70>
ST_22 : Operation 156 [3/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 156 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 5.70>
ST_23 : Operation 157 [2/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 157 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 5.70>
ST_24 : Operation 158 [1/4] (5.70ns)   --->   "%v21 = fmul float %v19, %v20" [kernel.cpp:49]   --->   Operation 158 'fmul' 'v21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 7.25>
ST_25 : Operation 159 [5/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 159 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 7.25>
ST_26 : Operation 160 [4/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 160 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 7.25>
ST_27 : Operation 161 [3/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 161 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 7.25>
ST_28 : Operation 162 [2/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 162 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 7.25>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [kernel.cpp:45]   --->   Operation 163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 164 [1/5] (7.25ns)   --->   "%v23 = fadd float %v21, %v22" [kernel.cpp:51]   --->   Operation 164 'fadd' 'v23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:45]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 2> <Delay = 1.81>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_D_x_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 166 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %x_1_0, -4" [kernel.cpp:59]   --->   Operation 167 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 168 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:59]   --->   Operation 169 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %8, label %l_D_x_1_begin" [kernel.cpp:59]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [kernel.cpp:59]   --->   Operation 171 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [kernel.cpp:59]   --->   Operation 172 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:64]   --->   Operation 173 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i14 %tmp_7 to i15" [kernel.cpp:64]   --->   Operation 174 'zext' 'zext_ln64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:64]   --->   Operation 175 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i12 %tmp_8 to i15" [kernel.cpp:64]   --->   Operation 176 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (1.81ns)   --->   "%sub_ln64 = sub i15 %zext_ln64, %zext_ln64_1" [kernel.cpp:64]   --->   Operation 177 'sub' 'sub_ln64' <Predicate = (!icmp_ln59)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:60]   --->   Operation 178 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:67]   --->   Operation 179 'ret' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 31 <SV = 3> <Delay = 5.19>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_D_x_1_begin ], [ %y_1, %7 ]"   --->   Operation 180 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (1.77ns)   --->   "%icmp_ln60 = icmp eq i10 %y_1_0, -256" [kernel.cpp:60]   --->   Operation 181 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:60]   --->   Operation 183 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %l_D_x_1_end, label %7" [kernel.cpp:60]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i10 %y_1_0 to i15" [kernel.cpp:64]   --->   Operation 185 'zext' 'zext_ln64_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (1.94ns)   --->   "%add_ln64 = add i15 %sub_ln64, %zext_ln64_2" [kernel.cpp:64]   --->   Operation 186 'add' 'add_ln64' <Predicate = (!icmp_ln60)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i15 %add_ln64 to i64" [kernel.cpp:64]   --->   Operation 187 'sext' 'sext_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln64" [kernel.cpp:61]   --->   Operation 188 'getelementptr' 'B_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln64" [kernel.cpp:62]   --->   Operation 189 'getelementptr' 'C_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 190 [2/2] (3.25ns)   --->   "%v27 = load float* %B_addr, align 4" [kernel.cpp:61]   --->   Operation 190 'load' 'v27' <Predicate = (!icmp_ln60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_31 : Operation 191 [2/2] (3.25ns)   --->   "%v28 = load float* %C_addr, align 4" [kernel.cpp:62]   --->   Operation 191 'load' 'v28' <Predicate = (!icmp_ln60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_1) nounwind" [kernel.cpp:66]   --->   Operation 192 'specregionend' 'empty_12' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:59]   --->   Operation 193 'br' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 32 <SV = 4> <Delay = 3.25>
ST_32 : Operation 194 [1/2] (3.25ns)   --->   "%v27 = load float* %B_addr, align 4" [kernel.cpp:61]   --->   Operation 194 'load' 'v27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_32 : Operation 195 [1/2] (3.25ns)   --->   "%v28 = load float* %C_addr, align 4" [kernel.cpp:62]   --->   Operation 195 'load' 'v28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 33 <SV = 5> <Delay = 7.25>
ST_33 : Operation 196 [5/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 196 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 6> <Delay = 7.25>
ST_34 : Operation 197 [4/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 197 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 7> <Delay = 7.25>
ST_35 : Operation 198 [3/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 198 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 8> <Delay = 7.25>
ST_36 : Operation 199 [2/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 199 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 9> <Delay = 7.25>
ST_37 : Operation 200 [1/5] (7.25ns)   --->   "%v29 = fadd float %v27, %v28" [kernel.cpp:63]   --->   Operation 200 'fadd' 'v29' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 10> <Delay = 3.25>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:60]   --->   Operation 201 'specloopname' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln64" [kernel.cpp:64]   --->   Operation 202 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (3.25ns)   --->   "store float %v29, float* %v3_addr, align 4" [kernel.cpp:64]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:60]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:26) [16]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:26) [16]  (0 ns)
	'sub' operation ('sub_ln42', kernel.cpp:42) [33]  (1.81 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:27) [36]  (0 ns)
	'sub' operation ('sub_ln34', kernel.cpp:34) [49]  (2.2 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', kernel.cpp:31) [56]  (0 ns)
	'add' operation ('add_ln34', kernel.cpp:34) [65]  (2.23 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:34) [67]  (0 ns)
	'load' operation ('v12', kernel.cpp:34) on array 'v1' [78]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v12', kernel.cpp:34) on array 'v1' [78]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_1_addr', kernel.cpp:33) [74]  (0 ns)
	'load' operation ('v0_1_load', kernel.cpp:33) on array 'v0_1' [75]  (3.25 ns)

 <State 7>: 3.95ns
The critical path consists of the following:
	'load' operation ('v0_1_load', kernel.cpp:33) on array 'v0_1' [75]  (3.25 ns)
	'select' operation ('v11', kernel.cpp:33) [77]  (0.698 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:35) [79]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:35) [79]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:35) [79]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:35) [79]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:37) [80]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:37) [80]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:37) [80]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:37) [80]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:37) [80]  (7.26 ns)

 <State 17>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r1') with incoming values : ('r1', kernel.cpp:45) [87]  (0 ns)
	'add' operation ('add_ln48', kernel.cpp:48) [95]  (2.23 ns)
	'getelementptr' operation ('v2_addr', kernel.cpp:48) [97]  (0 ns)
	'load' operation ('v20', kernel.cpp:48) on array 'v2' [108]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('v20', kernel.cpp:48) on array 'v2' [108]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_1_addr_1', kernel.cpp:47) [104]  (0 ns)
	'load' operation ('v0_1_load_1', kernel.cpp:47) on array 'v0_1' [105]  (3.25 ns)

 <State 20>: 3.95ns
The critical path consists of the following:
	'load' operation ('v0_1_load_1', kernel.cpp:47) on array 'v0_1' [105]  (3.25 ns)
	'select' operation ('v19', kernel.cpp:47) [107]  (0.698 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v21', kernel.cpp:49) [109]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v21', kernel.cpp:49) [109]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v21', kernel.cpp:49) [109]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v21', kernel.cpp:49) [109]  (5.7 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v23', kernel.cpp:51) [110]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v23', kernel.cpp:51) [110]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v23', kernel.cpp:51) [110]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v23', kernel.cpp:51) [110]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v23', kernel.cpp:51) [110]  (7.26 ns)

 <State 30>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_1') with incoming values : ('x_1', kernel.cpp:59) [122]  (0 ns)
	'sub' operation ('sub_ln64', kernel.cpp:64) [134]  (1.81 ns)

 <State 31>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_1') with incoming values : ('y_1', kernel.cpp:60) [137]  (0 ns)
	'add' operation ('add_ln64', kernel.cpp:64) [145]  (1.94 ns)
	'getelementptr' operation ('B_addr', kernel.cpp:61) [148]  (0 ns)
	'load' operation ('v27', kernel.cpp:61) on array 'B', kernel.cpp:24 [150]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('v27', kernel.cpp:61) on array 'B', kernel.cpp:24 [150]  (3.25 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:63) [152]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:63) [152]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:63) [152]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:63) [152]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v29', kernel.cpp:63) [152]  (7.26 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v3_addr', kernel.cpp:64) [147]  (0 ns)
	'store' operation ('store_ln64', kernel.cpp:64) of variable 'v29', kernel.cpp:63 on array 'v3' [153]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
