CAPI=2:
name: "merl:azadi-II:azadi_uart:1.0"
description: "Azadi SoC UART core files."
filesets:
  azadi:
    files:
      - rtl/generic_fifo.sv
      - rtl/rx_timer.sv
      - rtl/uart_tx.v
      - rtl/uart_core.v
      - rtl/uart_rx.v
      - rtl/uart_top.sv
    file_type : systemVerilogSource, VerilogSource
targets:
  default: &default
    filesets: [azadi]