// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/25/2020 15:16:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	Clk,
	Reset,
	ClearA_LoadB,
	Execute,
	Din,
	LED,
	AhexL,
	AhexU,
	BhexL,
	BhexU,
	A_val,
	B_val);
input 	Clk;
input 	Reset;
input 	ClearA_LoadB;
input 	Execute;
input 	[7:0] Din;
output 	[3:0] LED;
output 	[6:0] AhexL;
output 	[6:0] AhexU;
output 	[6:0] BhexL;
output 	[6:0] BhexU;
output 	[7:0] A_val;
output 	[7:0] B_val;

// Design Ports Information
// LED[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[2]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[3]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[5]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[6]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_val[7]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[1]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[3]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[4]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[5]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[6]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_val[7]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Execute	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processor_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \A_val[0]~output_o ;
wire \A_val[1]~output_o ;
wire \A_val[2]~output_o ;
wire \A_val[3]~output_o ;
wire \A_val[4]~output_o ;
wire \A_val[5]~output_o ;
wire \A_val[6]~output_o ;
wire \A_val[7]~output_o ;
wire \B_val[0]~output_o ;
wire \B_val[1]~output_o ;
wire \B_val[2]~output_o ;
wire \B_val[3]~output_o ;
wire \B_val[4]~output_o ;
wire \B_val[5]~output_o ;
wire \B_val[6]~output_o ;
wire \B_val[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \bSync[2]|q~q ;
wire \Execute~input_o ;
wire \bSync[0]|q~q ;
wire \ClearA_LoadB~input_o ;
wire \bSync[1]|q~q ;
wire \bSync[2]|q~0_combout ;
wire \bSync[2]|q~_Duplicate_1_q ;
wire \bSync[1]|q~0_combout ;
wire \bSync[1]|q~_Duplicate_1_q ;
wire \cUnit|curr_state~41_combout ;
wire \cUnit|curr_state.Shift8~q ;
wire \bSync[0]|q~0_combout ;
wire \bSync[0]|q~_Duplicate_1_q ;
wire \cUnit|Selector18~0_combout ;
wire \cUnit|curr_state.Halt1~q ;
wire \cUnit|curr_state~32_combout ;
wire \cUnit|curr_state~33_combout ;
wire \cUnit|curr_state.Halt2~q ;
wire \cUnit|curr_state~29_combout ;
wire \cUnit|curr_state~28_combout ;
wire \cUnit|curr_state~31_combout ;
wire \cUnit|curr_state.Rst~q ;
wire \cUnit|Ld_A~0_combout ;
wire \cUnit|curr_state~30_combout ;
wire \cUnit|curr_state~42_combout ;
wire \cUnit|curr_state~43_combout ;
wire \cUnit|curr_state.Clear~q ;
wire \cUnit|curr_state~45_combout ;
wire \cUnit|curr_state.Add1~q ;
wire \cUnit|curr_state~34_combout ;
wire \cUnit|curr_state.Shift1~q ;
wire \cUnit|curr_state~46_combout ;
wire \cUnit|curr_state.Add2~q ;
wire \cUnit|curr_state~35_combout ;
wire \cUnit|curr_state.Shift2~q ;
wire \cUnit|curr_state~47_combout ;
wire \cUnit|curr_state.Add3~q ;
wire \cUnit|curr_state~36_combout ;
wire \cUnit|curr_state.Shift3~q ;
wire \cUnit|curr_state~48_combout ;
wire \cUnit|curr_state.Add4~q ;
wire \cUnit|curr_state~37_combout ;
wire \cUnit|curr_state.Shift4~q ;
wire \cUnit|curr_state~49_combout ;
wire \cUnit|curr_state.Add5~q ;
wire \cUnit|curr_state~38_combout ;
wire \cUnit|curr_state.Shift5~q ;
wire \cUnit|curr_state~50_combout ;
wire \cUnit|curr_state.Add6~q ;
wire \cUnit|curr_state~39_combout ;
wire \cUnit|curr_state.Shift6~q ;
wire \cUnit|curr_state~51_combout ;
wire \cUnit|curr_state.Add7~q ;
wire \cUnit|curr_state~40_combout ;
wire \cUnit|curr_state.Shift7~q ;
wire \cUnit|curr_state~44_combout ;
wire \cUnit|curr_state.Subtract~q ;
wire \Din[3]~input_o ;
wire \sSync[3]|q~q ;
wire \Din[1]~input_o ;
wire \sSync[1]|q~q ;
wire \Din[0]~input_o ;
wire \sSync[0]|q~q ;
wire \cUnit|WideNor0~1_combout ;
wire \cUnit|WideNor0~0_combout ;
wire \cUnit|WideNor0~2_combout ;
wire \Din[2]~input_o ;
wire \sSync[2]|q~q ;
wire \Din[5]~input_o ;
wire \sSync[5]|q~feeder_combout ;
wire \sSync[5]|q~q ;
wire \Din[6]~input_o ;
wire \sSync[6]|q~q ;
wire \Din[7]~input_o ;
wire \sSync[7]|q~feeder_combout ;
wire \sSync[7]|q~q ;
wire \rUnit|REGB|Data_New[7]~7_combout ;
wire \rUnit|REGB|Out[4]~0_combout ;
wire \rUnit|REGB|Out[7]~_Duplicate_1_q ;
wire \rUnit|REGB|Data_New[6]~6_combout ;
wire \rUnit|REGB|Out[6]~_Duplicate_1_q ;
wire \rUnit|REGB|Data_New[5]~5_combout ;
wire \rUnit|REGB|Out[5]~_Duplicate_1_q ;
wire \Din[4]~input_o ;
wire \sSync[4]|q~q ;
wire \rUnit|REGB|Data_New[4]~4_combout ;
wire \rUnit|REGB|Out[4]~_Duplicate_1_q ;
wire \rUnit|REGB|Data_New[3]~3_combout ;
wire \rUnit|REGB|Out[3]~_Duplicate_1_q ;
wire \rUnit|REGB|Data_New[2]~2_combout ;
wire \rUnit|REGB|Out[2]~_Duplicate_1_q ;
wire \rUnit|REGB|Data_New[1]~1_combout ;
wire \rUnit|REGB|Out[1]~_Duplicate_1_q ;
wire \rUnit|REGB|Data_New[0]~0_combout ;
wire \rUnit|REGB|Out[0]~_Duplicate_1_q ;
wire \cUnit|Ld_A~1_combout ;
wire \raUnit|FA1|s~combout ;
wire \raUnit|FA2|s~0_combout ;
wire \rUnit|REGA|Data_New[2]~2_combout ;
wire \rUnit|REGA|Out[3]~2_combout ;
wire \rUnit|REGA|Out[2]~_Duplicate_1_q ;
wire \rUnit|REGA|Data_New[1]~1_combout ;
wire \rUnit|REGA|Out[1]~_Duplicate_1_q ;
wire \rUnit|REGA|Data_New[0]~0_combout ;
wire \rUnit|REGA|Out[0]~_Duplicate_1_q ;
wire \raUnit|FA0|c~0_combout ;
wire \raUnit|FA1|c~0_combout ;
wire \raUnit|FA2|c~0_combout ;
wire \raUnit|FA3|s~0_combout ;
wire \raUnit|FA3|c~0_combout ;
wire \raUnit|FA4|s~0_combout ;
wire \raUnit|FA4|c~0_combout ;
wire \raUnit|FA5|s~0_combout ;
wire \raUnit|FA5|c~0_combout ;
wire \raUnit|FA6|c~0_combout ;
wire \raUnit|FA8|s~0_combout ;
wire \raUnit|FA7|c~0_combout ;
wire \rUnit|FF|Xout~0_combout ;
wire \rUnit|FF|Xout~q ;
wire \rUnit|REGA|Data_New[7]~8_combout ;
wire \rUnit|REGA|Out[7]~_Duplicate_1_q ;
wire \rUnit|REGA|Data_New[6]~6_combout ;
wire \rUnit|REGA|Data_New[6]~7_combout ;
wire \rUnit|REGA|Out[6]~_Duplicate_1_q ;
wire \rUnit|REGA|Data_New[5]~5_combout ;
wire \rUnit|REGA|Out[5]~_Duplicate_1_q ;
wire \rUnit|REGA|Data_New[4]~4_combout ;
wire \rUnit|REGA|Out[4]~_Duplicate_1_q ;
wire \rUnit|REGA|Data_New[3]~3_combout ;
wire \rUnit|REGA|Out[3]~_Duplicate_1_q ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire [7:0] \rUnit|REGA|Out ;
wire [7:0] \rUnit|REGB|Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \LED[0]~output (
	.i(\bSync[2]|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \LED[1]~output (
	.i(\bSync[0]|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \LED[2]~output (
	.i(\bSync[1]|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \AhexL[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \AhexL[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \AhexL[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \AhexL[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \AhexL[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \AhexL[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \AhexL[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \AhexU[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \AhexU[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \AhexU[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \AhexU[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \AhexU[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \AhexU[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \BhexL[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \BhexL[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \BhexL[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \BhexL[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \BhexL[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \BhexL[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \BhexL[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \BhexU[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \BhexU[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \BhexU[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \BhexU[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \BhexU[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \BhexU[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \BhexU[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \A_val[0]~output (
	.i(\rUnit|REGA|Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[0]~output .bus_hold = "false";
defparam \A_val[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \A_val[1]~output (
	.i(\rUnit|REGA|Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[1]~output .bus_hold = "false";
defparam \A_val[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \A_val[2]~output (
	.i(\rUnit|REGA|Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[2]~output .bus_hold = "false";
defparam \A_val[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \A_val[3]~output (
	.i(\rUnit|REGA|Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[3]~output .bus_hold = "false";
defparam \A_val[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \A_val[4]~output (
	.i(\rUnit|REGA|Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[4]~output .bus_hold = "false";
defparam \A_val[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \A_val[5]~output (
	.i(\rUnit|REGA|Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[5]~output .bus_hold = "false";
defparam \A_val[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \A_val[6]~output (
	.i(\rUnit|REGA|Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[6]~output .bus_hold = "false";
defparam \A_val[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \A_val[7]~output (
	.i(\rUnit|REGA|Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_val[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_val[7]~output .bus_hold = "false";
defparam \A_val[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \B_val[0]~output (
	.i(\rUnit|REGB|Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[0]~output .bus_hold = "false";
defparam \B_val[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \B_val[1]~output (
	.i(\rUnit|REGB|Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[1]~output .bus_hold = "false";
defparam \B_val[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \B_val[2]~output (
	.i(\rUnit|REGB|Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[2]~output .bus_hold = "false";
defparam \B_val[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \B_val[3]~output (
	.i(\rUnit|REGB|Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[3]~output .bus_hold = "false";
defparam \B_val[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \B_val[4]~output (
	.i(\rUnit|REGB|Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[4]~output .bus_hold = "false";
defparam \B_val[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \B_val[5]~output (
	.i(\rUnit|REGB|Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[5]~output .bus_hold = "false";
defparam \B_val[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \B_val[6]~output (
	.i(\rUnit|REGB|Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[6]~output .bus_hold = "false";
defparam \B_val[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \B_val[7]~output (
	.i(\rUnit|REGB|Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_val[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_val[7]~output .bus_hold = "false";
defparam \B_val[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y36_N11
dffeas \bSync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(!\Reset~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bSync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bSync[2]|q .is_wysiwyg = "true";
defparam \bSync[2]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Execute~input (
	.i(Execute),
	.ibar(gnd),
	.o(\Execute~input_o ));
// synopsys translate_off
defparam \Execute~input .bus_hold = "false";
defparam \Execute~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y35_N18
dffeas \bSync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(!\Execute~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bSync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bSync[0]|q .is_wysiwyg = "true";
defparam \bSync[0]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \ClearA_LoadB~input (
	.i(ClearA_LoadB),
	.ibar(gnd),
	.o(\ClearA_LoadB~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB~input .bus_hold = "false";
defparam \ClearA_LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y36_N4
dffeas \bSync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(!\ClearA_LoadB~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bSync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bSync[1]|q .is_wysiwyg = "true";
defparam \bSync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \bSync[2]|q~0 (
// Equation(s):
// \bSync[2]|q~0_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bSync[2]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \bSync[2]|q~0 .lut_mask = 16'h0F0F;
defparam \bSync[2]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N9
dffeas \bSync[2]|q~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bSync[2]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bSync[2]|q~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bSync[2]|q~_Duplicate_1 .is_wysiwyg = "true";
defparam \bSync[2]|q~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N12
cycloneive_lcell_comb \bSync[1]|q~0 (
// Equation(s):
// \bSync[1]|q~0_combout  = !\ClearA_LoadB~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\bSync[1]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \bSync[1]|q~0 .lut_mask = 16'h00FF;
defparam \bSync[1]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N13
dffeas \bSync[1]|q~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bSync[1]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bSync[1]|q~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bSync[1]|q~_Duplicate_1 .is_wysiwyg = "true";
defparam \bSync[1]|q~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N0
cycloneive_lcell_comb \cUnit|curr_state~41 (
// Equation(s):
// \cUnit|curr_state~41_combout  = (\cUnit|curr_state.Subtract~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(gnd),
	.datac(\bSync[2]|q~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cUnit|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~41 .lut_mask = 16'h0A0A;
defparam \cUnit|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N1
dffeas \cUnit|curr_state.Shift8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift8 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N18
cycloneive_lcell_comb \bSync[0]|q~0 (
// Equation(s):
// \bSync[0]|q~0_combout  = !\Execute~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Execute~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bSync[0]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \bSync[0]|q~0 .lut_mask = 16'h0F0F;
defparam \bSync[0]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N19
dffeas \bSync[0]|q~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bSync[0]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bSync[0]|q~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bSync[0]|q~_Duplicate_1 .is_wysiwyg = "true";
defparam \bSync[0]|q~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N16
cycloneive_lcell_comb \cUnit|Selector18~0 (
// Equation(s):
// \cUnit|Selector18~0_combout  = (\cUnit|curr_state.Shift8~q ) # ((\bSync[0]|q~_Duplicate_1_q  & \cUnit|curr_state.Halt1~q ))

	.dataa(\cUnit|curr_state.Shift8~q ),
	.datab(\bSync[0]|q~_Duplicate_1_q ),
	.datac(\cUnit|curr_state.Halt1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cUnit|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|Selector18~0 .lut_mask = 16'hEAEA;
defparam \cUnit|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N17
dffeas \cUnit|curr_state.Halt1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Halt1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Halt1 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Halt1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N30
cycloneive_lcell_comb \cUnit|curr_state~32 (
// Equation(s):
// \cUnit|curr_state~32_combout  = (!\bSync[0]|q~_Duplicate_1_q  & ((\cUnit|curr_state.Halt1~q ) # ((!\bSync[1]|q~_Duplicate_1_q  & \cUnit|curr_state.Halt2~q ))))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Halt1~q ),
	.datac(\cUnit|curr_state.Halt2~q ),
	.datad(\bSync[0]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~32 .lut_mask = 16'h00DC;
defparam \cUnit|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N2
cycloneive_lcell_comb \cUnit|curr_state~33 (
// Equation(s):
// \cUnit|curr_state~33_combout  = (!\bSync[2]|q~_Duplicate_1_q  & \cUnit|curr_state~32_combout )

	.dataa(\bSync[2]|q~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\cUnit|curr_state~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cUnit|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~33 .lut_mask = 16'h5050;
defparam \cUnit|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N3
dffeas \cUnit|curr_state.Halt2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Halt2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Halt2 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Halt2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N10
cycloneive_lcell_comb \cUnit|curr_state~29 (
// Equation(s):
// \cUnit|curr_state~29_combout  = (\bSync[0]|q~_Duplicate_1_q  & (((!\cUnit|curr_state.Halt2~q )))) # (!\bSync[0]|q~_Duplicate_1_q  & (!\cUnit|curr_state.Halt1~q  & ((!\cUnit|curr_state.Halt2~q ) # (!\bSync[1]|q~_Duplicate_1_q ))))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Halt1~q ),
	.datac(\cUnit|curr_state.Halt2~q ),
	.datad(\bSync[0]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~29 .lut_mask = 16'h0F13;
defparam \cUnit|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N24
cycloneive_lcell_comb \cUnit|curr_state~28 (
// Equation(s):
// \cUnit|curr_state~28_combout  = (\bSync[2]|q~_Duplicate_1_q ) # ((\bSync[1]|q~_Duplicate_1_q  & (\cUnit|curr_state.Halt2~q  & !\bSync[0]|q~_Duplicate_1_q )))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Halt2~q ),
	.datac(\bSync[2]|q~_Duplicate_1_q ),
	.datad(\bSync[0]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~28 .lut_mask = 16'hF0F8;
defparam \cUnit|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N8
cycloneive_lcell_comb \cUnit|curr_state~31 (
// Equation(s):
// \cUnit|curr_state~31_combout  = (!\cUnit|curr_state~28_combout  & ((\cUnit|curr_state.Rst~q ) # (!\cUnit|curr_state~30_combout )))

	.dataa(gnd),
	.datab(\cUnit|curr_state~30_combout ),
	.datac(\cUnit|curr_state.Rst~q ),
	.datad(\cUnit|curr_state~28_combout ),
	.cin(gnd),
	.combout(\cUnit|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~31 .lut_mask = 16'h00F3;
defparam \cUnit|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N9
dffeas \cUnit|curr_state.Rst (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Rst .is_wysiwyg = "true";
defparam \cUnit|curr_state.Rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N28
cycloneive_lcell_comb \cUnit|Ld_A~0 (
// Equation(s):
// \cUnit|Ld_A~0_combout  = (!\cUnit|curr_state.Halt1~q  & (\cUnit|curr_state.Rst~q  & !\cUnit|curr_state.Halt2~q ))

	.dataa(gnd),
	.datab(\cUnit|curr_state.Halt1~q ),
	.datac(\cUnit|curr_state.Rst~q ),
	.datad(\cUnit|curr_state.Halt2~q ),
	.cin(gnd),
	.combout(\cUnit|Ld_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|Ld_A~0 .lut_mask = 16'h0030;
defparam \cUnit|Ld_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N4
cycloneive_lcell_comb \cUnit|curr_state~30 (
// Equation(s):
// \cUnit|curr_state~30_combout  = (\cUnit|curr_state~29_combout  & (!\cUnit|Ld_A~0_combout  & ((\cUnit|curr_state.Rst~q ) # (!\bSync[0]|q~_Duplicate_1_q ))))

	.dataa(\cUnit|curr_state~29_combout ),
	.datab(\cUnit|Ld_A~0_combout ),
	.datac(\cUnit|curr_state.Rst~q ),
	.datad(\bSync[0]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~30 .lut_mask = 16'h2022;
defparam \cUnit|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N14
cycloneive_lcell_comb \cUnit|curr_state~42 (
// Equation(s):
// \cUnit|curr_state~42_combout  = (\bSync[0]|q~_Duplicate_1_q  & ((\cUnit|curr_state.Halt2~q ) # (!\cUnit|curr_state.Rst~q )))

	.dataa(\cUnit|curr_state.Halt2~q ),
	.datab(gnd),
	.datac(\cUnit|curr_state.Rst~q ),
	.datad(\bSync[0]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~42 .lut_mask = 16'hAF00;
defparam \cUnit|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N26
cycloneive_lcell_comb \cUnit|curr_state~43 (
// Equation(s):
// \cUnit|curr_state~43_combout  = (!\bSync[2]|q~_Duplicate_1_q  & ((\cUnit|curr_state~42_combout ) # ((\cUnit|curr_state~30_combout  & \cUnit|curr_state.Clear~q ))))

	.dataa(\bSync[2]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state~30_combout ),
	.datac(\cUnit|curr_state.Clear~q ),
	.datad(\cUnit|curr_state~42_combout ),
	.cin(gnd),
	.combout(\cUnit|curr_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~43 .lut_mask = 16'h5540;
defparam \cUnit|curr_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N27
dffeas \cUnit|curr_state.Clear (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Clear~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Clear .is_wysiwyg = "true";
defparam \cUnit|curr_state.Clear .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N0
cycloneive_lcell_comb \cUnit|curr_state~45 (
// Equation(s):
// \cUnit|curr_state~45_combout  = (\cUnit|curr_state.Clear~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\cUnit|curr_state.Clear~q ),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~45_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~45 .lut_mask = 16'h00CC;
defparam \cUnit|curr_state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N1
dffeas \cUnit|curr_state.Add1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add1 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N16
cycloneive_lcell_comb \cUnit|curr_state~34 (
// Equation(s):
// \cUnit|curr_state~34_combout  = (\cUnit|curr_state.Add1~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\cUnit|curr_state.Add1~q ),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~34 .lut_mask = 16'h00CC;
defparam \cUnit|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N17
dffeas \cUnit|curr_state.Shift1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift1 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N10
cycloneive_lcell_comb \cUnit|curr_state~46 (
// Equation(s):
// \cUnit|curr_state~46_combout  = (\cUnit|curr_state.Shift1~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\cUnit|curr_state.Shift1~q ),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~46_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~46 .lut_mask = 16'h00CC;
defparam \cUnit|curr_state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N11
dffeas \cUnit|curr_state.Add2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add2 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N26
cycloneive_lcell_comb \cUnit|curr_state~35 (
// Equation(s):
// \cUnit|curr_state~35_combout  = (\cUnit|curr_state.Add2~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(\cUnit|curr_state.Add2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~35 .lut_mask = 16'h00AA;
defparam \cUnit|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N27
dffeas \cUnit|curr_state.Shift2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift2 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N20
cycloneive_lcell_comb \cUnit|curr_state~47 (
// Equation(s):
// \cUnit|curr_state~47_combout  = (\cUnit|curr_state.Shift2~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cUnit|curr_state.Shift2~q ),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~47_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~47 .lut_mask = 16'h00F0;
defparam \cUnit|curr_state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N21
dffeas \cUnit|curr_state.Add3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add3 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N4
cycloneive_lcell_comb \cUnit|curr_state~36 (
// Equation(s):
// \cUnit|curr_state~36_combout  = (\cUnit|curr_state.Add3~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\cUnit|curr_state.Add3~q ),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~36 .lut_mask = 16'h00CC;
defparam \cUnit|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N5
dffeas \cUnit|curr_state.Shift3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift3 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N6
cycloneive_lcell_comb \cUnit|curr_state~48 (
// Equation(s):
// \cUnit|curr_state~48_combout  = (\cUnit|curr_state.Shift3~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cUnit|curr_state.Shift3~q ),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~48_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~48 .lut_mask = 16'h00F0;
defparam \cUnit|curr_state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N7
dffeas \cUnit|curr_state.Add4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add4 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N22
cycloneive_lcell_comb \cUnit|curr_state~37 (
// Equation(s):
// \cUnit|curr_state~37_combout  = (\cUnit|curr_state.Add4~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(\cUnit|curr_state.Add4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~37 .lut_mask = 16'h00AA;
defparam \cUnit|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N23
dffeas \cUnit|curr_state.Shift4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift4 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N24
cycloneive_lcell_comb \cUnit|curr_state~49 (
// Equation(s):
// \cUnit|curr_state~49_combout  = (\cUnit|curr_state.Shift4~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cUnit|curr_state.Shift4~q ),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~49_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~49 .lut_mask = 16'h00F0;
defparam \cUnit|curr_state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N25
dffeas \cUnit|curr_state.Add5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add5 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N18
cycloneive_lcell_comb \cUnit|curr_state~38 (
// Equation(s):
// \cUnit|curr_state~38_combout  = (\cUnit|curr_state.Add5~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\cUnit|curr_state.Add5~q ),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~38 .lut_mask = 16'h00CC;
defparam \cUnit|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N19
dffeas \cUnit|curr_state.Shift5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift5 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N2
cycloneive_lcell_comb \cUnit|curr_state~50 (
// Equation(s):
// \cUnit|curr_state~50_combout  = (\cUnit|curr_state.Shift5~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\cUnit|curr_state.Shift5~q ),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~50_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~50 .lut_mask = 16'h00CC;
defparam \cUnit|curr_state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N3
dffeas \cUnit|curr_state.Add6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add6 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N22
cycloneive_lcell_comb \cUnit|curr_state~39 (
// Equation(s):
// \cUnit|curr_state~39_combout  = (\cUnit|curr_state.Add6~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(\cUnit|curr_state.Add6~q ),
	.datab(gnd),
	.datac(\bSync[2]|q~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cUnit|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~39 .lut_mask = 16'h0A0A;
defparam \cUnit|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N23
dffeas \cUnit|curr_state.Shift6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift6 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N12
cycloneive_lcell_comb \cUnit|curr_state~51 (
// Equation(s):
// \cUnit|curr_state~51_combout  = (\cUnit|curr_state.Shift6~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cUnit|curr_state.Shift6~q ),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~51_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~51 .lut_mask = 16'h00F0;
defparam \cUnit|curr_state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N13
dffeas \cUnit|curr_state.Add7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Add7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Add7 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Add7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N28
cycloneive_lcell_comb \cUnit|curr_state~40 (
// Equation(s):
// \cUnit|curr_state~40_combout  = (\cUnit|curr_state.Add7~q  & !\bSync[2]|q~_Duplicate_1_q )

	.dataa(\cUnit|curr_state.Add7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~40 .lut_mask = 16'h00AA;
defparam \cUnit|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N29
dffeas \cUnit|curr_state.Shift7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Shift7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Shift7 .is_wysiwyg = "true";
defparam \cUnit|curr_state.Shift7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N14
cycloneive_lcell_comb \cUnit|curr_state~44 (
// Equation(s):
// \cUnit|curr_state~44_combout  = (!\bSync[2]|q~_Duplicate_1_q  & \cUnit|curr_state.Shift7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bSync[2]|q~_Duplicate_1_q ),
	.datad(\cUnit|curr_state.Shift7~q ),
	.cin(gnd),
	.combout(\cUnit|curr_state~44_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|curr_state~44 .lut_mask = 16'h0F00;
defparam \cUnit|curr_state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N15
dffeas \cUnit|curr_state.Subtract (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cUnit|curr_state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cUnit|curr_state.Subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cUnit|curr_state.Subtract .is_wysiwyg = "true";
defparam \cUnit|curr_state.Subtract .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \Din[3]~input (
	.i(Din[3]),
	.ibar(gnd),
	.o(\Din[3]~input_o ));
// synopsys translate_off
defparam \Din[3]~input .bus_hold = "false";
defparam \Din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y29_N29
dffeas \sSync[3]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Din[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[3]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[3]|q .is_wysiwyg = "true";
defparam \sSync[3]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \Din[1]~input (
	.i(Din[1]),
	.ibar(gnd),
	.o(\Din[1]~input_o ));
// synopsys translate_off
defparam \Din[1]~input .bus_hold = "false";
defparam \Din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y29_N21
dffeas \sSync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Din[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[1]|q .is_wysiwyg = "true";
defparam \sSync[1]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \Din[0]~input (
	.i(Din[0]),
	.ibar(gnd),
	.o(\Din[0]~input_o ));
// synopsys translate_off
defparam \Din[0]~input .bus_hold = "false";
defparam \Din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y29_N27
dffeas \sSync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Din[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[0]|q .is_wysiwyg = "true";
defparam \sSync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N30
cycloneive_lcell_comb \cUnit|WideNor0~1 (
// Equation(s):
// \cUnit|WideNor0~1_combout  = (\cUnit|curr_state.Shift6~q ) # ((\cUnit|curr_state.Shift7~q ) # ((\cUnit|curr_state.Shift8~q ) # (\cUnit|curr_state.Shift5~q )))

	.dataa(\cUnit|curr_state.Shift6~q ),
	.datab(\cUnit|curr_state.Shift7~q ),
	.datac(\cUnit|curr_state.Shift8~q ),
	.datad(\cUnit|curr_state.Shift5~q ),
	.cin(gnd),
	.combout(\cUnit|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \cUnit|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N8
cycloneive_lcell_comb \cUnit|WideNor0~0 (
// Equation(s):
// \cUnit|WideNor0~0_combout  = (\cUnit|curr_state.Shift4~q ) # ((\cUnit|curr_state.Shift1~q ) # ((\cUnit|curr_state.Shift3~q ) # (\cUnit|curr_state.Shift2~q )))

	.dataa(\cUnit|curr_state.Shift4~q ),
	.datab(\cUnit|curr_state.Shift1~q ),
	.datac(\cUnit|curr_state.Shift3~q ),
	.datad(\cUnit|curr_state.Shift2~q ),
	.cin(gnd),
	.combout(\cUnit|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \cUnit|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N4
cycloneive_lcell_comb \cUnit|WideNor0~2 (
// Equation(s):
// \cUnit|WideNor0~2_combout  = (\cUnit|WideNor0~1_combout ) # (\cUnit|WideNor0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cUnit|WideNor0~1_combout ),
	.datad(\cUnit|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\cUnit|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|WideNor0~2 .lut_mask = 16'hFFF0;
defparam \cUnit|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \Din[2]~input (
	.i(Din[2]),
	.ibar(gnd),
	.o(\Din[2]~input_o ));
// synopsys translate_off
defparam \Din[2]~input .bus_hold = "false";
defparam \Din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y29_N23
dffeas \sSync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Din[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[2]|q .is_wysiwyg = "true";
defparam \sSync[2]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \Din[5]~input (
	.i(Din[5]),
	.ibar(gnd),
	.o(\Din[5]~input_o ));
// synopsys translate_off
defparam \Din[5]~input .bus_hold = "false";
defparam \Din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N4
cycloneive_lcell_comb \sSync[5]|q~feeder (
// Equation(s):
// \sSync[5]|q~feeder_combout  = \Din[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Din[5]~input_o ),
	.cin(gnd),
	.combout(\sSync[5]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sSync[5]|q~feeder .lut_mask = 16'hFF00;
defparam \sSync[5]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y29_N5
dffeas \sSync[5]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sSync[5]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[5]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[5]|q .is_wysiwyg = "true";
defparam \sSync[5]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \Din[6]~input (
	.i(Din[6]),
	.ibar(gnd),
	.o(\Din[6]~input_o ));
// synopsys translate_off
defparam \Din[6]~input .bus_hold = "false";
defparam \Din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y29_N31
dffeas \sSync[6]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Din[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[6]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[6]|q .is_wysiwyg = "true";
defparam \sSync[6]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \Din[7]~input (
	.i(Din[7]),
	.ibar(gnd),
	.o(\Din[7]~input_o ));
// synopsys translate_off
defparam \Din[7]~input .bus_hold = "false";
defparam \Din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N18
cycloneive_lcell_comb \sSync[7]|q~feeder (
// Equation(s):
// \sSync[7]|q~feeder_combout  = \Din[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Din[7]~input_o ),
	.cin(gnd),
	.combout(\sSync[7]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sSync[7]|q~feeder .lut_mask = 16'hFF00;
defparam \sSync[7]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y29_N19
dffeas \sSync[7]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sSync[7]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[7]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[7]|q .is_wysiwyg = "true";
defparam \sSync[7]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N6
cycloneive_lcell_comb \rUnit|REGB|Data_New[7]~7 (
// Equation(s):
// \rUnit|REGB|Data_New[7]~7_combout  = (\cUnit|curr_state.Rst~q  & (\rUnit|REGA|Out[0]~_Duplicate_1_q )) # (!\cUnit|curr_state.Rst~q  & ((\bSync[1]|q~_Duplicate_1_q  & ((\sSync[7]|q~q ))) # (!\bSync[1]|q~_Duplicate_1_q  & (\rUnit|REGA|Out[0]~_Duplicate_1_q 
// ))))

	.dataa(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Rst~q ),
	.datac(\bSync[1]|q~_Duplicate_1_q ),
	.datad(\sSync[7]|q~q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[7]~7 .lut_mask = 16'hBA8A;
defparam \rUnit|REGB|Data_New[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N4
cycloneive_lcell_comb \rUnit|REGB|Out[4]~0 (
// Equation(s):
// \rUnit|REGB|Out[4]~0_combout  = (\cUnit|WideNor0~2_combout ) # ((\bSync[2]|q~_Duplicate_1_q ) # ((\bSync[1]|q~_Duplicate_1_q  & !\cUnit|curr_state.Rst~q )))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Rst~q ),
	.datac(\cUnit|WideNor0~2_combout ),
	.datad(\bSync[2]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Out[4]~0 .lut_mask = 16'hFFF2;
defparam \rUnit|REGB|Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N15
dffeas \rUnit|REGB|Out[7]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N6
cycloneive_lcell_comb \rUnit|REGB|Data_New[6]~6 (
// Equation(s):
// \rUnit|REGB|Data_New[6]~6_combout  = (\cUnit|curr_state.Rst~q  & (((\rUnit|REGB|Out[7]~_Duplicate_1_q )))) # (!\cUnit|curr_state.Rst~q  & ((\bSync[1]|q~_Duplicate_1_q  & (\sSync[6]|q~q )) # (!\bSync[1]|q~_Duplicate_1_q  & 
// ((\rUnit|REGB|Out[7]~_Duplicate_1_q )))))

	.dataa(\sSync[6]|q~q ),
	.datab(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datac(\cUnit|curr_state.Rst~q ),
	.datad(\bSync[1]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[6]~6 .lut_mask = 16'hCACC;
defparam \rUnit|REGB|Data_New[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N29
dffeas \rUnit|REGB|Out[6]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N12
cycloneive_lcell_comb \rUnit|REGB|Data_New[5]~5 (
// Equation(s):
// \rUnit|REGB|Data_New[5]~5_combout  = (\bSync[1]|q~_Duplicate_1_q  & ((\cUnit|curr_state.Rst~q  & ((\rUnit|REGB|Out[6]~_Duplicate_1_q ))) # (!\cUnit|curr_state.Rst~q  & (\sSync[5]|q~q )))) # (!\bSync[1]|q~_Duplicate_1_q  & 
// (((\rUnit|REGB|Out[6]~_Duplicate_1_q ))))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Rst~q ),
	.datac(\sSync[5]|q~q ),
	.datad(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[5]~5 .lut_mask = 16'hFD20;
defparam \rUnit|REGB|Data_New[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N19
dffeas \rUnit|REGB|Out[5]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \Din[4]~input (
	.i(Din[4]),
	.ibar(gnd),
	.o(\Din[4]~input_o ));
// synopsys translate_off
defparam \Din[4]~input .bus_hold = "false";
defparam \Din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y29_N1
dffeas \sSync[4]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Din[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sSync[4]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sSync[4]|q .is_wysiwyg = "true";
defparam \sSync[4]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N22
cycloneive_lcell_comb \rUnit|REGB|Data_New[4]~4 (
// Equation(s):
// \rUnit|REGB|Data_New[4]~4_combout  = (\bSync[1]|q~_Duplicate_1_q  & ((\cUnit|curr_state.Rst~q  & (\rUnit|REGB|Out[5]~_Duplicate_1_q )) # (!\cUnit|curr_state.Rst~q  & ((\sSync[4]|q~q ))))) # (!\bSync[1]|q~_Duplicate_1_q  & 
// (\rUnit|REGB|Out[5]~_Duplicate_1_q ))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.datac(\sSync[4]|q~q ),
	.datad(\cUnit|curr_state.Rst~q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[4]~4 .lut_mask = 16'hCCE4;
defparam \rUnit|REGB|Data_New[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N1
dffeas \rUnit|REGB|Out[4]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N4
cycloneive_lcell_comb \rUnit|REGB|Data_New[3]~3 (
// Equation(s):
// \rUnit|REGB|Data_New[3]~3_combout  = (\cUnit|curr_state.Rst~q  & (\rUnit|REGB|Out[4]~_Duplicate_1_q )) # (!\cUnit|curr_state.Rst~q  & ((\bSync[1]|q~_Duplicate_1_q  & ((\sSync[3]|q~q ))) # (!\bSync[1]|q~_Duplicate_1_q  & (\rUnit|REGB|Out[4]~_Duplicate_1_q 
// ))))

	.dataa(\cUnit|curr_state.Rst~q ),
	.datab(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.datac(\sSync[3]|q~q ),
	.datad(\bSync[1]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[3]~3 .lut_mask = 16'hD8CC;
defparam \rUnit|REGB|Data_New[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N31
dffeas \rUnit|REGB|Out[3]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N22
cycloneive_lcell_comb \rUnit|REGB|Data_New[2]~2 (
// Equation(s):
// \rUnit|REGB|Data_New[2]~2_combout  = (\bSync[1]|q~_Duplicate_1_q  & ((\cUnit|curr_state.Rst~q  & ((\rUnit|REGB|Out[3]~_Duplicate_1_q ))) # (!\cUnit|curr_state.Rst~q  & (\sSync[2]|q~q )))) # (!\bSync[1]|q~_Duplicate_1_q  & 
// (((\rUnit|REGB|Out[3]~_Duplicate_1_q ))))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\sSync[2]|q~q ),
	.datac(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datad(\cUnit|curr_state.Rst~q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[2]~2 .lut_mask = 16'hF0D8;
defparam \rUnit|REGB|Data_New[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N21
dffeas \rUnit|REGB|Out[2]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N10
cycloneive_lcell_comb \rUnit|REGB|Data_New[1]~1 (
// Equation(s):
// \rUnit|REGB|Data_New[1]~1_combout  = (\cUnit|curr_state.Rst~q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q )) # (!\cUnit|curr_state.Rst~q  & ((\bSync[1]|q~_Duplicate_1_q  & ((\sSync[1]|q~q ))) # (!\bSync[1]|q~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q 
// ))))

	.dataa(\cUnit|curr_state.Rst~q ),
	.datab(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datac(\sSync[1]|q~q ),
	.datad(\bSync[1]|q~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[1]~1 .lut_mask = 16'hD8CC;
defparam \rUnit|REGB|Data_New[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N27
dffeas \rUnit|REGB|Out[1]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N2
cycloneive_lcell_comb \rUnit|REGB|Data_New[0]~0 (
// Equation(s):
// \rUnit|REGB|Data_New[0]~0_combout  = (\bSync[1]|q~_Duplicate_1_q  & ((\cUnit|curr_state.Rst~q  & ((\rUnit|REGB|Out[1]~_Duplicate_1_q ))) # (!\cUnit|curr_state.Rst~q  & (\sSync[0]|q~q )))) # (!\bSync[1]|q~_Duplicate_1_q  & 
// (((\rUnit|REGB|Out[1]~_Duplicate_1_q ))))

	.dataa(\bSync[1]|q~_Duplicate_1_q ),
	.datab(\cUnit|curr_state.Rst~q ),
	.datac(\sSync[0]|q~q ),
	.datad(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGB|Data_New[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGB|Data_New[0]~0 .lut_mask = 16'hFD20;
defparam \rUnit|REGB|Data_New[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N17
dffeas \rUnit|REGB|Out[0]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGB|Data_New[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N20
cycloneive_lcell_comb \cUnit|Ld_A~1 (
// Equation(s):
// \cUnit|Ld_A~1_combout  = (!\cUnit|WideNor0~2_combout  & (\cUnit|Ld_A~0_combout  & (!\cUnit|curr_state.Clear~q  & \rUnit|REGB|Out[0]~_Duplicate_1_q )))

	.dataa(\cUnit|WideNor0~2_combout ),
	.datab(\cUnit|Ld_A~0_combout ),
	.datac(\cUnit|curr_state.Clear~q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cUnit|Ld_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \cUnit|Ld_A~1 .lut_mask = 16'h0400;
defparam \cUnit|Ld_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N20
cycloneive_lcell_comb \raUnit|FA1|s (
// Equation(s):
// \raUnit|FA1|s~combout  = \raUnit|FA0|c~0_combout  $ (\rUnit|REGA|Out[1]~_Duplicate_1_q  $ (\sSync[1]|q~q  $ (\cUnit|curr_state.Subtract~q )))

	.dataa(\raUnit|FA0|c~0_combout ),
	.datab(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.datac(\sSync[1]|q~q ),
	.datad(\cUnit|curr_state.Subtract~q ),
	.cin(gnd),
	.combout(\raUnit|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA1|s .lut_mask = 16'h6996;
defparam \raUnit|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N2
cycloneive_lcell_comb \raUnit|FA2|s~0 (
// Equation(s):
// \raUnit|FA2|s~0_combout  = \cUnit|curr_state.Subtract~q  $ (\raUnit|FA1|c~0_combout  $ (\sSync[2]|q~q  $ (\rUnit|REGA|Out[2]~_Duplicate_1_q )))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\raUnit|FA1|c~0_combout ),
	.datac(\sSync[2]|q~q ),
	.datad(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA2|s~0 .lut_mask = 16'h6996;
defparam \raUnit|FA2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N12
cycloneive_lcell_comb \rUnit|REGA|Data_New[2]~2 (
// Equation(s):
// \rUnit|REGA|Data_New[2]~2_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA2|s~0_combout )) # (!\cUnit|Ld_A~1_combout  & ((\rUnit|REGA|Out[3]~_Duplicate_1_q )))

	.dataa(\raUnit|FA2|s~0_combout ),
	.datab(\cUnit|Ld_A~1_combout ),
	.datac(gnd),
	.datad(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[2]~2 .lut_mask = 16'hBB88;
defparam \rUnit|REGA|Data_New[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N22
cycloneive_lcell_comb \rUnit|REGA|Out[3]~2 (
// Equation(s):
// \rUnit|REGA|Out[3]~2_combout  = (\cUnit|WideNor0~1_combout ) # ((\cUnit|WideNor0~0_combout ) # ((\bSync[2]|q~_Duplicate_1_q ) # (\cUnit|Ld_A~1_combout )))

	.dataa(\cUnit|WideNor0~1_combout ),
	.datab(\cUnit|WideNor0~0_combout ),
	.datac(\bSync[2]|q~_Duplicate_1_q ),
	.datad(\cUnit|Ld_A~1_combout ),
	.cin(gnd),
	.combout(\rUnit|REGA|Out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Out[3]~2 .lut_mask = 16'hFFFE;
defparam \rUnit|REGA|Out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N21
dffeas \rUnit|REGA|Out[2]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N30
cycloneive_lcell_comb \rUnit|REGA|Data_New[1]~1 (
// Equation(s):
// \rUnit|REGA|Data_New[1]~1_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA1|s~combout )) # (!\cUnit|Ld_A~1_combout  & ((\rUnit|REGA|Out[2]~_Duplicate_1_q )))

	.dataa(\raUnit|FA1|s~combout ),
	.datab(\cUnit|Ld_A~1_combout ),
	.datac(gnd),
	.datad(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[1]~1 .lut_mask = 16'hBB88;
defparam \rUnit|REGA|Data_New[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N19
dffeas \rUnit|REGA|Out[1]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N0
cycloneive_lcell_comb \rUnit|REGA|Data_New[0]~0 (
// Equation(s):
// \rUnit|REGA|Data_New[0]~0_combout  = (\cUnit|Ld_A~1_combout  & (\rUnit|REGA|Out[0]~_Duplicate_1_q  $ ((\sSync[0]|q~q )))) # (!\cUnit|Ld_A~1_combout  & (((\rUnit|REGA|Out[1]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datab(\cUnit|Ld_A~1_combout ),
	.datac(\sSync[0]|q~q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[0]~0 .lut_mask = 16'h7B48;
defparam \rUnit|REGA|Data_New[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N9
dffeas \rUnit|REGA|Out[0]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N26
cycloneive_lcell_comb \raUnit|FA0|c~0 (
// Equation(s):
// \raUnit|FA0|c~0_combout  = (\sSync[0]|q~q  & ((\rUnit|REGA|Out[0]~_Duplicate_1_q ))) # (!\sSync[0]|q~q  & (\cUnit|curr_state.Subtract~q ))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(gnd),
	.datac(\sSync[0]|q~q ),
	.datad(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA0|c~0 .lut_mask = 16'hFA0A;
defparam \raUnit|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N16
cycloneive_lcell_comb \raUnit|FA1|c~0 (
// Equation(s):
// \raUnit|FA1|c~0_combout  = (\raUnit|FA0|c~0_combout  & ((\rUnit|REGA|Out[1]~_Duplicate_1_q ) # (\cUnit|curr_state.Subtract~q  $ (\sSync[1]|q~q )))) # (!\raUnit|FA0|c~0_combout  & (\rUnit|REGA|Out[1]~_Duplicate_1_q  & (\cUnit|curr_state.Subtract~q  $ 
// (\sSync[1]|q~q ))))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\sSync[1]|q~q ),
	.datac(\raUnit|FA0|c~0_combout ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA1|c~0 .lut_mask = 16'hF660;
defparam \raUnit|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N22
cycloneive_lcell_comb \raUnit|FA2|c~0 (
// Equation(s):
// \raUnit|FA2|c~0_combout  = (\raUnit|FA1|c~0_combout  & ((\rUnit|REGA|Out[2]~_Duplicate_1_q ) # (\cUnit|curr_state.Subtract~q  $ (\sSync[2]|q~q )))) # (!\raUnit|FA1|c~0_combout  & (\rUnit|REGA|Out[2]~_Duplicate_1_q  & (\cUnit|curr_state.Subtract~q  $ 
// (\sSync[2]|q~q ))))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\raUnit|FA1|c~0_combout ),
	.datac(\sSync[2]|q~q ),
	.datad(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA2|c~0 .lut_mask = 16'hDE48;
defparam \raUnit|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N14
cycloneive_lcell_comb \raUnit|FA3|s~0 (
// Equation(s):
// \raUnit|FA3|s~0_combout  = \cUnit|curr_state.Subtract~q  $ (\sSync[3]|q~q  $ (\rUnit|REGA|Out[3]~_Duplicate_1_q  $ (\raUnit|FA2|c~0_combout )))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\sSync[3]|q~q ),
	.datac(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datad(\raUnit|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\raUnit|FA3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA3|s~0 .lut_mask = 16'h6996;
defparam \raUnit|FA3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N28
cycloneive_lcell_comb \raUnit|FA3|c~0 (
// Equation(s):
// \raUnit|FA3|c~0_combout  = (\raUnit|FA2|c~0_combout  & ((\rUnit|REGA|Out[3]~_Duplicate_1_q ) # (\cUnit|curr_state.Subtract~q  $ (\sSync[3]|q~q )))) # (!\raUnit|FA2|c~0_combout  & (\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\cUnit|curr_state.Subtract~q  $ 
// (\sSync[3]|q~q ))))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\raUnit|FA2|c~0_combout ),
	.datac(\sSync[3]|q~q ),
	.datad(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA3|c~0 .lut_mask = 16'hDE48;
defparam \raUnit|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N10
cycloneive_lcell_comb \raUnit|FA4|s~0 (
// Equation(s):
// \raUnit|FA4|s~0_combout  = \cUnit|curr_state.Subtract~q  $ (\raUnit|FA3|c~0_combout  $ (\sSync[4]|q~q  $ (\rUnit|REGA|Out[4]~_Duplicate_1_q )))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\raUnit|FA3|c~0_combout ),
	.datac(\sSync[4]|q~q ),
	.datad(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA4|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA4|s~0 .lut_mask = 16'h6996;
defparam \raUnit|FA4|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N0
cycloneive_lcell_comb \raUnit|FA4|c~0 (
// Equation(s):
// \raUnit|FA4|c~0_combout  = (\raUnit|FA3|c~0_combout  & ((\rUnit|REGA|Out[4]~_Duplicate_1_q ) # (\cUnit|curr_state.Subtract~q  $ (\sSync[4]|q~q )))) # (!\raUnit|FA3|c~0_combout  & (\rUnit|REGA|Out[4]~_Duplicate_1_q  & (\cUnit|curr_state.Subtract~q  $ 
// (\sSync[4]|q~q ))))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(\raUnit|FA3|c~0_combout ),
	.datac(\sSync[4]|q~q ),
	.datad(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA4|c~0 .lut_mask = 16'hDE48;
defparam \raUnit|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N24
cycloneive_lcell_comb \raUnit|FA5|s~0 (
// Equation(s):
// \raUnit|FA5|s~0_combout  = \sSync[5]|q~q  $ (\raUnit|FA4|c~0_combout  $ (\cUnit|curr_state.Subtract~q  $ (\rUnit|REGA|Out[5]~_Duplicate_1_q )))

	.dataa(\sSync[5]|q~q ),
	.datab(\raUnit|FA4|c~0_combout ),
	.datac(\cUnit|curr_state.Subtract~q ),
	.datad(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA5|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA5|s~0 .lut_mask = 16'h6996;
defparam \raUnit|FA5|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N12
cycloneive_lcell_comb \raUnit|FA5|c~0 (
// Equation(s):
// \raUnit|FA5|c~0_combout  = (\raUnit|FA4|c~0_combout  & ((\rUnit|REGA|Out[5]~_Duplicate_1_q ) # (\sSync[5]|q~q  $ (\cUnit|curr_state.Subtract~q )))) # (!\raUnit|FA4|c~0_combout  & (\rUnit|REGA|Out[5]~_Duplicate_1_q  & (\sSync[5]|q~q  $ 
// (\cUnit|curr_state.Subtract~q ))))

	.dataa(\sSync[5]|q~q ),
	.datab(\raUnit|FA4|c~0_combout ),
	.datac(\cUnit|curr_state.Subtract~q ),
	.datad(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA5|c~0 .lut_mask = 16'hDE48;
defparam \raUnit|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N30
cycloneive_lcell_comb \raUnit|FA6|c~0 (
// Equation(s):
// \raUnit|FA6|c~0_combout  = (\raUnit|FA5|c~0_combout  & ((\rUnit|REGA|Out[6]~_Duplicate_1_q ) # (\cUnit|curr_state.Subtract~q  $ (\sSync[6]|q~q )))) # (!\raUnit|FA5|c~0_combout  & (\rUnit|REGA|Out[6]~_Duplicate_1_q  & (\cUnit|curr_state.Subtract~q  $ 
// (\sSync[6]|q~q ))))

	.dataa(\raUnit|FA5|c~0_combout ),
	.datab(\cUnit|curr_state.Subtract~q ),
	.datac(\sSync[6]|q~q ),
	.datad(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA6|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA6|c~0 .lut_mask = 16'hBE28;
defparam \raUnit|FA6|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N8
cycloneive_lcell_comb \raUnit|FA8|s~0 (
// Equation(s):
// \raUnit|FA8|s~0_combout  = \sSync[7]|q~q  $ (\cUnit|curr_state.Subtract~q  $ (\rUnit|REGA|Out[7]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\sSync[7]|q~q ),
	.datac(\cUnit|curr_state.Subtract~q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA8|s~0 .lut_mask = 16'hC33C;
defparam \raUnit|FA8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N28
cycloneive_lcell_comb \raUnit|FA7|c~0 (
// Equation(s):
// \raUnit|FA7|c~0_combout  = (\raUnit|FA6|c~0_combout  & ((\rUnit|REGA|Out[7]~_Duplicate_1_q ) # (\sSync[7]|q~q  $ (\cUnit|curr_state.Subtract~q )))) # (!\raUnit|FA6|c~0_combout  & (\rUnit|REGA|Out[7]~_Duplicate_1_q  & (\sSync[7]|q~q  $ 
// (\cUnit|curr_state.Subtract~q ))))

	.dataa(\raUnit|FA6|c~0_combout ),
	.datab(\sSync[7]|q~q ),
	.datac(\cUnit|curr_state.Subtract~q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\raUnit|FA7|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \raUnit|FA7|c~0 .lut_mask = 16'hBE28;
defparam \raUnit|FA7|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N0
cycloneive_lcell_comb \rUnit|FF|Xout~0 (
// Equation(s):
// \rUnit|FF|Xout~0_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA8|s~0_combout  $ (((\raUnit|FA7|c~0_combout ))))) # (!\cUnit|Ld_A~1_combout  & (((\rUnit|FF|Xout~q ))))

	.dataa(\cUnit|Ld_A~1_combout ),
	.datab(\raUnit|FA8|s~0_combout ),
	.datac(\rUnit|FF|Xout~q ),
	.datad(\raUnit|FA7|c~0_combout ),
	.cin(gnd),
	.combout(\rUnit|FF|Xout~0_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|FF|Xout~0 .lut_mask = 16'h72D8;
defparam \rUnit|FF|Xout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N1
dffeas \rUnit|FF|Xout (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|FF|Xout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|FF|Xout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|FF|Xout .is_wysiwyg = "true";
defparam \rUnit|FF|Xout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N18
cycloneive_lcell_comb \rUnit|REGA|Data_New[7]~8 (
// Equation(s):
// \rUnit|REGA|Data_New[7]~8_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA6|c~0_combout  $ (((\raUnit|FA8|s~0_combout ))))) # (!\cUnit|Ld_A~1_combout  & (((\rUnit|FF|Xout~q ))))

	.dataa(\raUnit|FA6|c~0_combout ),
	.datab(\rUnit|FF|Xout~q ),
	.datac(\raUnit|FA8|s~0_combout ),
	.datad(\cUnit|Ld_A~1_combout ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[7]~8 .lut_mask = 16'h5ACC;
defparam \rUnit|REGA|Data_New[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N31
dffeas \rUnit|REGA|Out[7]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N24
cycloneive_lcell_comb \rUnit|REGA|Data_New[6]~6 (
// Equation(s):
// \rUnit|REGA|Data_New[6]~6_combout  = \cUnit|curr_state.Subtract~q  $ (\sSync[6]|q~q  $ (!\rUnit|REGA|Out[6]~_Duplicate_1_q ))

	.dataa(\cUnit|curr_state.Subtract~q ),
	.datab(gnd),
	.datac(\sSync[6]|q~q ),
	.datad(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[6]~6 .lut_mask = 16'h5AA5;
defparam \rUnit|REGA|Data_New[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N6
cycloneive_lcell_comb \rUnit|REGA|Data_New[6]~7 (
// Equation(s):
// \rUnit|REGA|Data_New[6]~7_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA5|c~0_combout  $ (((!\rUnit|REGA|Data_New[6]~6_combout ))))) # (!\cUnit|Ld_A~1_combout  & (((\rUnit|REGA|Out[7]~_Duplicate_1_q ))))

	.dataa(\raUnit|FA5|c~0_combout ),
	.datab(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Data_New[6]~6_combout ),
	.datad(\cUnit|Ld_A~1_combout ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[6]~7 .lut_mask = 16'hA5CC;
defparam \rUnit|REGA|Data_New[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N13
dffeas \rUnit|REGA|Out[6]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N2
cycloneive_lcell_comb \rUnit|REGA|Data_New[5]~5 (
// Equation(s):
// \rUnit|REGA|Data_New[5]~5_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA5|s~0_combout )) # (!\cUnit|Ld_A~1_combout  & ((\rUnit|REGA|Out[6]~_Duplicate_1_q )))

	.dataa(\cUnit|Ld_A~1_combout ),
	.datab(\raUnit|FA5|s~0_combout ),
	.datac(gnd),
	.datad(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[5]~5 .lut_mask = 16'hDD88;
defparam \rUnit|REGA|Data_New[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N27
dffeas \rUnit|REGA|Out[5]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N26
cycloneive_lcell_comb \rUnit|REGA|Data_New[4]~4 (
// Equation(s):
// \rUnit|REGA|Data_New[4]~4_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA4|s~0_combout )) # (!\cUnit|Ld_A~1_combout  & ((\rUnit|REGA|Out[5]~_Duplicate_1_q )))

	.dataa(\raUnit|FA4|s~0_combout ),
	.datab(\cUnit|Ld_A~1_combout ),
	.datac(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[4]~4 .lut_mask = 16'hB8B8;
defparam \rUnit|REGA|Data_New[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N17
dffeas \rUnit|REGA|Out[4]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N16
cycloneive_lcell_comb \rUnit|REGA|Data_New[3]~3 (
// Equation(s):
// \rUnit|REGA|Data_New[3]~3_combout  = (\cUnit|Ld_A~1_combout  & (\raUnit|FA3|s~0_combout )) # (!\cUnit|Ld_A~1_combout  & ((\rUnit|REGA|Out[4]~_Duplicate_1_q )))

	.dataa(\raUnit|FA3|s~0_combout ),
	.datab(\cUnit|Ld_A~1_combout ),
	.datac(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rUnit|REGA|Data_New[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rUnit|REGA|Data_New[3]~3 .lut_mask = 16'hB8B8;
defparam \rUnit|REGA|Data_New[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N7
dffeas \rUnit|REGA|Out[3]~_Duplicate_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rUnit|REGA|Data_New[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(vcc),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N24
cycloneive_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\rUnit|REGA|Out[0]~_Duplicate_1_q  & (\rUnit|REGA|Out[2]~_Duplicate_1_q  $ (\rUnit|REGA|Out[1]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[3]~_Duplicate_1_q  & 
// (!\rUnit|REGA|Out[1]~_Duplicate_1_q  & (\rUnit|REGA|Out[2]~_Duplicate_1_q  $ (\rUnit|REGA|Out[0]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h2094;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N10
cycloneive_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\rUnit|REGA|Out[3]~_Duplicate_1_q  & ((\rUnit|REGA|Out[0]~_Duplicate_1_q  & ((\rUnit|REGA|Out[1]~_Duplicate_1_q ))) # (!\rUnit|REGA|Out[0]~_Duplicate_1_q  & (\rUnit|REGA|Out[2]~_Duplicate_1_q )))) # 
// (!\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\rUnit|REGA|Out[2]~_Duplicate_1_q  & (\rUnit|REGA|Out[0]~_Duplicate_1_q  $ (\rUnit|REGA|Out[1]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N8
cycloneive_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\rUnit|REGA|Out[2]~_Duplicate_1_q  & ((\rUnit|REGA|Out[1]~_Duplicate_1_q ) # (!\rUnit|REGA|Out[0]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[3]~_Duplicate_1_q  & 
// (!\rUnit|REGA|Out[2]~_Duplicate_1_q  & (!\rUnit|REGA|Out[0]~_Duplicate_1_q  & \rUnit|REGA|Out[1]~_Duplicate_1_q )))

	.dataa(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N28
cycloneive_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\rUnit|REGA|Out[1]~_Duplicate_1_q  & ((\rUnit|REGA|Out[2]~_Duplicate_1_q  & ((\rUnit|REGA|Out[0]~_Duplicate_1_q ))) # (!\rUnit|REGA|Out[2]~_Duplicate_1_q  & (\rUnit|REGA|Out[3]~_Duplicate_1_q  & 
// !\rUnit|REGA|Out[0]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[1]~_Duplicate_1_q  & (!\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\rUnit|REGA|Out[2]~_Duplicate_1_q  $ (\rUnit|REGA|Out[0]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'hC214;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N20
cycloneive_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\rUnit|REGA|Out[1]~_Duplicate_1_q  & (!\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\rUnit|REGA|Out[0]~_Duplicate_1_q ))) # (!\rUnit|REGA|Out[1]~_Duplicate_1_q  & ((\rUnit|REGA|Out[2]~_Duplicate_1_q  & 
// (!\rUnit|REGA|Out[3]~_Duplicate_1_q )) # (!\rUnit|REGA|Out[2]~_Duplicate_1_q  & ((\rUnit|REGA|Out[0]~_Duplicate_1_q )))))

	.dataa(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h445C;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N18
cycloneive_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\rUnit|REGA|Out[0]~_Duplicate_1_q  & (\rUnit|REGA|Out[3]~_Duplicate_1_q  $ (((\rUnit|REGA|Out[1]~_Duplicate_1_q ) # (!\rUnit|REGA|Out[2]~_Duplicate_1_q ))))) # (!\rUnit|REGA|Out[0]~_Duplicate_1_q  & 
// (!\rUnit|REGA|Out[3]~_Duplicate_1_q  & (\rUnit|REGA|Out[1]~_Duplicate_1_q  & !\rUnit|REGA|Out[2]~_Duplicate_1_q )))

	.dataa(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h4854;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N6
cycloneive_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\rUnit|REGA|Out[0]~_Duplicate_1_q  & ((\rUnit|REGA|Out[3]~_Duplicate_1_q ) # (\rUnit|REGA|Out[2]~_Duplicate_1_q  $ (\rUnit|REGA|Out[1]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[0]~_Duplicate_1_q  & 
// ((\rUnit|REGA|Out[1]~_Duplicate_1_q ) # (\rUnit|REGA|Out[2]~_Duplicate_1_q  $ (\rUnit|REGA|Out[3]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[2]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[0]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[3]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y29_N8
cycloneive_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\rUnit|REGA|Out[6]~_Duplicate_1_q  & (!\rUnit|REGA|Out[5]~_Duplicate_1_q  & (\rUnit|REGA|Out[7]~_Duplicate_1_q  $ (!\rUnit|REGA|Out[4]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[6]~_Duplicate_1_q  & 
// (\rUnit|REGA|Out[4]~_Duplicate_1_q  & (\rUnit|REGA|Out[7]~_Duplicate_1_q  $ (!\rUnit|REGA|Out[5]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h4902;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N14
cycloneive_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\rUnit|REGA|Out[5]~_Duplicate_1_q  & ((\rUnit|REGA|Out[4]~_Duplicate_1_q  & ((\rUnit|REGA|Out[7]~_Duplicate_1_q ))) # (!\rUnit|REGA|Out[4]~_Duplicate_1_q  & (\rUnit|REGA|Out[6]~_Duplicate_1_q )))) # 
// (!\rUnit|REGA|Out[5]~_Duplicate_1_q  & (\rUnit|REGA|Out[6]~_Duplicate_1_q  & (\rUnit|REGA|Out[4]~_Duplicate_1_q  $ (\rUnit|REGA|Out[7]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hE228;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N10
cycloneive_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\rUnit|REGA|Out[6]~_Duplicate_1_q  & (\rUnit|REGA|Out[7]~_Duplicate_1_q  & ((\rUnit|REGA|Out[5]~_Duplicate_1_q ) # (!\rUnit|REGA|Out[4]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[6]~_Duplicate_1_q  & 
// (!\rUnit|REGA|Out[7]~_Duplicate_1_q  & (!\rUnit|REGA|Out[4]~_Duplicate_1_q  & \rUnit|REGA|Out[5]~_Duplicate_1_q )))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N20
cycloneive_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\rUnit|REGA|Out[5]~_Duplicate_1_q  & ((\rUnit|REGA|Out[6]~_Duplicate_1_q  & (\rUnit|REGA|Out[4]~_Duplicate_1_q )) # (!\rUnit|REGA|Out[6]~_Duplicate_1_q  & (!\rUnit|REGA|Out[4]~_Duplicate_1_q  & 
// \rUnit|REGA|Out[7]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[5]~_Duplicate_1_q  & (!\rUnit|REGA|Out[7]~_Duplicate_1_q  & (\rUnit|REGA|Out[6]~_Duplicate_1_q  $ (\rUnit|REGA|Out[4]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h8492;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N30
cycloneive_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\rUnit|REGA|Out[5]~_Duplicate_1_q  & (((\rUnit|REGA|Out[4]~_Duplicate_1_q  & !\rUnit|REGA|Out[7]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[5]~_Duplicate_1_q  & ((\rUnit|REGA|Out[6]~_Duplicate_1_q  & 
// ((!\rUnit|REGA|Out[7]~_Duplicate_1_q ))) # (!\rUnit|REGA|Out[6]~_Duplicate_1_q  & (\rUnit|REGA|Out[4]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h10F2;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N16
cycloneive_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\rUnit|REGA|Out[6]~_Duplicate_1_q  & (\rUnit|REGA|Out[4]~_Duplicate_1_q  & (\rUnit|REGA|Out[5]~_Duplicate_1_q  $ (\rUnit|REGA|Out[7]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[6]~_Duplicate_1_q  & 
// (!\rUnit|REGA|Out[7]~_Duplicate_1_q  & ((\rUnit|REGA|Out[5]~_Duplicate_1_q ) # (\rUnit|REGA|Out[4]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h20D4;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N26
cycloneive_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\rUnit|REGA|Out[4]~_Duplicate_1_q  & ((\rUnit|REGA|Out[7]~_Duplicate_1_q ) # (\rUnit|REGA|Out[6]~_Duplicate_1_q  $ (\rUnit|REGA|Out[5]~_Duplicate_1_q )))) # (!\rUnit|REGA|Out[4]~_Duplicate_1_q  & 
// ((\rUnit|REGA|Out[5]~_Duplicate_1_q ) # (\rUnit|REGA|Out[6]~_Duplicate_1_q  $ (\rUnit|REGA|Out[7]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGA|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGA|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGA|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGA|Out[7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N26
cycloneive_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\rUnit|REGB|Out[3]~_Duplicate_1_q  & (\rUnit|REGB|Out[0]~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q  $ (\rUnit|REGB|Out[1]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[3]~_Duplicate_1_q  & 
// (!\rUnit|REGB|Out[1]~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q  $ (\rUnit|REGB|Out[0]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h2904;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N8
cycloneive_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\rUnit|REGB|Out[3]~_Duplicate_1_q  & ((\rUnit|REGB|Out[0]~_Duplicate_1_q  & ((\rUnit|REGB|Out[1]~_Duplicate_1_q ))) # (!\rUnit|REGB|Out[0]~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q )))) # 
// (!\rUnit|REGB|Out[3]~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q  & (\rUnit|REGB|Out[1]~_Duplicate_1_q  $ (\rUnit|REGB|Out[0]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N16
cycloneive_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\rUnit|REGB|Out[3]~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q  & ((\rUnit|REGB|Out[1]~_Duplicate_1_q ) # (!\rUnit|REGB|Out[0]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[3]~_Duplicate_1_q  & 
// (\rUnit|REGB|Out[1]~_Duplicate_1_q  & (!\rUnit|REGB|Out[0]~_Duplicate_1_q  & !\rUnit|REGB|Out[2]~_Duplicate_1_q )))

	.dataa(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N2
cycloneive_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\rUnit|REGB|Out[1]~_Duplicate_1_q  & ((\rUnit|REGB|Out[2]~_Duplicate_1_q  & ((\rUnit|REGB|Out[0]~_Duplicate_1_q ))) # (!\rUnit|REGB|Out[2]~_Duplicate_1_q  & (\rUnit|REGB|Out[3]~_Duplicate_1_q  & 
// !\rUnit|REGB|Out[0]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[1]~_Duplicate_1_q  & (!\rUnit|REGB|Out[3]~_Duplicate_1_q  & (\rUnit|REGB|Out[2]~_Duplicate_1_q  $ (\rUnit|REGB|Out[0]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hC124;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N20
cycloneive_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\rUnit|REGB|Out[1]~_Duplicate_1_q  & (!\rUnit|REGB|Out[3]~_Duplicate_1_q  & ((\rUnit|REGB|Out[0]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[1]~_Duplicate_1_q  & ((\rUnit|REGB|Out[2]~_Duplicate_1_q  & 
// (!\rUnit|REGB|Out[3]~_Duplicate_1_q )) # (!\rUnit|REGB|Out[2]~_Duplicate_1_q  & ((\rUnit|REGB|Out[0]~_Duplicate_1_q )))))

	.dataa(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h3710;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N12
cycloneive_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\rUnit|REGB|Out[2]~_Duplicate_1_q  & (\rUnit|REGB|Out[0]~_Duplicate_1_q  & (\rUnit|REGB|Out[3]~_Duplicate_1_q  $ (\rUnit|REGB|Out[1]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[2]~_Duplicate_1_q  & 
// (!\rUnit|REGB|Out[3]~_Duplicate_1_q  & ((\rUnit|REGB|Out[1]~_Duplicate_1_q ) # (\rUnit|REGB|Out[0]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h5910;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N30
cycloneive_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\rUnit|REGB|Out[0]~_Duplicate_1_q  & ((\rUnit|REGB|Out[3]~_Duplicate_1_q ) # (\rUnit|REGB|Out[1]~_Duplicate_1_q  $ (\rUnit|REGB|Out[2]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[0]~_Duplicate_1_q  & 
// ((\rUnit|REGB|Out[1]~_Duplicate_1_q ) # (\rUnit|REGB|Out[2]~_Duplicate_1_q  $ (\rUnit|REGB|Out[3]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[1]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[2]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[3]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N6
cycloneive_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\rUnit|REGB|Out[6]~_Duplicate_1_q  & (!\rUnit|REGB|Out[5]~_Duplicate_1_q  & (\rUnit|REGB|Out[7]~_Duplicate_1_q  $ (!\rUnit|REGB|Out[4]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[6]~_Duplicate_1_q  & 
// (\rUnit|REGB|Out[4]~_Duplicate_1_q  & (\rUnit|REGB|Out[5]~_Duplicate_1_q  $ (!\rUnit|REGB|Out[7]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h6102;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N14
cycloneive_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\rUnit|REGB|Out[5]~_Duplicate_1_q  & ((\rUnit|REGB|Out[4]~_Duplicate_1_q  & ((\rUnit|REGB|Out[7]~_Duplicate_1_q ))) # (!\rUnit|REGB|Out[4]~_Duplicate_1_q  & (\rUnit|REGB|Out[6]~_Duplicate_1_q )))) # 
// (!\rUnit|REGB|Out[5]~_Duplicate_1_q  & (\rUnit|REGB|Out[6]~_Duplicate_1_q  & (\rUnit|REGB|Out[7]~_Duplicate_1_q  $ (\rUnit|REGB|Out[4]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N0
cycloneive_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\rUnit|REGB|Out[7]~_Duplicate_1_q  & (\rUnit|REGB|Out[6]~_Duplicate_1_q  & ((\rUnit|REGB|Out[5]~_Duplicate_1_q ) # (!\rUnit|REGB|Out[4]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[7]~_Duplicate_1_q  & 
// (!\rUnit|REGB|Out[6]~_Duplicate_1_q  & (!\rUnit|REGB|Out[4]~_Duplicate_1_q  & \rUnit|REGB|Out[5]~_Duplicate_1_q )))

	.dataa(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N18
cycloneive_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\rUnit|REGB|Out[5]~_Duplicate_1_q  & ((\rUnit|REGB|Out[6]~_Duplicate_1_q  & ((\rUnit|REGB|Out[4]~_Duplicate_1_q ))) # (!\rUnit|REGB|Out[6]~_Duplicate_1_q  & (\rUnit|REGB|Out[7]~_Duplicate_1_q  & 
// !\rUnit|REGB|Out[4]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[5]~_Duplicate_1_q  & (!\rUnit|REGB|Out[7]~_Duplicate_1_q  & (\rUnit|REGB|Out[6]~_Duplicate_1_q  $ (\rUnit|REGB|Out[4]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'hC124;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N28
cycloneive_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\rUnit|REGB|Out[5]~_Duplicate_1_q  & (!\rUnit|REGB|Out[7]~_Duplicate_1_q  & ((\rUnit|REGB|Out[4]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[5]~_Duplicate_1_q  & ((\rUnit|REGB|Out[6]~_Duplicate_1_q  & 
// (!\rUnit|REGB|Out[7]~_Duplicate_1_q )) # (!\rUnit|REGB|Out[6]~_Duplicate_1_q  & ((\rUnit|REGB|Out[4]~_Duplicate_1_q )))))

	.dataa(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h5710;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N24
cycloneive_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\rUnit|REGB|Out[6]~_Duplicate_1_q  & (\rUnit|REGB|Out[4]~_Duplicate_1_q  & (\rUnit|REGB|Out[5]~_Duplicate_1_q  $ (\rUnit|REGB|Out[7]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[6]~_Duplicate_1_q  & 
// (!\rUnit|REGB|Out[7]~_Duplicate_1_q  & ((\rUnit|REGB|Out[5]~_Duplicate_1_q ) # (\rUnit|REGB|Out[4]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h2D04;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N14
cycloneive_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\rUnit|REGB|Out[4]~_Duplicate_1_q  & ((\rUnit|REGB|Out[7]~_Duplicate_1_q ) # (\rUnit|REGB|Out[6]~_Duplicate_1_q  $ (\rUnit|REGB|Out[5]~_Duplicate_1_q )))) # (!\rUnit|REGB|Out[4]~_Duplicate_1_q  & 
// ((\rUnit|REGB|Out[5]~_Duplicate_1_q ) # (\rUnit|REGB|Out[7]~_Duplicate_1_q  $ (\rUnit|REGB|Out[6]~_Duplicate_1_q ))))

	.dataa(\rUnit|REGB|Out[7]~_Duplicate_1_q ),
	.datab(\rUnit|REGB|Out[6]~_Duplicate_1_q ),
	.datac(\rUnit|REGB|Out[4]~_Duplicate_1_q ),
	.datad(\rUnit|REGB|Out[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y24_N4
dffeas \rUnit|REGA|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[0] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y26_N18
dffeas \rUnit|REGA|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[1] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y24_N11
dffeas \rUnit|REGA|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[2] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y26_N25
dffeas \rUnit|REGA|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[3] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y27_N4
dffeas \rUnit|REGA|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[4] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y28_N4
dffeas \rUnit|REGA|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[5] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y27_N11
dffeas \rUnit|REGA|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[6] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y29_N11
dffeas \rUnit|REGA|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGA|Data_New[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGA|Out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGA|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGA|Out[7] .is_wysiwyg = "true";
defparam \rUnit|REGA|Out[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y32_N4
dffeas \rUnit|REGB|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[0] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y31_N4
dffeas \rUnit|REGB|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[1] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y32_N11
dffeas \rUnit|REGB|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[2] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y34_N18
dffeas \rUnit|REGB|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[3] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y34_N25
dffeas \rUnit|REGB|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[4] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y33_N11
dffeas \rUnit|REGB|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[5] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y31_N11
dffeas \rUnit|REGB|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[6] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X115_Y33_N4
dffeas \rUnit|REGB|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\rUnit|REGB|Data_New[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\bSync[2]|q~_Duplicate_1_q ),
	.sload(gnd),
	.ena(\rUnit|REGB|Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rUnit|REGB|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rUnit|REGB|Out[7] .is_wysiwyg = "true";
defparam \rUnit|REGB|Out[7] .power_up = "low";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

assign A_val[0] = \A_val[0]~output_o ;

assign A_val[1] = \A_val[1]~output_o ;

assign A_val[2] = \A_val[2]~output_o ;

assign A_val[3] = \A_val[3]~output_o ;

assign A_val[4] = \A_val[4]~output_o ;

assign A_val[5] = \A_val[5]~output_o ;

assign A_val[6] = \A_val[6]~output_o ;

assign A_val[7] = \A_val[7]~output_o ;

assign B_val[0] = \B_val[0]~output_o ;

assign B_val[1] = \B_val[1]~output_o ;

assign B_val[2] = \B_val[2]~output_o ;

assign B_val[3] = \B_val[3]~output_o ;

assign B_val[4] = \B_val[4]~output_o ;

assign B_val[5] = \B_val[5]~output_o ;

assign B_val[6] = \B_val[6]~output_o ;

assign B_val[7] = \B_val[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
