// Seed: 4036364540
module module_0 #(
    parameter id_1 = 32'd63
);
  assign id_1[id_1] = id_1;
  assign id_1 = 1;
  logic id_2;
  type_11(
      1, id_1 & 1, 1
  );
  reg id_3, id_4, id_5;
  reg   id_6;
  logic id_7;
  type_15(
      1, 1, id_4
  );
  reg   id_8;
  logic id_9 = 1;
  initial begin
    id_6 <= id_3;
    id_8 = id_4;
    id_5 <= id_4;
  end
  assign id_2 = 1;
endmodule
