
steering-motor-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f34  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08007108  08007108  00008108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007498  08007498  000091d8  2**0
                  CONTENTS
  4 .ARM          00000008  08007498  08007498  00008498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074a0  080074a0  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074a0  080074a0  000084a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074a4  080074a4  000084a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080074a8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200001d8  08007680  000091d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08007680  0000947c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e24f  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022f0  00000000  00000000  00017457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00019748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aad  00000000  00000000  0001a510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022f5f  00000000  00000000  0001afbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a75  00000000  00000000  0003df1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2a26  00000000  00000000  0004e991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001213b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048fc  00000000  00000000  001213fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009a  00000000  00000000  00125cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080070ec 	.word	0x080070ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	080070ec 	.word	0x080070ec

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <set_counts>:
int counts;

void set_counts(int n){
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	int max_count = 16*516*4.0;
 8000ee0:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000ee4:	60fb      	str	r3, [r7, #12]
	counts = ((n%max_count)+max_count)%max_count;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	fb93 f2f2 	sdiv	r2, r3, r2
 8000eee:	68f9      	ldr	r1, [r7, #12]
 8000ef0:	fb01 f202 	mul.w	r2, r1, r2
 8000ef4:	1a9a      	subs	r2, r3, r2
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	4413      	add	r3, r2
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	fb93 f2f2 	sdiv	r2, r3, r2
 8000f00:	68f9      	ldr	r1, [r7, #12]
 8000f02:	fb01 f202 	mul.w	r2, r1, r2
 8000f06:	1a9b      	subs	r3, r3, r2
 8000f08:	4a03      	ldr	r2, [pc, #12]	@ (8000f18 <set_counts+0x40>)
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	200001f4 	.word	0x200001f4

08000f1c <get_counts>:
int get_counts(){
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
	return counts;
 8000f20:	4b03      	ldr	r3, [pc, #12]	@ (8000f30 <get_counts+0x14>)
 8000f22:	681b      	ldr	r3, [r3, #0]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	200001f4 	.word	0x200001f4

08000f34 <count_to_angle>:

float count_to_angle(int n){
 8000f34:	b480      	push	{r7}
 8000f36:	b087      	sub	sp, #28
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	int max_count = 16*516*4.0;
 8000f3c:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000f40:	617b      	str	r3, [r7, #20]
	int new_n = abs(n%max_count);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	fb93 f2f2 	sdiv	r2, r3, r2
 8000f4a:	6979      	ldr	r1, [r7, #20]
 8000f4c:	fb01 f202 	mul.w	r2, r1, r2
 8000f50:	1a9b      	subs	r3, r3, r2
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	bfb8      	it	lt
 8000f56:	425b      	neglt	r3, r3
 8000f58:	613b      	str	r3, [r7, #16]
	float angle=((float)n/(float)max_count)*360.0;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	ee07 3a90 	vmov	s15, r3
 8000f60:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f72:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000fac <count_to_angle+0x78>
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	edc7 7a03 	vstr	s15, [r7, #12]
	if (angle<0){
 8000f7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8a:	d506      	bpl.n	8000f9a <count_to_angle+0x66>
		return 360.0+angle;
 8000f8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f90:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000fac <count_to_angle+0x78>
 8000f94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f98:	e001      	b.n	8000f9e <count_to_angle+0x6a>
	}
	return angle;
 8000f9a:	edd7 7a03 	vldr	s15, [r7, #12]
}
 8000f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa2:	371c      	adds	r7, #28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	43b40000 	.word	0x43b40000

08000fb0 <angle_to_count>:

int angle_to_count(int n){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	int new_n = abs(n%360);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4a1f      	ldr	r2, [pc, #124]	@ (8001038 <angle_to_count+0x88>)
 8000fbc:	fb82 1203 	smull	r1, r2, r2, r3
 8000fc0:	441a      	add	r2, r3
 8000fc2:	1211      	asrs	r1, r2, #8
 8000fc4:	17da      	asrs	r2, r3, #31
 8000fc6:	1a8a      	subs	r2, r1, r2
 8000fc8:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8000fcc:	fb01 f202 	mul.w	r2, r1, r2
 8000fd0:	1a9a      	subs	r2, r3, r2
 8000fd2:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 8000fd6:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 8000fda:	60fb      	str	r3, [r7, #12]
	return (n/360.0)*16*516*4;
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff fac1 	bl	8000564 <__aeabi_i2d>
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <angle_to_count+0x8c>)
 8000fe8:	f7ff fc50 	bl	800088c <__aeabi_ddiv>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <angle_to_count+0x90>)
 8000ffa:	f7ff fb1d 	bl	8000638 <__aeabi_dmul>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4610      	mov	r0, r2
 8001004:	4619      	mov	r1, r3
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <angle_to_count+0x94>)
 800100c:	f7ff fb14 	bl	8000638 <__aeabi_dmul>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4610      	mov	r0, r2
 8001016:	4619      	mov	r1, r3
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <angle_to_count+0x98>)
 800101e:	f7ff fb0b 	bl	8000638 <__aeabi_dmul>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4610      	mov	r0, r2
 8001028:	4619      	mov	r1, r3
 800102a:	f7ff fdb5 	bl	8000b98 <__aeabi_d2iz>
 800102e:	4603      	mov	r3, r0
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	b60b60b7 	.word	0xb60b60b7
 800103c:	40768000 	.word	0x40768000
 8001040:	40300000 	.word	0x40300000
 8001044:	40802000 	.word	0x40802000
 8001048:	40100000 	.word	0x40100000

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001050:	f000 fdb2 	bl	8001bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001054:	f000 f826 	bl	80010a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001058:	f000 f9f0 	bl	800143c <MX_GPIO_Init>
  MX_TIM2_Init();
 800105c:	f000 f882 	bl	8001164 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001060:	f000 f8d4 	bl	800120c <MX_TIM5_Init>
  MX_TIM8_Init();
 8001064:	f000 f920 	bl	80012a8 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8001068:	f000 f9be 	bl	80013e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800106c:	213c      	movs	r1, #60	@ 0x3c
 800106e:	480b      	ldr	r0, [pc, #44]	@ (800109c <main+0x50>)
 8001070:	f002 f864 	bl	800313c <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001074:	2104      	movs	r1, #4
 8001076:	480a      	ldr	r0, [pc, #40]	@ (80010a0 <main+0x54>)
 8001078:	f001 fef2 	bl	8002e60 <HAL_TIM_PWM_Start>
  set_motor_speed(0);
 800107c:	2000      	movs	r0, #0
 800107e:	f000 fa63 	bl	8001548 <set_motor_speed>
  set_motor_direction(0);
 8001082:	2000      	movs	r0, #0
 8001084:	f000 fa70 	bl	8001568 <set_motor_direction>
  TIM2->CNT = 0;
 8001088:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800108c:	2200      	movs	r2, #0
 800108e:	625a      	str	r2, [r3, #36]	@ 0x24
  setPIDGoalA(90);
 8001090:	205a      	movs	r0, #90	@ 0x5a
 8001092:	f000 facf 	bl	8001634 <setPIDGoalA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 8001096:	bf00      	nop
 8001098:	e7fd      	b.n	8001096 <main+0x4a>
 800109a:	bf00      	nop
 800109c:	200001f8 	.word	0x200001f8
 80010a0:	20000288 	.word	0x20000288

080010a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b094      	sub	sp, #80	@ 0x50
 80010a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010aa:	f107 031c 	add.w	r3, r7, #28
 80010ae:	2234      	movs	r2, #52	@ 0x34
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f004 f8f5 	bl	80052a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b8:	f107 0308 	add.w	r3, r7, #8
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	4b23      	ldr	r3, [pc, #140]	@ (800115c <SystemClock_Config+0xb8>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d0:	4a22      	ldr	r2, [pc, #136]	@ (800115c <SystemClock_Config+0xb8>)
 80010d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d8:	4b20      	ldr	r3, [pc, #128]	@ (800115c <SystemClock_Config+0xb8>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010e4:	2300      	movs	r3, #0
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001160 <SystemClock_Config+0xbc>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001160 <SystemClock_Config+0xbc>)
 80010f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <SystemClock_Config+0xbc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001100:	603b      	str	r3, [r7, #0]
 8001102:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001104:	2302      	movs	r3, #2
 8001106:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001108:	2301      	movs	r3, #1
 800110a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110c:	2310      	movs	r3, #16
 800110e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001110:	2300      	movs	r3, #0
 8001112:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4618      	mov	r0, r3
 800111a:	f001 fb5b 	bl	80027d4 <HAL_RCC_OscConfig>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001124:	f000 fa0a 	bl	800153c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001128:	230f      	movs	r3, #15
 800112a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800113c:	f107 0308 	add.w	r3, r7, #8
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f001 f882 	bl	800224c <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800114e:	f000 f9f5 	bl	800153c <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3750      	adds	r7, #80	@ 0x50
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800
 8001160:	40007000 	.word	0x40007000

08001164 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08c      	sub	sp, #48	@ 0x30
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	2224      	movs	r2, #36	@ 0x24
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f004 f895 	bl	80052a2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001180:	4b21      	ldr	r3, [pc, #132]	@ (8001208 <MX_TIM2_Init+0xa4>)
 8001182:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001186:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001188:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <MX_TIM2_Init+0xa4>)
 800118a:	2200      	movs	r2, #0
 800118c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118e:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <MX_TIM2_Init+0xa4>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001194:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <MX_TIM2_Init+0xa4>)
 8001196:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800119a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800119c:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <MX_TIM2_Init+0xa4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a2:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <MX_TIM2_Init+0xa4>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011a8:	2303      	movs	r3, #3
 80011aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011ac:	2300      	movs	r3, #0
 80011ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011b0:	2301      	movs	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011c0:	2301      	movs	r3, #1
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011c4:	2300      	movs	r3, #0
 80011c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	4619      	mov	r1, r3
 80011d2:	480d      	ldr	r0, [pc, #52]	@ (8001208 <MX_TIM2_Init+0xa4>)
 80011d4:	f001 ff0c 	bl	8002ff0 <HAL_TIM_Encoder_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80011de:	f000 f9ad 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	4806      	ldr	r0, [pc, #24]	@ (8001208 <MX_TIM2_Init+0xa4>)
 80011f0:	f002 fdfa 	bl	8003de8 <HAL_TIMEx_MasterConfigSynchronization>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80011fa:	f000 f99f 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	3730      	adds	r7, #48	@ 0x30
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200001f8 	.word	0x200001f8

0800120c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001220:	463b      	mov	r3, r7
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001228:	4b1d      	ldr	r3, [pc, #116]	@ (80012a0 <MX_TIM5_Init+0x94>)
 800122a:	4a1e      	ldr	r2, [pc, #120]	@ (80012a4 <MX_TIM5_Init+0x98>)
 800122c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800122e:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <MX_TIM5_Init+0x94>)
 8001230:	2200      	movs	r2, #0
 8001232:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001234:	4b1a      	ldr	r3, [pc, #104]	@ (80012a0 <MX_TIM5_Init+0x94>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800123a:	4b19      	ldr	r3, [pc, #100]	@ (80012a0 <MX_TIM5_Init+0x94>)
 800123c:	f04f 32ff 	mov.w	r2, #4294967295
 8001240:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001242:	4b17      	ldr	r3, [pc, #92]	@ (80012a0 <MX_TIM5_Init+0x94>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001248:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <MX_TIM5_Init+0x94>)
 800124a:	2200      	movs	r2, #0
 800124c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800124e:	4814      	ldr	r0, [pc, #80]	@ (80012a0 <MX_TIM5_Init+0x94>)
 8001250:	f001 fd5e 	bl	8002d10 <HAL_TIM_Base_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800125a:	f000 f96f 	bl	800153c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800125e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001262:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	4619      	mov	r1, r3
 800126a:	480d      	ldr	r0, [pc, #52]	@ (80012a0 <MX_TIM5_Init+0x94>)
 800126c:	f002 f9a6 	bl	80035bc <HAL_TIM_ConfigClockSource>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001276:	f000 f961 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800127a:	2300      	movs	r3, #0
 800127c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127e:	2300      	movs	r3, #0
 8001280:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001282:	463b      	mov	r3, r7
 8001284:	4619      	mov	r1, r3
 8001286:	4806      	ldr	r0, [pc, #24]	@ (80012a0 <MX_TIM5_Init+0x94>)
 8001288:	f002 fdae 	bl	8003de8 <HAL_TIMEx_MasterConfigSynchronization>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001292:	f000 f953 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000240 	.word	0x20000240
 80012a4:	40000c00 	.word	0x40000c00

080012a8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b096      	sub	sp, #88	@ 0x58
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]
 80012d6:	615a      	str	r2, [r3, #20]
 80012d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2220      	movs	r2, #32
 80012de:	2100      	movs	r1, #0
 80012e0:	4618      	mov	r0, r3
 80012e2:	f003 ffde 	bl	80052a2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80012e6:	4b3e      	ldr	r3, [pc, #248]	@ (80013e0 <MX_TIM8_Init+0x138>)
 80012e8:	4a3e      	ldr	r2, [pc, #248]	@ (80013e4 <MX_TIM8_Init+0x13c>)
 80012ea:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 80012ec:	4b3c      	ldr	r3, [pc, #240]	@ (80013e0 <MX_TIM8_Init+0x138>)
 80012ee:	220f      	movs	r2, #15
 80012f0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f2:	4b3b      	ldr	r3, [pc, #236]	@ (80013e0 <MX_TIM8_Init+0x138>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 80012f8:	4b39      	ldr	r3, [pc, #228]	@ (80013e0 <MX_TIM8_Init+0x138>)
 80012fa:	2263      	movs	r2, #99	@ 0x63
 80012fc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012fe:	4b38      	ldr	r3, [pc, #224]	@ (80013e0 <MX_TIM8_Init+0x138>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001304:	4b36      	ldr	r3, [pc, #216]	@ (80013e0 <MX_TIM8_Init+0x138>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130a:	4b35      	ldr	r3, [pc, #212]	@ (80013e0 <MX_TIM8_Init+0x138>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001310:	4833      	ldr	r0, [pc, #204]	@ (80013e0 <MX_TIM8_Init+0x138>)
 8001312:	f001 fcfd 	bl	8002d10 <HAL_TIM_Base_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800131c:	f000 f90e 	bl	800153c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001320:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001324:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001326:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800132a:	4619      	mov	r1, r3
 800132c:	482c      	ldr	r0, [pc, #176]	@ (80013e0 <MX_TIM8_Init+0x138>)
 800132e:	f002 f945 	bl	80035bc <HAL_TIM_ConfigClockSource>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001338:	f000 f900 	bl	800153c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800133c:	4828      	ldr	r0, [pc, #160]	@ (80013e0 <MX_TIM8_Init+0x138>)
 800133e:	f001 fd36 	bl	8002dae <HAL_TIM_PWM_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001348:	f000 f8f8 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134c:	2300      	movs	r3, #0
 800134e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001354:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001358:	4619      	mov	r1, r3
 800135a:	4821      	ldr	r0, [pc, #132]	@ (80013e0 <MX_TIM8_Init+0x138>)
 800135c:	f002 fd44 	bl	8003de8 <HAL_TIMEx_MasterConfigSynchronization>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001366:	f000 f8e9 	bl	800153c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136a:	2360      	movs	r3, #96	@ 0x60
 800136c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001372:	2300      	movs	r3, #0
 8001374:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800137e:	2300      	movs	r3, #0
 8001380:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001386:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800138a:	2204      	movs	r2, #4
 800138c:	4619      	mov	r1, r3
 800138e:	4814      	ldr	r0, [pc, #80]	@ (80013e0 <MX_TIM8_Init+0x138>)
 8001390:	f002 f852 	bl	8003438 <HAL_TIM_PWM_ConfigChannel>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800139a:	f000 f8cf 	bl	800153c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4807      	ldr	r0, [pc, #28]	@ (80013e0 <MX_TIM8_Init+0x138>)
 80013c2:	f002 fd8d 	bl	8003ee0 <HAL_TIMEx_ConfigBreakDeadTime>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80013cc:	f000 f8b6 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80013d0:	4803      	ldr	r0, [pc, #12]	@ (80013e0 <MX_TIM8_Init+0x138>)
 80013d2:	f000 f9f7 	bl	80017c4 <HAL_TIM_MspPostInit>

}
 80013d6:	bf00      	nop
 80013d8:	3758      	adds	r7, #88	@ 0x58
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000288 	.word	0x20000288
 80013e4:	40010400 	.word	0x40010400

080013e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <MX_USART2_UART_Init+0x50>)
 80013f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 80013f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001402:	2200      	movs	r2, #0
 8001404:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 800140e:	220c      	movs	r2, #12
 8001410:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001412:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001420:	f002 fdc4 	bl	8003fac <HAL_UART_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800142a:	f000 f887 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200002d0 	.word	0x200002d0
 8001438:	40004400 	.word	0x40004400

0800143c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	4b23      	ldr	r3, [pc, #140]	@ (80014e4 <MX_GPIO_Init+0xa8>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	4a22      	ldr	r2, [pc, #136]	@ (80014e4 <MX_GPIO_Init+0xa8>)
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	6313      	str	r3, [r2, #48]	@ 0x30
 8001462:	4b20      	ldr	r3, [pc, #128]	@ (80014e4 <MX_GPIO_Init+0xa8>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b1c      	ldr	r3, [pc, #112]	@ (80014e4 <MX_GPIO_Init+0xa8>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a1b      	ldr	r2, [pc, #108]	@ (80014e4 <MX_GPIO_Init+0xa8>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <MX_GPIO_Init+0xa8>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|DIR_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	21a0      	movs	r1, #160	@ 0xa0
 800148e:	4816      	ldr	r0, [pc, #88]	@ (80014e8 <MX_GPIO_Init+0xac>)
 8001490:	f000 feaa 	bl	80021e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001494:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001498:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800149a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800149e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80014a4:	f107 030c 	add.w	r3, r7, #12
 80014a8:	4619      	mov	r1, r3
 80014aa:	4810      	ldr	r0, [pc, #64]	@ (80014ec <MX_GPIO_Init+0xb0>)
 80014ac:	f000 fd08 	bl	8001ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DIR_Pin;
 80014b0:	23a0      	movs	r3, #160	@ 0xa0
 80014b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b4:	2301      	movs	r3, #1
 80014b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014bc:	2300      	movs	r3, #0
 80014be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	4619      	mov	r1, r3
 80014c6:	4808      	ldr	r0, [pc, #32]	@ (80014e8 <MX_GPIO_Init+0xac>)
 80014c8:	f000 fcfa 	bl	8001ec0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2100      	movs	r1, #0
 80014d0:	2028      	movs	r0, #40	@ 0x28
 80014d2:	f000 fcbe 	bl	8001e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014d6:	2028      	movs	r0, #40	@ 0x28
 80014d8:	f000 fcd7 	bl	8001e8a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014dc:	bf00      	nop
 80014de:	3720      	adds	r7, #32
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40020000 	.word	0x40020000
 80014ec:	40020800 	.word	0x40020800

080014f0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80014f8:	1d39      	adds	r1, r7, #4
 80014fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014fe:	2201      	movs	r2, #1
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <__io_putchar+0x20>)
 8001502:	f002 fda3 	bl	800404c <HAL_UART_Transmit>

  return ch;
 8001506:	687b      	ldr	r3, [r7, #4]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200002d0 	.word	0x200002d0

08001514 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	80fb      	strh	r3, [r7, #6]

  if (GPIO_PIN == Button_Pin)
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001524:	d106      	bne.n	8001534 <HAL_GPIO_EXTI_Callback+0x20>
  {
	  TIM2->CNT = 0;
 8001526:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
	  setPIDGoalA(180);
 800152e:	20b4      	movs	r0, #180	@ 0xb4
 8001530:	f000 f880 	bl	8001634 <setPIDGoalA>
    /* Your code goes here */
  }
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001540:	b672      	cpsid	i
}
 8001542:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <Error_Handler+0x8>

08001548 <set_motor_speed>:
#include "main.h"

void set_motor_speed(int n){
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	TIM8->CCR2 = n;
 8001550:	4a04      	ldr	r2, [pc, #16]	@ (8001564 <set_motor_speed+0x1c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	40010400 	.word	0x40010400

08001568 <set_motor_direction>:
void set_motor_direction(int n){
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

	if (n == 1) {
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d105      	bne.n	8001582 <set_motor_direction+0x1a>
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	4806      	ldr	r0, [pc, #24]	@ (8001594 <set_motor_direction+0x2c>)
 800157c:	f000 fe34 	bl	80021e8 <HAL_GPIO_WritePin>
	}
	else {
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
	}
}
 8001580:	e004      	b.n	800158c <set_motor_direction+0x24>
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 8001582:	2201      	movs	r2, #1
 8001584:	2180      	movs	r1, #128	@ 0x80
 8001586:	4803      	ldr	r0, [pc, #12]	@ (8001594 <set_motor_direction+0x2c>)
 8001588:	f000 fe2e 	bl	80021e8 <HAL_GPIO_WritePin>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40020000 	.word	0x40020000

08001598 <updatePID>:
	 *
	 * You should additionally set your distance and error goal values (and your oldDistanceError and oldAngleError) to zero.
	 */
}

void updatePID() {
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
	 *
	 * For assignment 3.2: implement this function so it calculates distanceError as the difference between your goal distance and the average of
	 * your left and right encoder counts. Calculate angleError as the difference between your goal angle and the difference between your left and
	 * right encoder counts. Refer to pseudocode example document on the google drive for some pointers.
	 */
	int angleError = goalAngle - abs(get_counts());
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <updatePID+0x8c>)
 80015a0:	681c      	ldr	r4, [r3, #0]
 80015a2:	f7ff fcbb 	bl	8000f1c <get_counts>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	bfb8      	it	lt
 80015ac:	425b      	neglt	r3, r3
 80015ae:	1ae3      	subs	r3, r4, r3
 80015b0:	607b      	str	r3, [r7, #4]
	if (angleError < 0.001){
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	dc03      	bgt.n	80015c0 <updatePID+0x28>
		set_motor_speed(0);
 80015b8:	2000      	movs	r0, #0
 80015ba:	f7ff ffc5 	bl	8001548 <set_motor_speed>
		return;
 80015be:	e02d      	b.n	800161c <updatePID+0x84>
	}
	int angleCorrection = kPw * angleError + kDw * (angleError - oldAngleError);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ca:	4b17      	ldr	r3, [pc, #92]	@ (8001628 <updatePID+0x90>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015d4:	4b15      	ldr	r3, [pc, #84]	@ (800162c <updatePID+0x94>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	ee07 3a90 	vmov	s15, r3
 80015e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015e4:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <updatePID+0x98>)
 80015e6:	edd3 7a00 	vldr	s15, [r3]
 80015ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015f6:	ee17 3a90 	vmov	r3, s15
 80015fa:	603b      	str	r3, [r7, #0]
	if (angleCorrection < 0){
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	da03      	bge.n	800160a <updatePID+0x72>
		set_motor_direction(1);
 8001602:	2001      	movs	r0, #1
 8001604:	f7ff ffb0 	bl	8001568 <set_motor_direction>
 8001608:	e002      	b.n	8001610 <updatePID+0x78>
	} else{
		set_motor_direction(0);
 800160a:	2000      	movs	r0, #0
 800160c:	f7ff ffac 	bl	8001568 <set_motor_direction>
	}
	oldAngleError = angleError;
 8001610:	4a06      	ldr	r2, [pc, #24]	@ (800162c <updatePID+0x94>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6013      	str	r3, [r2, #0]
	set_motor_speed(angleCorrection);
 8001616:	6838      	ldr	r0, [r7, #0]
 8001618:	f7ff ff96 	bl	8001548 <set_motor_speed>

}
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	bd90      	pop	{r4, r7, pc}
 8001622:	bf00      	nop
 8001624:	20000320 	.word	0x20000320
 8001628:	20000000 	.word	0x20000000
 800162c:	20000318 	.word	0x20000318
 8001630:	2000031c 	.word	0x2000031c

08001634 <setPIDGoalA>:
	 * For assignment 3.1: this function does not need to do anything.
	 * For assignment 3.2: this function should set a variable that stores the goal distance.
	 */
}

void setPIDGoalA(int16_t angle) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	80fb      	strh	r3, [r7, #6]
	goalAngle = angle_to_count(angle);
 800163e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fcb4 	bl	8000fb0 <angle_to_count>
 8001648:	4603      	mov	r3, r0
 800164a:	4a03      	ldr	r2, [pc, #12]	@ (8001658 <setPIDGoalA+0x24>)
 800164c:	6013      	str	r3, [r2, #0]
	/*
	 * For assignment 3.1: this function does not need to do anything
	 * For assignment 3.2: This function should set a variable that stores the goal angle.
	 */
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000320 	.word	0x20000320

0800165c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <HAL_MspInit+0x4c>)
 8001668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166a:	4a0f      	ldr	r2, [pc, #60]	@ (80016a8 <HAL_MspInit+0x4c>)
 800166c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001670:	6453      	str	r3, [r2, #68]	@ 0x44
 8001672:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <HAL_MspInit+0x4c>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	603b      	str	r3, [r7, #0]
 8001682:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <HAL_MspInit+0x4c>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	4a08      	ldr	r2, [pc, #32]	@ (80016a8 <HAL_MspInit+0x4c>)
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800168c:	6413      	str	r3, [r2, #64]	@ 0x40
 800168e:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <HAL_MspInit+0x4c>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800

080016ac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016cc:	d12b      	bne.n	8001726 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x84>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d6:	4a16      	ldr	r2, [pc, #88]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x84>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016de:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x84>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x84>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x84>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <HAL_TIM_Encoder_MspInit+0x84>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001706:	2303      	movs	r3, #3
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001716:	2301      	movs	r3, #1
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	4804      	ldr	r0, [pc, #16]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x88>)
 8001722:	f000 fbcd 	bl	8001ec0 <HAL_GPIO_Init>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001726:	bf00      	nop
 8001728:	3728      	adds	r7, #40	@ 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800
 8001734:	40020000 	.word	0x40020000

08001738 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a1c      	ldr	r2, [pc, #112]	@ (80017b8 <HAL_TIM_Base_MspInit+0x80>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d10e      	bne.n	8001768 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	4b1b      	ldr	r3, [pc, #108]	@ (80017bc <HAL_TIM_Base_MspInit+0x84>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	4a1a      	ldr	r2, [pc, #104]	@ (80017bc <HAL_TIM_Base_MspInit+0x84>)
 8001754:	f043 0308 	orr.w	r3, r3, #8
 8001758:	6413      	str	r3, [r2, #64]	@ 0x40
 800175a:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <HAL_TIM_Base_MspInit+0x84>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	f003 0308 	and.w	r3, r3, #8
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001766:	e022      	b.n	80017ae <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM8)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a14      	ldr	r2, [pc, #80]	@ (80017c0 <HAL_TIM_Base_MspInit+0x88>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d11d      	bne.n	80017ae <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <HAL_TIM_Base_MspInit+0x84>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	4a10      	ldr	r2, [pc, #64]	@ (80017bc <HAL_TIM_Base_MspInit+0x84>)
 800177c:	f043 0302 	orr.w	r3, r3, #2
 8001780:	6453      	str	r3, [r2, #68]	@ 0x44
 8001782:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <HAL_TIM_Base_MspInit+0x84>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2100      	movs	r1, #0
 8001792:	202b      	movs	r0, #43	@ 0x2b
 8001794:	f000 fb5d 	bl	8001e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001798:	202b      	movs	r0, #43	@ 0x2b
 800179a:	f000 fb76 	bl	8001e8a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	202c      	movs	r0, #44	@ 0x2c
 80017a4:	f000 fb55 	bl	8001e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80017a8:	202c      	movs	r0, #44	@ 0x2c
 80017aa:	f000 fb6e 	bl	8001e8a <HAL_NVIC_EnableIRQ>
}
 80017ae:	bf00      	nop
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40000c00 	.word	0x40000c00
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40010400 	.word	0x40010400

080017c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 030c 	add.w	r3, r7, #12
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a12      	ldr	r2, [pc, #72]	@ (800182c <HAL_TIM_MspPostInit+0x68>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d11d      	bne.n	8001822 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <HAL_TIM_MspPostInit+0x6c>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	4a10      	ldr	r2, [pc, #64]	@ (8001830 <HAL_TIM_MspPostInit+0x6c>)
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001830 <HAL_TIM_MspPostInit+0x6c>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001802:	2380      	movs	r3, #128	@ 0x80
 8001804:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001812:	2303      	movs	r3, #3
 8001814:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001816:	f107 030c 	add.w	r3, r7, #12
 800181a:	4619      	mov	r1, r3
 800181c:	4805      	ldr	r0, [pc, #20]	@ (8001834 <HAL_TIM_MspPostInit+0x70>)
 800181e:	f000 fb4f 	bl	8001ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001822:	bf00      	nop
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40010400 	.word	0x40010400
 8001830:	40023800 	.word	0x40023800
 8001834:	40020800 	.word	0x40020800

08001838 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	@ 0x28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <HAL_UART_MspInit+0x84>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d12b      	bne.n	80018b2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a17      	ldr	r2, [pc, #92]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	4a10      	ldr	r2, [pc, #64]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6313      	str	r3, [r2, #48]	@ 0x30
 8001886:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <HAL_UART_MspInit+0x88>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001892:	230c      	movs	r3, #12
 8001894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018a2:	2307      	movs	r3, #7
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <HAL_UART_MspInit+0x8c>)
 80018ae:	f000 fb07 	bl	8001ec0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80018b2:	bf00      	nop
 80018b4:	3728      	adds	r7, #40	@ 0x28
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40004400 	.word	0x40004400
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020000 	.word	0x40020000

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <NMI_Handler+0x4>

080018d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <MemManage_Handler+0x4>

080018e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <BusFault_Handler+0x4>

080018e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <UsageFault_Handler+0x4>

080018f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191e:	f000 f99d 	bl	8001c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTickFunction();
 8001922:	f000 f8f7 	bl	8001b14 <SysTickFunction>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 800192e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001932:	f000 fc73 	bl	800221c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001940:	4802      	ldr	r0, [pc, #8]	@ (800194c <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8001942:	f001 fc89 	bl	8003258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000288 	.word	0x20000288

08001950 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001956:	f001 fc7f 	bl	8003258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000288 	.word	0x20000288

08001964 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return 1;
 8001968:	2301      	movs	r3, #1
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_kill>:

int _kill(int pid, int sig)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800197e:	f003 fce3 	bl	8005348 <__errno>
 8001982:	4603      	mov	r3, r0
 8001984:	2216      	movs	r2, #22
 8001986:	601a      	str	r2, [r3, #0]
  return -1;
 8001988:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <_exit>:

void _exit (int status)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800199c:	f04f 31ff 	mov.w	r1, #4294967295
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff ffe7 	bl	8001974 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019a6:	bf00      	nop
 80019a8:	e7fd      	b.n	80019a6 <_exit+0x12>

080019aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	e00a      	b.n	80019d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019bc:	f3af 8000 	nop.w
 80019c0:	4601      	mov	r1, r0
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	60ba      	str	r2, [r7, #8]
 80019c8:	b2ca      	uxtb	r2, r1
 80019ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3301      	adds	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	dbf0      	blt.n	80019bc <_read+0x12>
  }

  return len;
 80019da:	687b      	ldr	r3, [r7, #4]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e009      	b.n	8001a0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	1c5a      	adds	r2, r3, #1
 80019fa:	60ba      	str	r2, [r7, #8]
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fd76 	bl	80014f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3301      	adds	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	dbf1      	blt.n	80019f6 <_write+0x12>
  }
  return len;
 8001a12:	687b      	ldr	r3, [r7, #4]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <_close>:

int _close(int file)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a44:	605a      	str	r2, [r3, #4]
  return 0;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <_isatty>:

int _isatty(int file)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b085      	sub	sp, #20
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <_sbrk+0x5c>)
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <_sbrk+0x60>)
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <_sbrk+0x64>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d102      	bne.n	8001aa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <_sbrk+0x64>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <_sbrk+0x68>)
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d207      	bcs.n	8001ac4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab4:	f003 fc48 	bl	8005348 <__errno>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	220c      	movs	r2, #12
 8001abc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	e009      	b.n	8001ad8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	4a05      	ldr	r2, [pc, #20]	@ (8001ae8 <_sbrk+0x64>)
 8001ad4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20020000 	.word	0x20020000
 8001ae4:	00000400 	.word	0x00000400
 8001ae8:	20000324 	.word	0x20000324
 8001aec:	20000480 	.word	0x20000480

08001af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <SystemInit+0x20>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <SystemInit+0x20>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <SysTickFunction>:
#include "main.h"
#include "pid.h"
#include "encoder.h"
#include "stdio.h"
float i=0;
void SysTickFunction(void) {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */

	updatePID();
 8001b18:	f7ff fd3e 	bl	8001598 <updatePID>
	set_counts((int16_t) TIM2->CNT);
 8001b1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff f9d7 	bl	8000ed8 <set_counts>
	i=count_to_angle((int16_t) TIM2->CNT);
 8001b2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	b21b      	sxth	r3, r3
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff f9fe 	bl	8000f34 <count_to_angle>
 8001b38:	eef0 7a40 	vmov.f32	s15, s0
 8001b3c:	4b07      	ldr	r3, [pc, #28]	@ (8001b5c <SysTickFunction+0x48>)
 8001b3e:	edc3 7a00 	vstr	s15, [r3]
//	printf("%d\n\r",TIM2->CNT);
	printf("%f\n\r",i);
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <SysTickFunction+0x48>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7fe fd1e 	bl	8000588 <__aeabi_f2d>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <SysTickFunction+0x4c>)
 8001b52:	f003 fb51 	bl	80051f8 <iprintf>
//			|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
//		int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
//		resetEncoders();
//		TIM1->CNT = (int16_t) difference;
//	}
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000328 	.word	0x20000328
 8001b60:	08007108 	.word	0x08007108

08001b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b68:	f7ff ffc2 	bl	8001af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b6c:	480c      	ldr	r0, [pc, #48]	@ (8001ba0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b6e:	490d      	ldr	r1, [pc, #52]	@ (8001ba4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b84:	4c0a      	ldr	r4, [pc, #40]	@ (8001bb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b92:	f003 fbdf 	bl	8005354 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b96:	f7ff fa59 	bl	800104c <main>
  bx  lr    
 8001b9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001ba8:	080074a8 	.word	0x080074a8
  ldr r2, =_sbss
 8001bac:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001bb0:	2000047c 	.word	0x2000047c

08001bb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bb4:	e7fe      	b.n	8001bb4 <ADC_IRQHandler>
	...

08001bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf8 <HAL_Init+0x40>)
 8001bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <HAL_Init+0x40>)
 8001bce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd4:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <HAL_Init+0x40>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <HAL_Init+0x40>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be0:	2003      	movs	r0, #3
 8001be2:	f000 f92b 	bl	8001e3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001be6:	200f      	movs	r0, #15
 8001be8:	f000 f808 	bl	8001bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bec:	f7ff fd36 	bl	800165c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023c00 	.word	0x40023c00

08001bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c04:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <HAL_InitTick+0x54>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_InitTick+0x58>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f000 f943 	bl	8001ea6 <HAL_SYSTICK_Config>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e00e      	b.n	8001c48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b0f      	cmp	r3, #15
 8001c2e:	d80a      	bhi.n	8001c46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c30:	2200      	movs	r2, #0
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	f04f 30ff 	mov.w	r0, #4294967295
 8001c38:	f000 f90b 	bl	8001e52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c3c:	4a06      	ldr	r2, [pc, #24]	@ (8001c58 <HAL_InitTick+0x5c>)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c42:	2300      	movs	r3, #0
 8001c44:	e000      	b.n	8001c48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000004 	.word	0x20000004
 8001c54:	2000000c 	.word	0x2000000c
 8001c58:	20000008 	.word	0x20000008

08001c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_IncTick+0x20>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	461a      	mov	r2, r3
 8001c66:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <HAL_IncTick+0x24>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	4a04      	ldr	r2, [pc, #16]	@ (8001c80 <HAL_IncTick+0x24>)
 8001c6e:	6013      	str	r3, [r2, #0]
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	2000000c 	.word	0x2000000c
 8001c80:	2000032c 	.word	0x2000032c

08001c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return uwTick;
 8001c88:	4b03      	ldr	r3, [pc, #12]	@ (8001c98 <HAL_GetTick+0x14>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	2000032c 	.word	0x2000032c

08001c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cce:	4a04      	ldr	r2, [pc, #16]	@ (8001ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	60d3      	str	r3, [r2, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce8:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <__NVIC_GetPriorityGrouping+0x18>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	0a1b      	lsrs	r3, r3, #8
 8001cee:	f003 0307 	and.w	r3, r3, #7
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	db0b      	blt.n	8001d2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	f003 021f 	and.w	r2, r3, #31
 8001d18:	4907      	ldr	r1, [pc, #28]	@ (8001d38 <__NVIC_EnableIRQ+0x38>)
 8001d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1e:	095b      	lsrs	r3, r3, #5
 8001d20:	2001      	movs	r0, #1
 8001d22:	fa00 f202 	lsl.w	r2, r0, r2
 8001d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	e000e100 	.word	0xe000e100

08001d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	6039      	str	r1, [r7, #0]
 8001d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	db0a      	blt.n	8001d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	490c      	ldr	r1, [pc, #48]	@ (8001d88 <__NVIC_SetPriority+0x4c>)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	0112      	lsls	r2, r2, #4
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	440b      	add	r3, r1
 8001d60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d64:	e00a      	b.n	8001d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	4908      	ldr	r1, [pc, #32]	@ (8001d8c <__NVIC_SetPriority+0x50>)
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	f003 030f 	and.w	r3, r3, #15
 8001d72:	3b04      	subs	r3, #4
 8001d74:	0112      	lsls	r2, r2, #4
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	440b      	add	r3, r1
 8001d7a:	761a      	strb	r2, [r3, #24]
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	e000e100 	.word	0xe000e100
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b089      	sub	sp, #36	@ 0x24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	f1c3 0307 	rsb	r3, r3, #7
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	bf28      	it	cs
 8001dae:	2304      	movcs	r3, #4
 8001db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3304      	adds	r3, #4
 8001db6:	2b06      	cmp	r3, #6
 8001db8:	d902      	bls.n	8001dc0 <NVIC_EncodePriority+0x30>
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3b03      	subs	r3, #3
 8001dbe:	e000      	b.n	8001dc2 <NVIC_EncodePriority+0x32>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43da      	mvns	r2, r3
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	401a      	ands	r2, r3
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fa01 f303 	lsl.w	r3, r1, r3
 8001de2:	43d9      	mvns	r1, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de8:	4313      	orrs	r3, r2
         );
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3724      	adds	r7, #36	@ 0x24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
	...

08001df8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	3b01      	subs	r3, #1
 8001e04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e08:	d301      	bcc.n	8001e0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e00f      	b.n	8001e2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e38 <SysTick_Config+0x40>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e16:	210f      	movs	r1, #15
 8001e18:	f04f 30ff 	mov.w	r0, #4294967295
 8001e1c:	f7ff ff8e 	bl	8001d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e20:	4b05      	ldr	r3, [pc, #20]	@ (8001e38 <SysTick_Config+0x40>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e26:	4b04      	ldr	r3, [pc, #16]	@ (8001e38 <SysTick_Config+0x40>)
 8001e28:	2207      	movs	r2, #7
 8001e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	e000e010 	.word	0xe000e010

08001e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ff29 	bl	8001c9c <__NVIC_SetPriorityGrouping>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b086      	sub	sp, #24
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	4603      	mov	r3, r0
 8001e5a:	60b9      	str	r1, [r7, #8]
 8001e5c:	607a      	str	r2, [r7, #4]
 8001e5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e64:	f7ff ff3e 	bl	8001ce4 <__NVIC_GetPriorityGrouping>
 8001e68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	6978      	ldr	r0, [r7, #20]
 8001e70:	f7ff ff8e 	bl	8001d90 <NVIC_EncodePriority>
 8001e74:	4602      	mov	r2, r0
 8001e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff5d 	bl	8001d3c <__NVIC_SetPriority>
}
 8001e82:	bf00      	nop
 8001e84:	3718      	adds	r7, #24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	4603      	mov	r3, r0
 8001e92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff31 	bl	8001d00 <__NVIC_EnableIRQ>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b082      	sub	sp, #8
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff ffa2 	bl	8001df8 <SysTick_Config>
 8001eb4:	4603      	mov	r3, r0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
	...

08001ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b089      	sub	sp, #36	@ 0x24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
 8001eda:	e165      	b.n	80021a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001edc:	2201      	movs	r2, #1
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	4013      	ands	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	f040 8154 	bne.w	80021a2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d005      	beq.n	8001f12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d130      	bne.n	8001f74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	2203      	movs	r2, #3
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	43db      	mvns	r3, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4013      	ands	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f48:	2201      	movs	r2, #1
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	43db      	mvns	r3, r3
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	4013      	ands	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	091b      	lsrs	r3, r3, #4
 8001f5e:	f003 0201 	and.w	r2, r3, #1
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	2b03      	cmp	r3, #3
 8001f7e:	d017      	beq.n	8001fb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	2203      	movs	r2, #3
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43db      	mvns	r3, r3
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4013      	ands	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	69ba      	ldr	r2, [r7, #24]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0303 	and.w	r3, r3, #3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d123      	bne.n	8002004 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	08da      	lsrs	r2, r3, #3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3208      	adds	r2, #8
 8001fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f003 0307 	and.w	r3, r3, #7
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	220f      	movs	r2, #15
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	08da      	lsrs	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3208      	adds	r2, #8
 8001ffe:	69b9      	ldr	r1, [r7, #24]
 8002000:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	2203      	movs	r2, #3
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	4013      	ands	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 0203 	and.w	r2, r3, #3
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80ae 	beq.w	80021a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	4b5d      	ldr	r3, [pc, #372]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	4a5c      	ldr	r2, [pc, #368]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 8002050:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002054:	6453      	str	r3, [r2, #68]	@ 0x44
 8002056:	4b5a      	ldr	r3, [pc, #360]	@ (80021c0 <HAL_GPIO_Init+0x300>)
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002062:	4a58      	ldr	r2, [pc, #352]	@ (80021c4 <HAL_GPIO_Init+0x304>)
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	089b      	lsrs	r3, r3, #2
 8002068:	3302      	adds	r3, #2
 800206a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800206e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	220f      	movs	r2, #15
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4013      	ands	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a4f      	ldr	r2, [pc, #316]	@ (80021c8 <HAL_GPIO_Init+0x308>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d025      	beq.n	80020da <HAL_GPIO_Init+0x21a>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a4e      	ldr	r2, [pc, #312]	@ (80021cc <HAL_GPIO_Init+0x30c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d01f      	beq.n	80020d6 <HAL_GPIO_Init+0x216>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a4d      	ldr	r2, [pc, #308]	@ (80021d0 <HAL_GPIO_Init+0x310>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d019      	beq.n	80020d2 <HAL_GPIO_Init+0x212>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a4c      	ldr	r2, [pc, #304]	@ (80021d4 <HAL_GPIO_Init+0x314>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d013      	beq.n	80020ce <HAL_GPIO_Init+0x20e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a4b      	ldr	r2, [pc, #300]	@ (80021d8 <HAL_GPIO_Init+0x318>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00d      	beq.n	80020ca <HAL_GPIO_Init+0x20a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a4a      	ldr	r2, [pc, #296]	@ (80021dc <HAL_GPIO_Init+0x31c>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d007      	beq.n	80020c6 <HAL_GPIO_Init+0x206>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a49      	ldr	r2, [pc, #292]	@ (80021e0 <HAL_GPIO_Init+0x320>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d101      	bne.n	80020c2 <HAL_GPIO_Init+0x202>
 80020be:	2306      	movs	r3, #6
 80020c0:	e00c      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020c2:	2307      	movs	r3, #7
 80020c4:	e00a      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020c6:	2305      	movs	r3, #5
 80020c8:	e008      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020ca:	2304      	movs	r3, #4
 80020cc:	e006      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020ce:	2303      	movs	r3, #3
 80020d0:	e004      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e002      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020d6:	2301      	movs	r3, #1
 80020d8:	e000      	b.n	80020dc <HAL_GPIO_Init+0x21c>
 80020da:	2300      	movs	r3, #0
 80020dc:	69fa      	ldr	r2, [r7, #28]
 80020de:	f002 0203 	and.w	r2, r2, #3
 80020e2:	0092      	lsls	r2, r2, #2
 80020e4:	4093      	lsls	r3, r2
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020ec:	4935      	ldr	r1, [pc, #212]	@ (80021c4 <HAL_GPIO_Init+0x304>)
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	089b      	lsrs	r3, r3, #2
 80020f2:	3302      	adds	r3, #2
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020fa:	4b3a      	ldr	r3, [pc, #232]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	43db      	mvns	r3, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4013      	ands	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800211e:	4a31      	ldr	r2, [pc, #196]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002124:	4b2f      	ldr	r3, [pc, #188]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002148:	4a26      	ldr	r2, [pc, #152]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800214e:	4b25      	ldr	r3, [pc, #148]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	43db      	mvns	r3, r3
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	4013      	ands	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002172:	4a1c      	ldr	r2, [pc, #112]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002178:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	43db      	mvns	r3, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4013      	ands	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4313      	orrs	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800219c:	4a11      	ldr	r2, [pc, #68]	@ (80021e4 <HAL_GPIO_Init+0x324>)
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	3301      	adds	r3, #1
 80021a6:	61fb      	str	r3, [r7, #28]
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	2b0f      	cmp	r3, #15
 80021ac:	f67f ae96 	bls.w	8001edc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3724      	adds	r7, #36	@ 0x24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40013800 	.word	0x40013800
 80021c8:	40020000 	.word	0x40020000
 80021cc:	40020400 	.word	0x40020400
 80021d0:	40020800 	.word	0x40020800
 80021d4:	40020c00 	.word	0x40020c00
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40021400 	.word	0x40021400
 80021e0:	40021800 	.word	0x40021800
 80021e4:	40013c00 	.word	0x40013c00

080021e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	807b      	strh	r3, [r7, #2]
 80021f4:	4613      	mov	r3, r2
 80021f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021f8:	787b      	ldrb	r3, [r7, #1]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021fe:	887a      	ldrh	r2, [r7, #2]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002204:	e003      	b.n	800220e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002206:	887b      	ldrh	r3, [r7, #2]
 8002208:	041a      	lsls	r2, r3, #16
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	619a      	str	r2, [r3, #24]
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002226:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002228:	695a      	ldr	r2, [r3, #20]
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	4013      	ands	r3, r2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d006      	beq.n	8002240 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002232:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff f96a 	bl	8001514 <HAL_GPIO_EXTI_Callback>
  }
}
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40013c00 	.word	0x40013c00

0800224c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0cc      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002260:	4b68      	ldr	r3, [pc, #416]	@ (8002404 <HAL_RCC_ClockConfig+0x1b8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 030f 	and.w	r3, r3, #15
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d90c      	bls.n	8002288 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226e:	4b65      	ldr	r3, [pc, #404]	@ (8002404 <HAL_RCC_ClockConfig+0x1b8>)
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002276:	4b63      	ldr	r3, [pc, #396]	@ (8002404 <HAL_RCC_ClockConfig+0x1b8>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	429a      	cmp	r2, r3
 8002282:	d001      	beq.n	8002288 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0b8      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d020      	beq.n	80022d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	2b00      	cmp	r3, #0
 800229e:	d005      	beq.n	80022ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022a0:	4b59      	ldr	r3, [pc, #356]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	4a58      	ldr	r2, [pc, #352]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0308 	and.w	r3, r3, #8
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d005      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022b8:	4b53      	ldr	r3, [pc, #332]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	4a52      	ldr	r2, [pc, #328]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80022c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c4:	4b50      	ldr	r3, [pc, #320]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	494d      	ldr	r1, [pc, #308]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d044      	beq.n	800236c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d107      	bne.n	80022fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ea:	4b47      	ldr	r3, [pc, #284]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d119      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e07f      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d003      	beq.n	800230a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002306:	2b03      	cmp	r3, #3
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230a:	4b3f      	ldr	r3, [pc, #252]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d109      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e06f      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231a:	4b3b      	ldr	r3, [pc, #236]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e067      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800232a:	4b37      	ldr	r3, [pc, #220]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f023 0203 	bic.w	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4934      	ldr	r1, [pc, #208]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 8002338:	4313      	orrs	r3, r2
 800233a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800233c:	f7ff fca2 	bl	8001c84 <HAL_GetTick>
 8002340:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002342:	e00a      	b.n	800235a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7ff fc9e 	bl	8001c84 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e04f      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	4b2b      	ldr	r3, [pc, #172]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 020c 	and.w	r2, r3, #12
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	429a      	cmp	r2, r3
 800236a:	d1eb      	bne.n	8002344 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800236c:	4b25      	ldr	r3, [pc, #148]	@ (8002404 <HAL_RCC_ClockConfig+0x1b8>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 030f 	and.w	r3, r3, #15
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	429a      	cmp	r2, r3
 8002378:	d20c      	bcs.n	8002394 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237a:	4b22      	ldr	r3, [pc, #136]	@ (8002404 <HAL_RCC_ClockConfig+0x1b8>)
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <HAL_RCC_ClockConfig+0x1b8>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d001      	beq.n	8002394 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e032      	b.n	80023fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	2b00      	cmp	r3, #0
 800239e:	d008      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a0:	4b19      	ldr	r3, [pc, #100]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	4916      	ldr	r1, [pc, #88]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d009      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023be:	4b12      	ldr	r3, [pc, #72]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	490e      	ldr	r1, [pc, #56]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023d2:	f000 f855 	bl	8002480 <HAL_RCC_GetSysClockFreq>
 80023d6:	4602      	mov	r2, r0
 80023d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002408 <HAL_RCC_ClockConfig+0x1bc>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	091b      	lsrs	r3, r3, #4
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	490a      	ldr	r1, [pc, #40]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 80023e4:	5ccb      	ldrb	r3, [r1, r3]
 80023e6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ea:	4a09      	ldr	r2, [pc, #36]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_RCC_ClockConfig+0x1c8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff fc02 	bl	8001bfc <HAL_InitTick>

  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023c00 	.word	0x40023c00
 8002408:	40023800 	.word	0x40023800
 800240c:	08007110 	.word	0x08007110
 8002410:	20000004 	.word	0x20000004
 8002414:	20000008 	.word	0x20000008

08002418 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800241c:	4b03      	ldr	r3, [pc, #12]	@ (800242c <HAL_RCC_GetHCLKFreq+0x14>)
 800241e:	681b      	ldr	r3, [r3, #0]
}
 8002420:	4618      	mov	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000004 	.word	0x20000004

08002430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002434:	f7ff fff0 	bl	8002418 <HAL_RCC_GetHCLKFreq>
 8002438:	4602      	mov	r2, r0
 800243a:	4b05      	ldr	r3, [pc, #20]	@ (8002450 <HAL_RCC_GetPCLK1Freq+0x20>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	0a9b      	lsrs	r3, r3, #10
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	4903      	ldr	r1, [pc, #12]	@ (8002454 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002446:	5ccb      	ldrb	r3, [r1, r3]
 8002448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800244c:	4618      	mov	r0, r3
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40023800 	.word	0x40023800
 8002454:	08007120 	.word	0x08007120

08002458 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800245c:	f7ff ffdc 	bl	8002418 <HAL_RCC_GetHCLKFreq>
 8002460:	4602      	mov	r2, r0
 8002462:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	0b5b      	lsrs	r3, r3, #13
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	4903      	ldr	r1, [pc, #12]	@ (800247c <HAL_RCC_GetPCLK2Freq+0x24>)
 800246e:	5ccb      	ldrb	r3, [r1, r3]
 8002470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002474:	4618      	mov	r0, r3
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40023800 	.word	0x40023800
 800247c:	08007120 	.word	0x08007120

08002480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002484:	b0a6      	sub	sp, #152	@ 0x98
 8002486:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002494:	2300      	movs	r3, #0
 8002496:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800249a:	2300      	movs	r3, #0
 800249c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024a6:	4bc8      	ldr	r3, [pc, #800]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	2b0c      	cmp	r3, #12
 80024b0:	f200 817e 	bhi.w	80027b0 <HAL_RCC_GetSysClockFreq+0x330>
 80024b4:	a201      	add	r2, pc, #4	@ (adr r2, 80024bc <HAL_RCC_GetSysClockFreq+0x3c>)
 80024b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ba:	bf00      	nop
 80024bc:	080024f1 	.word	0x080024f1
 80024c0:	080027b1 	.word	0x080027b1
 80024c4:	080027b1 	.word	0x080027b1
 80024c8:	080027b1 	.word	0x080027b1
 80024cc:	080024f9 	.word	0x080024f9
 80024d0:	080027b1 	.word	0x080027b1
 80024d4:	080027b1 	.word	0x080027b1
 80024d8:	080027b1 	.word	0x080027b1
 80024dc:	08002501 	.word	0x08002501
 80024e0:	080027b1 	.word	0x080027b1
 80024e4:	080027b1 	.word	0x080027b1
 80024e8:	080027b1 	.word	0x080027b1
 80024ec:	0800266b 	.word	0x0800266b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024f0:	4bb6      	ldr	r3, [pc, #728]	@ (80027cc <HAL_RCC_GetSysClockFreq+0x34c>)
 80024f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80024f6:	e15f      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024f8:	4bb5      	ldr	r3, [pc, #724]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x350>)
 80024fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80024fe:	e15b      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002500:	4bb1      	ldr	r3, [pc, #708]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002508:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800250c:	4bae      	ldr	r3, [pc, #696]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d031      	beq.n	800257c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002518:	4bab      	ldr	r3, [pc, #684]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	099b      	lsrs	r3, r3, #6
 800251e:	2200      	movs	r2, #0
 8002520:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002522:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002524:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800252a:	663b      	str	r3, [r7, #96]	@ 0x60
 800252c:	2300      	movs	r3, #0
 800252e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002530:	4ba7      	ldr	r3, [pc, #668]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x350>)
 8002532:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002536:	462a      	mov	r2, r5
 8002538:	fb03 f202 	mul.w	r2, r3, r2
 800253c:	2300      	movs	r3, #0
 800253e:	4621      	mov	r1, r4
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	4413      	add	r3, r2
 8002546:	4aa2      	ldr	r2, [pc, #648]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x350>)
 8002548:	4621      	mov	r1, r4
 800254a:	fba1 1202 	umull	r1, r2, r1, r2
 800254e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002550:	460a      	mov	r2, r1
 8002552:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002554:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002556:	4413      	add	r3, r2
 8002558:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800255a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800255e:	2200      	movs	r2, #0
 8002560:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002562:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002564:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002568:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800256c:	f7fe fb3c 	bl	8000be8 <__aeabi_uldivmod>
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	4613      	mov	r3, r2
 8002576:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800257a:	e064      	b.n	8002646 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800257c:	4b92      	ldr	r3, [pc, #584]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	099b      	lsrs	r3, r3, #6
 8002582:	2200      	movs	r2, #0
 8002584:	653b      	str	r3, [r7, #80]	@ 0x50
 8002586:	657a      	str	r2, [r7, #84]	@ 0x54
 8002588:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800258a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800258e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002590:	2300      	movs	r3, #0
 8002592:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002594:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002598:	4622      	mov	r2, r4
 800259a:	462b      	mov	r3, r5
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	0159      	lsls	r1, r3, #5
 80025a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025aa:	0150      	lsls	r0, r2, #5
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4621      	mov	r1, r4
 80025b2:	1a51      	subs	r1, r2, r1
 80025b4:	6139      	str	r1, [r7, #16]
 80025b6:	4629      	mov	r1, r5
 80025b8:	eb63 0301 	sbc.w	r3, r3, r1
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	f04f 0200 	mov.w	r2, #0
 80025c2:	f04f 0300 	mov.w	r3, #0
 80025c6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025ca:	4659      	mov	r1, fp
 80025cc:	018b      	lsls	r3, r1, #6
 80025ce:	4651      	mov	r1, sl
 80025d0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025d4:	4651      	mov	r1, sl
 80025d6:	018a      	lsls	r2, r1, #6
 80025d8:	4651      	mov	r1, sl
 80025da:	ebb2 0801 	subs.w	r8, r2, r1
 80025de:	4659      	mov	r1, fp
 80025e0:	eb63 0901 	sbc.w	r9, r3, r1
 80025e4:	f04f 0200 	mov.w	r2, #0
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025f8:	4690      	mov	r8, r2
 80025fa:	4699      	mov	r9, r3
 80025fc:	4623      	mov	r3, r4
 80025fe:	eb18 0303 	adds.w	r3, r8, r3
 8002602:	60bb      	str	r3, [r7, #8]
 8002604:	462b      	mov	r3, r5
 8002606:	eb49 0303 	adc.w	r3, r9, r3
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002618:	4629      	mov	r1, r5
 800261a:	028b      	lsls	r3, r1, #10
 800261c:	4621      	mov	r1, r4
 800261e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002622:	4621      	mov	r1, r4
 8002624:	028a      	lsls	r2, r1, #10
 8002626:	4610      	mov	r0, r2
 8002628:	4619      	mov	r1, r3
 800262a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800262e:	2200      	movs	r2, #0
 8002630:	643b      	str	r3, [r7, #64]	@ 0x40
 8002632:	647a      	str	r2, [r7, #68]	@ 0x44
 8002634:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002638:	f7fe fad6 	bl	8000be8 <__aeabi_uldivmod>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4613      	mov	r3, r2
 8002642:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002646:	4b60      	ldr	r3, [pc, #384]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	0c1b      	lsrs	r3, r3, #16
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	3301      	adds	r3, #1
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002658:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800265c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002660:	fbb2 f3f3 	udiv	r3, r2, r3
 8002664:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002668:	e0a6      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800266a:	4b57      	ldr	r3, [pc, #348]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002672:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002676:	4b54      	ldr	r3, [pc, #336]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d02a      	beq.n	80026d8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002682:	4b51      	ldr	r3, [pc, #324]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	099b      	lsrs	r3, r3, #6
 8002688:	2200      	movs	r2, #0
 800268a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800268c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800268e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002690:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002694:	2100      	movs	r1, #0
 8002696:	4b4e      	ldr	r3, [pc, #312]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x350>)
 8002698:	fb03 f201 	mul.w	r2, r3, r1
 800269c:	2300      	movs	r3, #0
 800269e:	fb00 f303 	mul.w	r3, r0, r3
 80026a2:	4413      	add	r3, r2
 80026a4:	4a4a      	ldr	r2, [pc, #296]	@ (80027d0 <HAL_RCC_GetSysClockFreq+0x350>)
 80026a6:	fba0 1202 	umull	r1, r2, r0, r2
 80026aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80026ac:	460a      	mov	r2, r1
 80026ae:	673a      	str	r2, [r7, #112]	@ 0x70
 80026b0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80026b2:	4413      	add	r3, r2
 80026b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80026b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026ba:	2200      	movs	r2, #0
 80026bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80026be:	637a      	str	r2, [r7, #52]	@ 0x34
 80026c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80026c4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80026c8:	f7fe fa8e 	bl	8000be8 <__aeabi_uldivmod>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4613      	mov	r3, r2
 80026d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026d6:	e05b      	b.n	8002790 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d8:	4b3b      	ldr	r3, [pc, #236]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	099b      	lsrs	r3, r3, #6
 80026de:	2200      	movs	r2, #0
 80026e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ea:	623b      	str	r3, [r7, #32]
 80026ec:	2300      	movs	r3, #0
 80026ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80026f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026f4:	4642      	mov	r2, r8
 80026f6:	464b      	mov	r3, r9
 80026f8:	f04f 0000 	mov.w	r0, #0
 80026fc:	f04f 0100 	mov.w	r1, #0
 8002700:	0159      	lsls	r1, r3, #5
 8002702:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002706:	0150      	lsls	r0, r2, #5
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4641      	mov	r1, r8
 800270e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002712:	4649      	mov	r1, r9
 8002714:	eb63 0b01 	sbc.w	fp, r3, r1
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	f04f 0300 	mov.w	r3, #0
 8002720:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002724:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002728:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800272c:	ebb2 040a 	subs.w	r4, r2, sl
 8002730:	eb63 050b 	sbc.w	r5, r3, fp
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	00eb      	lsls	r3, r5, #3
 800273e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002742:	00e2      	lsls	r2, r4, #3
 8002744:	4614      	mov	r4, r2
 8002746:	461d      	mov	r5, r3
 8002748:	4643      	mov	r3, r8
 800274a:	18e3      	adds	r3, r4, r3
 800274c:	603b      	str	r3, [r7, #0]
 800274e:	464b      	mov	r3, r9
 8002750:	eb45 0303 	adc.w	r3, r5, r3
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002762:	4629      	mov	r1, r5
 8002764:	028b      	lsls	r3, r1, #10
 8002766:	4621      	mov	r1, r4
 8002768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800276c:	4621      	mov	r1, r4
 800276e:	028a      	lsls	r2, r1, #10
 8002770:	4610      	mov	r0, r2
 8002772:	4619      	mov	r1, r3
 8002774:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002778:	2200      	movs	r2, #0
 800277a:	61bb      	str	r3, [r7, #24]
 800277c:	61fa      	str	r2, [r7, #28]
 800277e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002782:	f7fe fa31 	bl	8000be8 <__aeabi_uldivmod>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4613      	mov	r3, r2
 800278c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002790:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x348>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	0f1b      	lsrs	r3, r3, #28
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800279e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80027ae:	e003      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027b0:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_RCC_GetSysClockFreq+0x34c>)
 80027b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80027b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3798      	adds	r7, #152	@ 0x98
 80027c0:	46bd      	mov	sp, r7
 80027c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027c6:	bf00      	nop
 80027c8:	40023800 	.word	0x40023800
 80027cc:	00f42400 	.word	0x00f42400
 80027d0:	017d7840 	.word	0x017d7840

080027d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e28d      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 8083 	beq.w	80028fa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80027f4:	4b94      	ldr	r3, [pc, #592]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d019      	beq.n	8002834 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002800:	4b91      	ldr	r3, [pc, #580]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 030c 	and.w	r3, r3, #12
        || \
 8002808:	2b08      	cmp	r3, #8
 800280a:	d106      	bne.n	800281a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800280c:	4b8e      	ldr	r3, [pc, #568]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002814:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002818:	d00c      	beq.n	8002834 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800281a:	4b8b      	ldr	r3, [pc, #556]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002822:	2b0c      	cmp	r3, #12
 8002824:	d112      	bne.n	800284c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002826:	4b88      	ldr	r3, [pc, #544]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800282e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002832:	d10b      	bne.n	800284c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002834:	4b84      	ldr	r3, [pc, #528]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d05b      	beq.n	80028f8 <HAL_RCC_OscConfig+0x124>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d157      	bne.n	80028f8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e25a      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002854:	d106      	bne.n	8002864 <HAL_RCC_OscConfig+0x90>
 8002856:	4b7c      	ldr	r3, [pc, #496]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a7b      	ldr	r2, [pc, #492]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800285c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	e01d      	b.n	80028a0 <HAL_RCC_OscConfig+0xcc>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800286c:	d10c      	bne.n	8002888 <HAL_RCC_OscConfig+0xb4>
 800286e:	4b76      	ldr	r3, [pc, #472]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a75      	ldr	r2, [pc, #468]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002874:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b73      	ldr	r3, [pc, #460]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a72      	ldr	r2, [pc, #456]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	e00b      	b.n	80028a0 <HAL_RCC_OscConfig+0xcc>
 8002888:	4b6f      	ldr	r3, [pc, #444]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a6e      	ldr	r2, [pc, #440]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800288e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002892:	6013      	str	r3, [r2, #0]
 8002894:	4b6c      	ldr	r3, [pc, #432]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a6b      	ldr	r2, [pc, #428]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800289a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800289e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d013      	beq.n	80028d0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7ff f9ec 	bl	8001c84 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7ff f9e8 	bl	8001c84 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	@ 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e21f      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c2:	4b61      	ldr	r3, [pc, #388]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d0f0      	beq.n	80028b0 <HAL_RCC_OscConfig+0xdc>
 80028ce:	e014      	b.n	80028fa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7ff f9d8 	bl	8001c84 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d8:	f7ff f9d4 	bl	8001c84 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b64      	cmp	r3, #100	@ 0x64
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e20b      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ea:	4b57      	ldr	r3, [pc, #348]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x104>
 80028f6:	e000      	b.n	80028fa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d06f      	beq.n	80029e6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002906:	4b50      	ldr	r3, [pc, #320]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	2b00      	cmp	r3, #0
 8002910:	d017      	beq.n	8002942 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002912:	4b4d      	ldr	r3, [pc, #308]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 030c 	and.w	r3, r3, #12
        || \
 800291a:	2b08      	cmp	r3, #8
 800291c:	d105      	bne.n	800292a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800291e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800292a:	4b47      	ldr	r3, [pc, #284]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d11c      	bne.n	8002970 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002936:	4b44      	ldr	r3, [pc, #272]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d116      	bne.n	8002970 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002942:	4b41      	ldr	r3, [pc, #260]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d005      	beq.n	800295a <HAL_RCC_OscConfig+0x186>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d001      	beq.n	800295a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e1d3      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4937      	ldr	r1, [pc, #220]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800296a:	4313      	orrs	r3, r2
 800296c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296e:	e03a      	b.n	80029e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d020      	beq.n	80029ba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002978:	4b34      	ldr	r3, [pc, #208]	@ (8002a4c <HAL_RCC_OscConfig+0x278>)
 800297a:	2201      	movs	r2, #1
 800297c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297e:	f7ff f981 	bl	8001c84 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002986:	f7ff f97d 	bl	8001c84 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e1b4      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002998:	4b2b      	ldr	r3, [pc, #172]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a4:	4b28      	ldr	r3, [pc, #160]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	4925      	ldr	r1, [pc, #148]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	600b      	str	r3, [r1, #0]
 80029b8:	e015      	b.n	80029e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ba:	4b24      	ldr	r3, [pc, #144]	@ (8002a4c <HAL_RCC_OscConfig+0x278>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7ff f960 	bl	8001c84 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c8:	f7ff f95c 	bl	8001c84 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e193      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029da:	4b1b      	ldr	r3, [pc, #108]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d036      	beq.n	8002a60 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d016      	beq.n	8002a28 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fa:	4b15      	ldr	r3, [pc, #84]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a00:	f7ff f940 	bl	8001c84 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a08:	f7ff f93c 	bl	8001c84 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e173      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <HAL_RCC_OscConfig+0x274>)
 8002a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f0      	beq.n	8002a08 <HAL_RCC_OscConfig+0x234>
 8002a26:	e01b      	b.n	8002a60 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a28:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2e:	f7ff f929 	bl	8001c84 <HAL_GetTick>
 8002a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a34:	e00e      	b.n	8002a54 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a36:	f7ff f925 	bl	8001c84 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d907      	bls.n	8002a54 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e15c      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	42470000 	.word	0x42470000
 8002a50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a54:	4b8a      	ldr	r3, [pc, #552]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1ea      	bne.n	8002a36 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 8097 	beq.w	8002b9c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a72:	4b83      	ldr	r3, [pc, #524]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10f      	bne.n	8002a9e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	4b7f      	ldr	r3, [pc, #508]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	4a7e      	ldr	r2, [pc, #504]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a8e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9e:	4b79      	ldr	r3, [pc, #484]	@ (8002c84 <HAL_RCC_OscConfig+0x4b0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d118      	bne.n	8002adc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aaa:	4b76      	ldr	r3, [pc, #472]	@ (8002c84 <HAL_RCC_OscConfig+0x4b0>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a75      	ldr	r2, [pc, #468]	@ (8002c84 <HAL_RCC_OscConfig+0x4b0>)
 8002ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab6:	f7ff f8e5 	bl	8001c84 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002abe:	f7ff f8e1 	bl	8001c84 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e118      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad0:	4b6c      	ldr	r3, [pc, #432]	@ (8002c84 <HAL_RCC_OscConfig+0x4b0>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d106      	bne.n	8002af2 <HAL_RCC_OscConfig+0x31e>
 8002ae4:	4b66      	ldr	r3, [pc, #408]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae8:	4a65      	ldr	r2, [pc, #404]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8002af0:	e01c      	b.n	8002b2c <HAL_RCC_OscConfig+0x358>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCC_OscConfig+0x340>
 8002afa:	4b61      	ldr	r3, [pc, #388]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afe:	4a60      	ldr	r2, [pc, #384]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b06:	4b5e      	ldr	r3, [pc, #376]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0a:	4a5d      	ldr	r2, [pc, #372]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b12:	e00b      	b.n	8002b2c <HAL_RCC_OscConfig+0x358>
 8002b14:	4b5a      	ldr	r3, [pc, #360]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b18:	4a59      	ldr	r2, [pc, #356]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b20:	4b57      	ldr	r3, [pc, #348]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b24:	4a56      	ldr	r2, [pc, #344]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b26:	f023 0304 	bic.w	r3, r3, #4
 8002b2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d015      	beq.n	8002b60 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7ff f8a6 	bl	8001c84 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3c:	f7ff f8a2 	bl	8001c84 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e0d7      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b52:	4b4b      	ldr	r3, [pc, #300]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0ee      	beq.n	8002b3c <HAL_RCC_OscConfig+0x368>
 8002b5e:	e014      	b.n	8002b8a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b60:	f7ff f890 	bl	8001c84 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b68:	f7ff f88c 	bl	8001c84 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e0c1      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7e:	4b40      	ldr	r3, [pc, #256]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1ee      	bne.n	8002b68 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b8a:	7dfb      	ldrb	r3, [r7, #23]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b90:	4b3b      	ldr	r3, [pc, #236]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	4a3a      	ldr	r2, [pc, #232]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002b96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 80ad 	beq.w	8002d00 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ba6:	4b36      	ldr	r3, [pc, #216]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	2b08      	cmp	r3, #8
 8002bb0:	d060      	beq.n	8002c74 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d145      	bne.n	8002c46 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bba:	4b33      	ldr	r3, [pc, #204]	@ (8002c88 <HAL_RCC_OscConfig+0x4b4>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc0:	f7ff f860 	bl	8001c84 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc8:	f7ff f85c 	bl	8001c84 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e093      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bda:	4b29      	ldr	r3, [pc, #164]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69da      	ldr	r2, [r3, #28]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf4:	019b      	lsls	r3, r3, #6
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfc:	085b      	lsrs	r3, r3, #1
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	041b      	lsls	r3, r3, #16
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c08:	061b      	lsls	r3, r3, #24
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c10:	071b      	lsls	r3, r3, #28
 8002c12:	491b      	ldr	r1, [pc, #108]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c18:	4b1b      	ldr	r3, [pc, #108]	@ (8002c88 <HAL_RCC_OscConfig+0x4b4>)
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1e:	f7ff f831 	bl	8001c84 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c26:	f7ff f82d 	bl	8001c84 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e064      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c38:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0f0      	beq.n	8002c26 <HAL_RCC_OscConfig+0x452>
 8002c44:	e05c      	b.n	8002d00 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c46:	4b10      	ldr	r3, [pc, #64]	@ (8002c88 <HAL_RCC_OscConfig+0x4b4>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4c:	f7ff f81a 	bl	8001c84 <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c54:	f7ff f816 	bl	8001c84 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e04d      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c66:	4b06      	ldr	r3, [pc, #24]	@ (8002c80 <HAL_RCC_OscConfig+0x4ac>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f0      	bne.n	8002c54 <HAL_RCC_OscConfig+0x480>
 8002c72:	e045      	b.n	8002d00 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d107      	bne.n	8002c8c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e040      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40007000 	.word	0x40007000
 8002c88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8002d0c <HAL_RCC_OscConfig+0x538>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d030      	beq.n	8002cfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d129      	bne.n	8002cfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d122      	bne.n	8002cfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d119      	bne.n	8002cfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd2:	085b      	lsrs	r3, r3, #1
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d10f      	bne.n	8002cfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d107      	bne.n	8002cfc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d001      	beq.n	8002d00 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40023800 	.word	0x40023800

08002d10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e041      	b.n	8002da6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d106      	bne.n	8002d3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe fcfe 	bl	8001738 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2202      	movs	r2, #2
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4610      	mov	r0, r2
 8002d50:	f000 fd2e 	bl	80037b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e041      	b.n	8002e44 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d106      	bne.n	8002dda <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f839 	bl	8002e4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2202      	movs	r2, #2
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3304      	adds	r3, #4
 8002dea:	4619      	mov	r1, r3
 8002dec:	4610      	mov	r0, r2
 8002dee:	f000 fcdf 	bl	80037b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d109      	bne.n	8002e84 <HAL_TIM_PWM_Start+0x24>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	bf14      	ite	ne
 8002e7c:	2301      	movne	r3, #1
 8002e7e:	2300      	moveq	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	e022      	b.n	8002eca <HAL_TIM_PWM_Start+0x6a>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d109      	bne.n	8002e9e <HAL_TIM_PWM_Start+0x3e>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	bf14      	ite	ne
 8002e96:	2301      	movne	r3, #1
 8002e98:	2300      	moveq	r3, #0
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	e015      	b.n	8002eca <HAL_TIM_PWM_Start+0x6a>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	2b08      	cmp	r3, #8
 8002ea2:	d109      	bne.n	8002eb8 <HAL_TIM_PWM_Start+0x58>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	bf14      	ite	ne
 8002eb0:	2301      	movne	r3, #1
 8002eb2:	2300      	moveq	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	e008      	b.n	8002eca <HAL_TIM_PWM_Start+0x6a>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	bf14      	ite	ne
 8002ec4:	2301      	movne	r3, #1
 8002ec6:	2300      	moveq	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e07c      	b.n	8002fcc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d104      	bne.n	8002ee2 <HAL_TIM_PWM_Start+0x82>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ee0:	e013      	b.n	8002f0a <HAL_TIM_PWM_Start+0xaa>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d104      	bne.n	8002ef2 <HAL_TIM_PWM_Start+0x92>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2202      	movs	r2, #2
 8002eec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ef0:	e00b      	b.n	8002f0a <HAL_TIM_PWM_Start+0xaa>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d104      	bne.n	8002f02 <HAL_TIM_PWM_Start+0xa2>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2202      	movs	r2, #2
 8002efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f00:	e003      	b.n	8002f0a <HAL_TIM_PWM_Start+0xaa>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2202      	movs	r2, #2
 8002f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	6839      	ldr	r1, [r7, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 ff42 	bl	8003d9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a2d      	ldr	r2, [pc, #180]	@ (8002fd4 <HAL_TIM_PWM_Start+0x174>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d004      	beq.n	8002f2c <HAL_TIM_PWM_Start+0xcc>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a2c      	ldr	r2, [pc, #176]	@ (8002fd8 <HAL_TIM_PWM_Start+0x178>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d101      	bne.n	8002f30 <HAL_TIM_PWM_Start+0xd0>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <HAL_TIM_PWM_Start+0xd2>
 8002f30:	2300      	movs	r3, #0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d007      	beq.n	8002f46 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a22      	ldr	r2, [pc, #136]	@ (8002fd4 <HAL_TIM_PWM_Start+0x174>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d022      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f58:	d01d      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8002fdc <HAL_TIM_PWM_Start+0x17c>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d018      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe0 <HAL_TIM_PWM_Start+0x180>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d013      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe4 <HAL_TIM_PWM_Start+0x184>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00e      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a16      	ldr	r2, [pc, #88]	@ (8002fd8 <HAL_TIM_PWM_Start+0x178>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d009      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a18      	ldr	r2, [pc, #96]	@ (8002fe8 <HAL_TIM_PWM_Start+0x188>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d004      	beq.n	8002f96 <HAL_TIM_PWM_Start+0x136>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a16      	ldr	r2, [pc, #88]	@ (8002fec <HAL_TIM_PWM_Start+0x18c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d111      	bne.n	8002fba <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b06      	cmp	r3, #6
 8002fa6:	d010      	beq.n	8002fca <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb8:	e007      	b.n	8002fca <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f042 0201 	orr.w	r2, r2, #1
 8002fc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40010000 	.word	0x40010000
 8002fd8:	40010400 	.word	0x40010400
 8002fdc:	40000400 	.word	0x40000400
 8002fe0:	40000800 	.word	0x40000800
 8002fe4:	40000c00 	.word	0x40000c00
 8002fe8:	40014000 	.word	0x40014000
 8002fec:	40001800 	.word	0x40001800

08002ff0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e097      	b.n	8003134 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	d106      	bne.n	800301e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7fe fb47 	bl	80016ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2202      	movs	r2, #2
 8003022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003034:	f023 0307 	bic.w	r3, r3, #7
 8003038:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	3304      	adds	r3, #4
 8003042:	4619      	mov	r1, r3
 8003044:	4610      	mov	r0, r2
 8003046:	f000 fbb3 	bl	80037b0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	4313      	orrs	r3, r2
 800306a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003072:	f023 0303 	bic.w	r3, r3, #3
 8003076:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	021b      	lsls	r3, r3, #8
 8003082:	4313      	orrs	r3, r2
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	4313      	orrs	r3, r2
 8003088:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003090:	f023 030c 	bic.w	r3, r3, #12
 8003094:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800309c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	68da      	ldr	r2, [r3, #12]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	021b      	lsls	r3, r3, #8
 80030ac:	4313      	orrs	r3, r2
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	011a      	lsls	r2, r3, #4
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	031b      	lsls	r3, r3, #12
 80030c0:	4313      	orrs	r3, r2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80030ce:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80030d6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	4313      	orrs	r3, r2
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3718      	adds	r7, #24
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800314c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003154:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800315c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003164:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d110      	bne.n	800318e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800316c:	7bfb      	ldrb	r3, [r7, #15]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d102      	bne.n	8003178 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003172:	7b7b      	ldrb	r3, [r7, #13]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d001      	beq.n	800317c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e069      	b.n	8003250 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2202      	movs	r2, #2
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800318c:	e031      	b.n	80031f2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	2b04      	cmp	r3, #4
 8003192:	d110      	bne.n	80031b6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003194:	7bbb      	ldrb	r3, [r7, #14]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d102      	bne.n	80031a0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800319a:	7b3b      	ldrb	r3, [r7, #12]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d001      	beq.n	80031a4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e055      	b.n	8003250 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2202      	movs	r2, #2
 80031a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2202      	movs	r2, #2
 80031b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031b4:	e01d      	b.n	80031f2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80031b6:	7bfb      	ldrb	r3, [r7, #15]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d108      	bne.n	80031ce <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80031bc:	7bbb      	ldrb	r3, [r7, #14]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d105      	bne.n	80031ce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80031c2:	7b7b      	ldrb	r3, [r7, #13]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d102      	bne.n	80031ce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80031c8:	7b3b      	ldrb	r3, [r7, #12]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d001      	beq.n	80031d2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e03e      	b.n	8003250 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2202      	movs	r2, #2
 80031d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2202      	movs	r2, #2
 80031de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2202      	movs	r2, #2
 80031ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_TIM_Encoder_Start+0xc4>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d008      	beq.n	8003210 <HAL_TIM_Encoder_Start+0xd4>
 80031fe:	e00f      	b.n	8003220 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2201      	movs	r2, #1
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f000 fdc7 	bl	8003d9c <TIM_CCxChannelCmd>
      break;
 800320e:	e016      	b.n	800323e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2201      	movs	r2, #1
 8003216:	2104      	movs	r1, #4
 8003218:	4618      	mov	r0, r3
 800321a:	f000 fdbf 	bl	8003d9c <TIM_CCxChannelCmd>
      break;
 800321e:	e00e      	b.n	800323e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2201      	movs	r2, #1
 8003226:	2100      	movs	r1, #0
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fdb7 	bl	8003d9c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2201      	movs	r2, #1
 8003234:	2104      	movs	r1, #4
 8003236:	4618      	mov	r0, r3
 8003238:	f000 fdb0 	bl	8003d9c <TIM_CCxChannelCmd>
      break;
 800323c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d020      	beq.n	80032bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d01b      	beq.n	80032bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f06f 0202 	mvn.w	r2, #2
 800328c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 fa65 	bl	8003772 <HAL_TIM_IC_CaptureCallback>
 80032a8:	e005      	b.n	80032b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 fa57 	bl	800375e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 fa68 	bl	8003786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d020      	beq.n	8003308 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01b      	beq.n	8003308 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 0204 	mvn.w	r2, #4
 80032d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2202      	movs	r2, #2
 80032de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fa3f 	bl	8003772 <HAL_TIM_IC_CaptureCallback>
 80032f4:	e005      	b.n	8003302 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 fa31 	bl	800375e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 fa42 	bl	8003786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b00      	cmp	r3, #0
 8003310:	d020      	beq.n	8003354 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f003 0308 	and.w	r3, r3, #8
 8003318:	2b00      	cmp	r3, #0
 800331a:	d01b      	beq.n	8003354 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f06f 0208 	mvn.w	r2, #8
 8003324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2204      	movs	r2, #4
 800332a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 fa19 	bl	8003772 <HAL_TIM_IC_CaptureCallback>
 8003340:	e005      	b.n	800334e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 fa0b 	bl	800375e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fa1c 	bl	8003786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b00      	cmp	r3, #0
 800335c:	d020      	beq.n	80033a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f003 0310 	and.w	r3, r3, #16
 8003364:	2b00      	cmp	r3, #0
 8003366:	d01b      	beq.n	80033a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f06f 0210 	mvn.w	r2, #16
 8003370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2208      	movs	r2, #8
 8003376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f9f3 	bl	8003772 <HAL_TIM_IC_CaptureCallback>
 800338c:	e005      	b.n	800339a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f9e5 	bl	800375e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f9f6 	bl	8003786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00c      	beq.n	80033c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d007      	beq.n	80033c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f06f 0201 	mvn.w	r2, #1
 80033bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 f9c3 	bl	800374a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00c      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d007      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80033e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 fdd8 	bl	8003f98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00c      	beq.n	800340c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d007      	beq.n	800340c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f9c7 	bl	800379a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f003 0320 	and.w	r3, r3, #32
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00c      	beq.n	8003430 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d007      	beq.n	8003430 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f06f 0220 	mvn.w	r2, #32
 8003428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 fdaa 	bl	8003f84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003430:	bf00      	nop
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003452:	2302      	movs	r3, #2
 8003454:	e0ae      	b.n	80035b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b0c      	cmp	r3, #12
 8003462:	f200 809f 	bhi.w	80035a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003466:	a201      	add	r2, pc, #4	@ (adr r2, 800346c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346c:	080034a1 	.word	0x080034a1
 8003470:	080035a5 	.word	0x080035a5
 8003474:	080035a5 	.word	0x080035a5
 8003478:	080035a5 	.word	0x080035a5
 800347c:	080034e1 	.word	0x080034e1
 8003480:	080035a5 	.word	0x080035a5
 8003484:	080035a5 	.word	0x080035a5
 8003488:	080035a5 	.word	0x080035a5
 800348c:	08003523 	.word	0x08003523
 8003490:	080035a5 	.word	0x080035a5
 8003494:	080035a5 	.word	0x080035a5
 8003498:	080035a5 	.word	0x080035a5
 800349c:	08003563 	.word	0x08003563
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 fa2e 	bl	8003908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f042 0208 	orr.w	r2, r2, #8
 80034ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	699a      	ldr	r2, [r3, #24]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0204 	bic.w	r2, r2, #4
 80034ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6999      	ldr	r1, [r3, #24]
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	691a      	ldr	r2, [r3, #16]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	619a      	str	r2, [r3, #24]
      break;
 80034de:	e064      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68b9      	ldr	r1, [r7, #8]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 fa7e 	bl	80039e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699a      	ldr	r2, [r3, #24]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800350a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6999      	ldr	r1, [r3, #24]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	619a      	str	r2, [r3, #24]
      break;
 8003520:	e043      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	4618      	mov	r0, r3
 800352a:	f000 fad3 	bl	8003ad4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	69da      	ldr	r2, [r3, #28]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0208 	orr.w	r2, r2, #8
 800353c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69da      	ldr	r2, [r3, #28]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0204 	bic.w	r2, r2, #4
 800354c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69d9      	ldr	r1, [r3, #28]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	691a      	ldr	r2, [r3, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	61da      	str	r2, [r3, #28]
      break;
 8003560:	e023      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68b9      	ldr	r1, [r7, #8]
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fb27 	bl	8003bbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	69da      	ldr	r2, [r3, #28]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800357c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69da      	ldr	r2, [r3, #28]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800358c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69d9      	ldr	r1, [r3, #28]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	021a      	lsls	r2, r3, #8
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	61da      	str	r2, [r3, #28]
      break;
 80035a2:	e002      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	75fb      	strb	r3, [r7, #23]
      break;
 80035a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d101      	bne.n	80035d8 <HAL_TIM_ConfigClockSource+0x1c>
 80035d4:	2302      	movs	r3, #2
 80035d6:	e0b4      	b.n	8003742 <HAL_TIM_ConfigClockSource+0x186>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80035f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003610:	d03e      	beq.n	8003690 <HAL_TIM_ConfigClockSource+0xd4>
 8003612:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003616:	f200 8087 	bhi.w	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 800361a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800361e:	f000 8086 	beq.w	800372e <HAL_TIM_ConfigClockSource+0x172>
 8003622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003626:	d87f      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003628:	2b70      	cmp	r3, #112	@ 0x70
 800362a:	d01a      	beq.n	8003662 <HAL_TIM_ConfigClockSource+0xa6>
 800362c:	2b70      	cmp	r3, #112	@ 0x70
 800362e:	d87b      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003630:	2b60      	cmp	r3, #96	@ 0x60
 8003632:	d050      	beq.n	80036d6 <HAL_TIM_ConfigClockSource+0x11a>
 8003634:	2b60      	cmp	r3, #96	@ 0x60
 8003636:	d877      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003638:	2b50      	cmp	r3, #80	@ 0x50
 800363a:	d03c      	beq.n	80036b6 <HAL_TIM_ConfigClockSource+0xfa>
 800363c:	2b50      	cmp	r3, #80	@ 0x50
 800363e:	d873      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003640:	2b40      	cmp	r3, #64	@ 0x40
 8003642:	d058      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0x13a>
 8003644:	2b40      	cmp	r3, #64	@ 0x40
 8003646:	d86f      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003648:	2b30      	cmp	r3, #48	@ 0x30
 800364a:	d064      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 800364c:	2b30      	cmp	r3, #48	@ 0x30
 800364e:	d86b      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003650:	2b20      	cmp	r3, #32
 8003652:	d060      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 8003654:	2b20      	cmp	r3, #32
 8003656:	d867      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
 8003658:	2b00      	cmp	r3, #0
 800365a:	d05c      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 800365c:	2b10      	cmp	r3, #16
 800365e:	d05a      	beq.n	8003716 <HAL_TIM_ConfigClockSource+0x15a>
 8003660:	e062      	b.n	8003728 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003672:	f000 fb73 	bl	8003d5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003684:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	609a      	str	r2, [r3, #8]
      break;
 800368e:	e04f      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036a0:	f000 fb5c 	bl	8003d5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036b2:	609a      	str	r2, [r3, #8]
      break;
 80036b4:	e03c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036c2:	461a      	mov	r2, r3
 80036c4:	f000 fad0 	bl	8003c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2150      	movs	r1, #80	@ 0x50
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 fb29 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 80036d4:	e02c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036e2:	461a      	mov	r2, r3
 80036e4:	f000 faef 	bl	8003cc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2160      	movs	r1, #96	@ 0x60
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 fb19 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 80036f4:	e01c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003702:	461a      	mov	r2, r3
 8003704:	f000 fab0 	bl	8003c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2140      	movs	r1, #64	@ 0x40
 800370e:	4618      	mov	r0, r3
 8003710:	f000 fb09 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 8003714:	e00c      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4619      	mov	r1, r3
 8003720:	4610      	mov	r0, r2
 8003722:	f000 fb00 	bl	8003d26 <TIM_ITRx_SetConfig>
      break;
 8003726:	e003      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
      break;
 800372c:	e000      	b.n	8003730 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800372e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003740:	7bfb      	ldrb	r3, [r7, #15]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800374a:	b480      	push	{r7}
 800374c:	b083      	sub	sp, #12
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800377a:	bf00      	nop
 800377c:	370c      	adds	r7, #12
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr

08003786 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800379a:	b480      	push	{r7}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a46      	ldr	r2, [pc, #280]	@ (80038dc <TIM_Base_SetConfig+0x12c>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d013      	beq.n	80037f0 <TIM_Base_SetConfig+0x40>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ce:	d00f      	beq.n	80037f0 <TIM_Base_SetConfig+0x40>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a43      	ldr	r2, [pc, #268]	@ (80038e0 <TIM_Base_SetConfig+0x130>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00b      	beq.n	80037f0 <TIM_Base_SetConfig+0x40>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a42      	ldr	r2, [pc, #264]	@ (80038e4 <TIM_Base_SetConfig+0x134>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d007      	beq.n	80037f0 <TIM_Base_SetConfig+0x40>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a41      	ldr	r2, [pc, #260]	@ (80038e8 <TIM_Base_SetConfig+0x138>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d003      	beq.n	80037f0 <TIM_Base_SetConfig+0x40>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a40      	ldr	r2, [pc, #256]	@ (80038ec <TIM_Base_SetConfig+0x13c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d108      	bne.n	8003802 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	4313      	orrs	r3, r2
 8003800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a35      	ldr	r2, [pc, #212]	@ (80038dc <TIM_Base_SetConfig+0x12c>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d02b      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003810:	d027      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a32      	ldr	r2, [pc, #200]	@ (80038e0 <TIM_Base_SetConfig+0x130>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d023      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a31      	ldr	r2, [pc, #196]	@ (80038e4 <TIM_Base_SetConfig+0x134>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d01f      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a30      	ldr	r2, [pc, #192]	@ (80038e8 <TIM_Base_SetConfig+0x138>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d01b      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a2f      	ldr	r2, [pc, #188]	@ (80038ec <TIM_Base_SetConfig+0x13c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d017      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a2e      	ldr	r2, [pc, #184]	@ (80038f0 <TIM_Base_SetConfig+0x140>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d013      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a2d      	ldr	r2, [pc, #180]	@ (80038f4 <TIM_Base_SetConfig+0x144>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d00f      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a2c      	ldr	r2, [pc, #176]	@ (80038f8 <TIM_Base_SetConfig+0x148>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d00b      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a2b      	ldr	r2, [pc, #172]	@ (80038fc <TIM_Base_SetConfig+0x14c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d007      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a2a      	ldr	r2, [pc, #168]	@ (8003900 <TIM_Base_SetConfig+0x150>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d003      	beq.n	8003862 <TIM_Base_SetConfig+0xb2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a29      	ldr	r2, [pc, #164]	@ (8003904 <TIM_Base_SetConfig+0x154>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d108      	bne.n	8003874 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	4313      	orrs	r3, r2
 8003872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	4313      	orrs	r3, r2
 8003880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a10      	ldr	r2, [pc, #64]	@ (80038dc <TIM_Base_SetConfig+0x12c>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d003      	beq.n	80038a8 <TIM_Base_SetConfig+0xf8>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a12      	ldr	r2, [pc, #72]	@ (80038ec <TIM_Base_SetConfig+0x13c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d103      	bne.n	80038b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d105      	bne.n	80038ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	f023 0201 	bic.w	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	611a      	str	r2, [r3, #16]
  }
}
 80038ce:	bf00      	nop
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	40010000 	.word	0x40010000
 80038e0:	40000400 	.word	0x40000400
 80038e4:	40000800 	.word	0x40000800
 80038e8:	40000c00 	.word	0x40000c00
 80038ec:	40010400 	.word	0x40010400
 80038f0:	40014000 	.word	0x40014000
 80038f4:	40014400 	.word	0x40014400
 80038f8:	40014800 	.word	0x40014800
 80038fc:	40001800 	.word	0x40001800
 8003900:	40001c00 	.word	0x40001c00
 8003904:	40002000 	.word	0x40002000

08003908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003908:	b480      	push	{r7}
 800390a:	b087      	sub	sp, #28
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	f023 0201 	bic.w	r2, r3, #1
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f023 0303 	bic.w	r3, r3, #3
 800393e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f023 0302 	bic.w	r3, r3, #2
 8003950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	4313      	orrs	r3, r2
 800395a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a20      	ldr	r2, [pc, #128]	@ (80039e0 <TIM_OC1_SetConfig+0xd8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_OC1_SetConfig+0x64>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a1f      	ldr	r2, [pc, #124]	@ (80039e4 <TIM_OC1_SetConfig+0xdc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d10c      	bne.n	8003986 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f023 0308 	bic.w	r3, r3, #8
 8003972:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f023 0304 	bic.w	r3, r3, #4
 8003984:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a15      	ldr	r2, [pc, #84]	@ (80039e0 <TIM_OC1_SetConfig+0xd8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d003      	beq.n	8003996 <TIM_OC1_SetConfig+0x8e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a14      	ldr	r2, [pc, #80]	@ (80039e4 <TIM_OC1_SetConfig+0xdc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d111      	bne.n	80039ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800399c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	621a      	str	r2, [r3, #32]
}
 80039d4:	bf00      	nop
 80039d6:	371c      	adds	r7, #28
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	40010000 	.word	0x40010000
 80039e4:	40010400 	.word	0x40010400

080039e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	f023 0210 	bic.w	r2, r3, #16
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	021b      	lsls	r3, r3, #8
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f023 0320 	bic.w	r3, r3, #32
 8003a32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a22      	ldr	r2, [pc, #136]	@ (8003acc <TIM_OC2_SetConfig+0xe4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d003      	beq.n	8003a50 <TIM_OC2_SetConfig+0x68>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a21      	ldr	r2, [pc, #132]	@ (8003ad0 <TIM_OC2_SetConfig+0xe8>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d10d      	bne.n	8003a6c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a17      	ldr	r2, [pc, #92]	@ (8003acc <TIM_OC2_SetConfig+0xe4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d003      	beq.n	8003a7c <TIM_OC2_SetConfig+0x94>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a16      	ldr	r2, [pc, #88]	@ (8003ad0 <TIM_OC2_SetConfig+0xe8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d113      	bne.n	8003aa4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	621a      	str	r2, [r3, #32]
}
 8003abe:	bf00      	nop
 8003ac0:	371c      	adds	r7, #28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	40010000 	.word	0x40010000
 8003ad0:	40010400 	.word	0x40010400

08003ad4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f023 0303 	bic.w	r3, r3, #3
 8003b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	021b      	lsls	r3, r3, #8
 8003b24:	697a      	ldr	r2, [r7, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a21      	ldr	r2, [pc, #132]	@ (8003bb4 <TIM_OC3_SetConfig+0xe0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d003      	beq.n	8003b3a <TIM_OC3_SetConfig+0x66>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a20      	ldr	r2, [pc, #128]	@ (8003bb8 <TIM_OC3_SetConfig+0xe4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d10d      	bne.n	8003b56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	021b      	lsls	r3, r3, #8
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a16      	ldr	r2, [pc, #88]	@ (8003bb4 <TIM_OC3_SetConfig+0xe0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d003      	beq.n	8003b66 <TIM_OC3_SetConfig+0x92>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a15      	ldr	r2, [pc, #84]	@ (8003bb8 <TIM_OC3_SetConfig+0xe4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d113      	bne.n	8003b8e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	621a      	str	r2, [r3, #32]
}
 8003ba8:	bf00      	nop
 8003baa:	371c      	adds	r7, #28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40010000 	.word	0x40010000
 8003bb8:	40010400 	.word	0x40010400

08003bbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	021b      	lsls	r3, r3, #8
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	031b      	lsls	r3, r3, #12
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a12      	ldr	r2, [pc, #72]	@ (8003c60 <TIM_OC4_SetConfig+0xa4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d003      	beq.n	8003c24 <TIM_OC4_SetConfig+0x68>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a11      	ldr	r2, [pc, #68]	@ (8003c64 <TIM_OC4_SetConfig+0xa8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d109      	bne.n	8003c38 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	019b      	lsls	r3, r3, #6
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	621a      	str	r2, [r3, #32]
}
 8003c52:	bf00      	nop
 8003c54:	371c      	adds	r7, #28
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	40010000 	.word	0x40010000
 8003c64:	40010400 	.word	0x40010400

08003c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	f023 0201 	bic.w	r2, r3, #1
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f023 030a 	bic.w	r3, r3, #10
 8003ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	621a      	str	r2, [r3, #32]
}
 8003cba:	bf00      	nop
 8003cbc:	371c      	adds	r7, #28
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b087      	sub	sp, #28
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	60f8      	str	r0, [r7, #12]
 8003cce:	60b9      	str	r1, [r7, #8]
 8003cd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	f023 0210 	bic.w	r2, r3, #16
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	031b      	lsls	r3, r3, #12
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	621a      	str	r2, [r3, #32]
}
 8003d1a:	bf00      	nop
 8003d1c:	371c      	adds	r7, #28
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b085      	sub	sp, #20
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
 8003d2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f043 0307 	orr.w	r3, r3, #7
 8003d48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	609a      	str	r2, [r3, #8]
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b087      	sub	sp, #28
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
 8003d68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	021a      	lsls	r2, r3, #8
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	697a      	ldr	r2, [r7, #20]
 8003d8e:	609a      	str	r2, [r3, #8]
}
 8003d90:	bf00      	nop
 8003d92:	371c      	adds	r7, #28
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b087      	sub	sp, #28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	f003 031f 	and.w	r3, r3, #31
 8003dae:	2201      	movs	r2, #1
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6a1a      	ldr	r2, [r3, #32]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	401a      	ands	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a1a      	ldr	r2, [r3, #32]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f003 031f 	and.w	r3, r3, #31
 8003dce:	6879      	ldr	r1, [r7, #4]
 8003dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	621a      	str	r2, [r3, #32]
}
 8003dda:	bf00      	nop
 8003ddc:	371c      	adds	r7, #28
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d101      	bne.n	8003e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	e05a      	b.n	8003eb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a21      	ldr	r2, [pc, #132]	@ (8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d022      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e4c:	d01d      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d018      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ecc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d013      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a1a      	ldr	r2, [pc, #104]	@ (8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d00e      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a18      	ldr	r2, [pc, #96]	@ (8003ed4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d009      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a17      	ldr	r2, [pc, #92]	@ (8003ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a15      	ldr	r2, [pc, #84]	@ (8003edc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d10c      	bne.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40010000 	.word	0x40010000
 8003ec8:	40000400 	.word	0x40000400
 8003ecc:	40000800 	.word	0x40000800
 8003ed0:	40000c00 	.word	0x40000c00
 8003ed4:	40010400 	.word	0x40010400
 8003ed8:	40014000 	.word	0x40014000
 8003edc:	40001800 	.word	0x40001800

08003ee0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e03d      	b.n	8003f78 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e042      	b.n	8004044 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d106      	bne.n	8003fd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7fd fc30 	bl	8001838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2224      	movs	r2, #36	@ 0x24
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 f973 	bl	80042dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	691a      	ldr	r2, [r3, #16]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004004:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695a      	ldr	r2, [r3, #20]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004014:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004024:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2220      	movs	r2, #32
 8004030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2220      	movs	r2, #32
 8004038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08a      	sub	sp, #40	@ 0x28
 8004050:	af02      	add	r7, sp, #8
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	4613      	mov	r3, r2
 800405a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800405c:	2300      	movs	r3, #0
 800405e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b20      	cmp	r3, #32
 800406a:	d175      	bne.n	8004158 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d002      	beq.n	8004078 <HAL_UART_Transmit+0x2c>
 8004072:	88fb      	ldrh	r3, [r7, #6]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d101      	bne.n	800407c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e06e      	b.n	800415a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2221      	movs	r2, #33	@ 0x21
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800408a:	f7fd fdfb 	bl	8001c84 <HAL_GetTick>
 800408e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	88fa      	ldrh	r2, [r7, #6]
 8004094:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	88fa      	ldrh	r2, [r7, #6]
 800409a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040a4:	d108      	bne.n	80040b8 <HAL_UART_Transmit+0x6c>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d104      	bne.n	80040b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	61bb      	str	r3, [r7, #24]
 80040b6:	e003      	b.n	80040c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040bc:	2300      	movs	r3, #0
 80040be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040c0:	e02e      	b.n	8004120 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2200      	movs	r2, #0
 80040ca:	2180      	movs	r1, #128	@ 0x80
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f000 f848 	bl	8004162 <UART_WaitOnFlagUntilTimeout>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2220      	movs	r2, #32
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e03a      	b.n	800415a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10b      	bne.n	8004102 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	881b      	ldrh	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	3302      	adds	r3, #2
 80040fe:	61bb      	str	r3, [r7, #24]
 8004100:	e007      	b.n	8004112 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	781a      	ldrb	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	3301      	adds	r3, #1
 8004110:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004124:	b29b      	uxth	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1cb      	bne.n	80040c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	2200      	movs	r2, #0
 8004132:	2140      	movs	r1, #64	@ 0x40
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 f814 	bl	8004162 <UART_WaitOnFlagUntilTimeout>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d005      	beq.n	800414c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2220      	movs	r2, #32
 8004144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e006      	b.n	800415a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004154:	2300      	movs	r3, #0
 8004156:	e000      	b.n	800415a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004158:	2302      	movs	r3, #2
  }
}
 800415a:	4618      	mov	r0, r3
 800415c:	3720      	adds	r7, #32
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b086      	sub	sp, #24
 8004166:	af00      	add	r7, sp, #0
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	603b      	str	r3, [r7, #0]
 800416e:	4613      	mov	r3, r2
 8004170:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004172:	e03b      	b.n	80041ec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417a:	d037      	beq.n	80041ec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800417c:	f7fd fd82 	bl	8001c84 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	6a3a      	ldr	r2, [r7, #32]
 8004188:	429a      	cmp	r2, r3
 800418a:	d302      	bcc.n	8004192 <UART_WaitOnFlagUntilTimeout+0x30>
 800418c:	6a3b      	ldr	r3, [r7, #32]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e03a      	b.n	800420c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d023      	beq.n	80041ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b80      	cmp	r3, #128	@ 0x80
 80041a8:	d020      	beq.n	80041ec <UART_WaitOnFlagUntilTimeout+0x8a>
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b40      	cmp	r3, #64	@ 0x40
 80041ae:	d01d      	beq.n	80041ec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0308 	and.w	r3, r3, #8
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d116      	bne.n	80041ec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f000 f81d 	bl	8004214 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2208      	movs	r2, #8
 80041de:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e00f      	b.n	800420c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	4013      	ands	r3, r2
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	bf0c      	ite	eq
 80041fc:	2301      	moveq	r3, #1
 80041fe:	2300      	movne	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	461a      	mov	r2, r3
 8004204:	79fb      	ldrb	r3, [r7, #7]
 8004206:	429a      	cmp	r2, r3
 8004208:	d0b4      	beq.n	8004174 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004214:	b480      	push	{r7}
 8004216:	b095      	sub	sp, #84	@ 0x54
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	330c      	adds	r3, #12
 8004222:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004226:	e853 3f00 	ldrex	r3, [r3]
 800422a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800422c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004232:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	330c      	adds	r3, #12
 800423a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800423c:	643a      	str	r2, [r7, #64]	@ 0x40
 800423e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004242:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004244:	e841 2300 	strex	r3, r2, [r1]
 8004248:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800424a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e5      	bne.n	800421c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3314      	adds	r3, #20
 8004256:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	e853 3f00 	ldrex	r3, [r3]
 800425e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	f023 0301 	bic.w	r3, r3, #1
 8004266:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3314      	adds	r3, #20
 800426e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004270:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004272:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004274:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004278:	e841 2300 	strex	r3, r2, [r1]
 800427c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800427e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1e5      	bne.n	8004250 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	2b01      	cmp	r3, #1
 800428a:	d119      	bne.n	80042c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	330c      	adds	r3, #12
 8004292:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	e853 3f00 	ldrex	r3, [r3]
 800429a:	60bb      	str	r3, [r7, #8]
   return(result);
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	f023 0310 	bic.w	r3, r3, #16
 80042a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	330c      	adds	r3, #12
 80042aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042ac:	61ba      	str	r2, [r7, #24]
 80042ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b0:	6979      	ldr	r1, [r7, #20]
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	e841 2300 	strex	r3, r2, [r1]
 80042b8:	613b      	str	r3, [r7, #16]
   return(result);
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1e5      	bne.n	800428c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80042ce:	bf00      	nop
 80042d0:	3754      	adds	r7, #84	@ 0x54
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
	...

080042dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042e0:	b0c0      	sub	sp, #256	@ 0x100
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80042f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f8:	68d9      	ldr	r1, [r3, #12]
 80042fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	ea40 0301 	orr.w	r3, r0, r1
 8004304:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	431a      	orrs	r2, r3
 8004314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	431a      	orrs	r2, r3
 800431c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	4313      	orrs	r3, r2
 8004324:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004334:	f021 010c 	bic.w	r1, r1, #12
 8004338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004342:	430b      	orrs	r3, r1
 8004344:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004356:	6999      	ldr	r1, [r3, #24]
 8004358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	ea40 0301 	orr.w	r3, r0, r1
 8004362:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	4b8f      	ldr	r3, [pc, #572]	@ (80045a8 <UART_SetConfig+0x2cc>)
 800436c:	429a      	cmp	r2, r3
 800436e:	d005      	beq.n	800437c <UART_SetConfig+0xa0>
 8004370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	4b8d      	ldr	r3, [pc, #564]	@ (80045ac <UART_SetConfig+0x2d0>)
 8004378:	429a      	cmp	r2, r3
 800437a:	d104      	bne.n	8004386 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800437c:	f7fe f86c 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 8004380:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004384:	e003      	b.n	800438e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004386:	f7fe f853 	bl	8002430 <HAL_RCC_GetPCLK1Freq>
 800438a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800438e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004398:	f040 810c 	bne.w	80045b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800439c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043a0:	2200      	movs	r2, #0
 80043a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80043aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80043ae:	4622      	mov	r2, r4
 80043b0:	462b      	mov	r3, r5
 80043b2:	1891      	adds	r1, r2, r2
 80043b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80043b6:	415b      	adcs	r3, r3
 80043b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80043be:	4621      	mov	r1, r4
 80043c0:	eb12 0801 	adds.w	r8, r2, r1
 80043c4:	4629      	mov	r1, r5
 80043c6:	eb43 0901 	adc.w	r9, r3, r1
 80043ca:	f04f 0200 	mov.w	r2, #0
 80043ce:	f04f 0300 	mov.w	r3, #0
 80043d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043de:	4690      	mov	r8, r2
 80043e0:	4699      	mov	r9, r3
 80043e2:	4623      	mov	r3, r4
 80043e4:	eb18 0303 	adds.w	r3, r8, r3
 80043e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80043ec:	462b      	mov	r3, r5
 80043ee:	eb49 0303 	adc.w	r3, r9, r3
 80043f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004402:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004406:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800440a:	460b      	mov	r3, r1
 800440c:	18db      	adds	r3, r3, r3
 800440e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004410:	4613      	mov	r3, r2
 8004412:	eb42 0303 	adc.w	r3, r2, r3
 8004416:	657b      	str	r3, [r7, #84]	@ 0x54
 8004418:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800441c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004420:	f7fc fbe2 	bl	8000be8 <__aeabi_uldivmod>
 8004424:	4602      	mov	r2, r0
 8004426:	460b      	mov	r3, r1
 8004428:	4b61      	ldr	r3, [pc, #388]	@ (80045b0 <UART_SetConfig+0x2d4>)
 800442a:	fba3 2302 	umull	r2, r3, r3, r2
 800442e:	095b      	lsrs	r3, r3, #5
 8004430:	011c      	lsls	r4, r3, #4
 8004432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004436:	2200      	movs	r2, #0
 8004438:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800443c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004440:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004444:	4642      	mov	r2, r8
 8004446:	464b      	mov	r3, r9
 8004448:	1891      	adds	r1, r2, r2
 800444a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800444c:	415b      	adcs	r3, r3
 800444e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004450:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004454:	4641      	mov	r1, r8
 8004456:	eb12 0a01 	adds.w	sl, r2, r1
 800445a:	4649      	mov	r1, r9
 800445c:	eb43 0b01 	adc.w	fp, r3, r1
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800446c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004470:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004474:	4692      	mov	sl, r2
 8004476:	469b      	mov	fp, r3
 8004478:	4643      	mov	r3, r8
 800447a:	eb1a 0303 	adds.w	r3, sl, r3
 800447e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004482:	464b      	mov	r3, r9
 8004484:	eb4b 0303 	adc.w	r3, fp, r3
 8004488:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800448c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004498:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800449c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044a0:	460b      	mov	r3, r1
 80044a2:	18db      	adds	r3, r3, r3
 80044a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a6:	4613      	mov	r3, r2
 80044a8:	eb42 0303 	adc.w	r3, r2, r3
 80044ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80044ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80044b6:	f7fc fb97 	bl	8000be8 <__aeabi_uldivmod>
 80044ba:	4602      	mov	r2, r0
 80044bc:	460b      	mov	r3, r1
 80044be:	4611      	mov	r1, r2
 80044c0:	4b3b      	ldr	r3, [pc, #236]	@ (80045b0 <UART_SetConfig+0x2d4>)
 80044c2:	fba3 2301 	umull	r2, r3, r3, r1
 80044c6:	095b      	lsrs	r3, r3, #5
 80044c8:	2264      	movs	r2, #100	@ 0x64
 80044ca:	fb02 f303 	mul.w	r3, r2, r3
 80044ce:	1acb      	subs	r3, r1, r3
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80044d6:	4b36      	ldr	r3, [pc, #216]	@ (80045b0 <UART_SetConfig+0x2d4>)
 80044d8:	fba3 2302 	umull	r2, r3, r3, r2
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80044e4:	441c      	add	r4, r3
 80044e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044ea:	2200      	movs	r2, #0
 80044ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044f0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80044f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80044f8:	4642      	mov	r2, r8
 80044fa:	464b      	mov	r3, r9
 80044fc:	1891      	adds	r1, r2, r2
 80044fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004500:	415b      	adcs	r3, r3
 8004502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004504:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004508:	4641      	mov	r1, r8
 800450a:	1851      	adds	r1, r2, r1
 800450c:	6339      	str	r1, [r7, #48]	@ 0x30
 800450e:	4649      	mov	r1, r9
 8004510:	414b      	adcs	r3, r1
 8004512:	637b      	str	r3, [r7, #52]	@ 0x34
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004520:	4659      	mov	r1, fp
 8004522:	00cb      	lsls	r3, r1, #3
 8004524:	4651      	mov	r1, sl
 8004526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800452a:	4651      	mov	r1, sl
 800452c:	00ca      	lsls	r2, r1, #3
 800452e:	4610      	mov	r0, r2
 8004530:	4619      	mov	r1, r3
 8004532:	4603      	mov	r3, r0
 8004534:	4642      	mov	r2, r8
 8004536:	189b      	adds	r3, r3, r2
 8004538:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800453c:	464b      	mov	r3, r9
 800453e:	460a      	mov	r2, r1
 8004540:	eb42 0303 	adc.w	r3, r2, r3
 8004544:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004554:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004558:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800455c:	460b      	mov	r3, r1
 800455e:	18db      	adds	r3, r3, r3
 8004560:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004562:	4613      	mov	r3, r2
 8004564:	eb42 0303 	adc.w	r3, r2, r3
 8004568:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800456a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800456e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004572:	f7fc fb39 	bl	8000be8 <__aeabi_uldivmod>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4b0d      	ldr	r3, [pc, #52]	@ (80045b0 <UART_SetConfig+0x2d4>)
 800457c:	fba3 1302 	umull	r1, r3, r3, r2
 8004580:	095b      	lsrs	r3, r3, #5
 8004582:	2164      	movs	r1, #100	@ 0x64
 8004584:	fb01 f303 	mul.w	r3, r1, r3
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	3332      	adds	r3, #50	@ 0x32
 800458e:	4a08      	ldr	r2, [pc, #32]	@ (80045b0 <UART_SetConfig+0x2d4>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	f003 0207 	and.w	r2, r3, #7
 800459a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4422      	add	r2, r4
 80045a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045a4:	e106      	b.n	80047b4 <UART_SetConfig+0x4d8>
 80045a6:	bf00      	nop
 80045a8:	40011000 	.word	0x40011000
 80045ac:	40011400 	.word	0x40011400
 80045b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045b8:	2200      	movs	r2, #0
 80045ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80045be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80045c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80045c6:	4642      	mov	r2, r8
 80045c8:	464b      	mov	r3, r9
 80045ca:	1891      	adds	r1, r2, r2
 80045cc:	6239      	str	r1, [r7, #32]
 80045ce:	415b      	adcs	r3, r3
 80045d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80045d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045d6:	4641      	mov	r1, r8
 80045d8:	1854      	adds	r4, r2, r1
 80045da:	4649      	mov	r1, r9
 80045dc:	eb43 0501 	adc.w	r5, r3, r1
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	00eb      	lsls	r3, r5, #3
 80045ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ee:	00e2      	lsls	r2, r4, #3
 80045f0:	4614      	mov	r4, r2
 80045f2:	461d      	mov	r5, r3
 80045f4:	4643      	mov	r3, r8
 80045f6:	18e3      	adds	r3, r4, r3
 80045f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045fc:	464b      	mov	r3, r9
 80045fe:	eb45 0303 	adc.w	r3, r5, r3
 8004602:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004612:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004616:	f04f 0200 	mov.w	r2, #0
 800461a:	f04f 0300 	mov.w	r3, #0
 800461e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004622:	4629      	mov	r1, r5
 8004624:	008b      	lsls	r3, r1, #2
 8004626:	4621      	mov	r1, r4
 8004628:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800462c:	4621      	mov	r1, r4
 800462e:	008a      	lsls	r2, r1, #2
 8004630:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004634:	f7fc fad8 	bl	8000be8 <__aeabi_uldivmod>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4b60      	ldr	r3, [pc, #384]	@ (80047c0 <UART_SetConfig+0x4e4>)
 800463e:	fba3 2302 	umull	r2, r3, r3, r2
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	011c      	lsls	r4, r3, #4
 8004646:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800464a:	2200      	movs	r2, #0
 800464c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004650:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004654:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004658:	4642      	mov	r2, r8
 800465a:	464b      	mov	r3, r9
 800465c:	1891      	adds	r1, r2, r2
 800465e:	61b9      	str	r1, [r7, #24]
 8004660:	415b      	adcs	r3, r3
 8004662:	61fb      	str	r3, [r7, #28]
 8004664:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004668:	4641      	mov	r1, r8
 800466a:	1851      	adds	r1, r2, r1
 800466c:	6139      	str	r1, [r7, #16]
 800466e:	4649      	mov	r1, r9
 8004670:	414b      	adcs	r3, r1
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	f04f 0200 	mov.w	r2, #0
 8004678:	f04f 0300 	mov.w	r3, #0
 800467c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004680:	4659      	mov	r1, fp
 8004682:	00cb      	lsls	r3, r1, #3
 8004684:	4651      	mov	r1, sl
 8004686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800468a:	4651      	mov	r1, sl
 800468c:	00ca      	lsls	r2, r1, #3
 800468e:	4610      	mov	r0, r2
 8004690:	4619      	mov	r1, r3
 8004692:	4603      	mov	r3, r0
 8004694:	4642      	mov	r2, r8
 8004696:	189b      	adds	r3, r3, r2
 8004698:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800469c:	464b      	mov	r3, r9
 800469e:	460a      	mov	r2, r1
 80046a0:	eb42 0303 	adc.w	r3, r2, r3
 80046a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	f04f 0300 	mov.w	r3, #0
 80046bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80046c0:	4649      	mov	r1, r9
 80046c2:	008b      	lsls	r3, r1, #2
 80046c4:	4641      	mov	r1, r8
 80046c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046ca:	4641      	mov	r1, r8
 80046cc:	008a      	lsls	r2, r1, #2
 80046ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80046d2:	f7fc fa89 	bl	8000be8 <__aeabi_uldivmod>
 80046d6:	4602      	mov	r2, r0
 80046d8:	460b      	mov	r3, r1
 80046da:	4611      	mov	r1, r2
 80046dc:	4b38      	ldr	r3, [pc, #224]	@ (80047c0 <UART_SetConfig+0x4e4>)
 80046de:	fba3 2301 	umull	r2, r3, r3, r1
 80046e2:	095b      	lsrs	r3, r3, #5
 80046e4:	2264      	movs	r2, #100	@ 0x64
 80046e6:	fb02 f303 	mul.w	r3, r2, r3
 80046ea:	1acb      	subs	r3, r1, r3
 80046ec:	011b      	lsls	r3, r3, #4
 80046ee:	3332      	adds	r3, #50	@ 0x32
 80046f0:	4a33      	ldr	r2, [pc, #204]	@ (80047c0 <UART_SetConfig+0x4e4>)
 80046f2:	fba2 2303 	umull	r2, r3, r2, r3
 80046f6:	095b      	lsrs	r3, r3, #5
 80046f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046fc:	441c      	add	r4, r3
 80046fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004702:	2200      	movs	r2, #0
 8004704:	673b      	str	r3, [r7, #112]	@ 0x70
 8004706:	677a      	str	r2, [r7, #116]	@ 0x74
 8004708:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800470c:	4642      	mov	r2, r8
 800470e:	464b      	mov	r3, r9
 8004710:	1891      	adds	r1, r2, r2
 8004712:	60b9      	str	r1, [r7, #8]
 8004714:	415b      	adcs	r3, r3
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800471c:	4641      	mov	r1, r8
 800471e:	1851      	adds	r1, r2, r1
 8004720:	6039      	str	r1, [r7, #0]
 8004722:	4649      	mov	r1, r9
 8004724:	414b      	adcs	r3, r1
 8004726:	607b      	str	r3, [r7, #4]
 8004728:	f04f 0200 	mov.w	r2, #0
 800472c:	f04f 0300 	mov.w	r3, #0
 8004730:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004734:	4659      	mov	r1, fp
 8004736:	00cb      	lsls	r3, r1, #3
 8004738:	4651      	mov	r1, sl
 800473a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800473e:	4651      	mov	r1, sl
 8004740:	00ca      	lsls	r2, r1, #3
 8004742:	4610      	mov	r0, r2
 8004744:	4619      	mov	r1, r3
 8004746:	4603      	mov	r3, r0
 8004748:	4642      	mov	r2, r8
 800474a:	189b      	adds	r3, r3, r2
 800474c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800474e:	464b      	mov	r3, r9
 8004750:	460a      	mov	r2, r1
 8004752:	eb42 0303 	adc.w	r3, r2, r3
 8004756:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	663b      	str	r3, [r7, #96]	@ 0x60
 8004762:	667a      	str	r2, [r7, #100]	@ 0x64
 8004764:	f04f 0200 	mov.w	r2, #0
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004770:	4649      	mov	r1, r9
 8004772:	008b      	lsls	r3, r1, #2
 8004774:	4641      	mov	r1, r8
 8004776:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800477a:	4641      	mov	r1, r8
 800477c:	008a      	lsls	r2, r1, #2
 800477e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004782:	f7fc fa31 	bl	8000be8 <__aeabi_uldivmod>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	4b0d      	ldr	r3, [pc, #52]	@ (80047c0 <UART_SetConfig+0x4e4>)
 800478c:	fba3 1302 	umull	r1, r3, r3, r2
 8004790:	095b      	lsrs	r3, r3, #5
 8004792:	2164      	movs	r1, #100	@ 0x64
 8004794:	fb01 f303 	mul.w	r3, r1, r3
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	3332      	adds	r3, #50	@ 0x32
 800479e:	4a08      	ldr	r2, [pc, #32]	@ (80047c0 <UART_SetConfig+0x4e4>)
 80047a0:	fba2 2303 	umull	r2, r3, r2, r3
 80047a4:	095b      	lsrs	r3, r3, #5
 80047a6:	f003 020f 	and.w	r2, r3, #15
 80047aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4422      	add	r2, r4
 80047b2:	609a      	str	r2, [r3, #8]
}
 80047b4:	bf00      	nop
 80047b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80047ba:	46bd      	mov	sp, r7
 80047bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047c0:	51eb851f 	.word	0x51eb851f

080047c4 <__cvt>:
 80047c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047c8:	ec57 6b10 	vmov	r6, r7, d0
 80047cc:	2f00      	cmp	r7, #0
 80047ce:	460c      	mov	r4, r1
 80047d0:	4619      	mov	r1, r3
 80047d2:	463b      	mov	r3, r7
 80047d4:	bfbb      	ittet	lt
 80047d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80047da:	461f      	movlt	r7, r3
 80047dc:	2300      	movge	r3, #0
 80047de:	232d      	movlt	r3, #45	@ 0x2d
 80047e0:	700b      	strb	r3, [r1, #0]
 80047e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80047e8:	4691      	mov	r9, r2
 80047ea:	f023 0820 	bic.w	r8, r3, #32
 80047ee:	bfbc      	itt	lt
 80047f0:	4632      	movlt	r2, r6
 80047f2:	4616      	movlt	r6, r2
 80047f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047f8:	d005      	beq.n	8004806 <__cvt+0x42>
 80047fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80047fe:	d100      	bne.n	8004802 <__cvt+0x3e>
 8004800:	3401      	adds	r4, #1
 8004802:	2102      	movs	r1, #2
 8004804:	e000      	b.n	8004808 <__cvt+0x44>
 8004806:	2103      	movs	r1, #3
 8004808:	ab03      	add	r3, sp, #12
 800480a:	9301      	str	r3, [sp, #4]
 800480c:	ab02      	add	r3, sp, #8
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	ec47 6b10 	vmov	d0, r6, r7
 8004814:	4653      	mov	r3, sl
 8004816:	4622      	mov	r2, r4
 8004818:	f000 fe4e 	bl	80054b8 <_dtoa_r>
 800481c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004820:	4605      	mov	r5, r0
 8004822:	d119      	bne.n	8004858 <__cvt+0x94>
 8004824:	f019 0f01 	tst.w	r9, #1
 8004828:	d00e      	beq.n	8004848 <__cvt+0x84>
 800482a:	eb00 0904 	add.w	r9, r0, r4
 800482e:	2200      	movs	r2, #0
 8004830:	2300      	movs	r3, #0
 8004832:	4630      	mov	r0, r6
 8004834:	4639      	mov	r1, r7
 8004836:	f7fc f967 	bl	8000b08 <__aeabi_dcmpeq>
 800483a:	b108      	cbz	r0, 8004840 <__cvt+0x7c>
 800483c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004840:	2230      	movs	r2, #48	@ 0x30
 8004842:	9b03      	ldr	r3, [sp, #12]
 8004844:	454b      	cmp	r3, r9
 8004846:	d31e      	bcc.n	8004886 <__cvt+0xc2>
 8004848:	9b03      	ldr	r3, [sp, #12]
 800484a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800484c:	1b5b      	subs	r3, r3, r5
 800484e:	4628      	mov	r0, r5
 8004850:	6013      	str	r3, [r2, #0]
 8004852:	b004      	add	sp, #16
 8004854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004858:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800485c:	eb00 0904 	add.w	r9, r0, r4
 8004860:	d1e5      	bne.n	800482e <__cvt+0x6a>
 8004862:	7803      	ldrb	r3, [r0, #0]
 8004864:	2b30      	cmp	r3, #48	@ 0x30
 8004866:	d10a      	bne.n	800487e <__cvt+0xba>
 8004868:	2200      	movs	r2, #0
 800486a:	2300      	movs	r3, #0
 800486c:	4630      	mov	r0, r6
 800486e:	4639      	mov	r1, r7
 8004870:	f7fc f94a 	bl	8000b08 <__aeabi_dcmpeq>
 8004874:	b918      	cbnz	r0, 800487e <__cvt+0xba>
 8004876:	f1c4 0401 	rsb	r4, r4, #1
 800487a:	f8ca 4000 	str.w	r4, [sl]
 800487e:	f8da 3000 	ldr.w	r3, [sl]
 8004882:	4499      	add	r9, r3
 8004884:	e7d3      	b.n	800482e <__cvt+0x6a>
 8004886:	1c59      	adds	r1, r3, #1
 8004888:	9103      	str	r1, [sp, #12]
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	e7d9      	b.n	8004842 <__cvt+0x7e>

0800488e <__exponent>:
 800488e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004890:	2900      	cmp	r1, #0
 8004892:	bfba      	itte	lt
 8004894:	4249      	neglt	r1, r1
 8004896:	232d      	movlt	r3, #45	@ 0x2d
 8004898:	232b      	movge	r3, #43	@ 0x2b
 800489a:	2909      	cmp	r1, #9
 800489c:	7002      	strb	r2, [r0, #0]
 800489e:	7043      	strb	r3, [r0, #1]
 80048a0:	dd29      	ble.n	80048f6 <__exponent+0x68>
 80048a2:	f10d 0307 	add.w	r3, sp, #7
 80048a6:	461d      	mov	r5, r3
 80048a8:	270a      	movs	r7, #10
 80048aa:	461a      	mov	r2, r3
 80048ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80048b0:	fb07 1416 	mls	r4, r7, r6, r1
 80048b4:	3430      	adds	r4, #48	@ 0x30
 80048b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80048ba:	460c      	mov	r4, r1
 80048bc:	2c63      	cmp	r4, #99	@ 0x63
 80048be:	f103 33ff 	add.w	r3, r3, #4294967295
 80048c2:	4631      	mov	r1, r6
 80048c4:	dcf1      	bgt.n	80048aa <__exponent+0x1c>
 80048c6:	3130      	adds	r1, #48	@ 0x30
 80048c8:	1e94      	subs	r4, r2, #2
 80048ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80048ce:	1c41      	adds	r1, r0, #1
 80048d0:	4623      	mov	r3, r4
 80048d2:	42ab      	cmp	r3, r5
 80048d4:	d30a      	bcc.n	80048ec <__exponent+0x5e>
 80048d6:	f10d 0309 	add.w	r3, sp, #9
 80048da:	1a9b      	subs	r3, r3, r2
 80048dc:	42ac      	cmp	r4, r5
 80048de:	bf88      	it	hi
 80048e0:	2300      	movhi	r3, #0
 80048e2:	3302      	adds	r3, #2
 80048e4:	4403      	add	r3, r0
 80048e6:	1a18      	subs	r0, r3, r0
 80048e8:	b003      	add	sp, #12
 80048ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 80048f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80048f4:	e7ed      	b.n	80048d2 <__exponent+0x44>
 80048f6:	2330      	movs	r3, #48	@ 0x30
 80048f8:	3130      	adds	r1, #48	@ 0x30
 80048fa:	7083      	strb	r3, [r0, #2]
 80048fc:	70c1      	strb	r1, [r0, #3]
 80048fe:	1d03      	adds	r3, r0, #4
 8004900:	e7f1      	b.n	80048e6 <__exponent+0x58>
	...

08004904 <_printf_float>:
 8004904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004908:	b08d      	sub	sp, #52	@ 0x34
 800490a:	460c      	mov	r4, r1
 800490c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004910:	4616      	mov	r6, r2
 8004912:	461f      	mov	r7, r3
 8004914:	4605      	mov	r5, r0
 8004916:	f000 fccd 	bl	80052b4 <_localeconv_r>
 800491a:	6803      	ldr	r3, [r0, #0]
 800491c:	9304      	str	r3, [sp, #16]
 800491e:	4618      	mov	r0, r3
 8004920:	f7fb fcc6 	bl	80002b0 <strlen>
 8004924:	2300      	movs	r3, #0
 8004926:	930a      	str	r3, [sp, #40]	@ 0x28
 8004928:	f8d8 3000 	ldr.w	r3, [r8]
 800492c:	9005      	str	r0, [sp, #20]
 800492e:	3307      	adds	r3, #7
 8004930:	f023 0307 	bic.w	r3, r3, #7
 8004934:	f103 0208 	add.w	r2, r3, #8
 8004938:	f894 a018 	ldrb.w	sl, [r4, #24]
 800493c:	f8d4 b000 	ldr.w	fp, [r4]
 8004940:	f8c8 2000 	str.w	r2, [r8]
 8004944:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004948:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800494c:	9307      	str	r3, [sp, #28]
 800494e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004952:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004956:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800495a:	4b9c      	ldr	r3, [pc, #624]	@ (8004bcc <_printf_float+0x2c8>)
 800495c:	f04f 32ff 	mov.w	r2, #4294967295
 8004960:	f7fc f904 	bl	8000b6c <__aeabi_dcmpun>
 8004964:	bb70      	cbnz	r0, 80049c4 <_printf_float+0xc0>
 8004966:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800496a:	4b98      	ldr	r3, [pc, #608]	@ (8004bcc <_printf_float+0x2c8>)
 800496c:	f04f 32ff 	mov.w	r2, #4294967295
 8004970:	f7fc f8de 	bl	8000b30 <__aeabi_dcmple>
 8004974:	bb30      	cbnz	r0, 80049c4 <_printf_float+0xc0>
 8004976:	2200      	movs	r2, #0
 8004978:	2300      	movs	r3, #0
 800497a:	4640      	mov	r0, r8
 800497c:	4649      	mov	r1, r9
 800497e:	f7fc f8cd 	bl	8000b1c <__aeabi_dcmplt>
 8004982:	b110      	cbz	r0, 800498a <_printf_float+0x86>
 8004984:	232d      	movs	r3, #45	@ 0x2d
 8004986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800498a:	4a91      	ldr	r2, [pc, #580]	@ (8004bd0 <_printf_float+0x2cc>)
 800498c:	4b91      	ldr	r3, [pc, #580]	@ (8004bd4 <_printf_float+0x2d0>)
 800498e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004992:	bf94      	ite	ls
 8004994:	4690      	movls	r8, r2
 8004996:	4698      	movhi	r8, r3
 8004998:	2303      	movs	r3, #3
 800499a:	6123      	str	r3, [r4, #16]
 800499c:	f02b 0304 	bic.w	r3, fp, #4
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	f04f 0900 	mov.w	r9, #0
 80049a6:	9700      	str	r7, [sp, #0]
 80049a8:	4633      	mov	r3, r6
 80049aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80049ac:	4621      	mov	r1, r4
 80049ae:	4628      	mov	r0, r5
 80049b0:	f000 f9d2 	bl	8004d58 <_printf_common>
 80049b4:	3001      	adds	r0, #1
 80049b6:	f040 808d 	bne.w	8004ad4 <_printf_float+0x1d0>
 80049ba:	f04f 30ff 	mov.w	r0, #4294967295
 80049be:	b00d      	add	sp, #52	@ 0x34
 80049c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049c4:	4642      	mov	r2, r8
 80049c6:	464b      	mov	r3, r9
 80049c8:	4640      	mov	r0, r8
 80049ca:	4649      	mov	r1, r9
 80049cc:	f7fc f8ce 	bl	8000b6c <__aeabi_dcmpun>
 80049d0:	b140      	cbz	r0, 80049e4 <_printf_float+0xe0>
 80049d2:	464b      	mov	r3, r9
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	bfbc      	itt	lt
 80049d8:	232d      	movlt	r3, #45	@ 0x2d
 80049da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80049de:	4a7e      	ldr	r2, [pc, #504]	@ (8004bd8 <_printf_float+0x2d4>)
 80049e0:	4b7e      	ldr	r3, [pc, #504]	@ (8004bdc <_printf_float+0x2d8>)
 80049e2:	e7d4      	b.n	800498e <_printf_float+0x8a>
 80049e4:	6863      	ldr	r3, [r4, #4]
 80049e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80049ea:	9206      	str	r2, [sp, #24]
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	d13b      	bne.n	8004a68 <_printf_float+0x164>
 80049f0:	2306      	movs	r3, #6
 80049f2:	6063      	str	r3, [r4, #4]
 80049f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80049f8:	2300      	movs	r3, #0
 80049fa:	6022      	str	r2, [r4, #0]
 80049fc:	9303      	str	r3, [sp, #12]
 80049fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8004a00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004a04:	ab09      	add	r3, sp, #36	@ 0x24
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	6861      	ldr	r1, [r4, #4]
 8004a0a:	ec49 8b10 	vmov	d0, r8, r9
 8004a0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004a12:	4628      	mov	r0, r5
 8004a14:	f7ff fed6 	bl	80047c4 <__cvt>
 8004a18:	9b06      	ldr	r3, [sp, #24]
 8004a1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a1c:	2b47      	cmp	r3, #71	@ 0x47
 8004a1e:	4680      	mov	r8, r0
 8004a20:	d129      	bne.n	8004a76 <_printf_float+0x172>
 8004a22:	1cc8      	adds	r0, r1, #3
 8004a24:	db02      	blt.n	8004a2c <_printf_float+0x128>
 8004a26:	6863      	ldr	r3, [r4, #4]
 8004a28:	4299      	cmp	r1, r3
 8004a2a:	dd41      	ble.n	8004ab0 <_printf_float+0x1ac>
 8004a2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004a30:	fa5f fa8a 	uxtb.w	sl, sl
 8004a34:	3901      	subs	r1, #1
 8004a36:	4652      	mov	r2, sl
 8004a38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004a3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a3e:	f7ff ff26 	bl	800488e <__exponent>
 8004a42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a44:	1813      	adds	r3, r2, r0
 8004a46:	2a01      	cmp	r2, #1
 8004a48:	4681      	mov	r9, r0
 8004a4a:	6123      	str	r3, [r4, #16]
 8004a4c:	dc02      	bgt.n	8004a54 <_printf_float+0x150>
 8004a4e:	6822      	ldr	r2, [r4, #0]
 8004a50:	07d2      	lsls	r2, r2, #31
 8004a52:	d501      	bpl.n	8004a58 <_printf_float+0x154>
 8004a54:	3301      	adds	r3, #1
 8004a56:	6123      	str	r3, [r4, #16]
 8004a58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0a2      	beq.n	80049a6 <_printf_float+0xa2>
 8004a60:	232d      	movs	r3, #45	@ 0x2d
 8004a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a66:	e79e      	b.n	80049a6 <_printf_float+0xa2>
 8004a68:	9a06      	ldr	r2, [sp, #24]
 8004a6a:	2a47      	cmp	r2, #71	@ 0x47
 8004a6c:	d1c2      	bne.n	80049f4 <_printf_float+0xf0>
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1c0      	bne.n	80049f4 <_printf_float+0xf0>
 8004a72:	2301      	movs	r3, #1
 8004a74:	e7bd      	b.n	80049f2 <_printf_float+0xee>
 8004a76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a7a:	d9db      	bls.n	8004a34 <_printf_float+0x130>
 8004a7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a80:	d118      	bne.n	8004ab4 <_printf_float+0x1b0>
 8004a82:	2900      	cmp	r1, #0
 8004a84:	6863      	ldr	r3, [r4, #4]
 8004a86:	dd0b      	ble.n	8004aa0 <_printf_float+0x19c>
 8004a88:	6121      	str	r1, [r4, #16]
 8004a8a:	b913      	cbnz	r3, 8004a92 <_printf_float+0x18e>
 8004a8c:	6822      	ldr	r2, [r4, #0]
 8004a8e:	07d0      	lsls	r0, r2, #31
 8004a90:	d502      	bpl.n	8004a98 <_printf_float+0x194>
 8004a92:	3301      	adds	r3, #1
 8004a94:	440b      	add	r3, r1
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a9a:	f04f 0900 	mov.w	r9, #0
 8004a9e:	e7db      	b.n	8004a58 <_printf_float+0x154>
 8004aa0:	b913      	cbnz	r3, 8004aa8 <_printf_float+0x1a4>
 8004aa2:	6822      	ldr	r2, [r4, #0]
 8004aa4:	07d2      	lsls	r2, r2, #31
 8004aa6:	d501      	bpl.n	8004aac <_printf_float+0x1a8>
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	e7f4      	b.n	8004a96 <_printf_float+0x192>
 8004aac:	2301      	movs	r3, #1
 8004aae:	e7f2      	b.n	8004a96 <_printf_float+0x192>
 8004ab0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ab6:	4299      	cmp	r1, r3
 8004ab8:	db05      	blt.n	8004ac6 <_printf_float+0x1c2>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	6121      	str	r1, [r4, #16]
 8004abe:	07d8      	lsls	r0, r3, #31
 8004ac0:	d5ea      	bpl.n	8004a98 <_printf_float+0x194>
 8004ac2:	1c4b      	adds	r3, r1, #1
 8004ac4:	e7e7      	b.n	8004a96 <_printf_float+0x192>
 8004ac6:	2900      	cmp	r1, #0
 8004ac8:	bfd4      	ite	le
 8004aca:	f1c1 0202 	rsble	r2, r1, #2
 8004ace:	2201      	movgt	r2, #1
 8004ad0:	4413      	add	r3, r2
 8004ad2:	e7e0      	b.n	8004a96 <_printf_float+0x192>
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	055a      	lsls	r2, r3, #21
 8004ad8:	d407      	bmi.n	8004aea <_printf_float+0x1e6>
 8004ada:	6923      	ldr	r3, [r4, #16]
 8004adc:	4642      	mov	r2, r8
 8004ade:	4631      	mov	r1, r6
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	47b8      	blx	r7
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d12b      	bne.n	8004b40 <_printf_float+0x23c>
 8004ae8:	e767      	b.n	80049ba <_printf_float+0xb6>
 8004aea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004aee:	f240 80dd 	bls.w	8004cac <_printf_float+0x3a8>
 8004af2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004af6:	2200      	movs	r2, #0
 8004af8:	2300      	movs	r3, #0
 8004afa:	f7fc f805 	bl	8000b08 <__aeabi_dcmpeq>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	d033      	beq.n	8004b6a <_printf_float+0x266>
 8004b02:	4a37      	ldr	r2, [pc, #220]	@ (8004be0 <_printf_float+0x2dc>)
 8004b04:	2301      	movs	r3, #1
 8004b06:	4631      	mov	r1, r6
 8004b08:	4628      	mov	r0, r5
 8004b0a:	47b8      	blx	r7
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	f43f af54 	beq.w	80049ba <_printf_float+0xb6>
 8004b12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004b16:	4543      	cmp	r3, r8
 8004b18:	db02      	blt.n	8004b20 <_printf_float+0x21c>
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	07d8      	lsls	r0, r3, #31
 8004b1e:	d50f      	bpl.n	8004b40 <_printf_float+0x23c>
 8004b20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b24:	4631      	mov	r1, r6
 8004b26:	4628      	mov	r0, r5
 8004b28:	47b8      	blx	r7
 8004b2a:	3001      	adds	r0, #1
 8004b2c:	f43f af45 	beq.w	80049ba <_printf_float+0xb6>
 8004b30:	f04f 0900 	mov.w	r9, #0
 8004b34:	f108 38ff 	add.w	r8, r8, #4294967295
 8004b38:	f104 0a1a 	add.w	sl, r4, #26
 8004b3c:	45c8      	cmp	r8, r9
 8004b3e:	dc09      	bgt.n	8004b54 <_printf_float+0x250>
 8004b40:	6823      	ldr	r3, [r4, #0]
 8004b42:	079b      	lsls	r3, r3, #30
 8004b44:	f100 8103 	bmi.w	8004d4e <_printf_float+0x44a>
 8004b48:	68e0      	ldr	r0, [r4, #12]
 8004b4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b4c:	4298      	cmp	r0, r3
 8004b4e:	bfb8      	it	lt
 8004b50:	4618      	movlt	r0, r3
 8004b52:	e734      	b.n	80049be <_printf_float+0xba>
 8004b54:	2301      	movs	r3, #1
 8004b56:	4652      	mov	r2, sl
 8004b58:	4631      	mov	r1, r6
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	47b8      	blx	r7
 8004b5e:	3001      	adds	r0, #1
 8004b60:	f43f af2b 	beq.w	80049ba <_printf_float+0xb6>
 8004b64:	f109 0901 	add.w	r9, r9, #1
 8004b68:	e7e8      	b.n	8004b3c <_printf_float+0x238>
 8004b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	dc39      	bgt.n	8004be4 <_printf_float+0x2e0>
 8004b70:	4a1b      	ldr	r2, [pc, #108]	@ (8004be0 <_printf_float+0x2dc>)
 8004b72:	2301      	movs	r3, #1
 8004b74:	4631      	mov	r1, r6
 8004b76:	4628      	mov	r0, r5
 8004b78:	47b8      	blx	r7
 8004b7a:	3001      	adds	r0, #1
 8004b7c:	f43f af1d 	beq.w	80049ba <_printf_float+0xb6>
 8004b80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004b84:	ea59 0303 	orrs.w	r3, r9, r3
 8004b88:	d102      	bne.n	8004b90 <_printf_float+0x28c>
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	07d9      	lsls	r1, r3, #31
 8004b8e:	d5d7      	bpl.n	8004b40 <_printf_float+0x23c>
 8004b90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b94:	4631      	mov	r1, r6
 8004b96:	4628      	mov	r0, r5
 8004b98:	47b8      	blx	r7
 8004b9a:	3001      	adds	r0, #1
 8004b9c:	f43f af0d 	beq.w	80049ba <_printf_float+0xb6>
 8004ba0:	f04f 0a00 	mov.w	sl, #0
 8004ba4:	f104 0b1a 	add.w	fp, r4, #26
 8004ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004baa:	425b      	negs	r3, r3
 8004bac:	4553      	cmp	r3, sl
 8004bae:	dc01      	bgt.n	8004bb4 <_printf_float+0x2b0>
 8004bb0:	464b      	mov	r3, r9
 8004bb2:	e793      	b.n	8004adc <_printf_float+0x1d8>
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	465a      	mov	r2, fp
 8004bb8:	4631      	mov	r1, r6
 8004bba:	4628      	mov	r0, r5
 8004bbc:	47b8      	blx	r7
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	f43f aefb 	beq.w	80049ba <_printf_float+0xb6>
 8004bc4:	f10a 0a01 	add.w	sl, sl, #1
 8004bc8:	e7ee      	b.n	8004ba8 <_printf_float+0x2a4>
 8004bca:	bf00      	nop
 8004bcc:	7fefffff 	.word	0x7fefffff
 8004bd0:	08007128 	.word	0x08007128
 8004bd4:	0800712c 	.word	0x0800712c
 8004bd8:	08007130 	.word	0x08007130
 8004bdc:	08007134 	.word	0x08007134
 8004be0:	08007138 	.word	0x08007138
 8004be4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004be6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004bea:	4553      	cmp	r3, sl
 8004bec:	bfa8      	it	ge
 8004bee:	4653      	movge	r3, sl
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	4699      	mov	r9, r3
 8004bf4:	dc36      	bgt.n	8004c64 <_printf_float+0x360>
 8004bf6:	f04f 0b00 	mov.w	fp, #0
 8004bfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bfe:	f104 021a 	add.w	r2, r4, #26
 8004c02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004c04:	9306      	str	r3, [sp, #24]
 8004c06:	eba3 0309 	sub.w	r3, r3, r9
 8004c0a:	455b      	cmp	r3, fp
 8004c0c:	dc31      	bgt.n	8004c72 <_printf_float+0x36e>
 8004c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c10:	459a      	cmp	sl, r3
 8004c12:	dc3a      	bgt.n	8004c8a <_printf_float+0x386>
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	07da      	lsls	r2, r3, #31
 8004c18:	d437      	bmi.n	8004c8a <_printf_float+0x386>
 8004c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c1c:	ebaa 0903 	sub.w	r9, sl, r3
 8004c20:	9b06      	ldr	r3, [sp, #24]
 8004c22:	ebaa 0303 	sub.w	r3, sl, r3
 8004c26:	4599      	cmp	r9, r3
 8004c28:	bfa8      	it	ge
 8004c2a:	4699      	movge	r9, r3
 8004c2c:	f1b9 0f00 	cmp.w	r9, #0
 8004c30:	dc33      	bgt.n	8004c9a <_printf_float+0x396>
 8004c32:	f04f 0800 	mov.w	r8, #0
 8004c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c3a:	f104 0b1a 	add.w	fp, r4, #26
 8004c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c40:	ebaa 0303 	sub.w	r3, sl, r3
 8004c44:	eba3 0309 	sub.w	r3, r3, r9
 8004c48:	4543      	cmp	r3, r8
 8004c4a:	f77f af79 	ble.w	8004b40 <_printf_float+0x23c>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	465a      	mov	r2, fp
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	47b8      	blx	r7
 8004c58:	3001      	adds	r0, #1
 8004c5a:	f43f aeae 	beq.w	80049ba <_printf_float+0xb6>
 8004c5e:	f108 0801 	add.w	r8, r8, #1
 8004c62:	e7ec      	b.n	8004c3e <_printf_float+0x33a>
 8004c64:	4642      	mov	r2, r8
 8004c66:	4631      	mov	r1, r6
 8004c68:	4628      	mov	r0, r5
 8004c6a:	47b8      	blx	r7
 8004c6c:	3001      	adds	r0, #1
 8004c6e:	d1c2      	bne.n	8004bf6 <_printf_float+0x2f2>
 8004c70:	e6a3      	b.n	80049ba <_printf_float+0xb6>
 8004c72:	2301      	movs	r3, #1
 8004c74:	4631      	mov	r1, r6
 8004c76:	4628      	mov	r0, r5
 8004c78:	9206      	str	r2, [sp, #24]
 8004c7a:	47b8      	blx	r7
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	f43f ae9c 	beq.w	80049ba <_printf_float+0xb6>
 8004c82:	9a06      	ldr	r2, [sp, #24]
 8004c84:	f10b 0b01 	add.w	fp, fp, #1
 8004c88:	e7bb      	b.n	8004c02 <_printf_float+0x2fe>
 8004c8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c8e:	4631      	mov	r1, r6
 8004c90:	4628      	mov	r0, r5
 8004c92:	47b8      	blx	r7
 8004c94:	3001      	adds	r0, #1
 8004c96:	d1c0      	bne.n	8004c1a <_printf_float+0x316>
 8004c98:	e68f      	b.n	80049ba <_printf_float+0xb6>
 8004c9a:	9a06      	ldr	r2, [sp, #24]
 8004c9c:	464b      	mov	r3, r9
 8004c9e:	4442      	add	r2, r8
 8004ca0:	4631      	mov	r1, r6
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	47b8      	blx	r7
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	d1c3      	bne.n	8004c32 <_printf_float+0x32e>
 8004caa:	e686      	b.n	80049ba <_printf_float+0xb6>
 8004cac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004cb0:	f1ba 0f01 	cmp.w	sl, #1
 8004cb4:	dc01      	bgt.n	8004cba <_printf_float+0x3b6>
 8004cb6:	07db      	lsls	r3, r3, #31
 8004cb8:	d536      	bpl.n	8004d28 <_printf_float+0x424>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	4642      	mov	r2, r8
 8004cbe:	4631      	mov	r1, r6
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	47b8      	blx	r7
 8004cc4:	3001      	adds	r0, #1
 8004cc6:	f43f ae78 	beq.w	80049ba <_printf_float+0xb6>
 8004cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b8      	blx	r7
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	f43f ae70 	beq.w	80049ba <_printf_float+0xb6>
 8004cda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004cde:	2200      	movs	r2, #0
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ce6:	f7fb ff0f 	bl	8000b08 <__aeabi_dcmpeq>
 8004cea:	b9c0      	cbnz	r0, 8004d1e <_printf_float+0x41a>
 8004cec:	4653      	mov	r3, sl
 8004cee:	f108 0201 	add.w	r2, r8, #1
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	47b8      	blx	r7
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	d10c      	bne.n	8004d16 <_printf_float+0x412>
 8004cfc:	e65d      	b.n	80049ba <_printf_float+0xb6>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	465a      	mov	r2, fp
 8004d02:	4631      	mov	r1, r6
 8004d04:	4628      	mov	r0, r5
 8004d06:	47b8      	blx	r7
 8004d08:	3001      	adds	r0, #1
 8004d0a:	f43f ae56 	beq.w	80049ba <_printf_float+0xb6>
 8004d0e:	f108 0801 	add.w	r8, r8, #1
 8004d12:	45d0      	cmp	r8, sl
 8004d14:	dbf3      	blt.n	8004cfe <_printf_float+0x3fa>
 8004d16:	464b      	mov	r3, r9
 8004d18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004d1c:	e6df      	b.n	8004ade <_printf_float+0x1da>
 8004d1e:	f04f 0800 	mov.w	r8, #0
 8004d22:	f104 0b1a 	add.w	fp, r4, #26
 8004d26:	e7f4      	b.n	8004d12 <_printf_float+0x40e>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4642      	mov	r2, r8
 8004d2c:	e7e1      	b.n	8004cf2 <_printf_float+0x3ee>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	464a      	mov	r2, r9
 8004d32:	4631      	mov	r1, r6
 8004d34:	4628      	mov	r0, r5
 8004d36:	47b8      	blx	r7
 8004d38:	3001      	adds	r0, #1
 8004d3a:	f43f ae3e 	beq.w	80049ba <_printf_float+0xb6>
 8004d3e:	f108 0801 	add.w	r8, r8, #1
 8004d42:	68e3      	ldr	r3, [r4, #12]
 8004d44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004d46:	1a5b      	subs	r3, r3, r1
 8004d48:	4543      	cmp	r3, r8
 8004d4a:	dcf0      	bgt.n	8004d2e <_printf_float+0x42a>
 8004d4c:	e6fc      	b.n	8004b48 <_printf_float+0x244>
 8004d4e:	f04f 0800 	mov.w	r8, #0
 8004d52:	f104 0919 	add.w	r9, r4, #25
 8004d56:	e7f4      	b.n	8004d42 <_printf_float+0x43e>

08004d58 <_printf_common>:
 8004d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d5c:	4616      	mov	r6, r2
 8004d5e:	4698      	mov	r8, r3
 8004d60:	688a      	ldr	r2, [r1, #8]
 8004d62:	690b      	ldr	r3, [r1, #16]
 8004d64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	bfb8      	it	lt
 8004d6c:	4613      	movlt	r3, r2
 8004d6e:	6033      	str	r3, [r6, #0]
 8004d70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d74:	4607      	mov	r7, r0
 8004d76:	460c      	mov	r4, r1
 8004d78:	b10a      	cbz	r2, 8004d7e <_printf_common+0x26>
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	6033      	str	r3, [r6, #0]
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	0699      	lsls	r1, r3, #26
 8004d82:	bf42      	ittt	mi
 8004d84:	6833      	ldrmi	r3, [r6, #0]
 8004d86:	3302      	addmi	r3, #2
 8004d88:	6033      	strmi	r3, [r6, #0]
 8004d8a:	6825      	ldr	r5, [r4, #0]
 8004d8c:	f015 0506 	ands.w	r5, r5, #6
 8004d90:	d106      	bne.n	8004da0 <_printf_common+0x48>
 8004d92:	f104 0a19 	add.w	sl, r4, #25
 8004d96:	68e3      	ldr	r3, [r4, #12]
 8004d98:	6832      	ldr	r2, [r6, #0]
 8004d9a:	1a9b      	subs	r3, r3, r2
 8004d9c:	42ab      	cmp	r3, r5
 8004d9e:	dc26      	bgt.n	8004dee <_printf_common+0x96>
 8004da0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004da4:	6822      	ldr	r2, [r4, #0]
 8004da6:	3b00      	subs	r3, #0
 8004da8:	bf18      	it	ne
 8004daa:	2301      	movne	r3, #1
 8004dac:	0692      	lsls	r2, r2, #26
 8004dae:	d42b      	bmi.n	8004e08 <_printf_common+0xb0>
 8004db0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004db4:	4641      	mov	r1, r8
 8004db6:	4638      	mov	r0, r7
 8004db8:	47c8      	blx	r9
 8004dba:	3001      	adds	r0, #1
 8004dbc:	d01e      	beq.n	8004dfc <_printf_common+0xa4>
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	6922      	ldr	r2, [r4, #16]
 8004dc2:	f003 0306 	and.w	r3, r3, #6
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	bf02      	ittt	eq
 8004dca:	68e5      	ldreq	r5, [r4, #12]
 8004dcc:	6833      	ldreq	r3, [r6, #0]
 8004dce:	1aed      	subeq	r5, r5, r3
 8004dd0:	68a3      	ldr	r3, [r4, #8]
 8004dd2:	bf0c      	ite	eq
 8004dd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004dd8:	2500      	movne	r5, #0
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	bfc4      	itt	gt
 8004dde:	1a9b      	subgt	r3, r3, r2
 8004de0:	18ed      	addgt	r5, r5, r3
 8004de2:	2600      	movs	r6, #0
 8004de4:	341a      	adds	r4, #26
 8004de6:	42b5      	cmp	r5, r6
 8004de8:	d11a      	bne.n	8004e20 <_printf_common+0xc8>
 8004dea:	2000      	movs	r0, #0
 8004dec:	e008      	b.n	8004e00 <_printf_common+0xa8>
 8004dee:	2301      	movs	r3, #1
 8004df0:	4652      	mov	r2, sl
 8004df2:	4641      	mov	r1, r8
 8004df4:	4638      	mov	r0, r7
 8004df6:	47c8      	blx	r9
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d103      	bne.n	8004e04 <_printf_common+0xac>
 8004dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e04:	3501      	adds	r5, #1
 8004e06:	e7c6      	b.n	8004d96 <_printf_common+0x3e>
 8004e08:	18e1      	adds	r1, r4, r3
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	2030      	movs	r0, #48	@ 0x30
 8004e0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e12:	4422      	add	r2, r4
 8004e14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e1c:	3302      	adds	r3, #2
 8004e1e:	e7c7      	b.n	8004db0 <_printf_common+0x58>
 8004e20:	2301      	movs	r3, #1
 8004e22:	4622      	mov	r2, r4
 8004e24:	4641      	mov	r1, r8
 8004e26:	4638      	mov	r0, r7
 8004e28:	47c8      	blx	r9
 8004e2a:	3001      	adds	r0, #1
 8004e2c:	d0e6      	beq.n	8004dfc <_printf_common+0xa4>
 8004e2e:	3601      	adds	r6, #1
 8004e30:	e7d9      	b.n	8004de6 <_printf_common+0x8e>
	...

08004e34 <_printf_i>:
 8004e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e38:	7e0f      	ldrb	r7, [r1, #24]
 8004e3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e3c:	2f78      	cmp	r7, #120	@ 0x78
 8004e3e:	4691      	mov	r9, r2
 8004e40:	4680      	mov	r8, r0
 8004e42:	460c      	mov	r4, r1
 8004e44:	469a      	mov	sl, r3
 8004e46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e4a:	d807      	bhi.n	8004e5c <_printf_i+0x28>
 8004e4c:	2f62      	cmp	r7, #98	@ 0x62
 8004e4e:	d80a      	bhi.n	8004e66 <_printf_i+0x32>
 8004e50:	2f00      	cmp	r7, #0
 8004e52:	f000 80d2 	beq.w	8004ffa <_printf_i+0x1c6>
 8004e56:	2f58      	cmp	r7, #88	@ 0x58
 8004e58:	f000 80b9 	beq.w	8004fce <_printf_i+0x19a>
 8004e5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e64:	e03a      	b.n	8004edc <_printf_i+0xa8>
 8004e66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e6a:	2b15      	cmp	r3, #21
 8004e6c:	d8f6      	bhi.n	8004e5c <_printf_i+0x28>
 8004e6e:	a101      	add	r1, pc, #4	@ (adr r1, 8004e74 <_printf_i+0x40>)
 8004e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e74:	08004ecd 	.word	0x08004ecd
 8004e78:	08004ee1 	.word	0x08004ee1
 8004e7c:	08004e5d 	.word	0x08004e5d
 8004e80:	08004e5d 	.word	0x08004e5d
 8004e84:	08004e5d 	.word	0x08004e5d
 8004e88:	08004e5d 	.word	0x08004e5d
 8004e8c:	08004ee1 	.word	0x08004ee1
 8004e90:	08004e5d 	.word	0x08004e5d
 8004e94:	08004e5d 	.word	0x08004e5d
 8004e98:	08004e5d 	.word	0x08004e5d
 8004e9c:	08004e5d 	.word	0x08004e5d
 8004ea0:	08004fe1 	.word	0x08004fe1
 8004ea4:	08004f0b 	.word	0x08004f0b
 8004ea8:	08004f9b 	.word	0x08004f9b
 8004eac:	08004e5d 	.word	0x08004e5d
 8004eb0:	08004e5d 	.word	0x08004e5d
 8004eb4:	08005003 	.word	0x08005003
 8004eb8:	08004e5d 	.word	0x08004e5d
 8004ebc:	08004f0b 	.word	0x08004f0b
 8004ec0:	08004e5d 	.word	0x08004e5d
 8004ec4:	08004e5d 	.word	0x08004e5d
 8004ec8:	08004fa3 	.word	0x08004fa3
 8004ecc:	6833      	ldr	r3, [r6, #0]
 8004ece:	1d1a      	adds	r2, r3, #4
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6032      	str	r2, [r6, #0]
 8004ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ed8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004edc:	2301      	movs	r3, #1
 8004ede:	e09d      	b.n	800501c <_printf_i+0x1e8>
 8004ee0:	6833      	ldr	r3, [r6, #0]
 8004ee2:	6820      	ldr	r0, [r4, #0]
 8004ee4:	1d19      	adds	r1, r3, #4
 8004ee6:	6031      	str	r1, [r6, #0]
 8004ee8:	0606      	lsls	r6, r0, #24
 8004eea:	d501      	bpl.n	8004ef0 <_printf_i+0xbc>
 8004eec:	681d      	ldr	r5, [r3, #0]
 8004eee:	e003      	b.n	8004ef8 <_printf_i+0xc4>
 8004ef0:	0645      	lsls	r5, r0, #25
 8004ef2:	d5fb      	bpl.n	8004eec <_printf_i+0xb8>
 8004ef4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ef8:	2d00      	cmp	r5, #0
 8004efa:	da03      	bge.n	8004f04 <_printf_i+0xd0>
 8004efc:	232d      	movs	r3, #45	@ 0x2d
 8004efe:	426d      	negs	r5, r5
 8004f00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f04:	4859      	ldr	r0, [pc, #356]	@ (800506c <_printf_i+0x238>)
 8004f06:	230a      	movs	r3, #10
 8004f08:	e011      	b.n	8004f2e <_printf_i+0xfa>
 8004f0a:	6821      	ldr	r1, [r4, #0]
 8004f0c:	6833      	ldr	r3, [r6, #0]
 8004f0e:	0608      	lsls	r0, r1, #24
 8004f10:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f14:	d402      	bmi.n	8004f1c <_printf_i+0xe8>
 8004f16:	0649      	lsls	r1, r1, #25
 8004f18:	bf48      	it	mi
 8004f1a:	b2ad      	uxthmi	r5, r5
 8004f1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f1e:	4853      	ldr	r0, [pc, #332]	@ (800506c <_printf_i+0x238>)
 8004f20:	6033      	str	r3, [r6, #0]
 8004f22:	bf14      	ite	ne
 8004f24:	230a      	movne	r3, #10
 8004f26:	2308      	moveq	r3, #8
 8004f28:	2100      	movs	r1, #0
 8004f2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f2e:	6866      	ldr	r6, [r4, #4]
 8004f30:	60a6      	str	r6, [r4, #8]
 8004f32:	2e00      	cmp	r6, #0
 8004f34:	bfa2      	ittt	ge
 8004f36:	6821      	ldrge	r1, [r4, #0]
 8004f38:	f021 0104 	bicge.w	r1, r1, #4
 8004f3c:	6021      	strge	r1, [r4, #0]
 8004f3e:	b90d      	cbnz	r5, 8004f44 <_printf_i+0x110>
 8004f40:	2e00      	cmp	r6, #0
 8004f42:	d04b      	beq.n	8004fdc <_printf_i+0x1a8>
 8004f44:	4616      	mov	r6, r2
 8004f46:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f4a:	fb03 5711 	mls	r7, r3, r1, r5
 8004f4e:	5dc7      	ldrb	r7, [r0, r7]
 8004f50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f54:	462f      	mov	r7, r5
 8004f56:	42bb      	cmp	r3, r7
 8004f58:	460d      	mov	r5, r1
 8004f5a:	d9f4      	bls.n	8004f46 <_printf_i+0x112>
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d10b      	bne.n	8004f78 <_printf_i+0x144>
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	07df      	lsls	r7, r3, #31
 8004f64:	d508      	bpl.n	8004f78 <_printf_i+0x144>
 8004f66:	6923      	ldr	r3, [r4, #16]
 8004f68:	6861      	ldr	r1, [r4, #4]
 8004f6a:	4299      	cmp	r1, r3
 8004f6c:	bfde      	ittt	le
 8004f6e:	2330      	movle	r3, #48	@ 0x30
 8004f70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f78:	1b92      	subs	r2, r2, r6
 8004f7a:	6122      	str	r2, [r4, #16]
 8004f7c:	f8cd a000 	str.w	sl, [sp]
 8004f80:	464b      	mov	r3, r9
 8004f82:	aa03      	add	r2, sp, #12
 8004f84:	4621      	mov	r1, r4
 8004f86:	4640      	mov	r0, r8
 8004f88:	f7ff fee6 	bl	8004d58 <_printf_common>
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d14a      	bne.n	8005026 <_printf_i+0x1f2>
 8004f90:	f04f 30ff 	mov.w	r0, #4294967295
 8004f94:	b004      	add	sp, #16
 8004f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	f043 0320 	orr.w	r3, r3, #32
 8004fa0:	6023      	str	r3, [r4, #0]
 8004fa2:	4833      	ldr	r0, [pc, #204]	@ (8005070 <_printf_i+0x23c>)
 8004fa4:	2778      	movs	r7, #120	@ 0x78
 8004fa6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	6831      	ldr	r1, [r6, #0]
 8004fae:	061f      	lsls	r7, r3, #24
 8004fb0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004fb4:	d402      	bmi.n	8004fbc <_printf_i+0x188>
 8004fb6:	065f      	lsls	r7, r3, #25
 8004fb8:	bf48      	it	mi
 8004fba:	b2ad      	uxthmi	r5, r5
 8004fbc:	6031      	str	r1, [r6, #0]
 8004fbe:	07d9      	lsls	r1, r3, #31
 8004fc0:	bf44      	itt	mi
 8004fc2:	f043 0320 	orrmi.w	r3, r3, #32
 8004fc6:	6023      	strmi	r3, [r4, #0]
 8004fc8:	b11d      	cbz	r5, 8004fd2 <_printf_i+0x19e>
 8004fca:	2310      	movs	r3, #16
 8004fcc:	e7ac      	b.n	8004f28 <_printf_i+0xf4>
 8004fce:	4827      	ldr	r0, [pc, #156]	@ (800506c <_printf_i+0x238>)
 8004fd0:	e7e9      	b.n	8004fa6 <_printf_i+0x172>
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	f023 0320 	bic.w	r3, r3, #32
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	e7f6      	b.n	8004fca <_printf_i+0x196>
 8004fdc:	4616      	mov	r6, r2
 8004fde:	e7bd      	b.n	8004f5c <_printf_i+0x128>
 8004fe0:	6833      	ldr	r3, [r6, #0]
 8004fe2:	6825      	ldr	r5, [r4, #0]
 8004fe4:	6961      	ldr	r1, [r4, #20]
 8004fe6:	1d18      	adds	r0, r3, #4
 8004fe8:	6030      	str	r0, [r6, #0]
 8004fea:	062e      	lsls	r6, r5, #24
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	d501      	bpl.n	8004ff4 <_printf_i+0x1c0>
 8004ff0:	6019      	str	r1, [r3, #0]
 8004ff2:	e002      	b.n	8004ffa <_printf_i+0x1c6>
 8004ff4:	0668      	lsls	r0, r5, #25
 8004ff6:	d5fb      	bpl.n	8004ff0 <_printf_i+0x1bc>
 8004ff8:	8019      	strh	r1, [r3, #0]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	6123      	str	r3, [r4, #16]
 8004ffe:	4616      	mov	r6, r2
 8005000:	e7bc      	b.n	8004f7c <_printf_i+0x148>
 8005002:	6833      	ldr	r3, [r6, #0]
 8005004:	1d1a      	adds	r2, r3, #4
 8005006:	6032      	str	r2, [r6, #0]
 8005008:	681e      	ldr	r6, [r3, #0]
 800500a:	6862      	ldr	r2, [r4, #4]
 800500c:	2100      	movs	r1, #0
 800500e:	4630      	mov	r0, r6
 8005010:	f7fb f8fe 	bl	8000210 <memchr>
 8005014:	b108      	cbz	r0, 800501a <_printf_i+0x1e6>
 8005016:	1b80      	subs	r0, r0, r6
 8005018:	6060      	str	r0, [r4, #4]
 800501a:	6863      	ldr	r3, [r4, #4]
 800501c:	6123      	str	r3, [r4, #16]
 800501e:	2300      	movs	r3, #0
 8005020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005024:	e7aa      	b.n	8004f7c <_printf_i+0x148>
 8005026:	6923      	ldr	r3, [r4, #16]
 8005028:	4632      	mov	r2, r6
 800502a:	4649      	mov	r1, r9
 800502c:	4640      	mov	r0, r8
 800502e:	47d0      	blx	sl
 8005030:	3001      	adds	r0, #1
 8005032:	d0ad      	beq.n	8004f90 <_printf_i+0x15c>
 8005034:	6823      	ldr	r3, [r4, #0]
 8005036:	079b      	lsls	r3, r3, #30
 8005038:	d413      	bmi.n	8005062 <_printf_i+0x22e>
 800503a:	68e0      	ldr	r0, [r4, #12]
 800503c:	9b03      	ldr	r3, [sp, #12]
 800503e:	4298      	cmp	r0, r3
 8005040:	bfb8      	it	lt
 8005042:	4618      	movlt	r0, r3
 8005044:	e7a6      	b.n	8004f94 <_printf_i+0x160>
 8005046:	2301      	movs	r3, #1
 8005048:	4632      	mov	r2, r6
 800504a:	4649      	mov	r1, r9
 800504c:	4640      	mov	r0, r8
 800504e:	47d0      	blx	sl
 8005050:	3001      	adds	r0, #1
 8005052:	d09d      	beq.n	8004f90 <_printf_i+0x15c>
 8005054:	3501      	adds	r5, #1
 8005056:	68e3      	ldr	r3, [r4, #12]
 8005058:	9903      	ldr	r1, [sp, #12]
 800505a:	1a5b      	subs	r3, r3, r1
 800505c:	42ab      	cmp	r3, r5
 800505e:	dcf2      	bgt.n	8005046 <_printf_i+0x212>
 8005060:	e7eb      	b.n	800503a <_printf_i+0x206>
 8005062:	2500      	movs	r5, #0
 8005064:	f104 0619 	add.w	r6, r4, #25
 8005068:	e7f5      	b.n	8005056 <_printf_i+0x222>
 800506a:	bf00      	nop
 800506c:	0800713a 	.word	0x0800713a
 8005070:	0800714b 	.word	0x0800714b

08005074 <std>:
 8005074:	2300      	movs	r3, #0
 8005076:	b510      	push	{r4, lr}
 8005078:	4604      	mov	r4, r0
 800507a:	e9c0 3300 	strd	r3, r3, [r0]
 800507e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005082:	6083      	str	r3, [r0, #8]
 8005084:	8181      	strh	r1, [r0, #12]
 8005086:	6643      	str	r3, [r0, #100]	@ 0x64
 8005088:	81c2      	strh	r2, [r0, #14]
 800508a:	6183      	str	r3, [r0, #24]
 800508c:	4619      	mov	r1, r3
 800508e:	2208      	movs	r2, #8
 8005090:	305c      	adds	r0, #92	@ 0x5c
 8005092:	f000 f906 	bl	80052a2 <memset>
 8005096:	4b0d      	ldr	r3, [pc, #52]	@ (80050cc <std+0x58>)
 8005098:	6263      	str	r3, [r4, #36]	@ 0x24
 800509a:	4b0d      	ldr	r3, [pc, #52]	@ (80050d0 <std+0x5c>)
 800509c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800509e:	4b0d      	ldr	r3, [pc, #52]	@ (80050d4 <std+0x60>)
 80050a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80050a2:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <std+0x64>)
 80050a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80050a6:	4b0d      	ldr	r3, [pc, #52]	@ (80050dc <std+0x68>)
 80050a8:	6224      	str	r4, [r4, #32]
 80050aa:	429c      	cmp	r4, r3
 80050ac:	d006      	beq.n	80050bc <std+0x48>
 80050ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80050b2:	4294      	cmp	r4, r2
 80050b4:	d002      	beq.n	80050bc <std+0x48>
 80050b6:	33d0      	adds	r3, #208	@ 0xd0
 80050b8:	429c      	cmp	r4, r3
 80050ba:	d105      	bne.n	80050c8 <std+0x54>
 80050bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80050c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050c4:	f000 b96a 	b.w	800539c <__retarget_lock_init_recursive>
 80050c8:	bd10      	pop	{r4, pc}
 80050ca:	bf00      	nop
 80050cc:	0800521d 	.word	0x0800521d
 80050d0:	0800523f 	.word	0x0800523f
 80050d4:	08005277 	.word	0x08005277
 80050d8:	0800529b 	.word	0x0800529b
 80050dc:	20000330 	.word	0x20000330

080050e0 <stdio_exit_handler>:
 80050e0:	4a02      	ldr	r2, [pc, #8]	@ (80050ec <stdio_exit_handler+0xc>)
 80050e2:	4903      	ldr	r1, [pc, #12]	@ (80050f0 <stdio_exit_handler+0x10>)
 80050e4:	4803      	ldr	r0, [pc, #12]	@ (80050f4 <stdio_exit_handler+0x14>)
 80050e6:	f000 b869 	b.w	80051bc <_fwalk_sglue>
 80050ea:	bf00      	nop
 80050ec:	20000010 	.word	0x20000010
 80050f0:	08006cd1 	.word	0x08006cd1
 80050f4:	20000020 	.word	0x20000020

080050f8 <cleanup_stdio>:
 80050f8:	6841      	ldr	r1, [r0, #4]
 80050fa:	4b0c      	ldr	r3, [pc, #48]	@ (800512c <cleanup_stdio+0x34>)
 80050fc:	4299      	cmp	r1, r3
 80050fe:	b510      	push	{r4, lr}
 8005100:	4604      	mov	r4, r0
 8005102:	d001      	beq.n	8005108 <cleanup_stdio+0x10>
 8005104:	f001 fde4 	bl	8006cd0 <_fflush_r>
 8005108:	68a1      	ldr	r1, [r4, #8]
 800510a:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <cleanup_stdio+0x38>)
 800510c:	4299      	cmp	r1, r3
 800510e:	d002      	beq.n	8005116 <cleanup_stdio+0x1e>
 8005110:	4620      	mov	r0, r4
 8005112:	f001 fddd 	bl	8006cd0 <_fflush_r>
 8005116:	68e1      	ldr	r1, [r4, #12]
 8005118:	4b06      	ldr	r3, [pc, #24]	@ (8005134 <cleanup_stdio+0x3c>)
 800511a:	4299      	cmp	r1, r3
 800511c:	d004      	beq.n	8005128 <cleanup_stdio+0x30>
 800511e:	4620      	mov	r0, r4
 8005120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005124:	f001 bdd4 	b.w	8006cd0 <_fflush_r>
 8005128:	bd10      	pop	{r4, pc}
 800512a:	bf00      	nop
 800512c:	20000330 	.word	0x20000330
 8005130:	20000398 	.word	0x20000398
 8005134:	20000400 	.word	0x20000400

08005138 <global_stdio_init.part.0>:
 8005138:	b510      	push	{r4, lr}
 800513a:	4b0b      	ldr	r3, [pc, #44]	@ (8005168 <global_stdio_init.part.0+0x30>)
 800513c:	4c0b      	ldr	r4, [pc, #44]	@ (800516c <global_stdio_init.part.0+0x34>)
 800513e:	4a0c      	ldr	r2, [pc, #48]	@ (8005170 <global_stdio_init.part.0+0x38>)
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	4620      	mov	r0, r4
 8005144:	2200      	movs	r2, #0
 8005146:	2104      	movs	r1, #4
 8005148:	f7ff ff94 	bl	8005074 <std>
 800514c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005150:	2201      	movs	r2, #1
 8005152:	2109      	movs	r1, #9
 8005154:	f7ff ff8e 	bl	8005074 <std>
 8005158:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800515c:	2202      	movs	r2, #2
 800515e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005162:	2112      	movs	r1, #18
 8005164:	f7ff bf86 	b.w	8005074 <std>
 8005168:	20000468 	.word	0x20000468
 800516c:	20000330 	.word	0x20000330
 8005170:	080050e1 	.word	0x080050e1

08005174 <__sfp_lock_acquire>:
 8005174:	4801      	ldr	r0, [pc, #4]	@ (800517c <__sfp_lock_acquire+0x8>)
 8005176:	f000 b912 	b.w	800539e <__retarget_lock_acquire_recursive>
 800517a:	bf00      	nop
 800517c:	20000471 	.word	0x20000471

08005180 <__sfp_lock_release>:
 8005180:	4801      	ldr	r0, [pc, #4]	@ (8005188 <__sfp_lock_release+0x8>)
 8005182:	f000 b90d 	b.w	80053a0 <__retarget_lock_release_recursive>
 8005186:	bf00      	nop
 8005188:	20000471 	.word	0x20000471

0800518c <__sinit>:
 800518c:	b510      	push	{r4, lr}
 800518e:	4604      	mov	r4, r0
 8005190:	f7ff fff0 	bl	8005174 <__sfp_lock_acquire>
 8005194:	6a23      	ldr	r3, [r4, #32]
 8005196:	b11b      	cbz	r3, 80051a0 <__sinit+0x14>
 8005198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800519c:	f7ff bff0 	b.w	8005180 <__sfp_lock_release>
 80051a0:	4b04      	ldr	r3, [pc, #16]	@ (80051b4 <__sinit+0x28>)
 80051a2:	6223      	str	r3, [r4, #32]
 80051a4:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <__sinit+0x2c>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f5      	bne.n	8005198 <__sinit+0xc>
 80051ac:	f7ff ffc4 	bl	8005138 <global_stdio_init.part.0>
 80051b0:	e7f2      	b.n	8005198 <__sinit+0xc>
 80051b2:	bf00      	nop
 80051b4:	080050f9 	.word	0x080050f9
 80051b8:	20000468 	.word	0x20000468

080051bc <_fwalk_sglue>:
 80051bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051c0:	4607      	mov	r7, r0
 80051c2:	4688      	mov	r8, r1
 80051c4:	4614      	mov	r4, r2
 80051c6:	2600      	movs	r6, #0
 80051c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051cc:	f1b9 0901 	subs.w	r9, r9, #1
 80051d0:	d505      	bpl.n	80051de <_fwalk_sglue+0x22>
 80051d2:	6824      	ldr	r4, [r4, #0]
 80051d4:	2c00      	cmp	r4, #0
 80051d6:	d1f7      	bne.n	80051c8 <_fwalk_sglue+0xc>
 80051d8:	4630      	mov	r0, r6
 80051da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051de:	89ab      	ldrh	r3, [r5, #12]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d907      	bls.n	80051f4 <_fwalk_sglue+0x38>
 80051e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051e8:	3301      	adds	r3, #1
 80051ea:	d003      	beq.n	80051f4 <_fwalk_sglue+0x38>
 80051ec:	4629      	mov	r1, r5
 80051ee:	4638      	mov	r0, r7
 80051f0:	47c0      	blx	r8
 80051f2:	4306      	orrs	r6, r0
 80051f4:	3568      	adds	r5, #104	@ 0x68
 80051f6:	e7e9      	b.n	80051cc <_fwalk_sglue+0x10>

080051f8 <iprintf>:
 80051f8:	b40f      	push	{r0, r1, r2, r3}
 80051fa:	b507      	push	{r0, r1, r2, lr}
 80051fc:	4906      	ldr	r1, [pc, #24]	@ (8005218 <iprintf+0x20>)
 80051fe:	ab04      	add	r3, sp, #16
 8005200:	6808      	ldr	r0, [r1, #0]
 8005202:	f853 2b04 	ldr.w	r2, [r3], #4
 8005206:	6881      	ldr	r1, [r0, #8]
 8005208:	9301      	str	r3, [sp, #4]
 800520a:	f001 fbc5 	bl	8006998 <_vfiprintf_r>
 800520e:	b003      	add	sp, #12
 8005210:	f85d eb04 	ldr.w	lr, [sp], #4
 8005214:	b004      	add	sp, #16
 8005216:	4770      	bx	lr
 8005218:	2000001c 	.word	0x2000001c

0800521c <__sread>:
 800521c:	b510      	push	{r4, lr}
 800521e:	460c      	mov	r4, r1
 8005220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005224:	f000 f86c 	bl	8005300 <_read_r>
 8005228:	2800      	cmp	r0, #0
 800522a:	bfab      	itete	ge
 800522c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800522e:	89a3      	ldrhlt	r3, [r4, #12]
 8005230:	181b      	addge	r3, r3, r0
 8005232:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005236:	bfac      	ite	ge
 8005238:	6563      	strge	r3, [r4, #84]	@ 0x54
 800523a:	81a3      	strhlt	r3, [r4, #12]
 800523c:	bd10      	pop	{r4, pc}

0800523e <__swrite>:
 800523e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005242:	461f      	mov	r7, r3
 8005244:	898b      	ldrh	r3, [r1, #12]
 8005246:	05db      	lsls	r3, r3, #23
 8005248:	4605      	mov	r5, r0
 800524a:	460c      	mov	r4, r1
 800524c:	4616      	mov	r6, r2
 800524e:	d505      	bpl.n	800525c <__swrite+0x1e>
 8005250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005254:	2302      	movs	r3, #2
 8005256:	2200      	movs	r2, #0
 8005258:	f000 f840 	bl	80052dc <_lseek_r>
 800525c:	89a3      	ldrh	r3, [r4, #12]
 800525e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005262:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005266:	81a3      	strh	r3, [r4, #12]
 8005268:	4632      	mov	r2, r6
 800526a:	463b      	mov	r3, r7
 800526c:	4628      	mov	r0, r5
 800526e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005272:	f000 b857 	b.w	8005324 <_write_r>

08005276 <__sseek>:
 8005276:	b510      	push	{r4, lr}
 8005278:	460c      	mov	r4, r1
 800527a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800527e:	f000 f82d 	bl	80052dc <_lseek_r>
 8005282:	1c43      	adds	r3, r0, #1
 8005284:	89a3      	ldrh	r3, [r4, #12]
 8005286:	bf15      	itete	ne
 8005288:	6560      	strne	r0, [r4, #84]	@ 0x54
 800528a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800528e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005292:	81a3      	strheq	r3, [r4, #12]
 8005294:	bf18      	it	ne
 8005296:	81a3      	strhne	r3, [r4, #12]
 8005298:	bd10      	pop	{r4, pc}

0800529a <__sclose>:
 800529a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800529e:	f000 b80d 	b.w	80052bc <_close_r>

080052a2 <memset>:
 80052a2:	4402      	add	r2, r0
 80052a4:	4603      	mov	r3, r0
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d100      	bne.n	80052ac <memset+0xa>
 80052aa:	4770      	bx	lr
 80052ac:	f803 1b01 	strb.w	r1, [r3], #1
 80052b0:	e7f9      	b.n	80052a6 <memset+0x4>
	...

080052b4 <_localeconv_r>:
 80052b4:	4800      	ldr	r0, [pc, #0]	@ (80052b8 <_localeconv_r+0x4>)
 80052b6:	4770      	bx	lr
 80052b8:	2000015c 	.word	0x2000015c

080052bc <_close_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4d06      	ldr	r5, [pc, #24]	@ (80052d8 <_close_r+0x1c>)
 80052c0:	2300      	movs	r3, #0
 80052c2:	4604      	mov	r4, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	602b      	str	r3, [r5, #0]
 80052c8:	f7fc fba8 	bl	8001a1c <_close>
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	d102      	bne.n	80052d6 <_close_r+0x1a>
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	b103      	cbz	r3, 80052d6 <_close_r+0x1a>
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	bd38      	pop	{r3, r4, r5, pc}
 80052d8:	2000046c 	.word	0x2000046c

080052dc <_lseek_r>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4d07      	ldr	r5, [pc, #28]	@ (80052fc <_lseek_r+0x20>)
 80052e0:	4604      	mov	r4, r0
 80052e2:	4608      	mov	r0, r1
 80052e4:	4611      	mov	r1, r2
 80052e6:	2200      	movs	r2, #0
 80052e8:	602a      	str	r2, [r5, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	f7fc fbbd 	bl	8001a6a <_lseek>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_lseek_r+0x1e>
 80052f4:	682b      	ldr	r3, [r5, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_lseek_r+0x1e>
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	2000046c 	.word	0x2000046c

08005300 <_read_r>:
 8005300:	b538      	push	{r3, r4, r5, lr}
 8005302:	4d07      	ldr	r5, [pc, #28]	@ (8005320 <_read_r+0x20>)
 8005304:	4604      	mov	r4, r0
 8005306:	4608      	mov	r0, r1
 8005308:	4611      	mov	r1, r2
 800530a:	2200      	movs	r2, #0
 800530c:	602a      	str	r2, [r5, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	f7fc fb4b 	bl	80019aa <_read>
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	d102      	bne.n	800531e <_read_r+0x1e>
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	b103      	cbz	r3, 800531e <_read_r+0x1e>
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	bd38      	pop	{r3, r4, r5, pc}
 8005320:	2000046c 	.word	0x2000046c

08005324 <_write_r>:
 8005324:	b538      	push	{r3, r4, r5, lr}
 8005326:	4d07      	ldr	r5, [pc, #28]	@ (8005344 <_write_r+0x20>)
 8005328:	4604      	mov	r4, r0
 800532a:	4608      	mov	r0, r1
 800532c:	4611      	mov	r1, r2
 800532e:	2200      	movs	r2, #0
 8005330:	602a      	str	r2, [r5, #0]
 8005332:	461a      	mov	r2, r3
 8005334:	f7fc fb56 	bl	80019e4 <_write>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d102      	bne.n	8005342 <_write_r+0x1e>
 800533c:	682b      	ldr	r3, [r5, #0]
 800533e:	b103      	cbz	r3, 8005342 <_write_r+0x1e>
 8005340:	6023      	str	r3, [r4, #0]
 8005342:	bd38      	pop	{r3, r4, r5, pc}
 8005344:	2000046c 	.word	0x2000046c

08005348 <__errno>:
 8005348:	4b01      	ldr	r3, [pc, #4]	@ (8005350 <__errno+0x8>)
 800534a:	6818      	ldr	r0, [r3, #0]
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	2000001c 	.word	0x2000001c

08005354 <__libc_init_array>:
 8005354:	b570      	push	{r4, r5, r6, lr}
 8005356:	4d0d      	ldr	r5, [pc, #52]	@ (800538c <__libc_init_array+0x38>)
 8005358:	4c0d      	ldr	r4, [pc, #52]	@ (8005390 <__libc_init_array+0x3c>)
 800535a:	1b64      	subs	r4, r4, r5
 800535c:	10a4      	asrs	r4, r4, #2
 800535e:	2600      	movs	r6, #0
 8005360:	42a6      	cmp	r6, r4
 8005362:	d109      	bne.n	8005378 <__libc_init_array+0x24>
 8005364:	4d0b      	ldr	r5, [pc, #44]	@ (8005394 <__libc_init_array+0x40>)
 8005366:	4c0c      	ldr	r4, [pc, #48]	@ (8005398 <__libc_init_array+0x44>)
 8005368:	f001 fec0 	bl	80070ec <_init>
 800536c:	1b64      	subs	r4, r4, r5
 800536e:	10a4      	asrs	r4, r4, #2
 8005370:	2600      	movs	r6, #0
 8005372:	42a6      	cmp	r6, r4
 8005374:	d105      	bne.n	8005382 <__libc_init_array+0x2e>
 8005376:	bd70      	pop	{r4, r5, r6, pc}
 8005378:	f855 3b04 	ldr.w	r3, [r5], #4
 800537c:	4798      	blx	r3
 800537e:	3601      	adds	r6, #1
 8005380:	e7ee      	b.n	8005360 <__libc_init_array+0xc>
 8005382:	f855 3b04 	ldr.w	r3, [r5], #4
 8005386:	4798      	blx	r3
 8005388:	3601      	adds	r6, #1
 800538a:	e7f2      	b.n	8005372 <__libc_init_array+0x1e>
 800538c:	080074a0 	.word	0x080074a0
 8005390:	080074a0 	.word	0x080074a0
 8005394:	080074a0 	.word	0x080074a0
 8005398:	080074a4 	.word	0x080074a4

0800539c <__retarget_lock_init_recursive>:
 800539c:	4770      	bx	lr

0800539e <__retarget_lock_acquire_recursive>:
 800539e:	4770      	bx	lr

080053a0 <__retarget_lock_release_recursive>:
 80053a0:	4770      	bx	lr

080053a2 <quorem>:
 80053a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a6:	6903      	ldr	r3, [r0, #16]
 80053a8:	690c      	ldr	r4, [r1, #16]
 80053aa:	42a3      	cmp	r3, r4
 80053ac:	4607      	mov	r7, r0
 80053ae:	db7e      	blt.n	80054ae <quorem+0x10c>
 80053b0:	3c01      	subs	r4, #1
 80053b2:	f101 0814 	add.w	r8, r1, #20
 80053b6:	00a3      	lsls	r3, r4, #2
 80053b8:	f100 0514 	add.w	r5, r0, #20
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053c2:	9301      	str	r3, [sp, #4]
 80053c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053cc:	3301      	adds	r3, #1
 80053ce:	429a      	cmp	r2, r3
 80053d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80053d8:	d32e      	bcc.n	8005438 <quorem+0x96>
 80053da:	f04f 0a00 	mov.w	sl, #0
 80053de:	46c4      	mov	ip, r8
 80053e0:	46ae      	mov	lr, r5
 80053e2:	46d3      	mov	fp, sl
 80053e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80053e8:	b298      	uxth	r0, r3
 80053ea:	fb06 a000 	mla	r0, r6, r0, sl
 80053ee:	0c02      	lsrs	r2, r0, #16
 80053f0:	0c1b      	lsrs	r3, r3, #16
 80053f2:	fb06 2303 	mla	r3, r6, r3, r2
 80053f6:	f8de 2000 	ldr.w	r2, [lr]
 80053fa:	b280      	uxth	r0, r0
 80053fc:	b292      	uxth	r2, r2
 80053fe:	1a12      	subs	r2, r2, r0
 8005400:	445a      	add	r2, fp
 8005402:	f8de 0000 	ldr.w	r0, [lr]
 8005406:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800540a:	b29b      	uxth	r3, r3
 800540c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005410:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005414:	b292      	uxth	r2, r2
 8005416:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800541a:	45e1      	cmp	r9, ip
 800541c:	f84e 2b04 	str.w	r2, [lr], #4
 8005420:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005424:	d2de      	bcs.n	80053e4 <quorem+0x42>
 8005426:	9b00      	ldr	r3, [sp, #0]
 8005428:	58eb      	ldr	r3, [r5, r3]
 800542a:	b92b      	cbnz	r3, 8005438 <quorem+0x96>
 800542c:	9b01      	ldr	r3, [sp, #4]
 800542e:	3b04      	subs	r3, #4
 8005430:	429d      	cmp	r5, r3
 8005432:	461a      	mov	r2, r3
 8005434:	d32f      	bcc.n	8005496 <quorem+0xf4>
 8005436:	613c      	str	r4, [r7, #16]
 8005438:	4638      	mov	r0, r7
 800543a:	f001 f97b 	bl	8006734 <__mcmp>
 800543e:	2800      	cmp	r0, #0
 8005440:	db25      	blt.n	800548e <quorem+0xec>
 8005442:	4629      	mov	r1, r5
 8005444:	2000      	movs	r0, #0
 8005446:	f858 2b04 	ldr.w	r2, [r8], #4
 800544a:	f8d1 c000 	ldr.w	ip, [r1]
 800544e:	fa1f fe82 	uxth.w	lr, r2
 8005452:	fa1f f38c 	uxth.w	r3, ip
 8005456:	eba3 030e 	sub.w	r3, r3, lr
 800545a:	4403      	add	r3, r0
 800545c:	0c12      	lsrs	r2, r2, #16
 800545e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005462:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005466:	b29b      	uxth	r3, r3
 8005468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800546c:	45c1      	cmp	r9, r8
 800546e:	f841 3b04 	str.w	r3, [r1], #4
 8005472:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005476:	d2e6      	bcs.n	8005446 <quorem+0xa4>
 8005478:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800547c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005480:	b922      	cbnz	r2, 800548c <quorem+0xea>
 8005482:	3b04      	subs	r3, #4
 8005484:	429d      	cmp	r5, r3
 8005486:	461a      	mov	r2, r3
 8005488:	d30b      	bcc.n	80054a2 <quorem+0x100>
 800548a:	613c      	str	r4, [r7, #16]
 800548c:	3601      	adds	r6, #1
 800548e:	4630      	mov	r0, r6
 8005490:	b003      	add	sp, #12
 8005492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005496:	6812      	ldr	r2, [r2, #0]
 8005498:	3b04      	subs	r3, #4
 800549a:	2a00      	cmp	r2, #0
 800549c:	d1cb      	bne.n	8005436 <quorem+0x94>
 800549e:	3c01      	subs	r4, #1
 80054a0:	e7c6      	b.n	8005430 <quorem+0x8e>
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	3b04      	subs	r3, #4
 80054a6:	2a00      	cmp	r2, #0
 80054a8:	d1ef      	bne.n	800548a <quorem+0xe8>
 80054aa:	3c01      	subs	r4, #1
 80054ac:	e7ea      	b.n	8005484 <quorem+0xe2>
 80054ae:	2000      	movs	r0, #0
 80054b0:	e7ee      	b.n	8005490 <quorem+0xee>
 80054b2:	0000      	movs	r0, r0
 80054b4:	0000      	movs	r0, r0
	...

080054b8 <_dtoa_r>:
 80054b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054bc:	69c7      	ldr	r7, [r0, #28]
 80054be:	b099      	sub	sp, #100	@ 0x64
 80054c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80054c4:	ec55 4b10 	vmov	r4, r5, d0
 80054c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80054ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80054cc:	4683      	mov	fp, r0
 80054ce:	920e      	str	r2, [sp, #56]	@ 0x38
 80054d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054d2:	b97f      	cbnz	r7, 80054f4 <_dtoa_r+0x3c>
 80054d4:	2010      	movs	r0, #16
 80054d6:	f000 fdfd 	bl	80060d4 <malloc>
 80054da:	4602      	mov	r2, r0
 80054dc:	f8cb 001c 	str.w	r0, [fp, #28]
 80054e0:	b920      	cbnz	r0, 80054ec <_dtoa_r+0x34>
 80054e2:	4ba7      	ldr	r3, [pc, #668]	@ (8005780 <_dtoa_r+0x2c8>)
 80054e4:	21ef      	movs	r1, #239	@ 0xef
 80054e6:	48a7      	ldr	r0, [pc, #668]	@ (8005784 <_dtoa_r+0x2cc>)
 80054e8:	f001 fccc 	bl	8006e84 <__assert_func>
 80054ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80054f0:	6007      	str	r7, [r0, #0]
 80054f2:	60c7      	str	r7, [r0, #12]
 80054f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	b159      	cbz	r1, 8005514 <_dtoa_r+0x5c>
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	604a      	str	r2, [r1, #4]
 8005500:	2301      	movs	r3, #1
 8005502:	4093      	lsls	r3, r2
 8005504:	608b      	str	r3, [r1, #8]
 8005506:	4658      	mov	r0, fp
 8005508:	f000 feda 	bl	80062c0 <_Bfree>
 800550c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005510:	2200      	movs	r2, #0
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	1e2b      	subs	r3, r5, #0
 8005516:	bfb9      	ittee	lt
 8005518:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800551c:	9303      	strlt	r3, [sp, #12]
 800551e:	2300      	movge	r3, #0
 8005520:	6033      	strge	r3, [r6, #0]
 8005522:	9f03      	ldr	r7, [sp, #12]
 8005524:	4b98      	ldr	r3, [pc, #608]	@ (8005788 <_dtoa_r+0x2d0>)
 8005526:	bfbc      	itt	lt
 8005528:	2201      	movlt	r2, #1
 800552a:	6032      	strlt	r2, [r6, #0]
 800552c:	43bb      	bics	r3, r7
 800552e:	d112      	bne.n	8005556 <_dtoa_r+0x9e>
 8005530:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005532:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005536:	6013      	str	r3, [r2, #0]
 8005538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800553c:	4323      	orrs	r3, r4
 800553e:	f000 854d 	beq.w	8005fdc <_dtoa_r+0xb24>
 8005542:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005544:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800579c <_dtoa_r+0x2e4>
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 854f 	beq.w	8005fec <_dtoa_r+0xb34>
 800554e:	f10a 0303 	add.w	r3, sl, #3
 8005552:	f000 bd49 	b.w	8005fe8 <_dtoa_r+0xb30>
 8005556:	ed9d 7b02 	vldr	d7, [sp, #8]
 800555a:	2200      	movs	r2, #0
 800555c:	ec51 0b17 	vmov	r0, r1, d7
 8005560:	2300      	movs	r3, #0
 8005562:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005566:	f7fb facf 	bl	8000b08 <__aeabi_dcmpeq>
 800556a:	4680      	mov	r8, r0
 800556c:	b158      	cbz	r0, 8005586 <_dtoa_r+0xce>
 800556e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005570:	2301      	movs	r3, #1
 8005572:	6013      	str	r3, [r2, #0]
 8005574:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005576:	b113      	cbz	r3, 800557e <_dtoa_r+0xc6>
 8005578:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800557a:	4b84      	ldr	r3, [pc, #528]	@ (800578c <_dtoa_r+0x2d4>)
 800557c:	6013      	str	r3, [r2, #0]
 800557e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80057a0 <_dtoa_r+0x2e8>
 8005582:	f000 bd33 	b.w	8005fec <_dtoa_r+0xb34>
 8005586:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800558a:	aa16      	add	r2, sp, #88	@ 0x58
 800558c:	a917      	add	r1, sp, #92	@ 0x5c
 800558e:	4658      	mov	r0, fp
 8005590:	f001 f980 	bl	8006894 <__d2b>
 8005594:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005598:	4681      	mov	r9, r0
 800559a:	2e00      	cmp	r6, #0
 800559c:	d077      	beq.n	800568e <_dtoa_r+0x1d6>
 800559e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80055a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80055b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80055b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80055b8:	4619      	mov	r1, r3
 80055ba:	2200      	movs	r2, #0
 80055bc:	4b74      	ldr	r3, [pc, #464]	@ (8005790 <_dtoa_r+0x2d8>)
 80055be:	f7fa fe83 	bl	80002c8 <__aeabi_dsub>
 80055c2:	a369      	add	r3, pc, #420	@ (adr r3, 8005768 <_dtoa_r+0x2b0>)
 80055c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c8:	f7fb f836 	bl	8000638 <__aeabi_dmul>
 80055cc:	a368      	add	r3, pc, #416	@ (adr r3, 8005770 <_dtoa_r+0x2b8>)
 80055ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d2:	f7fa fe7b 	bl	80002cc <__adddf3>
 80055d6:	4604      	mov	r4, r0
 80055d8:	4630      	mov	r0, r6
 80055da:	460d      	mov	r5, r1
 80055dc:	f7fa ffc2 	bl	8000564 <__aeabi_i2d>
 80055e0:	a365      	add	r3, pc, #404	@ (adr r3, 8005778 <_dtoa_r+0x2c0>)
 80055e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e6:	f7fb f827 	bl	8000638 <__aeabi_dmul>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4620      	mov	r0, r4
 80055f0:	4629      	mov	r1, r5
 80055f2:	f7fa fe6b 	bl	80002cc <__adddf3>
 80055f6:	4604      	mov	r4, r0
 80055f8:	460d      	mov	r5, r1
 80055fa:	f7fb facd 	bl	8000b98 <__aeabi_d2iz>
 80055fe:	2200      	movs	r2, #0
 8005600:	4607      	mov	r7, r0
 8005602:	2300      	movs	r3, #0
 8005604:	4620      	mov	r0, r4
 8005606:	4629      	mov	r1, r5
 8005608:	f7fb fa88 	bl	8000b1c <__aeabi_dcmplt>
 800560c:	b140      	cbz	r0, 8005620 <_dtoa_r+0x168>
 800560e:	4638      	mov	r0, r7
 8005610:	f7fa ffa8 	bl	8000564 <__aeabi_i2d>
 8005614:	4622      	mov	r2, r4
 8005616:	462b      	mov	r3, r5
 8005618:	f7fb fa76 	bl	8000b08 <__aeabi_dcmpeq>
 800561c:	b900      	cbnz	r0, 8005620 <_dtoa_r+0x168>
 800561e:	3f01      	subs	r7, #1
 8005620:	2f16      	cmp	r7, #22
 8005622:	d851      	bhi.n	80056c8 <_dtoa_r+0x210>
 8005624:	4b5b      	ldr	r3, [pc, #364]	@ (8005794 <_dtoa_r+0x2dc>)
 8005626:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800562a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005632:	f7fb fa73 	bl	8000b1c <__aeabi_dcmplt>
 8005636:	2800      	cmp	r0, #0
 8005638:	d048      	beq.n	80056cc <_dtoa_r+0x214>
 800563a:	3f01      	subs	r7, #1
 800563c:	2300      	movs	r3, #0
 800563e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005640:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005642:	1b9b      	subs	r3, r3, r6
 8005644:	1e5a      	subs	r2, r3, #1
 8005646:	bf44      	itt	mi
 8005648:	f1c3 0801 	rsbmi	r8, r3, #1
 800564c:	2300      	movmi	r3, #0
 800564e:	9208      	str	r2, [sp, #32]
 8005650:	bf54      	ite	pl
 8005652:	f04f 0800 	movpl.w	r8, #0
 8005656:	9308      	strmi	r3, [sp, #32]
 8005658:	2f00      	cmp	r7, #0
 800565a:	db39      	blt.n	80056d0 <_dtoa_r+0x218>
 800565c:	9b08      	ldr	r3, [sp, #32]
 800565e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005660:	443b      	add	r3, r7
 8005662:	9308      	str	r3, [sp, #32]
 8005664:	2300      	movs	r3, #0
 8005666:	930a      	str	r3, [sp, #40]	@ 0x28
 8005668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800566a:	2b09      	cmp	r3, #9
 800566c:	d864      	bhi.n	8005738 <_dtoa_r+0x280>
 800566e:	2b05      	cmp	r3, #5
 8005670:	bfc4      	itt	gt
 8005672:	3b04      	subgt	r3, #4
 8005674:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005678:	f1a3 0302 	sub.w	r3, r3, #2
 800567c:	bfcc      	ite	gt
 800567e:	2400      	movgt	r4, #0
 8005680:	2401      	movle	r4, #1
 8005682:	2b03      	cmp	r3, #3
 8005684:	d863      	bhi.n	800574e <_dtoa_r+0x296>
 8005686:	e8df f003 	tbb	[pc, r3]
 800568a:	372a      	.short	0x372a
 800568c:	5535      	.short	0x5535
 800568e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005692:	441e      	add	r6, r3
 8005694:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005698:	2b20      	cmp	r3, #32
 800569a:	bfc1      	itttt	gt
 800569c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80056a0:	409f      	lslgt	r7, r3
 80056a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80056a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80056aa:	bfd6      	itet	le
 80056ac:	f1c3 0320 	rsble	r3, r3, #32
 80056b0:	ea47 0003 	orrgt.w	r0, r7, r3
 80056b4:	fa04 f003 	lslle.w	r0, r4, r3
 80056b8:	f7fa ff44 	bl	8000544 <__aeabi_ui2d>
 80056bc:	2201      	movs	r2, #1
 80056be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80056c2:	3e01      	subs	r6, #1
 80056c4:	9214      	str	r2, [sp, #80]	@ 0x50
 80056c6:	e777      	b.n	80055b8 <_dtoa_r+0x100>
 80056c8:	2301      	movs	r3, #1
 80056ca:	e7b8      	b.n	800563e <_dtoa_r+0x186>
 80056cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80056ce:	e7b7      	b.n	8005640 <_dtoa_r+0x188>
 80056d0:	427b      	negs	r3, r7
 80056d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80056d4:	2300      	movs	r3, #0
 80056d6:	eba8 0807 	sub.w	r8, r8, r7
 80056da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80056dc:	e7c4      	b.n	8005668 <_dtoa_r+0x1b0>
 80056de:	2300      	movs	r3, #0
 80056e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	dc35      	bgt.n	8005754 <_dtoa_r+0x29c>
 80056e8:	2301      	movs	r3, #1
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	9307      	str	r3, [sp, #28]
 80056ee:	461a      	mov	r2, r3
 80056f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80056f2:	e00b      	b.n	800570c <_dtoa_r+0x254>
 80056f4:	2301      	movs	r3, #1
 80056f6:	e7f3      	b.n	80056e0 <_dtoa_r+0x228>
 80056f8:	2300      	movs	r3, #0
 80056fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056fe:	18fb      	adds	r3, r7, r3
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	3301      	adds	r3, #1
 8005704:	2b01      	cmp	r3, #1
 8005706:	9307      	str	r3, [sp, #28]
 8005708:	bfb8      	it	lt
 800570a:	2301      	movlt	r3, #1
 800570c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005710:	2100      	movs	r1, #0
 8005712:	2204      	movs	r2, #4
 8005714:	f102 0514 	add.w	r5, r2, #20
 8005718:	429d      	cmp	r5, r3
 800571a:	d91f      	bls.n	800575c <_dtoa_r+0x2a4>
 800571c:	6041      	str	r1, [r0, #4]
 800571e:	4658      	mov	r0, fp
 8005720:	f000 fd8e 	bl	8006240 <_Balloc>
 8005724:	4682      	mov	sl, r0
 8005726:	2800      	cmp	r0, #0
 8005728:	d13c      	bne.n	80057a4 <_dtoa_r+0x2ec>
 800572a:	4b1b      	ldr	r3, [pc, #108]	@ (8005798 <_dtoa_r+0x2e0>)
 800572c:	4602      	mov	r2, r0
 800572e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005732:	e6d8      	b.n	80054e6 <_dtoa_r+0x2e>
 8005734:	2301      	movs	r3, #1
 8005736:	e7e0      	b.n	80056fa <_dtoa_r+0x242>
 8005738:	2401      	movs	r4, #1
 800573a:	2300      	movs	r3, #0
 800573c:	9309      	str	r3, [sp, #36]	@ 0x24
 800573e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005740:	f04f 33ff 	mov.w	r3, #4294967295
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	9307      	str	r3, [sp, #28]
 8005748:	2200      	movs	r2, #0
 800574a:	2312      	movs	r3, #18
 800574c:	e7d0      	b.n	80056f0 <_dtoa_r+0x238>
 800574e:	2301      	movs	r3, #1
 8005750:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005752:	e7f5      	b.n	8005740 <_dtoa_r+0x288>
 8005754:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005756:	9300      	str	r3, [sp, #0]
 8005758:	9307      	str	r3, [sp, #28]
 800575a:	e7d7      	b.n	800570c <_dtoa_r+0x254>
 800575c:	3101      	adds	r1, #1
 800575e:	0052      	lsls	r2, r2, #1
 8005760:	e7d8      	b.n	8005714 <_dtoa_r+0x25c>
 8005762:	bf00      	nop
 8005764:	f3af 8000 	nop.w
 8005768:	636f4361 	.word	0x636f4361
 800576c:	3fd287a7 	.word	0x3fd287a7
 8005770:	8b60c8b3 	.word	0x8b60c8b3
 8005774:	3fc68a28 	.word	0x3fc68a28
 8005778:	509f79fb 	.word	0x509f79fb
 800577c:	3fd34413 	.word	0x3fd34413
 8005780:	08007169 	.word	0x08007169
 8005784:	08007180 	.word	0x08007180
 8005788:	7ff00000 	.word	0x7ff00000
 800578c:	08007139 	.word	0x08007139
 8005790:	3ff80000 	.word	0x3ff80000
 8005794:	08007278 	.word	0x08007278
 8005798:	080071d8 	.word	0x080071d8
 800579c:	08007165 	.word	0x08007165
 80057a0:	08007138 	.word	0x08007138
 80057a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80057a8:	6018      	str	r0, [r3, #0]
 80057aa:	9b07      	ldr	r3, [sp, #28]
 80057ac:	2b0e      	cmp	r3, #14
 80057ae:	f200 80a4 	bhi.w	80058fa <_dtoa_r+0x442>
 80057b2:	2c00      	cmp	r4, #0
 80057b4:	f000 80a1 	beq.w	80058fa <_dtoa_r+0x442>
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	dd33      	ble.n	8005824 <_dtoa_r+0x36c>
 80057bc:	4bad      	ldr	r3, [pc, #692]	@ (8005a74 <_dtoa_r+0x5bc>)
 80057be:	f007 020f 	and.w	r2, r7, #15
 80057c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057c6:	ed93 7b00 	vldr	d7, [r3]
 80057ca:	05f8      	lsls	r0, r7, #23
 80057cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80057d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80057d4:	d516      	bpl.n	8005804 <_dtoa_r+0x34c>
 80057d6:	4ba8      	ldr	r3, [pc, #672]	@ (8005a78 <_dtoa_r+0x5c0>)
 80057d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80057e0:	f7fb f854 	bl	800088c <__aeabi_ddiv>
 80057e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057e8:	f004 040f 	and.w	r4, r4, #15
 80057ec:	2603      	movs	r6, #3
 80057ee:	4da2      	ldr	r5, [pc, #648]	@ (8005a78 <_dtoa_r+0x5c0>)
 80057f0:	b954      	cbnz	r4, 8005808 <_dtoa_r+0x350>
 80057f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057fa:	f7fb f847 	bl	800088c <__aeabi_ddiv>
 80057fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005802:	e028      	b.n	8005856 <_dtoa_r+0x39e>
 8005804:	2602      	movs	r6, #2
 8005806:	e7f2      	b.n	80057ee <_dtoa_r+0x336>
 8005808:	07e1      	lsls	r1, r4, #31
 800580a:	d508      	bpl.n	800581e <_dtoa_r+0x366>
 800580c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005810:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005814:	f7fa ff10 	bl	8000638 <__aeabi_dmul>
 8005818:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800581c:	3601      	adds	r6, #1
 800581e:	1064      	asrs	r4, r4, #1
 8005820:	3508      	adds	r5, #8
 8005822:	e7e5      	b.n	80057f0 <_dtoa_r+0x338>
 8005824:	f000 80d2 	beq.w	80059cc <_dtoa_r+0x514>
 8005828:	427c      	negs	r4, r7
 800582a:	4b92      	ldr	r3, [pc, #584]	@ (8005a74 <_dtoa_r+0x5bc>)
 800582c:	4d92      	ldr	r5, [pc, #584]	@ (8005a78 <_dtoa_r+0x5c0>)
 800582e:	f004 020f 	and.w	r2, r4, #15
 8005832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800583e:	f7fa fefb 	bl	8000638 <__aeabi_dmul>
 8005842:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005846:	1124      	asrs	r4, r4, #4
 8005848:	2300      	movs	r3, #0
 800584a:	2602      	movs	r6, #2
 800584c:	2c00      	cmp	r4, #0
 800584e:	f040 80b2 	bne.w	80059b6 <_dtoa_r+0x4fe>
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1d3      	bne.n	80057fe <_dtoa_r+0x346>
 8005856:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005858:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800585c:	2b00      	cmp	r3, #0
 800585e:	f000 80b7 	beq.w	80059d0 <_dtoa_r+0x518>
 8005862:	4b86      	ldr	r3, [pc, #536]	@ (8005a7c <_dtoa_r+0x5c4>)
 8005864:	2200      	movs	r2, #0
 8005866:	4620      	mov	r0, r4
 8005868:	4629      	mov	r1, r5
 800586a:	f7fb f957 	bl	8000b1c <__aeabi_dcmplt>
 800586e:	2800      	cmp	r0, #0
 8005870:	f000 80ae 	beq.w	80059d0 <_dtoa_r+0x518>
 8005874:	9b07      	ldr	r3, [sp, #28]
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 80aa 	beq.w	80059d0 <_dtoa_r+0x518>
 800587c:	9b00      	ldr	r3, [sp, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	dd37      	ble.n	80058f2 <_dtoa_r+0x43a>
 8005882:	1e7b      	subs	r3, r7, #1
 8005884:	9304      	str	r3, [sp, #16]
 8005886:	4620      	mov	r0, r4
 8005888:	4b7d      	ldr	r3, [pc, #500]	@ (8005a80 <_dtoa_r+0x5c8>)
 800588a:	2200      	movs	r2, #0
 800588c:	4629      	mov	r1, r5
 800588e:	f7fa fed3 	bl	8000638 <__aeabi_dmul>
 8005892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005896:	9c00      	ldr	r4, [sp, #0]
 8005898:	3601      	adds	r6, #1
 800589a:	4630      	mov	r0, r6
 800589c:	f7fa fe62 	bl	8000564 <__aeabi_i2d>
 80058a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058a4:	f7fa fec8 	bl	8000638 <__aeabi_dmul>
 80058a8:	4b76      	ldr	r3, [pc, #472]	@ (8005a84 <_dtoa_r+0x5cc>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	f7fa fd0e 	bl	80002cc <__adddf3>
 80058b0:	4605      	mov	r5, r0
 80058b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80058b6:	2c00      	cmp	r4, #0
 80058b8:	f040 808d 	bne.w	80059d6 <_dtoa_r+0x51e>
 80058bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058c0:	4b71      	ldr	r3, [pc, #452]	@ (8005a88 <_dtoa_r+0x5d0>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	f7fa fd00 	bl	80002c8 <__aeabi_dsub>
 80058c8:	4602      	mov	r2, r0
 80058ca:	460b      	mov	r3, r1
 80058cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058d0:	462a      	mov	r2, r5
 80058d2:	4633      	mov	r3, r6
 80058d4:	f7fb f940 	bl	8000b58 <__aeabi_dcmpgt>
 80058d8:	2800      	cmp	r0, #0
 80058da:	f040 828b 	bne.w	8005df4 <_dtoa_r+0x93c>
 80058de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e2:	462a      	mov	r2, r5
 80058e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80058e8:	f7fb f918 	bl	8000b1c <__aeabi_dcmplt>
 80058ec:	2800      	cmp	r0, #0
 80058ee:	f040 8128 	bne.w	8005b42 <_dtoa_r+0x68a>
 80058f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80058f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80058fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f2c0 815a 	blt.w	8005bb6 <_dtoa_r+0x6fe>
 8005902:	2f0e      	cmp	r7, #14
 8005904:	f300 8157 	bgt.w	8005bb6 <_dtoa_r+0x6fe>
 8005908:	4b5a      	ldr	r3, [pc, #360]	@ (8005a74 <_dtoa_r+0x5bc>)
 800590a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800590e:	ed93 7b00 	vldr	d7, [r3]
 8005912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005914:	2b00      	cmp	r3, #0
 8005916:	ed8d 7b00 	vstr	d7, [sp]
 800591a:	da03      	bge.n	8005924 <_dtoa_r+0x46c>
 800591c:	9b07      	ldr	r3, [sp, #28]
 800591e:	2b00      	cmp	r3, #0
 8005920:	f340 8101 	ble.w	8005b26 <_dtoa_r+0x66e>
 8005924:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005928:	4656      	mov	r6, sl
 800592a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800592e:	4620      	mov	r0, r4
 8005930:	4629      	mov	r1, r5
 8005932:	f7fa ffab 	bl	800088c <__aeabi_ddiv>
 8005936:	f7fb f92f 	bl	8000b98 <__aeabi_d2iz>
 800593a:	4680      	mov	r8, r0
 800593c:	f7fa fe12 	bl	8000564 <__aeabi_i2d>
 8005940:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005944:	f7fa fe78 	bl	8000638 <__aeabi_dmul>
 8005948:	4602      	mov	r2, r0
 800594a:	460b      	mov	r3, r1
 800594c:	4620      	mov	r0, r4
 800594e:	4629      	mov	r1, r5
 8005950:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005954:	f7fa fcb8 	bl	80002c8 <__aeabi_dsub>
 8005958:	f806 4b01 	strb.w	r4, [r6], #1
 800595c:	9d07      	ldr	r5, [sp, #28]
 800595e:	eba6 040a 	sub.w	r4, r6, sl
 8005962:	42a5      	cmp	r5, r4
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	f040 8117 	bne.w	8005b9a <_dtoa_r+0x6e2>
 800596c:	f7fa fcae 	bl	80002cc <__adddf3>
 8005970:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005974:	4604      	mov	r4, r0
 8005976:	460d      	mov	r5, r1
 8005978:	f7fb f8ee 	bl	8000b58 <__aeabi_dcmpgt>
 800597c:	2800      	cmp	r0, #0
 800597e:	f040 80f9 	bne.w	8005b74 <_dtoa_r+0x6bc>
 8005982:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005986:	4620      	mov	r0, r4
 8005988:	4629      	mov	r1, r5
 800598a:	f7fb f8bd 	bl	8000b08 <__aeabi_dcmpeq>
 800598e:	b118      	cbz	r0, 8005998 <_dtoa_r+0x4e0>
 8005990:	f018 0f01 	tst.w	r8, #1
 8005994:	f040 80ee 	bne.w	8005b74 <_dtoa_r+0x6bc>
 8005998:	4649      	mov	r1, r9
 800599a:	4658      	mov	r0, fp
 800599c:	f000 fc90 	bl	80062c0 <_Bfree>
 80059a0:	2300      	movs	r3, #0
 80059a2:	7033      	strb	r3, [r6, #0]
 80059a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80059a6:	3701      	adds	r7, #1
 80059a8:	601f      	str	r7, [r3, #0]
 80059aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 831d 	beq.w	8005fec <_dtoa_r+0xb34>
 80059b2:	601e      	str	r6, [r3, #0]
 80059b4:	e31a      	b.n	8005fec <_dtoa_r+0xb34>
 80059b6:	07e2      	lsls	r2, r4, #31
 80059b8:	d505      	bpl.n	80059c6 <_dtoa_r+0x50e>
 80059ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059be:	f7fa fe3b 	bl	8000638 <__aeabi_dmul>
 80059c2:	3601      	adds	r6, #1
 80059c4:	2301      	movs	r3, #1
 80059c6:	1064      	asrs	r4, r4, #1
 80059c8:	3508      	adds	r5, #8
 80059ca:	e73f      	b.n	800584c <_dtoa_r+0x394>
 80059cc:	2602      	movs	r6, #2
 80059ce:	e742      	b.n	8005856 <_dtoa_r+0x39e>
 80059d0:	9c07      	ldr	r4, [sp, #28]
 80059d2:	9704      	str	r7, [sp, #16]
 80059d4:	e761      	b.n	800589a <_dtoa_r+0x3e2>
 80059d6:	4b27      	ldr	r3, [pc, #156]	@ (8005a74 <_dtoa_r+0x5bc>)
 80059d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80059da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80059e2:	4454      	add	r4, sl
 80059e4:	2900      	cmp	r1, #0
 80059e6:	d053      	beq.n	8005a90 <_dtoa_r+0x5d8>
 80059e8:	4928      	ldr	r1, [pc, #160]	@ (8005a8c <_dtoa_r+0x5d4>)
 80059ea:	2000      	movs	r0, #0
 80059ec:	f7fa ff4e 	bl	800088c <__aeabi_ddiv>
 80059f0:	4633      	mov	r3, r6
 80059f2:	462a      	mov	r2, r5
 80059f4:	f7fa fc68 	bl	80002c8 <__aeabi_dsub>
 80059f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059fc:	4656      	mov	r6, sl
 80059fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a02:	f7fb f8c9 	bl	8000b98 <__aeabi_d2iz>
 8005a06:	4605      	mov	r5, r0
 8005a08:	f7fa fdac 	bl	8000564 <__aeabi_i2d>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a14:	f7fa fc58 	bl	80002c8 <__aeabi_dsub>
 8005a18:	3530      	adds	r5, #48	@ 0x30
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a22:	f806 5b01 	strb.w	r5, [r6], #1
 8005a26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a2a:	f7fb f877 	bl	8000b1c <__aeabi_dcmplt>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d171      	bne.n	8005b16 <_dtoa_r+0x65e>
 8005a32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a36:	4911      	ldr	r1, [pc, #68]	@ (8005a7c <_dtoa_r+0x5c4>)
 8005a38:	2000      	movs	r0, #0
 8005a3a:	f7fa fc45 	bl	80002c8 <__aeabi_dsub>
 8005a3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a42:	f7fb f86b 	bl	8000b1c <__aeabi_dcmplt>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	f040 8095 	bne.w	8005b76 <_dtoa_r+0x6be>
 8005a4c:	42a6      	cmp	r6, r4
 8005a4e:	f43f af50 	beq.w	80058f2 <_dtoa_r+0x43a>
 8005a52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a56:	4b0a      	ldr	r3, [pc, #40]	@ (8005a80 <_dtoa_r+0x5c8>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f7fa fded 	bl	8000638 <__aeabi_dmul>
 8005a5e:	4b08      	ldr	r3, [pc, #32]	@ (8005a80 <_dtoa_r+0x5c8>)
 8005a60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a64:	2200      	movs	r2, #0
 8005a66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a6a:	f7fa fde5 	bl	8000638 <__aeabi_dmul>
 8005a6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a72:	e7c4      	b.n	80059fe <_dtoa_r+0x546>
 8005a74:	08007278 	.word	0x08007278
 8005a78:	08007250 	.word	0x08007250
 8005a7c:	3ff00000 	.word	0x3ff00000
 8005a80:	40240000 	.word	0x40240000
 8005a84:	401c0000 	.word	0x401c0000
 8005a88:	40140000 	.word	0x40140000
 8005a8c:	3fe00000 	.word	0x3fe00000
 8005a90:	4631      	mov	r1, r6
 8005a92:	4628      	mov	r0, r5
 8005a94:	f7fa fdd0 	bl	8000638 <__aeabi_dmul>
 8005a98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a9c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005a9e:	4656      	mov	r6, sl
 8005aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aa4:	f7fb f878 	bl	8000b98 <__aeabi_d2iz>
 8005aa8:	4605      	mov	r5, r0
 8005aaa:	f7fa fd5b 	bl	8000564 <__aeabi_i2d>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ab6:	f7fa fc07 	bl	80002c8 <__aeabi_dsub>
 8005aba:	3530      	adds	r5, #48	@ 0x30
 8005abc:	f806 5b01 	strb.w	r5, [r6], #1
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	42a6      	cmp	r6, r4
 8005ac6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005aca:	f04f 0200 	mov.w	r2, #0
 8005ace:	d124      	bne.n	8005b1a <_dtoa_r+0x662>
 8005ad0:	4bac      	ldr	r3, [pc, #688]	@ (8005d84 <_dtoa_r+0x8cc>)
 8005ad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005ad6:	f7fa fbf9 	bl	80002cc <__adddf3>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ae2:	f7fb f839 	bl	8000b58 <__aeabi_dcmpgt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	d145      	bne.n	8005b76 <_dtoa_r+0x6be>
 8005aea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005aee:	49a5      	ldr	r1, [pc, #660]	@ (8005d84 <_dtoa_r+0x8cc>)
 8005af0:	2000      	movs	r0, #0
 8005af2:	f7fa fbe9 	bl	80002c8 <__aeabi_dsub>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005afe:	f7fb f80d 	bl	8000b1c <__aeabi_dcmplt>
 8005b02:	2800      	cmp	r0, #0
 8005b04:	f43f aef5 	beq.w	80058f2 <_dtoa_r+0x43a>
 8005b08:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005b0a:	1e73      	subs	r3, r6, #1
 8005b0c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005b0e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005b12:	2b30      	cmp	r3, #48	@ 0x30
 8005b14:	d0f8      	beq.n	8005b08 <_dtoa_r+0x650>
 8005b16:	9f04      	ldr	r7, [sp, #16]
 8005b18:	e73e      	b.n	8005998 <_dtoa_r+0x4e0>
 8005b1a:	4b9b      	ldr	r3, [pc, #620]	@ (8005d88 <_dtoa_r+0x8d0>)
 8005b1c:	f7fa fd8c 	bl	8000638 <__aeabi_dmul>
 8005b20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b24:	e7bc      	b.n	8005aa0 <_dtoa_r+0x5e8>
 8005b26:	d10c      	bne.n	8005b42 <_dtoa_r+0x68a>
 8005b28:	4b98      	ldr	r3, [pc, #608]	@ (8005d8c <_dtoa_r+0x8d4>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b30:	f7fa fd82 	bl	8000638 <__aeabi_dmul>
 8005b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b38:	f7fb f804 	bl	8000b44 <__aeabi_dcmpge>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	f000 8157 	beq.w	8005df0 <_dtoa_r+0x938>
 8005b42:	2400      	movs	r4, #0
 8005b44:	4625      	mov	r5, r4
 8005b46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b48:	43db      	mvns	r3, r3
 8005b4a:	9304      	str	r3, [sp, #16]
 8005b4c:	4656      	mov	r6, sl
 8005b4e:	2700      	movs	r7, #0
 8005b50:	4621      	mov	r1, r4
 8005b52:	4658      	mov	r0, fp
 8005b54:	f000 fbb4 	bl	80062c0 <_Bfree>
 8005b58:	2d00      	cmp	r5, #0
 8005b5a:	d0dc      	beq.n	8005b16 <_dtoa_r+0x65e>
 8005b5c:	b12f      	cbz	r7, 8005b6a <_dtoa_r+0x6b2>
 8005b5e:	42af      	cmp	r7, r5
 8005b60:	d003      	beq.n	8005b6a <_dtoa_r+0x6b2>
 8005b62:	4639      	mov	r1, r7
 8005b64:	4658      	mov	r0, fp
 8005b66:	f000 fbab 	bl	80062c0 <_Bfree>
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	4658      	mov	r0, fp
 8005b6e:	f000 fba7 	bl	80062c0 <_Bfree>
 8005b72:	e7d0      	b.n	8005b16 <_dtoa_r+0x65e>
 8005b74:	9704      	str	r7, [sp, #16]
 8005b76:	4633      	mov	r3, r6
 8005b78:	461e      	mov	r6, r3
 8005b7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b7e:	2a39      	cmp	r2, #57	@ 0x39
 8005b80:	d107      	bne.n	8005b92 <_dtoa_r+0x6da>
 8005b82:	459a      	cmp	sl, r3
 8005b84:	d1f8      	bne.n	8005b78 <_dtoa_r+0x6c0>
 8005b86:	9a04      	ldr	r2, [sp, #16]
 8005b88:	3201      	adds	r2, #1
 8005b8a:	9204      	str	r2, [sp, #16]
 8005b8c:	2230      	movs	r2, #48	@ 0x30
 8005b8e:	f88a 2000 	strb.w	r2, [sl]
 8005b92:	781a      	ldrb	r2, [r3, #0]
 8005b94:	3201      	adds	r2, #1
 8005b96:	701a      	strb	r2, [r3, #0]
 8005b98:	e7bd      	b.n	8005b16 <_dtoa_r+0x65e>
 8005b9a:	4b7b      	ldr	r3, [pc, #492]	@ (8005d88 <_dtoa_r+0x8d0>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f7fa fd4b 	bl	8000638 <__aeabi_dmul>
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	460d      	mov	r5, r1
 8005baa:	f7fa ffad 	bl	8000b08 <__aeabi_dcmpeq>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	f43f aebb 	beq.w	800592a <_dtoa_r+0x472>
 8005bb4:	e6f0      	b.n	8005998 <_dtoa_r+0x4e0>
 8005bb6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005bb8:	2a00      	cmp	r2, #0
 8005bba:	f000 80db 	beq.w	8005d74 <_dtoa_r+0x8bc>
 8005bbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bc0:	2a01      	cmp	r2, #1
 8005bc2:	f300 80bf 	bgt.w	8005d44 <_dtoa_r+0x88c>
 8005bc6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005bc8:	2a00      	cmp	r2, #0
 8005bca:	f000 80b7 	beq.w	8005d3c <_dtoa_r+0x884>
 8005bce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005bd2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005bd4:	4646      	mov	r6, r8
 8005bd6:	9a08      	ldr	r2, [sp, #32]
 8005bd8:	2101      	movs	r1, #1
 8005bda:	441a      	add	r2, r3
 8005bdc:	4658      	mov	r0, fp
 8005bde:	4498      	add	r8, r3
 8005be0:	9208      	str	r2, [sp, #32]
 8005be2:	f000 fc21 	bl	8006428 <__i2b>
 8005be6:	4605      	mov	r5, r0
 8005be8:	b15e      	cbz	r6, 8005c02 <_dtoa_r+0x74a>
 8005bea:	9b08      	ldr	r3, [sp, #32]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	dd08      	ble.n	8005c02 <_dtoa_r+0x74a>
 8005bf0:	42b3      	cmp	r3, r6
 8005bf2:	9a08      	ldr	r2, [sp, #32]
 8005bf4:	bfa8      	it	ge
 8005bf6:	4633      	movge	r3, r6
 8005bf8:	eba8 0803 	sub.w	r8, r8, r3
 8005bfc:	1af6      	subs	r6, r6, r3
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	9308      	str	r3, [sp, #32]
 8005c02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c04:	b1f3      	cbz	r3, 8005c44 <_dtoa_r+0x78c>
 8005c06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 80b7 	beq.w	8005d7c <_dtoa_r+0x8c4>
 8005c0e:	b18c      	cbz	r4, 8005c34 <_dtoa_r+0x77c>
 8005c10:	4629      	mov	r1, r5
 8005c12:	4622      	mov	r2, r4
 8005c14:	4658      	mov	r0, fp
 8005c16:	f000 fcc7 	bl	80065a8 <__pow5mult>
 8005c1a:	464a      	mov	r2, r9
 8005c1c:	4601      	mov	r1, r0
 8005c1e:	4605      	mov	r5, r0
 8005c20:	4658      	mov	r0, fp
 8005c22:	f000 fc17 	bl	8006454 <__multiply>
 8005c26:	4649      	mov	r1, r9
 8005c28:	9004      	str	r0, [sp, #16]
 8005c2a:	4658      	mov	r0, fp
 8005c2c:	f000 fb48 	bl	80062c0 <_Bfree>
 8005c30:	9b04      	ldr	r3, [sp, #16]
 8005c32:	4699      	mov	r9, r3
 8005c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c36:	1b1a      	subs	r2, r3, r4
 8005c38:	d004      	beq.n	8005c44 <_dtoa_r+0x78c>
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	4658      	mov	r0, fp
 8005c3e:	f000 fcb3 	bl	80065a8 <__pow5mult>
 8005c42:	4681      	mov	r9, r0
 8005c44:	2101      	movs	r1, #1
 8005c46:	4658      	mov	r0, fp
 8005c48:	f000 fbee 	bl	8006428 <__i2b>
 8005c4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c4e:	4604      	mov	r4, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 81cf 	beq.w	8005ff4 <_dtoa_r+0xb3c>
 8005c56:	461a      	mov	r2, r3
 8005c58:	4601      	mov	r1, r0
 8005c5a:	4658      	mov	r0, fp
 8005c5c:	f000 fca4 	bl	80065a8 <__pow5mult>
 8005c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	4604      	mov	r4, r0
 8005c66:	f300 8095 	bgt.w	8005d94 <_dtoa_r+0x8dc>
 8005c6a:	9b02      	ldr	r3, [sp, #8]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f040 8087 	bne.w	8005d80 <_dtoa_r+0x8c8>
 8005c72:	9b03      	ldr	r3, [sp, #12]
 8005c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f040 8089 	bne.w	8005d90 <_dtoa_r+0x8d8>
 8005c7e:	9b03      	ldr	r3, [sp, #12]
 8005c80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c84:	0d1b      	lsrs	r3, r3, #20
 8005c86:	051b      	lsls	r3, r3, #20
 8005c88:	b12b      	cbz	r3, 8005c96 <_dtoa_r+0x7de>
 8005c8a:	9b08      	ldr	r3, [sp, #32]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	9308      	str	r3, [sp, #32]
 8005c90:	f108 0801 	add.w	r8, r8, #1
 8005c94:	2301      	movs	r3, #1
 8005c96:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f000 81b0 	beq.w	8006000 <_dtoa_r+0xb48>
 8005ca0:	6923      	ldr	r3, [r4, #16]
 8005ca2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ca6:	6918      	ldr	r0, [r3, #16]
 8005ca8:	f000 fb72 	bl	8006390 <__hi0bits>
 8005cac:	f1c0 0020 	rsb	r0, r0, #32
 8005cb0:	9b08      	ldr	r3, [sp, #32]
 8005cb2:	4418      	add	r0, r3
 8005cb4:	f010 001f 	ands.w	r0, r0, #31
 8005cb8:	d077      	beq.n	8005daa <_dtoa_r+0x8f2>
 8005cba:	f1c0 0320 	rsb	r3, r0, #32
 8005cbe:	2b04      	cmp	r3, #4
 8005cc0:	dd6b      	ble.n	8005d9a <_dtoa_r+0x8e2>
 8005cc2:	9b08      	ldr	r3, [sp, #32]
 8005cc4:	f1c0 001c 	rsb	r0, r0, #28
 8005cc8:	4403      	add	r3, r0
 8005cca:	4480      	add	r8, r0
 8005ccc:	4406      	add	r6, r0
 8005cce:	9308      	str	r3, [sp, #32]
 8005cd0:	f1b8 0f00 	cmp.w	r8, #0
 8005cd4:	dd05      	ble.n	8005ce2 <_dtoa_r+0x82a>
 8005cd6:	4649      	mov	r1, r9
 8005cd8:	4642      	mov	r2, r8
 8005cda:	4658      	mov	r0, fp
 8005cdc:	f000 fcbe 	bl	800665c <__lshift>
 8005ce0:	4681      	mov	r9, r0
 8005ce2:	9b08      	ldr	r3, [sp, #32]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	dd05      	ble.n	8005cf4 <_dtoa_r+0x83c>
 8005ce8:	4621      	mov	r1, r4
 8005cea:	461a      	mov	r2, r3
 8005cec:	4658      	mov	r0, fp
 8005cee:	f000 fcb5 	bl	800665c <__lshift>
 8005cf2:	4604      	mov	r4, r0
 8005cf4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d059      	beq.n	8005dae <_dtoa_r+0x8f6>
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	4648      	mov	r0, r9
 8005cfe:	f000 fd19 	bl	8006734 <__mcmp>
 8005d02:	2800      	cmp	r0, #0
 8005d04:	da53      	bge.n	8005dae <_dtoa_r+0x8f6>
 8005d06:	1e7b      	subs	r3, r7, #1
 8005d08:	9304      	str	r3, [sp, #16]
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	220a      	movs	r2, #10
 8005d10:	4658      	mov	r0, fp
 8005d12:	f000 faf7 	bl	8006304 <__multadd>
 8005d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d18:	4681      	mov	r9, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 8172 	beq.w	8006004 <_dtoa_r+0xb4c>
 8005d20:	2300      	movs	r3, #0
 8005d22:	4629      	mov	r1, r5
 8005d24:	220a      	movs	r2, #10
 8005d26:	4658      	mov	r0, fp
 8005d28:	f000 faec 	bl	8006304 <__multadd>
 8005d2c:	9b00      	ldr	r3, [sp, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	4605      	mov	r5, r0
 8005d32:	dc67      	bgt.n	8005e04 <_dtoa_r+0x94c>
 8005d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	dc41      	bgt.n	8005dbe <_dtoa_r+0x906>
 8005d3a:	e063      	b.n	8005e04 <_dtoa_r+0x94c>
 8005d3c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005d3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005d42:	e746      	b.n	8005bd2 <_dtoa_r+0x71a>
 8005d44:	9b07      	ldr	r3, [sp, #28]
 8005d46:	1e5c      	subs	r4, r3, #1
 8005d48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d4a:	42a3      	cmp	r3, r4
 8005d4c:	bfbf      	itttt	lt
 8005d4e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005d50:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005d52:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005d54:	1ae3      	sublt	r3, r4, r3
 8005d56:	bfb4      	ite	lt
 8005d58:	18d2      	addlt	r2, r2, r3
 8005d5a:	1b1c      	subge	r4, r3, r4
 8005d5c:	9b07      	ldr	r3, [sp, #28]
 8005d5e:	bfbc      	itt	lt
 8005d60:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005d62:	2400      	movlt	r4, #0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	bfb5      	itete	lt
 8005d68:	eba8 0603 	sublt.w	r6, r8, r3
 8005d6c:	9b07      	ldrge	r3, [sp, #28]
 8005d6e:	2300      	movlt	r3, #0
 8005d70:	4646      	movge	r6, r8
 8005d72:	e730      	b.n	8005bd6 <_dtoa_r+0x71e>
 8005d74:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d76:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005d78:	4646      	mov	r6, r8
 8005d7a:	e735      	b.n	8005be8 <_dtoa_r+0x730>
 8005d7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d7e:	e75c      	b.n	8005c3a <_dtoa_r+0x782>
 8005d80:	2300      	movs	r3, #0
 8005d82:	e788      	b.n	8005c96 <_dtoa_r+0x7de>
 8005d84:	3fe00000 	.word	0x3fe00000
 8005d88:	40240000 	.word	0x40240000
 8005d8c:	40140000 	.word	0x40140000
 8005d90:	9b02      	ldr	r3, [sp, #8]
 8005d92:	e780      	b.n	8005c96 <_dtoa_r+0x7de>
 8005d94:	2300      	movs	r3, #0
 8005d96:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d98:	e782      	b.n	8005ca0 <_dtoa_r+0x7e8>
 8005d9a:	d099      	beq.n	8005cd0 <_dtoa_r+0x818>
 8005d9c:	9a08      	ldr	r2, [sp, #32]
 8005d9e:	331c      	adds	r3, #28
 8005da0:	441a      	add	r2, r3
 8005da2:	4498      	add	r8, r3
 8005da4:	441e      	add	r6, r3
 8005da6:	9208      	str	r2, [sp, #32]
 8005da8:	e792      	b.n	8005cd0 <_dtoa_r+0x818>
 8005daa:	4603      	mov	r3, r0
 8005dac:	e7f6      	b.n	8005d9c <_dtoa_r+0x8e4>
 8005dae:	9b07      	ldr	r3, [sp, #28]
 8005db0:	9704      	str	r7, [sp, #16]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	dc20      	bgt.n	8005df8 <_dtoa_r+0x940>
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	dd1e      	ble.n	8005dfc <_dtoa_r+0x944>
 8005dbe:	9b00      	ldr	r3, [sp, #0]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	f47f aec0 	bne.w	8005b46 <_dtoa_r+0x68e>
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	2205      	movs	r2, #5
 8005dca:	4658      	mov	r0, fp
 8005dcc:	f000 fa9a 	bl	8006304 <__multadd>
 8005dd0:	4601      	mov	r1, r0
 8005dd2:	4604      	mov	r4, r0
 8005dd4:	4648      	mov	r0, r9
 8005dd6:	f000 fcad 	bl	8006734 <__mcmp>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	f77f aeb3 	ble.w	8005b46 <_dtoa_r+0x68e>
 8005de0:	4656      	mov	r6, sl
 8005de2:	2331      	movs	r3, #49	@ 0x31
 8005de4:	f806 3b01 	strb.w	r3, [r6], #1
 8005de8:	9b04      	ldr	r3, [sp, #16]
 8005dea:	3301      	adds	r3, #1
 8005dec:	9304      	str	r3, [sp, #16]
 8005dee:	e6ae      	b.n	8005b4e <_dtoa_r+0x696>
 8005df0:	9c07      	ldr	r4, [sp, #28]
 8005df2:	9704      	str	r7, [sp, #16]
 8005df4:	4625      	mov	r5, r4
 8005df6:	e7f3      	b.n	8005de0 <_dtoa_r+0x928>
 8005df8:	9b07      	ldr	r3, [sp, #28]
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 8104 	beq.w	800600c <_dtoa_r+0xb54>
 8005e04:	2e00      	cmp	r6, #0
 8005e06:	dd05      	ble.n	8005e14 <_dtoa_r+0x95c>
 8005e08:	4629      	mov	r1, r5
 8005e0a:	4632      	mov	r2, r6
 8005e0c:	4658      	mov	r0, fp
 8005e0e:	f000 fc25 	bl	800665c <__lshift>
 8005e12:	4605      	mov	r5, r0
 8005e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d05a      	beq.n	8005ed0 <_dtoa_r+0xa18>
 8005e1a:	6869      	ldr	r1, [r5, #4]
 8005e1c:	4658      	mov	r0, fp
 8005e1e:	f000 fa0f 	bl	8006240 <_Balloc>
 8005e22:	4606      	mov	r6, r0
 8005e24:	b928      	cbnz	r0, 8005e32 <_dtoa_r+0x97a>
 8005e26:	4b84      	ldr	r3, [pc, #528]	@ (8006038 <_dtoa_r+0xb80>)
 8005e28:	4602      	mov	r2, r0
 8005e2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005e2e:	f7ff bb5a 	b.w	80054e6 <_dtoa_r+0x2e>
 8005e32:	692a      	ldr	r2, [r5, #16]
 8005e34:	3202      	adds	r2, #2
 8005e36:	0092      	lsls	r2, r2, #2
 8005e38:	f105 010c 	add.w	r1, r5, #12
 8005e3c:	300c      	adds	r0, #12
 8005e3e:	f001 f813 	bl	8006e68 <memcpy>
 8005e42:	2201      	movs	r2, #1
 8005e44:	4631      	mov	r1, r6
 8005e46:	4658      	mov	r0, fp
 8005e48:	f000 fc08 	bl	800665c <__lshift>
 8005e4c:	f10a 0301 	add.w	r3, sl, #1
 8005e50:	9307      	str	r3, [sp, #28]
 8005e52:	9b00      	ldr	r3, [sp, #0]
 8005e54:	4453      	add	r3, sl
 8005e56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e58:	9b02      	ldr	r3, [sp, #8]
 8005e5a:	f003 0301 	and.w	r3, r3, #1
 8005e5e:	462f      	mov	r7, r5
 8005e60:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e62:	4605      	mov	r5, r0
 8005e64:	9b07      	ldr	r3, [sp, #28]
 8005e66:	4621      	mov	r1, r4
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	4648      	mov	r0, r9
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	f7ff fa98 	bl	80053a2 <quorem>
 8005e72:	4639      	mov	r1, r7
 8005e74:	9002      	str	r0, [sp, #8]
 8005e76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005e7a:	4648      	mov	r0, r9
 8005e7c:	f000 fc5a 	bl	8006734 <__mcmp>
 8005e80:	462a      	mov	r2, r5
 8005e82:	9008      	str	r0, [sp, #32]
 8005e84:	4621      	mov	r1, r4
 8005e86:	4658      	mov	r0, fp
 8005e88:	f000 fc70 	bl	800676c <__mdiff>
 8005e8c:	68c2      	ldr	r2, [r0, #12]
 8005e8e:	4606      	mov	r6, r0
 8005e90:	bb02      	cbnz	r2, 8005ed4 <_dtoa_r+0xa1c>
 8005e92:	4601      	mov	r1, r0
 8005e94:	4648      	mov	r0, r9
 8005e96:	f000 fc4d 	bl	8006734 <__mcmp>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4658      	mov	r0, fp
 8005ea0:	920e      	str	r2, [sp, #56]	@ 0x38
 8005ea2:	f000 fa0d 	bl	80062c0 <_Bfree>
 8005ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ea8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005eaa:	9e07      	ldr	r6, [sp, #28]
 8005eac:	ea43 0102 	orr.w	r1, r3, r2
 8005eb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eb2:	4319      	orrs	r1, r3
 8005eb4:	d110      	bne.n	8005ed8 <_dtoa_r+0xa20>
 8005eb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005eba:	d029      	beq.n	8005f10 <_dtoa_r+0xa58>
 8005ebc:	9b08      	ldr	r3, [sp, #32]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	dd02      	ble.n	8005ec8 <_dtoa_r+0xa10>
 8005ec2:	9b02      	ldr	r3, [sp, #8]
 8005ec4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005ec8:	9b00      	ldr	r3, [sp, #0]
 8005eca:	f883 8000 	strb.w	r8, [r3]
 8005ece:	e63f      	b.n	8005b50 <_dtoa_r+0x698>
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	e7bb      	b.n	8005e4c <_dtoa_r+0x994>
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	e7e1      	b.n	8005e9c <_dtoa_r+0x9e4>
 8005ed8:	9b08      	ldr	r3, [sp, #32]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	db04      	blt.n	8005ee8 <_dtoa_r+0xa30>
 8005ede:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ee4:	430b      	orrs	r3, r1
 8005ee6:	d120      	bne.n	8005f2a <_dtoa_r+0xa72>
 8005ee8:	2a00      	cmp	r2, #0
 8005eea:	dded      	ble.n	8005ec8 <_dtoa_r+0xa10>
 8005eec:	4649      	mov	r1, r9
 8005eee:	2201      	movs	r2, #1
 8005ef0:	4658      	mov	r0, fp
 8005ef2:	f000 fbb3 	bl	800665c <__lshift>
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	4681      	mov	r9, r0
 8005efa:	f000 fc1b 	bl	8006734 <__mcmp>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	dc03      	bgt.n	8005f0a <_dtoa_r+0xa52>
 8005f02:	d1e1      	bne.n	8005ec8 <_dtoa_r+0xa10>
 8005f04:	f018 0f01 	tst.w	r8, #1
 8005f08:	d0de      	beq.n	8005ec8 <_dtoa_r+0xa10>
 8005f0a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f0e:	d1d8      	bne.n	8005ec2 <_dtoa_r+0xa0a>
 8005f10:	9a00      	ldr	r2, [sp, #0]
 8005f12:	2339      	movs	r3, #57	@ 0x39
 8005f14:	7013      	strb	r3, [r2, #0]
 8005f16:	4633      	mov	r3, r6
 8005f18:	461e      	mov	r6, r3
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005f20:	2a39      	cmp	r2, #57	@ 0x39
 8005f22:	d052      	beq.n	8005fca <_dtoa_r+0xb12>
 8005f24:	3201      	adds	r2, #1
 8005f26:	701a      	strb	r2, [r3, #0]
 8005f28:	e612      	b.n	8005b50 <_dtoa_r+0x698>
 8005f2a:	2a00      	cmp	r2, #0
 8005f2c:	dd07      	ble.n	8005f3e <_dtoa_r+0xa86>
 8005f2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005f32:	d0ed      	beq.n	8005f10 <_dtoa_r+0xa58>
 8005f34:	9a00      	ldr	r2, [sp, #0]
 8005f36:	f108 0301 	add.w	r3, r8, #1
 8005f3a:	7013      	strb	r3, [r2, #0]
 8005f3c:	e608      	b.n	8005b50 <_dtoa_r+0x698>
 8005f3e:	9b07      	ldr	r3, [sp, #28]
 8005f40:	9a07      	ldr	r2, [sp, #28]
 8005f42:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005f46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d028      	beq.n	8005f9e <_dtoa_r+0xae6>
 8005f4c:	4649      	mov	r1, r9
 8005f4e:	2300      	movs	r3, #0
 8005f50:	220a      	movs	r2, #10
 8005f52:	4658      	mov	r0, fp
 8005f54:	f000 f9d6 	bl	8006304 <__multadd>
 8005f58:	42af      	cmp	r7, r5
 8005f5a:	4681      	mov	r9, r0
 8005f5c:	f04f 0300 	mov.w	r3, #0
 8005f60:	f04f 020a 	mov.w	r2, #10
 8005f64:	4639      	mov	r1, r7
 8005f66:	4658      	mov	r0, fp
 8005f68:	d107      	bne.n	8005f7a <_dtoa_r+0xac2>
 8005f6a:	f000 f9cb 	bl	8006304 <__multadd>
 8005f6e:	4607      	mov	r7, r0
 8005f70:	4605      	mov	r5, r0
 8005f72:	9b07      	ldr	r3, [sp, #28]
 8005f74:	3301      	adds	r3, #1
 8005f76:	9307      	str	r3, [sp, #28]
 8005f78:	e774      	b.n	8005e64 <_dtoa_r+0x9ac>
 8005f7a:	f000 f9c3 	bl	8006304 <__multadd>
 8005f7e:	4629      	mov	r1, r5
 8005f80:	4607      	mov	r7, r0
 8005f82:	2300      	movs	r3, #0
 8005f84:	220a      	movs	r2, #10
 8005f86:	4658      	mov	r0, fp
 8005f88:	f000 f9bc 	bl	8006304 <__multadd>
 8005f8c:	4605      	mov	r5, r0
 8005f8e:	e7f0      	b.n	8005f72 <_dtoa_r+0xaba>
 8005f90:	9b00      	ldr	r3, [sp, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	bfcc      	ite	gt
 8005f96:	461e      	movgt	r6, r3
 8005f98:	2601      	movle	r6, #1
 8005f9a:	4456      	add	r6, sl
 8005f9c:	2700      	movs	r7, #0
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	4658      	mov	r0, fp
 8005fa4:	f000 fb5a 	bl	800665c <__lshift>
 8005fa8:	4621      	mov	r1, r4
 8005faa:	4681      	mov	r9, r0
 8005fac:	f000 fbc2 	bl	8006734 <__mcmp>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	dcb0      	bgt.n	8005f16 <_dtoa_r+0xa5e>
 8005fb4:	d102      	bne.n	8005fbc <_dtoa_r+0xb04>
 8005fb6:	f018 0f01 	tst.w	r8, #1
 8005fba:	d1ac      	bne.n	8005f16 <_dtoa_r+0xa5e>
 8005fbc:	4633      	mov	r3, r6
 8005fbe:	461e      	mov	r6, r3
 8005fc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fc4:	2a30      	cmp	r2, #48	@ 0x30
 8005fc6:	d0fa      	beq.n	8005fbe <_dtoa_r+0xb06>
 8005fc8:	e5c2      	b.n	8005b50 <_dtoa_r+0x698>
 8005fca:	459a      	cmp	sl, r3
 8005fcc:	d1a4      	bne.n	8005f18 <_dtoa_r+0xa60>
 8005fce:	9b04      	ldr	r3, [sp, #16]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	9304      	str	r3, [sp, #16]
 8005fd4:	2331      	movs	r3, #49	@ 0x31
 8005fd6:	f88a 3000 	strb.w	r3, [sl]
 8005fda:	e5b9      	b.n	8005b50 <_dtoa_r+0x698>
 8005fdc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005fde:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800603c <_dtoa_r+0xb84>
 8005fe2:	b11b      	cbz	r3, 8005fec <_dtoa_r+0xb34>
 8005fe4:	f10a 0308 	add.w	r3, sl, #8
 8005fe8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005fea:	6013      	str	r3, [r2, #0]
 8005fec:	4650      	mov	r0, sl
 8005fee:	b019      	add	sp, #100	@ 0x64
 8005ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	f77f ae37 	ble.w	8005c6a <_dtoa_r+0x7b2>
 8005ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ffe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006000:	2001      	movs	r0, #1
 8006002:	e655      	b.n	8005cb0 <_dtoa_r+0x7f8>
 8006004:	9b00      	ldr	r3, [sp, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	f77f aed6 	ble.w	8005db8 <_dtoa_r+0x900>
 800600c:	4656      	mov	r6, sl
 800600e:	4621      	mov	r1, r4
 8006010:	4648      	mov	r0, r9
 8006012:	f7ff f9c6 	bl	80053a2 <quorem>
 8006016:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800601a:	f806 8b01 	strb.w	r8, [r6], #1
 800601e:	9b00      	ldr	r3, [sp, #0]
 8006020:	eba6 020a 	sub.w	r2, r6, sl
 8006024:	4293      	cmp	r3, r2
 8006026:	ddb3      	ble.n	8005f90 <_dtoa_r+0xad8>
 8006028:	4649      	mov	r1, r9
 800602a:	2300      	movs	r3, #0
 800602c:	220a      	movs	r2, #10
 800602e:	4658      	mov	r0, fp
 8006030:	f000 f968 	bl	8006304 <__multadd>
 8006034:	4681      	mov	r9, r0
 8006036:	e7ea      	b.n	800600e <_dtoa_r+0xb56>
 8006038:	080071d8 	.word	0x080071d8
 800603c:	0800715c 	.word	0x0800715c

08006040 <_free_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4605      	mov	r5, r0
 8006044:	2900      	cmp	r1, #0
 8006046:	d041      	beq.n	80060cc <_free_r+0x8c>
 8006048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800604c:	1f0c      	subs	r4, r1, #4
 800604e:	2b00      	cmp	r3, #0
 8006050:	bfb8      	it	lt
 8006052:	18e4      	addlt	r4, r4, r3
 8006054:	f000 f8e8 	bl	8006228 <__malloc_lock>
 8006058:	4a1d      	ldr	r2, [pc, #116]	@ (80060d0 <_free_r+0x90>)
 800605a:	6813      	ldr	r3, [r2, #0]
 800605c:	b933      	cbnz	r3, 800606c <_free_r+0x2c>
 800605e:	6063      	str	r3, [r4, #4]
 8006060:	6014      	str	r4, [r2, #0]
 8006062:	4628      	mov	r0, r5
 8006064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006068:	f000 b8e4 	b.w	8006234 <__malloc_unlock>
 800606c:	42a3      	cmp	r3, r4
 800606e:	d908      	bls.n	8006082 <_free_r+0x42>
 8006070:	6820      	ldr	r0, [r4, #0]
 8006072:	1821      	adds	r1, r4, r0
 8006074:	428b      	cmp	r3, r1
 8006076:	bf01      	itttt	eq
 8006078:	6819      	ldreq	r1, [r3, #0]
 800607a:	685b      	ldreq	r3, [r3, #4]
 800607c:	1809      	addeq	r1, r1, r0
 800607e:	6021      	streq	r1, [r4, #0]
 8006080:	e7ed      	b.n	800605e <_free_r+0x1e>
 8006082:	461a      	mov	r2, r3
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	b10b      	cbz	r3, 800608c <_free_r+0x4c>
 8006088:	42a3      	cmp	r3, r4
 800608a:	d9fa      	bls.n	8006082 <_free_r+0x42>
 800608c:	6811      	ldr	r1, [r2, #0]
 800608e:	1850      	adds	r0, r2, r1
 8006090:	42a0      	cmp	r0, r4
 8006092:	d10b      	bne.n	80060ac <_free_r+0x6c>
 8006094:	6820      	ldr	r0, [r4, #0]
 8006096:	4401      	add	r1, r0
 8006098:	1850      	adds	r0, r2, r1
 800609a:	4283      	cmp	r3, r0
 800609c:	6011      	str	r1, [r2, #0]
 800609e:	d1e0      	bne.n	8006062 <_free_r+0x22>
 80060a0:	6818      	ldr	r0, [r3, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	6053      	str	r3, [r2, #4]
 80060a6:	4408      	add	r0, r1
 80060a8:	6010      	str	r0, [r2, #0]
 80060aa:	e7da      	b.n	8006062 <_free_r+0x22>
 80060ac:	d902      	bls.n	80060b4 <_free_r+0x74>
 80060ae:	230c      	movs	r3, #12
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	e7d6      	b.n	8006062 <_free_r+0x22>
 80060b4:	6820      	ldr	r0, [r4, #0]
 80060b6:	1821      	adds	r1, r4, r0
 80060b8:	428b      	cmp	r3, r1
 80060ba:	bf04      	itt	eq
 80060bc:	6819      	ldreq	r1, [r3, #0]
 80060be:	685b      	ldreq	r3, [r3, #4]
 80060c0:	6063      	str	r3, [r4, #4]
 80060c2:	bf04      	itt	eq
 80060c4:	1809      	addeq	r1, r1, r0
 80060c6:	6021      	streq	r1, [r4, #0]
 80060c8:	6054      	str	r4, [r2, #4]
 80060ca:	e7ca      	b.n	8006062 <_free_r+0x22>
 80060cc:	bd38      	pop	{r3, r4, r5, pc}
 80060ce:	bf00      	nop
 80060d0:	20000478 	.word	0x20000478

080060d4 <malloc>:
 80060d4:	4b02      	ldr	r3, [pc, #8]	@ (80060e0 <malloc+0xc>)
 80060d6:	4601      	mov	r1, r0
 80060d8:	6818      	ldr	r0, [r3, #0]
 80060da:	f000 b825 	b.w	8006128 <_malloc_r>
 80060de:	bf00      	nop
 80060e0:	2000001c 	.word	0x2000001c

080060e4 <sbrk_aligned>:
 80060e4:	b570      	push	{r4, r5, r6, lr}
 80060e6:	4e0f      	ldr	r6, [pc, #60]	@ (8006124 <sbrk_aligned+0x40>)
 80060e8:	460c      	mov	r4, r1
 80060ea:	6831      	ldr	r1, [r6, #0]
 80060ec:	4605      	mov	r5, r0
 80060ee:	b911      	cbnz	r1, 80060f6 <sbrk_aligned+0x12>
 80060f0:	f000 feaa 	bl	8006e48 <_sbrk_r>
 80060f4:	6030      	str	r0, [r6, #0]
 80060f6:	4621      	mov	r1, r4
 80060f8:	4628      	mov	r0, r5
 80060fa:	f000 fea5 	bl	8006e48 <_sbrk_r>
 80060fe:	1c43      	adds	r3, r0, #1
 8006100:	d103      	bne.n	800610a <sbrk_aligned+0x26>
 8006102:	f04f 34ff 	mov.w	r4, #4294967295
 8006106:	4620      	mov	r0, r4
 8006108:	bd70      	pop	{r4, r5, r6, pc}
 800610a:	1cc4      	adds	r4, r0, #3
 800610c:	f024 0403 	bic.w	r4, r4, #3
 8006110:	42a0      	cmp	r0, r4
 8006112:	d0f8      	beq.n	8006106 <sbrk_aligned+0x22>
 8006114:	1a21      	subs	r1, r4, r0
 8006116:	4628      	mov	r0, r5
 8006118:	f000 fe96 	bl	8006e48 <_sbrk_r>
 800611c:	3001      	adds	r0, #1
 800611e:	d1f2      	bne.n	8006106 <sbrk_aligned+0x22>
 8006120:	e7ef      	b.n	8006102 <sbrk_aligned+0x1e>
 8006122:	bf00      	nop
 8006124:	20000474 	.word	0x20000474

08006128 <_malloc_r>:
 8006128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800612c:	1ccd      	adds	r5, r1, #3
 800612e:	f025 0503 	bic.w	r5, r5, #3
 8006132:	3508      	adds	r5, #8
 8006134:	2d0c      	cmp	r5, #12
 8006136:	bf38      	it	cc
 8006138:	250c      	movcc	r5, #12
 800613a:	2d00      	cmp	r5, #0
 800613c:	4606      	mov	r6, r0
 800613e:	db01      	blt.n	8006144 <_malloc_r+0x1c>
 8006140:	42a9      	cmp	r1, r5
 8006142:	d904      	bls.n	800614e <_malloc_r+0x26>
 8006144:	230c      	movs	r3, #12
 8006146:	6033      	str	r3, [r6, #0]
 8006148:	2000      	movs	r0, #0
 800614a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800614e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006224 <_malloc_r+0xfc>
 8006152:	f000 f869 	bl	8006228 <__malloc_lock>
 8006156:	f8d8 3000 	ldr.w	r3, [r8]
 800615a:	461c      	mov	r4, r3
 800615c:	bb44      	cbnz	r4, 80061b0 <_malloc_r+0x88>
 800615e:	4629      	mov	r1, r5
 8006160:	4630      	mov	r0, r6
 8006162:	f7ff ffbf 	bl	80060e4 <sbrk_aligned>
 8006166:	1c43      	adds	r3, r0, #1
 8006168:	4604      	mov	r4, r0
 800616a:	d158      	bne.n	800621e <_malloc_r+0xf6>
 800616c:	f8d8 4000 	ldr.w	r4, [r8]
 8006170:	4627      	mov	r7, r4
 8006172:	2f00      	cmp	r7, #0
 8006174:	d143      	bne.n	80061fe <_malloc_r+0xd6>
 8006176:	2c00      	cmp	r4, #0
 8006178:	d04b      	beq.n	8006212 <_malloc_r+0xea>
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	4639      	mov	r1, r7
 800617e:	4630      	mov	r0, r6
 8006180:	eb04 0903 	add.w	r9, r4, r3
 8006184:	f000 fe60 	bl	8006e48 <_sbrk_r>
 8006188:	4581      	cmp	r9, r0
 800618a:	d142      	bne.n	8006212 <_malloc_r+0xea>
 800618c:	6821      	ldr	r1, [r4, #0]
 800618e:	1a6d      	subs	r5, r5, r1
 8006190:	4629      	mov	r1, r5
 8006192:	4630      	mov	r0, r6
 8006194:	f7ff ffa6 	bl	80060e4 <sbrk_aligned>
 8006198:	3001      	adds	r0, #1
 800619a:	d03a      	beq.n	8006212 <_malloc_r+0xea>
 800619c:	6823      	ldr	r3, [r4, #0]
 800619e:	442b      	add	r3, r5
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	f8d8 3000 	ldr.w	r3, [r8]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	bb62      	cbnz	r2, 8006204 <_malloc_r+0xdc>
 80061aa:	f8c8 7000 	str.w	r7, [r8]
 80061ae:	e00f      	b.n	80061d0 <_malloc_r+0xa8>
 80061b0:	6822      	ldr	r2, [r4, #0]
 80061b2:	1b52      	subs	r2, r2, r5
 80061b4:	d420      	bmi.n	80061f8 <_malloc_r+0xd0>
 80061b6:	2a0b      	cmp	r2, #11
 80061b8:	d917      	bls.n	80061ea <_malloc_r+0xc2>
 80061ba:	1961      	adds	r1, r4, r5
 80061bc:	42a3      	cmp	r3, r4
 80061be:	6025      	str	r5, [r4, #0]
 80061c0:	bf18      	it	ne
 80061c2:	6059      	strne	r1, [r3, #4]
 80061c4:	6863      	ldr	r3, [r4, #4]
 80061c6:	bf08      	it	eq
 80061c8:	f8c8 1000 	streq.w	r1, [r8]
 80061cc:	5162      	str	r2, [r4, r5]
 80061ce:	604b      	str	r3, [r1, #4]
 80061d0:	4630      	mov	r0, r6
 80061d2:	f000 f82f 	bl	8006234 <__malloc_unlock>
 80061d6:	f104 000b 	add.w	r0, r4, #11
 80061da:	1d23      	adds	r3, r4, #4
 80061dc:	f020 0007 	bic.w	r0, r0, #7
 80061e0:	1ac2      	subs	r2, r0, r3
 80061e2:	bf1c      	itt	ne
 80061e4:	1a1b      	subne	r3, r3, r0
 80061e6:	50a3      	strne	r3, [r4, r2]
 80061e8:	e7af      	b.n	800614a <_malloc_r+0x22>
 80061ea:	6862      	ldr	r2, [r4, #4]
 80061ec:	42a3      	cmp	r3, r4
 80061ee:	bf0c      	ite	eq
 80061f0:	f8c8 2000 	streq.w	r2, [r8]
 80061f4:	605a      	strne	r2, [r3, #4]
 80061f6:	e7eb      	b.n	80061d0 <_malloc_r+0xa8>
 80061f8:	4623      	mov	r3, r4
 80061fa:	6864      	ldr	r4, [r4, #4]
 80061fc:	e7ae      	b.n	800615c <_malloc_r+0x34>
 80061fe:	463c      	mov	r4, r7
 8006200:	687f      	ldr	r7, [r7, #4]
 8006202:	e7b6      	b.n	8006172 <_malloc_r+0x4a>
 8006204:	461a      	mov	r2, r3
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	42a3      	cmp	r3, r4
 800620a:	d1fb      	bne.n	8006204 <_malloc_r+0xdc>
 800620c:	2300      	movs	r3, #0
 800620e:	6053      	str	r3, [r2, #4]
 8006210:	e7de      	b.n	80061d0 <_malloc_r+0xa8>
 8006212:	230c      	movs	r3, #12
 8006214:	6033      	str	r3, [r6, #0]
 8006216:	4630      	mov	r0, r6
 8006218:	f000 f80c 	bl	8006234 <__malloc_unlock>
 800621c:	e794      	b.n	8006148 <_malloc_r+0x20>
 800621e:	6005      	str	r5, [r0, #0]
 8006220:	e7d6      	b.n	80061d0 <_malloc_r+0xa8>
 8006222:	bf00      	nop
 8006224:	20000478 	.word	0x20000478

08006228 <__malloc_lock>:
 8006228:	4801      	ldr	r0, [pc, #4]	@ (8006230 <__malloc_lock+0x8>)
 800622a:	f7ff b8b8 	b.w	800539e <__retarget_lock_acquire_recursive>
 800622e:	bf00      	nop
 8006230:	20000470 	.word	0x20000470

08006234 <__malloc_unlock>:
 8006234:	4801      	ldr	r0, [pc, #4]	@ (800623c <__malloc_unlock+0x8>)
 8006236:	f7ff b8b3 	b.w	80053a0 <__retarget_lock_release_recursive>
 800623a:	bf00      	nop
 800623c:	20000470 	.word	0x20000470

08006240 <_Balloc>:
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	69c6      	ldr	r6, [r0, #28]
 8006244:	4604      	mov	r4, r0
 8006246:	460d      	mov	r5, r1
 8006248:	b976      	cbnz	r6, 8006268 <_Balloc+0x28>
 800624a:	2010      	movs	r0, #16
 800624c:	f7ff ff42 	bl	80060d4 <malloc>
 8006250:	4602      	mov	r2, r0
 8006252:	61e0      	str	r0, [r4, #28]
 8006254:	b920      	cbnz	r0, 8006260 <_Balloc+0x20>
 8006256:	4b18      	ldr	r3, [pc, #96]	@ (80062b8 <_Balloc+0x78>)
 8006258:	4818      	ldr	r0, [pc, #96]	@ (80062bc <_Balloc+0x7c>)
 800625a:	216b      	movs	r1, #107	@ 0x6b
 800625c:	f000 fe12 	bl	8006e84 <__assert_func>
 8006260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006264:	6006      	str	r6, [r0, #0]
 8006266:	60c6      	str	r6, [r0, #12]
 8006268:	69e6      	ldr	r6, [r4, #28]
 800626a:	68f3      	ldr	r3, [r6, #12]
 800626c:	b183      	cbz	r3, 8006290 <_Balloc+0x50>
 800626e:	69e3      	ldr	r3, [r4, #28]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006276:	b9b8      	cbnz	r0, 80062a8 <_Balloc+0x68>
 8006278:	2101      	movs	r1, #1
 800627a:	fa01 f605 	lsl.w	r6, r1, r5
 800627e:	1d72      	adds	r2, r6, #5
 8006280:	0092      	lsls	r2, r2, #2
 8006282:	4620      	mov	r0, r4
 8006284:	f000 fe1c 	bl	8006ec0 <_calloc_r>
 8006288:	b160      	cbz	r0, 80062a4 <_Balloc+0x64>
 800628a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800628e:	e00e      	b.n	80062ae <_Balloc+0x6e>
 8006290:	2221      	movs	r2, #33	@ 0x21
 8006292:	2104      	movs	r1, #4
 8006294:	4620      	mov	r0, r4
 8006296:	f000 fe13 	bl	8006ec0 <_calloc_r>
 800629a:	69e3      	ldr	r3, [r4, #28]
 800629c:	60f0      	str	r0, [r6, #12]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1e4      	bne.n	800626e <_Balloc+0x2e>
 80062a4:	2000      	movs	r0, #0
 80062a6:	bd70      	pop	{r4, r5, r6, pc}
 80062a8:	6802      	ldr	r2, [r0, #0]
 80062aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062ae:	2300      	movs	r3, #0
 80062b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062b4:	e7f7      	b.n	80062a6 <_Balloc+0x66>
 80062b6:	bf00      	nop
 80062b8:	08007169 	.word	0x08007169
 80062bc:	080071e9 	.word	0x080071e9

080062c0 <_Bfree>:
 80062c0:	b570      	push	{r4, r5, r6, lr}
 80062c2:	69c6      	ldr	r6, [r0, #28]
 80062c4:	4605      	mov	r5, r0
 80062c6:	460c      	mov	r4, r1
 80062c8:	b976      	cbnz	r6, 80062e8 <_Bfree+0x28>
 80062ca:	2010      	movs	r0, #16
 80062cc:	f7ff ff02 	bl	80060d4 <malloc>
 80062d0:	4602      	mov	r2, r0
 80062d2:	61e8      	str	r0, [r5, #28]
 80062d4:	b920      	cbnz	r0, 80062e0 <_Bfree+0x20>
 80062d6:	4b09      	ldr	r3, [pc, #36]	@ (80062fc <_Bfree+0x3c>)
 80062d8:	4809      	ldr	r0, [pc, #36]	@ (8006300 <_Bfree+0x40>)
 80062da:	218f      	movs	r1, #143	@ 0x8f
 80062dc:	f000 fdd2 	bl	8006e84 <__assert_func>
 80062e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062e4:	6006      	str	r6, [r0, #0]
 80062e6:	60c6      	str	r6, [r0, #12]
 80062e8:	b13c      	cbz	r4, 80062fa <_Bfree+0x3a>
 80062ea:	69eb      	ldr	r3, [r5, #28]
 80062ec:	6862      	ldr	r2, [r4, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062f4:	6021      	str	r1, [r4, #0]
 80062f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80062fa:	bd70      	pop	{r4, r5, r6, pc}
 80062fc:	08007169 	.word	0x08007169
 8006300:	080071e9 	.word	0x080071e9

08006304 <__multadd>:
 8006304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006308:	690d      	ldr	r5, [r1, #16]
 800630a:	4607      	mov	r7, r0
 800630c:	460c      	mov	r4, r1
 800630e:	461e      	mov	r6, r3
 8006310:	f101 0c14 	add.w	ip, r1, #20
 8006314:	2000      	movs	r0, #0
 8006316:	f8dc 3000 	ldr.w	r3, [ip]
 800631a:	b299      	uxth	r1, r3
 800631c:	fb02 6101 	mla	r1, r2, r1, r6
 8006320:	0c1e      	lsrs	r6, r3, #16
 8006322:	0c0b      	lsrs	r3, r1, #16
 8006324:	fb02 3306 	mla	r3, r2, r6, r3
 8006328:	b289      	uxth	r1, r1
 800632a:	3001      	adds	r0, #1
 800632c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006330:	4285      	cmp	r5, r0
 8006332:	f84c 1b04 	str.w	r1, [ip], #4
 8006336:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800633a:	dcec      	bgt.n	8006316 <__multadd+0x12>
 800633c:	b30e      	cbz	r6, 8006382 <__multadd+0x7e>
 800633e:	68a3      	ldr	r3, [r4, #8]
 8006340:	42ab      	cmp	r3, r5
 8006342:	dc19      	bgt.n	8006378 <__multadd+0x74>
 8006344:	6861      	ldr	r1, [r4, #4]
 8006346:	4638      	mov	r0, r7
 8006348:	3101      	adds	r1, #1
 800634a:	f7ff ff79 	bl	8006240 <_Balloc>
 800634e:	4680      	mov	r8, r0
 8006350:	b928      	cbnz	r0, 800635e <__multadd+0x5a>
 8006352:	4602      	mov	r2, r0
 8006354:	4b0c      	ldr	r3, [pc, #48]	@ (8006388 <__multadd+0x84>)
 8006356:	480d      	ldr	r0, [pc, #52]	@ (800638c <__multadd+0x88>)
 8006358:	21ba      	movs	r1, #186	@ 0xba
 800635a:	f000 fd93 	bl	8006e84 <__assert_func>
 800635e:	6922      	ldr	r2, [r4, #16]
 8006360:	3202      	adds	r2, #2
 8006362:	f104 010c 	add.w	r1, r4, #12
 8006366:	0092      	lsls	r2, r2, #2
 8006368:	300c      	adds	r0, #12
 800636a:	f000 fd7d 	bl	8006e68 <memcpy>
 800636e:	4621      	mov	r1, r4
 8006370:	4638      	mov	r0, r7
 8006372:	f7ff ffa5 	bl	80062c0 <_Bfree>
 8006376:	4644      	mov	r4, r8
 8006378:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800637c:	3501      	adds	r5, #1
 800637e:	615e      	str	r6, [r3, #20]
 8006380:	6125      	str	r5, [r4, #16]
 8006382:	4620      	mov	r0, r4
 8006384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006388:	080071d8 	.word	0x080071d8
 800638c:	080071e9 	.word	0x080071e9

08006390 <__hi0bits>:
 8006390:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006394:	4603      	mov	r3, r0
 8006396:	bf36      	itet	cc
 8006398:	0403      	lslcc	r3, r0, #16
 800639a:	2000      	movcs	r0, #0
 800639c:	2010      	movcc	r0, #16
 800639e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80063a2:	bf3c      	itt	cc
 80063a4:	021b      	lslcc	r3, r3, #8
 80063a6:	3008      	addcc	r0, #8
 80063a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063ac:	bf3c      	itt	cc
 80063ae:	011b      	lslcc	r3, r3, #4
 80063b0:	3004      	addcc	r0, #4
 80063b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b6:	bf3c      	itt	cc
 80063b8:	009b      	lslcc	r3, r3, #2
 80063ba:	3002      	addcc	r0, #2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	db05      	blt.n	80063cc <__hi0bits+0x3c>
 80063c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80063c4:	f100 0001 	add.w	r0, r0, #1
 80063c8:	bf08      	it	eq
 80063ca:	2020      	moveq	r0, #32
 80063cc:	4770      	bx	lr

080063ce <__lo0bits>:
 80063ce:	6803      	ldr	r3, [r0, #0]
 80063d0:	4602      	mov	r2, r0
 80063d2:	f013 0007 	ands.w	r0, r3, #7
 80063d6:	d00b      	beq.n	80063f0 <__lo0bits+0x22>
 80063d8:	07d9      	lsls	r1, r3, #31
 80063da:	d421      	bmi.n	8006420 <__lo0bits+0x52>
 80063dc:	0798      	lsls	r0, r3, #30
 80063de:	bf49      	itett	mi
 80063e0:	085b      	lsrmi	r3, r3, #1
 80063e2:	089b      	lsrpl	r3, r3, #2
 80063e4:	2001      	movmi	r0, #1
 80063e6:	6013      	strmi	r3, [r2, #0]
 80063e8:	bf5c      	itt	pl
 80063ea:	6013      	strpl	r3, [r2, #0]
 80063ec:	2002      	movpl	r0, #2
 80063ee:	4770      	bx	lr
 80063f0:	b299      	uxth	r1, r3
 80063f2:	b909      	cbnz	r1, 80063f8 <__lo0bits+0x2a>
 80063f4:	0c1b      	lsrs	r3, r3, #16
 80063f6:	2010      	movs	r0, #16
 80063f8:	b2d9      	uxtb	r1, r3
 80063fa:	b909      	cbnz	r1, 8006400 <__lo0bits+0x32>
 80063fc:	3008      	adds	r0, #8
 80063fe:	0a1b      	lsrs	r3, r3, #8
 8006400:	0719      	lsls	r1, r3, #28
 8006402:	bf04      	itt	eq
 8006404:	091b      	lsreq	r3, r3, #4
 8006406:	3004      	addeq	r0, #4
 8006408:	0799      	lsls	r1, r3, #30
 800640a:	bf04      	itt	eq
 800640c:	089b      	lsreq	r3, r3, #2
 800640e:	3002      	addeq	r0, #2
 8006410:	07d9      	lsls	r1, r3, #31
 8006412:	d403      	bmi.n	800641c <__lo0bits+0x4e>
 8006414:	085b      	lsrs	r3, r3, #1
 8006416:	f100 0001 	add.w	r0, r0, #1
 800641a:	d003      	beq.n	8006424 <__lo0bits+0x56>
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	4770      	bx	lr
 8006420:	2000      	movs	r0, #0
 8006422:	4770      	bx	lr
 8006424:	2020      	movs	r0, #32
 8006426:	4770      	bx	lr

08006428 <__i2b>:
 8006428:	b510      	push	{r4, lr}
 800642a:	460c      	mov	r4, r1
 800642c:	2101      	movs	r1, #1
 800642e:	f7ff ff07 	bl	8006240 <_Balloc>
 8006432:	4602      	mov	r2, r0
 8006434:	b928      	cbnz	r0, 8006442 <__i2b+0x1a>
 8006436:	4b05      	ldr	r3, [pc, #20]	@ (800644c <__i2b+0x24>)
 8006438:	4805      	ldr	r0, [pc, #20]	@ (8006450 <__i2b+0x28>)
 800643a:	f240 1145 	movw	r1, #325	@ 0x145
 800643e:	f000 fd21 	bl	8006e84 <__assert_func>
 8006442:	2301      	movs	r3, #1
 8006444:	6144      	str	r4, [r0, #20]
 8006446:	6103      	str	r3, [r0, #16]
 8006448:	bd10      	pop	{r4, pc}
 800644a:	bf00      	nop
 800644c:	080071d8 	.word	0x080071d8
 8006450:	080071e9 	.word	0x080071e9

08006454 <__multiply>:
 8006454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006458:	4614      	mov	r4, r2
 800645a:	690a      	ldr	r2, [r1, #16]
 800645c:	6923      	ldr	r3, [r4, #16]
 800645e:	429a      	cmp	r2, r3
 8006460:	bfa8      	it	ge
 8006462:	4623      	movge	r3, r4
 8006464:	460f      	mov	r7, r1
 8006466:	bfa4      	itt	ge
 8006468:	460c      	movge	r4, r1
 800646a:	461f      	movge	r7, r3
 800646c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006470:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006474:	68a3      	ldr	r3, [r4, #8]
 8006476:	6861      	ldr	r1, [r4, #4]
 8006478:	eb0a 0609 	add.w	r6, sl, r9
 800647c:	42b3      	cmp	r3, r6
 800647e:	b085      	sub	sp, #20
 8006480:	bfb8      	it	lt
 8006482:	3101      	addlt	r1, #1
 8006484:	f7ff fedc 	bl	8006240 <_Balloc>
 8006488:	b930      	cbnz	r0, 8006498 <__multiply+0x44>
 800648a:	4602      	mov	r2, r0
 800648c:	4b44      	ldr	r3, [pc, #272]	@ (80065a0 <__multiply+0x14c>)
 800648e:	4845      	ldr	r0, [pc, #276]	@ (80065a4 <__multiply+0x150>)
 8006490:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006494:	f000 fcf6 	bl	8006e84 <__assert_func>
 8006498:	f100 0514 	add.w	r5, r0, #20
 800649c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80064a0:	462b      	mov	r3, r5
 80064a2:	2200      	movs	r2, #0
 80064a4:	4543      	cmp	r3, r8
 80064a6:	d321      	bcc.n	80064ec <__multiply+0x98>
 80064a8:	f107 0114 	add.w	r1, r7, #20
 80064ac:	f104 0214 	add.w	r2, r4, #20
 80064b0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80064b4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80064b8:	9302      	str	r3, [sp, #8]
 80064ba:	1b13      	subs	r3, r2, r4
 80064bc:	3b15      	subs	r3, #21
 80064be:	f023 0303 	bic.w	r3, r3, #3
 80064c2:	3304      	adds	r3, #4
 80064c4:	f104 0715 	add.w	r7, r4, #21
 80064c8:	42ba      	cmp	r2, r7
 80064ca:	bf38      	it	cc
 80064cc:	2304      	movcc	r3, #4
 80064ce:	9301      	str	r3, [sp, #4]
 80064d0:	9b02      	ldr	r3, [sp, #8]
 80064d2:	9103      	str	r1, [sp, #12]
 80064d4:	428b      	cmp	r3, r1
 80064d6:	d80c      	bhi.n	80064f2 <__multiply+0x9e>
 80064d8:	2e00      	cmp	r6, #0
 80064da:	dd03      	ble.n	80064e4 <__multiply+0x90>
 80064dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d05b      	beq.n	800659c <__multiply+0x148>
 80064e4:	6106      	str	r6, [r0, #16]
 80064e6:	b005      	add	sp, #20
 80064e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ec:	f843 2b04 	str.w	r2, [r3], #4
 80064f0:	e7d8      	b.n	80064a4 <__multiply+0x50>
 80064f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80064f6:	f1ba 0f00 	cmp.w	sl, #0
 80064fa:	d024      	beq.n	8006546 <__multiply+0xf2>
 80064fc:	f104 0e14 	add.w	lr, r4, #20
 8006500:	46a9      	mov	r9, r5
 8006502:	f04f 0c00 	mov.w	ip, #0
 8006506:	f85e 7b04 	ldr.w	r7, [lr], #4
 800650a:	f8d9 3000 	ldr.w	r3, [r9]
 800650e:	fa1f fb87 	uxth.w	fp, r7
 8006512:	b29b      	uxth	r3, r3
 8006514:	fb0a 330b 	mla	r3, sl, fp, r3
 8006518:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800651c:	f8d9 7000 	ldr.w	r7, [r9]
 8006520:	4463      	add	r3, ip
 8006522:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006526:	fb0a c70b 	mla	r7, sl, fp, ip
 800652a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800652e:	b29b      	uxth	r3, r3
 8006530:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006534:	4572      	cmp	r2, lr
 8006536:	f849 3b04 	str.w	r3, [r9], #4
 800653a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800653e:	d8e2      	bhi.n	8006506 <__multiply+0xb2>
 8006540:	9b01      	ldr	r3, [sp, #4]
 8006542:	f845 c003 	str.w	ip, [r5, r3]
 8006546:	9b03      	ldr	r3, [sp, #12]
 8006548:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800654c:	3104      	adds	r1, #4
 800654e:	f1b9 0f00 	cmp.w	r9, #0
 8006552:	d021      	beq.n	8006598 <__multiply+0x144>
 8006554:	682b      	ldr	r3, [r5, #0]
 8006556:	f104 0c14 	add.w	ip, r4, #20
 800655a:	46ae      	mov	lr, r5
 800655c:	f04f 0a00 	mov.w	sl, #0
 8006560:	f8bc b000 	ldrh.w	fp, [ip]
 8006564:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006568:	fb09 770b 	mla	r7, r9, fp, r7
 800656c:	4457      	add	r7, sl
 800656e:	b29b      	uxth	r3, r3
 8006570:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006574:	f84e 3b04 	str.w	r3, [lr], #4
 8006578:	f85c 3b04 	ldr.w	r3, [ip], #4
 800657c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006580:	f8be 3000 	ldrh.w	r3, [lr]
 8006584:	fb09 330a 	mla	r3, r9, sl, r3
 8006588:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800658c:	4562      	cmp	r2, ip
 800658e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006592:	d8e5      	bhi.n	8006560 <__multiply+0x10c>
 8006594:	9f01      	ldr	r7, [sp, #4]
 8006596:	51eb      	str	r3, [r5, r7]
 8006598:	3504      	adds	r5, #4
 800659a:	e799      	b.n	80064d0 <__multiply+0x7c>
 800659c:	3e01      	subs	r6, #1
 800659e:	e79b      	b.n	80064d8 <__multiply+0x84>
 80065a0:	080071d8 	.word	0x080071d8
 80065a4:	080071e9 	.word	0x080071e9

080065a8 <__pow5mult>:
 80065a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065ac:	4615      	mov	r5, r2
 80065ae:	f012 0203 	ands.w	r2, r2, #3
 80065b2:	4607      	mov	r7, r0
 80065b4:	460e      	mov	r6, r1
 80065b6:	d007      	beq.n	80065c8 <__pow5mult+0x20>
 80065b8:	4c25      	ldr	r4, [pc, #148]	@ (8006650 <__pow5mult+0xa8>)
 80065ba:	3a01      	subs	r2, #1
 80065bc:	2300      	movs	r3, #0
 80065be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80065c2:	f7ff fe9f 	bl	8006304 <__multadd>
 80065c6:	4606      	mov	r6, r0
 80065c8:	10ad      	asrs	r5, r5, #2
 80065ca:	d03d      	beq.n	8006648 <__pow5mult+0xa0>
 80065cc:	69fc      	ldr	r4, [r7, #28]
 80065ce:	b97c      	cbnz	r4, 80065f0 <__pow5mult+0x48>
 80065d0:	2010      	movs	r0, #16
 80065d2:	f7ff fd7f 	bl	80060d4 <malloc>
 80065d6:	4602      	mov	r2, r0
 80065d8:	61f8      	str	r0, [r7, #28]
 80065da:	b928      	cbnz	r0, 80065e8 <__pow5mult+0x40>
 80065dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006654 <__pow5mult+0xac>)
 80065de:	481e      	ldr	r0, [pc, #120]	@ (8006658 <__pow5mult+0xb0>)
 80065e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80065e4:	f000 fc4e 	bl	8006e84 <__assert_func>
 80065e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80065ec:	6004      	str	r4, [r0, #0]
 80065ee:	60c4      	str	r4, [r0, #12]
 80065f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80065f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065f8:	b94c      	cbnz	r4, 800660e <__pow5mult+0x66>
 80065fa:	f240 2171 	movw	r1, #625	@ 0x271
 80065fe:	4638      	mov	r0, r7
 8006600:	f7ff ff12 	bl	8006428 <__i2b>
 8006604:	2300      	movs	r3, #0
 8006606:	f8c8 0008 	str.w	r0, [r8, #8]
 800660a:	4604      	mov	r4, r0
 800660c:	6003      	str	r3, [r0, #0]
 800660e:	f04f 0900 	mov.w	r9, #0
 8006612:	07eb      	lsls	r3, r5, #31
 8006614:	d50a      	bpl.n	800662c <__pow5mult+0x84>
 8006616:	4631      	mov	r1, r6
 8006618:	4622      	mov	r2, r4
 800661a:	4638      	mov	r0, r7
 800661c:	f7ff ff1a 	bl	8006454 <__multiply>
 8006620:	4631      	mov	r1, r6
 8006622:	4680      	mov	r8, r0
 8006624:	4638      	mov	r0, r7
 8006626:	f7ff fe4b 	bl	80062c0 <_Bfree>
 800662a:	4646      	mov	r6, r8
 800662c:	106d      	asrs	r5, r5, #1
 800662e:	d00b      	beq.n	8006648 <__pow5mult+0xa0>
 8006630:	6820      	ldr	r0, [r4, #0]
 8006632:	b938      	cbnz	r0, 8006644 <__pow5mult+0x9c>
 8006634:	4622      	mov	r2, r4
 8006636:	4621      	mov	r1, r4
 8006638:	4638      	mov	r0, r7
 800663a:	f7ff ff0b 	bl	8006454 <__multiply>
 800663e:	6020      	str	r0, [r4, #0]
 8006640:	f8c0 9000 	str.w	r9, [r0]
 8006644:	4604      	mov	r4, r0
 8006646:	e7e4      	b.n	8006612 <__pow5mult+0x6a>
 8006648:	4630      	mov	r0, r6
 800664a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800664e:	bf00      	nop
 8006650:	08007244 	.word	0x08007244
 8006654:	08007169 	.word	0x08007169
 8006658:	080071e9 	.word	0x080071e9

0800665c <__lshift>:
 800665c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006660:	460c      	mov	r4, r1
 8006662:	6849      	ldr	r1, [r1, #4]
 8006664:	6923      	ldr	r3, [r4, #16]
 8006666:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800666a:	68a3      	ldr	r3, [r4, #8]
 800666c:	4607      	mov	r7, r0
 800666e:	4691      	mov	r9, r2
 8006670:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006674:	f108 0601 	add.w	r6, r8, #1
 8006678:	42b3      	cmp	r3, r6
 800667a:	db0b      	blt.n	8006694 <__lshift+0x38>
 800667c:	4638      	mov	r0, r7
 800667e:	f7ff fddf 	bl	8006240 <_Balloc>
 8006682:	4605      	mov	r5, r0
 8006684:	b948      	cbnz	r0, 800669a <__lshift+0x3e>
 8006686:	4602      	mov	r2, r0
 8006688:	4b28      	ldr	r3, [pc, #160]	@ (800672c <__lshift+0xd0>)
 800668a:	4829      	ldr	r0, [pc, #164]	@ (8006730 <__lshift+0xd4>)
 800668c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006690:	f000 fbf8 	bl	8006e84 <__assert_func>
 8006694:	3101      	adds	r1, #1
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	e7ee      	b.n	8006678 <__lshift+0x1c>
 800669a:	2300      	movs	r3, #0
 800669c:	f100 0114 	add.w	r1, r0, #20
 80066a0:	f100 0210 	add.w	r2, r0, #16
 80066a4:	4618      	mov	r0, r3
 80066a6:	4553      	cmp	r3, sl
 80066a8:	db33      	blt.n	8006712 <__lshift+0xb6>
 80066aa:	6920      	ldr	r0, [r4, #16]
 80066ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066b0:	f104 0314 	add.w	r3, r4, #20
 80066b4:	f019 091f 	ands.w	r9, r9, #31
 80066b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066c0:	d02b      	beq.n	800671a <__lshift+0xbe>
 80066c2:	f1c9 0e20 	rsb	lr, r9, #32
 80066c6:	468a      	mov	sl, r1
 80066c8:	2200      	movs	r2, #0
 80066ca:	6818      	ldr	r0, [r3, #0]
 80066cc:	fa00 f009 	lsl.w	r0, r0, r9
 80066d0:	4310      	orrs	r0, r2
 80066d2:	f84a 0b04 	str.w	r0, [sl], #4
 80066d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80066da:	459c      	cmp	ip, r3
 80066dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80066e0:	d8f3      	bhi.n	80066ca <__lshift+0x6e>
 80066e2:	ebac 0304 	sub.w	r3, ip, r4
 80066e6:	3b15      	subs	r3, #21
 80066e8:	f023 0303 	bic.w	r3, r3, #3
 80066ec:	3304      	adds	r3, #4
 80066ee:	f104 0015 	add.w	r0, r4, #21
 80066f2:	4584      	cmp	ip, r0
 80066f4:	bf38      	it	cc
 80066f6:	2304      	movcc	r3, #4
 80066f8:	50ca      	str	r2, [r1, r3]
 80066fa:	b10a      	cbz	r2, 8006700 <__lshift+0xa4>
 80066fc:	f108 0602 	add.w	r6, r8, #2
 8006700:	3e01      	subs	r6, #1
 8006702:	4638      	mov	r0, r7
 8006704:	612e      	str	r6, [r5, #16]
 8006706:	4621      	mov	r1, r4
 8006708:	f7ff fdda 	bl	80062c0 <_Bfree>
 800670c:	4628      	mov	r0, r5
 800670e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006712:	f842 0f04 	str.w	r0, [r2, #4]!
 8006716:	3301      	adds	r3, #1
 8006718:	e7c5      	b.n	80066a6 <__lshift+0x4a>
 800671a:	3904      	subs	r1, #4
 800671c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006720:	f841 2f04 	str.w	r2, [r1, #4]!
 8006724:	459c      	cmp	ip, r3
 8006726:	d8f9      	bhi.n	800671c <__lshift+0xc0>
 8006728:	e7ea      	b.n	8006700 <__lshift+0xa4>
 800672a:	bf00      	nop
 800672c:	080071d8 	.word	0x080071d8
 8006730:	080071e9 	.word	0x080071e9

08006734 <__mcmp>:
 8006734:	690a      	ldr	r2, [r1, #16]
 8006736:	4603      	mov	r3, r0
 8006738:	6900      	ldr	r0, [r0, #16]
 800673a:	1a80      	subs	r0, r0, r2
 800673c:	b530      	push	{r4, r5, lr}
 800673e:	d10e      	bne.n	800675e <__mcmp+0x2a>
 8006740:	3314      	adds	r3, #20
 8006742:	3114      	adds	r1, #20
 8006744:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006748:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800674c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006750:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006754:	4295      	cmp	r5, r2
 8006756:	d003      	beq.n	8006760 <__mcmp+0x2c>
 8006758:	d205      	bcs.n	8006766 <__mcmp+0x32>
 800675a:	f04f 30ff 	mov.w	r0, #4294967295
 800675e:	bd30      	pop	{r4, r5, pc}
 8006760:	42a3      	cmp	r3, r4
 8006762:	d3f3      	bcc.n	800674c <__mcmp+0x18>
 8006764:	e7fb      	b.n	800675e <__mcmp+0x2a>
 8006766:	2001      	movs	r0, #1
 8006768:	e7f9      	b.n	800675e <__mcmp+0x2a>
	...

0800676c <__mdiff>:
 800676c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006770:	4689      	mov	r9, r1
 8006772:	4606      	mov	r6, r0
 8006774:	4611      	mov	r1, r2
 8006776:	4648      	mov	r0, r9
 8006778:	4614      	mov	r4, r2
 800677a:	f7ff ffdb 	bl	8006734 <__mcmp>
 800677e:	1e05      	subs	r5, r0, #0
 8006780:	d112      	bne.n	80067a8 <__mdiff+0x3c>
 8006782:	4629      	mov	r1, r5
 8006784:	4630      	mov	r0, r6
 8006786:	f7ff fd5b 	bl	8006240 <_Balloc>
 800678a:	4602      	mov	r2, r0
 800678c:	b928      	cbnz	r0, 800679a <__mdiff+0x2e>
 800678e:	4b3f      	ldr	r3, [pc, #252]	@ (800688c <__mdiff+0x120>)
 8006790:	f240 2137 	movw	r1, #567	@ 0x237
 8006794:	483e      	ldr	r0, [pc, #248]	@ (8006890 <__mdiff+0x124>)
 8006796:	f000 fb75 	bl	8006e84 <__assert_func>
 800679a:	2301      	movs	r3, #1
 800679c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80067a0:	4610      	mov	r0, r2
 80067a2:	b003      	add	sp, #12
 80067a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a8:	bfbc      	itt	lt
 80067aa:	464b      	movlt	r3, r9
 80067ac:	46a1      	movlt	r9, r4
 80067ae:	4630      	mov	r0, r6
 80067b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80067b4:	bfba      	itte	lt
 80067b6:	461c      	movlt	r4, r3
 80067b8:	2501      	movlt	r5, #1
 80067ba:	2500      	movge	r5, #0
 80067bc:	f7ff fd40 	bl	8006240 <_Balloc>
 80067c0:	4602      	mov	r2, r0
 80067c2:	b918      	cbnz	r0, 80067cc <__mdiff+0x60>
 80067c4:	4b31      	ldr	r3, [pc, #196]	@ (800688c <__mdiff+0x120>)
 80067c6:	f240 2145 	movw	r1, #581	@ 0x245
 80067ca:	e7e3      	b.n	8006794 <__mdiff+0x28>
 80067cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80067d0:	6926      	ldr	r6, [r4, #16]
 80067d2:	60c5      	str	r5, [r0, #12]
 80067d4:	f109 0310 	add.w	r3, r9, #16
 80067d8:	f109 0514 	add.w	r5, r9, #20
 80067dc:	f104 0e14 	add.w	lr, r4, #20
 80067e0:	f100 0b14 	add.w	fp, r0, #20
 80067e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80067e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80067ec:	9301      	str	r3, [sp, #4]
 80067ee:	46d9      	mov	r9, fp
 80067f0:	f04f 0c00 	mov.w	ip, #0
 80067f4:	9b01      	ldr	r3, [sp, #4]
 80067f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80067fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80067fe:	9301      	str	r3, [sp, #4]
 8006800:	fa1f f38a 	uxth.w	r3, sl
 8006804:	4619      	mov	r1, r3
 8006806:	b283      	uxth	r3, r0
 8006808:	1acb      	subs	r3, r1, r3
 800680a:	0c00      	lsrs	r0, r0, #16
 800680c:	4463      	add	r3, ip
 800680e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006812:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006816:	b29b      	uxth	r3, r3
 8006818:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800681c:	4576      	cmp	r6, lr
 800681e:	f849 3b04 	str.w	r3, [r9], #4
 8006822:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006826:	d8e5      	bhi.n	80067f4 <__mdiff+0x88>
 8006828:	1b33      	subs	r3, r6, r4
 800682a:	3b15      	subs	r3, #21
 800682c:	f023 0303 	bic.w	r3, r3, #3
 8006830:	3415      	adds	r4, #21
 8006832:	3304      	adds	r3, #4
 8006834:	42a6      	cmp	r6, r4
 8006836:	bf38      	it	cc
 8006838:	2304      	movcc	r3, #4
 800683a:	441d      	add	r5, r3
 800683c:	445b      	add	r3, fp
 800683e:	461e      	mov	r6, r3
 8006840:	462c      	mov	r4, r5
 8006842:	4544      	cmp	r4, r8
 8006844:	d30e      	bcc.n	8006864 <__mdiff+0xf8>
 8006846:	f108 0103 	add.w	r1, r8, #3
 800684a:	1b49      	subs	r1, r1, r5
 800684c:	f021 0103 	bic.w	r1, r1, #3
 8006850:	3d03      	subs	r5, #3
 8006852:	45a8      	cmp	r8, r5
 8006854:	bf38      	it	cc
 8006856:	2100      	movcc	r1, #0
 8006858:	440b      	add	r3, r1
 800685a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800685e:	b191      	cbz	r1, 8006886 <__mdiff+0x11a>
 8006860:	6117      	str	r7, [r2, #16]
 8006862:	e79d      	b.n	80067a0 <__mdiff+0x34>
 8006864:	f854 1b04 	ldr.w	r1, [r4], #4
 8006868:	46e6      	mov	lr, ip
 800686a:	0c08      	lsrs	r0, r1, #16
 800686c:	fa1c fc81 	uxtah	ip, ip, r1
 8006870:	4471      	add	r1, lr
 8006872:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006876:	b289      	uxth	r1, r1
 8006878:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800687c:	f846 1b04 	str.w	r1, [r6], #4
 8006880:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006884:	e7dd      	b.n	8006842 <__mdiff+0xd6>
 8006886:	3f01      	subs	r7, #1
 8006888:	e7e7      	b.n	800685a <__mdiff+0xee>
 800688a:	bf00      	nop
 800688c:	080071d8 	.word	0x080071d8
 8006890:	080071e9 	.word	0x080071e9

08006894 <__d2b>:
 8006894:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006898:	460f      	mov	r7, r1
 800689a:	2101      	movs	r1, #1
 800689c:	ec59 8b10 	vmov	r8, r9, d0
 80068a0:	4616      	mov	r6, r2
 80068a2:	f7ff fccd 	bl	8006240 <_Balloc>
 80068a6:	4604      	mov	r4, r0
 80068a8:	b930      	cbnz	r0, 80068b8 <__d2b+0x24>
 80068aa:	4602      	mov	r2, r0
 80068ac:	4b23      	ldr	r3, [pc, #140]	@ (800693c <__d2b+0xa8>)
 80068ae:	4824      	ldr	r0, [pc, #144]	@ (8006940 <__d2b+0xac>)
 80068b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80068b4:	f000 fae6 	bl	8006e84 <__assert_func>
 80068b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80068bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068c0:	b10d      	cbz	r5, 80068c6 <__d2b+0x32>
 80068c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	f1b8 0300 	subs.w	r3, r8, #0
 80068cc:	d023      	beq.n	8006916 <__d2b+0x82>
 80068ce:	4668      	mov	r0, sp
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	f7ff fd7c 	bl	80063ce <__lo0bits>
 80068d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80068da:	b1d0      	cbz	r0, 8006912 <__d2b+0x7e>
 80068dc:	f1c0 0320 	rsb	r3, r0, #32
 80068e0:	fa02 f303 	lsl.w	r3, r2, r3
 80068e4:	430b      	orrs	r3, r1
 80068e6:	40c2      	lsrs	r2, r0
 80068e8:	6163      	str	r3, [r4, #20]
 80068ea:	9201      	str	r2, [sp, #4]
 80068ec:	9b01      	ldr	r3, [sp, #4]
 80068ee:	61a3      	str	r3, [r4, #24]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	bf0c      	ite	eq
 80068f4:	2201      	moveq	r2, #1
 80068f6:	2202      	movne	r2, #2
 80068f8:	6122      	str	r2, [r4, #16]
 80068fa:	b1a5      	cbz	r5, 8006926 <__d2b+0x92>
 80068fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006900:	4405      	add	r5, r0
 8006902:	603d      	str	r5, [r7, #0]
 8006904:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006908:	6030      	str	r0, [r6, #0]
 800690a:	4620      	mov	r0, r4
 800690c:	b003      	add	sp, #12
 800690e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006912:	6161      	str	r1, [r4, #20]
 8006914:	e7ea      	b.n	80068ec <__d2b+0x58>
 8006916:	a801      	add	r0, sp, #4
 8006918:	f7ff fd59 	bl	80063ce <__lo0bits>
 800691c:	9b01      	ldr	r3, [sp, #4]
 800691e:	6163      	str	r3, [r4, #20]
 8006920:	3020      	adds	r0, #32
 8006922:	2201      	movs	r2, #1
 8006924:	e7e8      	b.n	80068f8 <__d2b+0x64>
 8006926:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800692a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800692e:	6038      	str	r0, [r7, #0]
 8006930:	6918      	ldr	r0, [r3, #16]
 8006932:	f7ff fd2d 	bl	8006390 <__hi0bits>
 8006936:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800693a:	e7e5      	b.n	8006908 <__d2b+0x74>
 800693c:	080071d8 	.word	0x080071d8
 8006940:	080071e9 	.word	0x080071e9

08006944 <__sfputc_r>:
 8006944:	6893      	ldr	r3, [r2, #8]
 8006946:	3b01      	subs	r3, #1
 8006948:	2b00      	cmp	r3, #0
 800694a:	b410      	push	{r4}
 800694c:	6093      	str	r3, [r2, #8]
 800694e:	da08      	bge.n	8006962 <__sfputc_r+0x1e>
 8006950:	6994      	ldr	r4, [r2, #24]
 8006952:	42a3      	cmp	r3, r4
 8006954:	db01      	blt.n	800695a <__sfputc_r+0x16>
 8006956:	290a      	cmp	r1, #10
 8006958:	d103      	bne.n	8006962 <__sfputc_r+0x1e>
 800695a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800695e:	f000 b9df 	b.w	8006d20 <__swbuf_r>
 8006962:	6813      	ldr	r3, [r2, #0]
 8006964:	1c58      	adds	r0, r3, #1
 8006966:	6010      	str	r0, [r2, #0]
 8006968:	7019      	strb	r1, [r3, #0]
 800696a:	4608      	mov	r0, r1
 800696c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006970:	4770      	bx	lr

08006972 <__sfputs_r>:
 8006972:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006974:	4606      	mov	r6, r0
 8006976:	460f      	mov	r7, r1
 8006978:	4614      	mov	r4, r2
 800697a:	18d5      	adds	r5, r2, r3
 800697c:	42ac      	cmp	r4, r5
 800697e:	d101      	bne.n	8006984 <__sfputs_r+0x12>
 8006980:	2000      	movs	r0, #0
 8006982:	e007      	b.n	8006994 <__sfputs_r+0x22>
 8006984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006988:	463a      	mov	r2, r7
 800698a:	4630      	mov	r0, r6
 800698c:	f7ff ffda 	bl	8006944 <__sfputc_r>
 8006990:	1c43      	adds	r3, r0, #1
 8006992:	d1f3      	bne.n	800697c <__sfputs_r+0xa>
 8006994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006998 <_vfiprintf_r>:
 8006998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699c:	460d      	mov	r5, r1
 800699e:	b09d      	sub	sp, #116	@ 0x74
 80069a0:	4614      	mov	r4, r2
 80069a2:	4698      	mov	r8, r3
 80069a4:	4606      	mov	r6, r0
 80069a6:	b118      	cbz	r0, 80069b0 <_vfiprintf_r+0x18>
 80069a8:	6a03      	ldr	r3, [r0, #32]
 80069aa:	b90b      	cbnz	r3, 80069b0 <_vfiprintf_r+0x18>
 80069ac:	f7fe fbee 	bl	800518c <__sinit>
 80069b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069b2:	07d9      	lsls	r1, r3, #31
 80069b4:	d405      	bmi.n	80069c2 <_vfiprintf_r+0x2a>
 80069b6:	89ab      	ldrh	r3, [r5, #12]
 80069b8:	059a      	lsls	r2, r3, #22
 80069ba:	d402      	bmi.n	80069c2 <_vfiprintf_r+0x2a>
 80069bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069be:	f7fe fcee 	bl	800539e <__retarget_lock_acquire_recursive>
 80069c2:	89ab      	ldrh	r3, [r5, #12]
 80069c4:	071b      	lsls	r3, r3, #28
 80069c6:	d501      	bpl.n	80069cc <_vfiprintf_r+0x34>
 80069c8:	692b      	ldr	r3, [r5, #16]
 80069ca:	b99b      	cbnz	r3, 80069f4 <_vfiprintf_r+0x5c>
 80069cc:	4629      	mov	r1, r5
 80069ce:	4630      	mov	r0, r6
 80069d0:	f000 f9e4 	bl	8006d9c <__swsetup_r>
 80069d4:	b170      	cbz	r0, 80069f4 <_vfiprintf_r+0x5c>
 80069d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069d8:	07dc      	lsls	r4, r3, #31
 80069da:	d504      	bpl.n	80069e6 <_vfiprintf_r+0x4e>
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295
 80069e0:	b01d      	add	sp, #116	@ 0x74
 80069e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e6:	89ab      	ldrh	r3, [r5, #12]
 80069e8:	0598      	lsls	r0, r3, #22
 80069ea:	d4f7      	bmi.n	80069dc <_vfiprintf_r+0x44>
 80069ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069ee:	f7fe fcd7 	bl	80053a0 <__retarget_lock_release_recursive>
 80069f2:	e7f3      	b.n	80069dc <_vfiprintf_r+0x44>
 80069f4:	2300      	movs	r3, #0
 80069f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80069f8:	2320      	movs	r3, #32
 80069fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a02:	2330      	movs	r3, #48	@ 0x30
 8006a04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006bb4 <_vfiprintf_r+0x21c>
 8006a08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a0c:	f04f 0901 	mov.w	r9, #1
 8006a10:	4623      	mov	r3, r4
 8006a12:	469a      	mov	sl, r3
 8006a14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a18:	b10a      	cbz	r2, 8006a1e <_vfiprintf_r+0x86>
 8006a1a:	2a25      	cmp	r2, #37	@ 0x25
 8006a1c:	d1f9      	bne.n	8006a12 <_vfiprintf_r+0x7a>
 8006a1e:	ebba 0b04 	subs.w	fp, sl, r4
 8006a22:	d00b      	beq.n	8006a3c <_vfiprintf_r+0xa4>
 8006a24:	465b      	mov	r3, fp
 8006a26:	4622      	mov	r2, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	f7ff ffa1 	bl	8006972 <__sfputs_r>
 8006a30:	3001      	adds	r0, #1
 8006a32:	f000 80a7 	beq.w	8006b84 <_vfiprintf_r+0x1ec>
 8006a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a38:	445a      	add	r2, fp
 8006a3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 809f 	beq.w	8006b84 <_vfiprintf_r+0x1ec>
 8006a46:	2300      	movs	r3, #0
 8006a48:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a50:	f10a 0a01 	add.w	sl, sl, #1
 8006a54:	9304      	str	r3, [sp, #16]
 8006a56:	9307      	str	r3, [sp, #28]
 8006a58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a5e:	4654      	mov	r4, sl
 8006a60:	2205      	movs	r2, #5
 8006a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a66:	4853      	ldr	r0, [pc, #332]	@ (8006bb4 <_vfiprintf_r+0x21c>)
 8006a68:	f7f9 fbd2 	bl	8000210 <memchr>
 8006a6c:	9a04      	ldr	r2, [sp, #16]
 8006a6e:	b9d8      	cbnz	r0, 8006aa8 <_vfiprintf_r+0x110>
 8006a70:	06d1      	lsls	r1, r2, #27
 8006a72:	bf44      	itt	mi
 8006a74:	2320      	movmi	r3, #32
 8006a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a7a:	0713      	lsls	r3, r2, #28
 8006a7c:	bf44      	itt	mi
 8006a7e:	232b      	movmi	r3, #43	@ 0x2b
 8006a80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a84:	f89a 3000 	ldrb.w	r3, [sl]
 8006a88:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a8a:	d015      	beq.n	8006ab8 <_vfiprintf_r+0x120>
 8006a8c:	9a07      	ldr	r2, [sp, #28]
 8006a8e:	4654      	mov	r4, sl
 8006a90:	2000      	movs	r0, #0
 8006a92:	f04f 0c0a 	mov.w	ip, #10
 8006a96:	4621      	mov	r1, r4
 8006a98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a9c:	3b30      	subs	r3, #48	@ 0x30
 8006a9e:	2b09      	cmp	r3, #9
 8006aa0:	d94b      	bls.n	8006b3a <_vfiprintf_r+0x1a2>
 8006aa2:	b1b0      	cbz	r0, 8006ad2 <_vfiprintf_r+0x13a>
 8006aa4:	9207      	str	r2, [sp, #28]
 8006aa6:	e014      	b.n	8006ad2 <_vfiprintf_r+0x13a>
 8006aa8:	eba0 0308 	sub.w	r3, r0, r8
 8006aac:	fa09 f303 	lsl.w	r3, r9, r3
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	9304      	str	r3, [sp, #16]
 8006ab4:	46a2      	mov	sl, r4
 8006ab6:	e7d2      	b.n	8006a5e <_vfiprintf_r+0xc6>
 8006ab8:	9b03      	ldr	r3, [sp, #12]
 8006aba:	1d19      	adds	r1, r3, #4
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	9103      	str	r1, [sp, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	bfbb      	ittet	lt
 8006ac4:	425b      	neglt	r3, r3
 8006ac6:	f042 0202 	orrlt.w	r2, r2, #2
 8006aca:	9307      	strge	r3, [sp, #28]
 8006acc:	9307      	strlt	r3, [sp, #28]
 8006ace:	bfb8      	it	lt
 8006ad0:	9204      	strlt	r2, [sp, #16]
 8006ad2:	7823      	ldrb	r3, [r4, #0]
 8006ad4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ad6:	d10a      	bne.n	8006aee <_vfiprintf_r+0x156>
 8006ad8:	7863      	ldrb	r3, [r4, #1]
 8006ada:	2b2a      	cmp	r3, #42	@ 0x2a
 8006adc:	d132      	bne.n	8006b44 <_vfiprintf_r+0x1ac>
 8006ade:	9b03      	ldr	r3, [sp, #12]
 8006ae0:	1d1a      	adds	r2, r3, #4
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	9203      	str	r2, [sp, #12]
 8006ae6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006aea:	3402      	adds	r4, #2
 8006aec:	9305      	str	r3, [sp, #20]
 8006aee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006bc4 <_vfiprintf_r+0x22c>
 8006af2:	7821      	ldrb	r1, [r4, #0]
 8006af4:	2203      	movs	r2, #3
 8006af6:	4650      	mov	r0, sl
 8006af8:	f7f9 fb8a 	bl	8000210 <memchr>
 8006afc:	b138      	cbz	r0, 8006b0e <_vfiprintf_r+0x176>
 8006afe:	9b04      	ldr	r3, [sp, #16]
 8006b00:	eba0 000a 	sub.w	r0, r0, sl
 8006b04:	2240      	movs	r2, #64	@ 0x40
 8006b06:	4082      	lsls	r2, r0
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	3401      	adds	r4, #1
 8006b0c:	9304      	str	r3, [sp, #16]
 8006b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b12:	4829      	ldr	r0, [pc, #164]	@ (8006bb8 <_vfiprintf_r+0x220>)
 8006b14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b18:	2206      	movs	r2, #6
 8006b1a:	f7f9 fb79 	bl	8000210 <memchr>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d03f      	beq.n	8006ba2 <_vfiprintf_r+0x20a>
 8006b22:	4b26      	ldr	r3, [pc, #152]	@ (8006bbc <_vfiprintf_r+0x224>)
 8006b24:	bb1b      	cbnz	r3, 8006b6e <_vfiprintf_r+0x1d6>
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	3307      	adds	r3, #7
 8006b2a:	f023 0307 	bic.w	r3, r3, #7
 8006b2e:	3308      	adds	r3, #8
 8006b30:	9303      	str	r3, [sp, #12]
 8006b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b34:	443b      	add	r3, r7
 8006b36:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b38:	e76a      	b.n	8006a10 <_vfiprintf_r+0x78>
 8006b3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b3e:	460c      	mov	r4, r1
 8006b40:	2001      	movs	r0, #1
 8006b42:	e7a8      	b.n	8006a96 <_vfiprintf_r+0xfe>
 8006b44:	2300      	movs	r3, #0
 8006b46:	3401      	adds	r4, #1
 8006b48:	9305      	str	r3, [sp, #20]
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	f04f 0c0a 	mov.w	ip, #10
 8006b50:	4620      	mov	r0, r4
 8006b52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b56:	3a30      	subs	r2, #48	@ 0x30
 8006b58:	2a09      	cmp	r2, #9
 8006b5a:	d903      	bls.n	8006b64 <_vfiprintf_r+0x1cc>
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d0c6      	beq.n	8006aee <_vfiprintf_r+0x156>
 8006b60:	9105      	str	r1, [sp, #20]
 8006b62:	e7c4      	b.n	8006aee <_vfiprintf_r+0x156>
 8006b64:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b68:	4604      	mov	r4, r0
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e7f0      	b.n	8006b50 <_vfiprintf_r+0x1b8>
 8006b6e:	ab03      	add	r3, sp, #12
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	462a      	mov	r2, r5
 8006b74:	4b12      	ldr	r3, [pc, #72]	@ (8006bc0 <_vfiprintf_r+0x228>)
 8006b76:	a904      	add	r1, sp, #16
 8006b78:	4630      	mov	r0, r6
 8006b7a:	f7fd fec3 	bl	8004904 <_printf_float>
 8006b7e:	4607      	mov	r7, r0
 8006b80:	1c78      	adds	r0, r7, #1
 8006b82:	d1d6      	bne.n	8006b32 <_vfiprintf_r+0x19a>
 8006b84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b86:	07d9      	lsls	r1, r3, #31
 8006b88:	d405      	bmi.n	8006b96 <_vfiprintf_r+0x1fe>
 8006b8a:	89ab      	ldrh	r3, [r5, #12]
 8006b8c:	059a      	lsls	r2, r3, #22
 8006b8e:	d402      	bmi.n	8006b96 <_vfiprintf_r+0x1fe>
 8006b90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b92:	f7fe fc05 	bl	80053a0 <__retarget_lock_release_recursive>
 8006b96:	89ab      	ldrh	r3, [r5, #12]
 8006b98:	065b      	lsls	r3, r3, #25
 8006b9a:	f53f af1f 	bmi.w	80069dc <_vfiprintf_r+0x44>
 8006b9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ba0:	e71e      	b.n	80069e0 <_vfiprintf_r+0x48>
 8006ba2:	ab03      	add	r3, sp, #12
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	462a      	mov	r2, r5
 8006ba8:	4b05      	ldr	r3, [pc, #20]	@ (8006bc0 <_vfiprintf_r+0x228>)
 8006baa:	a904      	add	r1, sp, #16
 8006bac:	4630      	mov	r0, r6
 8006bae:	f7fe f941 	bl	8004e34 <_printf_i>
 8006bb2:	e7e4      	b.n	8006b7e <_vfiprintf_r+0x1e6>
 8006bb4:	08007340 	.word	0x08007340
 8006bb8:	0800734a 	.word	0x0800734a
 8006bbc:	08004905 	.word	0x08004905
 8006bc0:	08006973 	.word	0x08006973
 8006bc4:	08007346 	.word	0x08007346

08006bc8 <__sflush_r>:
 8006bc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd0:	0716      	lsls	r6, r2, #28
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	460c      	mov	r4, r1
 8006bd6:	d454      	bmi.n	8006c82 <__sflush_r+0xba>
 8006bd8:	684b      	ldr	r3, [r1, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	dc02      	bgt.n	8006be4 <__sflush_r+0x1c>
 8006bde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	dd48      	ble.n	8006c76 <__sflush_r+0xae>
 8006be4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006be6:	2e00      	cmp	r6, #0
 8006be8:	d045      	beq.n	8006c76 <__sflush_r+0xae>
 8006bea:	2300      	movs	r3, #0
 8006bec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006bf0:	682f      	ldr	r7, [r5, #0]
 8006bf2:	6a21      	ldr	r1, [r4, #32]
 8006bf4:	602b      	str	r3, [r5, #0]
 8006bf6:	d030      	beq.n	8006c5a <__sflush_r+0x92>
 8006bf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	0759      	lsls	r1, r3, #29
 8006bfe:	d505      	bpl.n	8006c0c <__sflush_r+0x44>
 8006c00:	6863      	ldr	r3, [r4, #4]
 8006c02:	1ad2      	subs	r2, r2, r3
 8006c04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006c06:	b10b      	cbz	r3, 8006c0c <__sflush_r+0x44>
 8006c08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006c0a:	1ad2      	subs	r2, r2, r3
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c10:	6a21      	ldr	r1, [r4, #32]
 8006c12:	4628      	mov	r0, r5
 8006c14:	47b0      	blx	r6
 8006c16:	1c43      	adds	r3, r0, #1
 8006c18:	89a3      	ldrh	r3, [r4, #12]
 8006c1a:	d106      	bne.n	8006c2a <__sflush_r+0x62>
 8006c1c:	6829      	ldr	r1, [r5, #0]
 8006c1e:	291d      	cmp	r1, #29
 8006c20:	d82b      	bhi.n	8006c7a <__sflush_r+0xb2>
 8006c22:	4a2a      	ldr	r2, [pc, #168]	@ (8006ccc <__sflush_r+0x104>)
 8006c24:	410a      	asrs	r2, r1
 8006c26:	07d6      	lsls	r6, r2, #31
 8006c28:	d427      	bmi.n	8006c7a <__sflush_r+0xb2>
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	6062      	str	r2, [r4, #4]
 8006c2e:	04d9      	lsls	r1, r3, #19
 8006c30:	6922      	ldr	r2, [r4, #16]
 8006c32:	6022      	str	r2, [r4, #0]
 8006c34:	d504      	bpl.n	8006c40 <__sflush_r+0x78>
 8006c36:	1c42      	adds	r2, r0, #1
 8006c38:	d101      	bne.n	8006c3e <__sflush_r+0x76>
 8006c3a:	682b      	ldr	r3, [r5, #0]
 8006c3c:	b903      	cbnz	r3, 8006c40 <__sflush_r+0x78>
 8006c3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c42:	602f      	str	r7, [r5, #0]
 8006c44:	b1b9      	cbz	r1, 8006c76 <__sflush_r+0xae>
 8006c46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c4a:	4299      	cmp	r1, r3
 8006c4c:	d002      	beq.n	8006c54 <__sflush_r+0x8c>
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f7ff f9f6 	bl	8006040 <_free_r>
 8006c54:	2300      	movs	r3, #0
 8006c56:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c58:	e00d      	b.n	8006c76 <__sflush_r+0xae>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	47b0      	blx	r6
 8006c60:	4602      	mov	r2, r0
 8006c62:	1c50      	adds	r0, r2, #1
 8006c64:	d1c9      	bne.n	8006bfa <__sflush_r+0x32>
 8006c66:	682b      	ldr	r3, [r5, #0]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d0c6      	beq.n	8006bfa <__sflush_r+0x32>
 8006c6c:	2b1d      	cmp	r3, #29
 8006c6e:	d001      	beq.n	8006c74 <__sflush_r+0xac>
 8006c70:	2b16      	cmp	r3, #22
 8006c72:	d11e      	bne.n	8006cb2 <__sflush_r+0xea>
 8006c74:	602f      	str	r7, [r5, #0]
 8006c76:	2000      	movs	r0, #0
 8006c78:	e022      	b.n	8006cc0 <__sflush_r+0xf8>
 8006c7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c7e:	b21b      	sxth	r3, r3
 8006c80:	e01b      	b.n	8006cba <__sflush_r+0xf2>
 8006c82:	690f      	ldr	r7, [r1, #16]
 8006c84:	2f00      	cmp	r7, #0
 8006c86:	d0f6      	beq.n	8006c76 <__sflush_r+0xae>
 8006c88:	0793      	lsls	r3, r2, #30
 8006c8a:	680e      	ldr	r6, [r1, #0]
 8006c8c:	bf08      	it	eq
 8006c8e:	694b      	ldreq	r3, [r1, #20]
 8006c90:	600f      	str	r7, [r1, #0]
 8006c92:	bf18      	it	ne
 8006c94:	2300      	movne	r3, #0
 8006c96:	eba6 0807 	sub.w	r8, r6, r7
 8006c9a:	608b      	str	r3, [r1, #8]
 8006c9c:	f1b8 0f00 	cmp.w	r8, #0
 8006ca0:	dde9      	ble.n	8006c76 <__sflush_r+0xae>
 8006ca2:	6a21      	ldr	r1, [r4, #32]
 8006ca4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ca6:	4643      	mov	r3, r8
 8006ca8:	463a      	mov	r2, r7
 8006caa:	4628      	mov	r0, r5
 8006cac:	47b0      	blx	r6
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	dc08      	bgt.n	8006cc4 <__sflush_r+0xfc>
 8006cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cba:	81a3      	strh	r3, [r4, #12]
 8006cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cc4:	4407      	add	r7, r0
 8006cc6:	eba8 0800 	sub.w	r8, r8, r0
 8006cca:	e7e7      	b.n	8006c9c <__sflush_r+0xd4>
 8006ccc:	dfbffffe 	.word	0xdfbffffe

08006cd0 <_fflush_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	690b      	ldr	r3, [r1, #16]
 8006cd4:	4605      	mov	r5, r0
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	b913      	cbnz	r3, 8006ce0 <_fflush_r+0x10>
 8006cda:	2500      	movs	r5, #0
 8006cdc:	4628      	mov	r0, r5
 8006cde:	bd38      	pop	{r3, r4, r5, pc}
 8006ce0:	b118      	cbz	r0, 8006cea <_fflush_r+0x1a>
 8006ce2:	6a03      	ldr	r3, [r0, #32]
 8006ce4:	b90b      	cbnz	r3, 8006cea <_fflush_r+0x1a>
 8006ce6:	f7fe fa51 	bl	800518c <__sinit>
 8006cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d0f3      	beq.n	8006cda <_fflush_r+0xa>
 8006cf2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006cf4:	07d0      	lsls	r0, r2, #31
 8006cf6:	d404      	bmi.n	8006d02 <_fflush_r+0x32>
 8006cf8:	0599      	lsls	r1, r3, #22
 8006cfa:	d402      	bmi.n	8006d02 <_fflush_r+0x32>
 8006cfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cfe:	f7fe fb4e 	bl	800539e <__retarget_lock_acquire_recursive>
 8006d02:	4628      	mov	r0, r5
 8006d04:	4621      	mov	r1, r4
 8006d06:	f7ff ff5f 	bl	8006bc8 <__sflush_r>
 8006d0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d0c:	07da      	lsls	r2, r3, #31
 8006d0e:	4605      	mov	r5, r0
 8006d10:	d4e4      	bmi.n	8006cdc <_fflush_r+0xc>
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	059b      	lsls	r3, r3, #22
 8006d16:	d4e1      	bmi.n	8006cdc <_fflush_r+0xc>
 8006d18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d1a:	f7fe fb41 	bl	80053a0 <__retarget_lock_release_recursive>
 8006d1e:	e7dd      	b.n	8006cdc <_fflush_r+0xc>

08006d20 <__swbuf_r>:
 8006d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d22:	460e      	mov	r6, r1
 8006d24:	4614      	mov	r4, r2
 8006d26:	4605      	mov	r5, r0
 8006d28:	b118      	cbz	r0, 8006d32 <__swbuf_r+0x12>
 8006d2a:	6a03      	ldr	r3, [r0, #32]
 8006d2c:	b90b      	cbnz	r3, 8006d32 <__swbuf_r+0x12>
 8006d2e:	f7fe fa2d 	bl	800518c <__sinit>
 8006d32:	69a3      	ldr	r3, [r4, #24]
 8006d34:	60a3      	str	r3, [r4, #8]
 8006d36:	89a3      	ldrh	r3, [r4, #12]
 8006d38:	071a      	lsls	r2, r3, #28
 8006d3a:	d501      	bpl.n	8006d40 <__swbuf_r+0x20>
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	b943      	cbnz	r3, 8006d52 <__swbuf_r+0x32>
 8006d40:	4621      	mov	r1, r4
 8006d42:	4628      	mov	r0, r5
 8006d44:	f000 f82a 	bl	8006d9c <__swsetup_r>
 8006d48:	b118      	cbz	r0, 8006d52 <__swbuf_r+0x32>
 8006d4a:	f04f 37ff 	mov.w	r7, #4294967295
 8006d4e:	4638      	mov	r0, r7
 8006d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	6922      	ldr	r2, [r4, #16]
 8006d56:	1a98      	subs	r0, r3, r2
 8006d58:	6963      	ldr	r3, [r4, #20]
 8006d5a:	b2f6      	uxtb	r6, r6
 8006d5c:	4283      	cmp	r3, r0
 8006d5e:	4637      	mov	r7, r6
 8006d60:	dc05      	bgt.n	8006d6e <__swbuf_r+0x4e>
 8006d62:	4621      	mov	r1, r4
 8006d64:	4628      	mov	r0, r5
 8006d66:	f7ff ffb3 	bl	8006cd0 <_fflush_r>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d1ed      	bne.n	8006d4a <__swbuf_r+0x2a>
 8006d6e:	68a3      	ldr	r3, [r4, #8]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	60a3      	str	r3, [r4, #8]
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	1c5a      	adds	r2, r3, #1
 8006d78:	6022      	str	r2, [r4, #0]
 8006d7a:	701e      	strb	r6, [r3, #0]
 8006d7c:	6962      	ldr	r2, [r4, #20]
 8006d7e:	1c43      	adds	r3, r0, #1
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d004      	beq.n	8006d8e <__swbuf_r+0x6e>
 8006d84:	89a3      	ldrh	r3, [r4, #12]
 8006d86:	07db      	lsls	r3, r3, #31
 8006d88:	d5e1      	bpl.n	8006d4e <__swbuf_r+0x2e>
 8006d8a:	2e0a      	cmp	r6, #10
 8006d8c:	d1df      	bne.n	8006d4e <__swbuf_r+0x2e>
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4628      	mov	r0, r5
 8006d92:	f7ff ff9d 	bl	8006cd0 <_fflush_r>
 8006d96:	2800      	cmp	r0, #0
 8006d98:	d0d9      	beq.n	8006d4e <__swbuf_r+0x2e>
 8006d9a:	e7d6      	b.n	8006d4a <__swbuf_r+0x2a>

08006d9c <__swsetup_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4b29      	ldr	r3, [pc, #164]	@ (8006e44 <__swsetup_r+0xa8>)
 8006da0:	4605      	mov	r5, r0
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	460c      	mov	r4, r1
 8006da6:	b118      	cbz	r0, 8006db0 <__swsetup_r+0x14>
 8006da8:	6a03      	ldr	r3, [r0, #32]
 8006daa:	b90b      	cbnz	r3, 8006db0 <__swsetup_r+0x14>
 8006dac:	f7fe f9ee 	bl	800518c <__sinit>
 8006db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006db4:	0719      	lsls	r1, r3, #28
 8006db6:	d422      	bmi.n	8006dfe <__swsetup_r+0x62>
 8006db8:	06da      	lsls	r2, r3, #27
 8006dba:	d407      	bmi.n	8006dcc <__swsetup_r+0x30>
 8006dbc:	2209      	movs	r2, #9
 8006dbe:	602a      	str	r2, [r5, #0]
 8006dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dc4:	81a3      	strh	r3, [r4, #12]
 8006dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dca:	e033      	b.n	8006e34 <__swsetup_r+0x98>
 8006dcc:	0758      	lsls	r0, r3, #29
 8006dce:	d512      	bpl.n	8006df6 <__swsetup_r+0x5a>
 8006dd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dd2:	b141      	cbz	r1, 8006de6 <__swsetup_r+0x4a>
 8006dd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dd8:	4299      	cmp	r1, r3
 8006dda:	d002      	beq.n	8006de2 <__swsetup_r+0x46>
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f7ff f92f 	bl	8006040 <_free_r>
 8006de2:	2300      	movs	r3, #0
 8006de4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006de6:	89a3      	ldrh	r3, [r4, #12]
 8006de8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006dec:	81a3      	strh	r3, [r4, #12]
 8006dee:	2300      	movs	r3, #0
 8006df0:	6063      	str	r3, [r4, #4]
 8006df2:	6923      	ldr	r3, [r4, #16]
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	89a3      	ldrh	r3, [r4, #12]
 8006df8:	f043 0308 	orr.w	r3, r3, #8
 8006dfc:	81a3      	strh	r3, [r4, #12]
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	b94b      	cbnz	r3, 8006e16 <__swsetup_r+0x7a>
 8006e02:	89a3      	ldrh	r3, [r4, #12]
 8006e04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e0c:	d003      	beq.n	8006e16 <__swsetup_r+0x7a>
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4628      	mov	r0, r5
 8006e12:	f000 f8c1 	bl	8006f98 <__smakebuf_r>
 8006e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e1a:	f013 0201 	ands.w	r2, r3, #1
 8006e1e:	d00a      	beq.n	8006e36 <__swsetup_r+0x9a>
 8006e20:	2200      	movs	r2, #0
 8006e22:	60a2      	str	r2, [r4, #8]
 8006e24:	6962      	ldr	r2, [r4, #20]
 8006e26:	4252      	negs	r2, r2
 8006e28:	61a2      	str	r2, [r4, #24]
 8006e2a:	6922      	ldr	r2, [r4, #16]
 8006e2c:	b942      	cbnz	r2, 8006e40 <__swsetup_r+0xa4>
 8006e2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e32:	d1c5      	bne.n	8006dc0 <__swsetup_r+0x24>
 8006e34:	bd38      	pop	{r3, r4, r5, pc}
 8006e36:	0799      	lsls	r1, r3, #30
 8006e38:	bf58      	it	pl
 8006e3a:	6962      	ldrpl	r2, [r4, #20]
 8006e3c:	60a2      	str	r2, [r4, #8]
 8006e3e:	e7f4      	b.n	8006e2a <__swsetup_r+0x8e>
 8006e40:	2000      	movs	r0, #0
 8006e42:	e7f7      	b.n	8006e34 <__swsetup_r+0x98>
 8006e44:	2000001c 	.word	0x2000001c

08006e48 <_sbrk_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4d06      	ldr	r5, [pc, #24]	@ (8006e64 <_sbrk_r+0x1c>)
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	4604      	mov	r4, r0
 8006e50:	4608      	mov	r0, r1
 8006e52:	602b      	str	r3, [r5, #0]
 8006e54:	f7fa fe16 	bl	8001a84 <_sbrk>
 8006e58:	1c43      	adds	r3, r0, #1
 8006e5a:	d102      	bne.n	8006e62 <_sbrk_r+0x1a>
 8006e5c:	682b      	ldr	r3, [r5, #0]
 8006e5e:	b103      	cbz	r3, 8006e62 <_sbrk_r+0x1a>
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	bd38      	pop	{r3, r4, r5, pc}
 8006e64:	2000046c 	.word	0x2000046c

08006e68 <memcpy>:
 8006e68:	440a      	add	r2, r1
 8006e6a:	4291      	cmp	r1, r2
 8006e6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e70:	d100      	bne.n	8006e74 <memcpy+0xc>
 8006e72:	4770      	bx	lr
 8006e74:	b510      	push	{r4, lr}
 8006e76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e7e:	4291      	cmp	r1, r2
 8006e80:	d1f9      	bne.n	8006e76 <memcpy+0xe>
 8006e82:	bd10      	pop	{r4, pc}

08006e84 <__assert_func>:
 8006e84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006e86:	4614      	mov	r4, r2
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4b09      	ldr	r3, [pc, #36]	@ (8006eb0 <__assert_func+0x2c>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4605      	mov	r5, r0
 8006e90:	68d8      	ldr	r0, [r3, #12]
 8006e92:	b954      	cbnz	r4, 8006eaa <__assert_func+0x26>
 8006e94:	4b07      	ldr	r3, [pc, #28]	@ (8006eb4 <__assert_func+0x30>)
 8006e96:	461c      	mov	r4, r3
 8006e98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006e9c:	9100      	str	r1, [sp, #0]
 8006e9e:	462b      	mov	r3, r5
 8006ea0:	4905      	ldr	r1, [pc, #20]	@ (8006eb8 <__assert_func+0x34>)
 8006ea2:	f000 f841 	bl	8006f28 <fiprintf>
 8006ea6:	f000 f8d5 	bl	8007054 <abort>
 8006eaa:	4b04      	ldr	r3, [pc, #16]	@ (8006ebc <__assert_func+0x38>)
 8006eac:	e7f4      	b.n	8006e98 <__assert_func+0x14>
 8006eae:	bf00      	nop
 8006eb0:	2000001c 	.word	0x2000001c
 8006eb4:	08007396 	.word	0x08007396
 8006eb8:	08007368 	.word	0x08007368
 8006ebc:	0800735b 	.word	0x0800735b

08006ec0 <_calloc_r>:
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	fba1 5402 	umull	r5, r4, r1, r2
 8006ec6:	b93c      	cbnz	r4, 8006ed8 <_calloc_r+0x18>
 8006ec8:	4629      	mov	r1, r5
 8006eca:	f7ff f92d 	bl	8006128 <_malloc_r>
 8006ece:	4606      	mov	r6, r0
 8006ed0:	b928      	cbnz	r0, 8006ede <_calloc_r+0x1e>
 8006ed2:	2600      	movs	r6, #0
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	bd70      	pop	{r4, r5, r6, pc}
 8006ed8:	220c      	movs	r2, #12
 8006eda:	6002      	str	r2, [r0, #0]
 8006edc:	e7f9      	b.n	8006ed2 <_calloc_r+0x12>
 8006ede:	462a      	mov	r2, r5
 8006ee0:	4621      	mov	r1, r4
 8006ee2:	f7fe f9de 	bl	80052a2 <memset>
 8006ee6:	e7f5      	b.n	8006ed4 <_calloc_r+0x14>

08006ee8 <__ascii_mbtowc>:
 8006ee8:	b082      	sub	sp, #8
 8006eea:	b901      	cbnz	r1, 8006eee <__ascii_mbtowc+0x6>
 8006eec:	a901      	add	r1, sp, #4
 8006eee:	b142      	cbz	r2, 8006f02 <__ascii_mbtowc+0x1a>
 8006ef0:	b14b      	cbz	r3, 8006f06 <__ascii_mbtowc+0x1e>
 8006ef2:	7813      	ldrb	r3, [r2, #0]
 8006ef4:	600b      	str	r3, [r1, #0]
 8006ef6:	7812      	ldrb	r2, [r2, #0]
 8006ef8:	1e10      	subs	r0, r2, #0
 8006efa:	bf18      	it	ne
 8006efc:	2001      	movne	r0, #1
 8006efe:	b002      	add	sp, #8
 8006f00:	4770      	bx	lr
 8006f02:	4610      	mov	r0, r2
 8006f04:	e7fb      	b.n	8006efe <__ascii_mbtowc+0x16>
 8006f06:	f06f 0001 	mvn.w	r0, #1
 8006f0a:	e7f8      	b.n	8006efe <__ascii_mbtowc+0x16>

08006f0c <__ascii_wctomb>:
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	4608      	mov	r0, r1
 8006f10:	b141      	cbz	r1, 8006f24 <__ascii_wctomb+0x18>
 8006f12:	2aff      	cmp	r2, #255	@ 0xff
 8006f14:	d904      	bls.n	8006f20 <__ascii_wctomb+0x14>
 8006f16:	228a      	movs	r2, #138	@ 0x8a
 8006f18:	601a      	str	r2, [r3, #0]
 8006f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f1e:	4770      	bx	lr
 8006f20:	700a      	strb	r2, [r1, #0]
 8006f22:	2001      	movs	r0, #1
 8006f24:	4770      	bx	lr
	...

08006f28 <fiprintf>:
 8006f28:	b40e      	push	{r1, r2, r3}
 8006f2a:	b503      	push	{r0, r1, lr}
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	ab03      	add	r3, sp, #12
 8006f30:	4805      	ldr	r0, [pc, #20]	@ (8006f48 <fiprintf+0x20>)
 8006f32:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f36:	6800      	ldr	r0, [r0, #0]
 8006f38:	9301      	str	r3, [sp, #4]
 8006f3a:	f7ff fd2d 	bl	8006998 <_vfiprintf_r>
 8006f3e:	b002      	add	sp, #8
 8006f40:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f44:	b003      	add	sp, #12
 8006f46:	4770      	bx	lr
 8006f48:	2000001c 	.word	0x2000001c

08006f4c <__swhatbuf_r>:
 8006f4c:	b570      	push	{r4, r5, r6, lr}
 8006f4e:	460c      	mov	r4, r1
 8006f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f54:	2900      	cmp	r1, #0
 8006f56:	b096      	sub	sp, #88	@ 0x58
 8006f58:	4615      	mov	r5, r2
 8006f5a:	461e      	mov	r6, r3
 8006f5c:	da0d      	bge.n	8006f7a <__swhatbuf_r+0x2e>
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f64:	f04f 0100 	mov.w	r1, #0
 8006f68:	bf14      	ite	ne
 8006f6a:	2340      	movne	r3, #64	@ 0x40
 8006f6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f70:	2000      	movs	r0, #0
 8006f72:	6031      	str	r1, [r6, #0]
 8006f74:	602b      	str	r3, [r5, #0]
 8006f76:	b016      	add	sp, #88	@ 0x58
 8006f78:	bd70      	pop	{r4, r5, r6, pc}
 8006f7a:	466a      	mov	r2, sp
 8006f7c:	f000 f848 	bl	8007010 <_fstat_r>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	dbec      	blt.n	8006f5e <__swhatbuf_r+0x12>
 8006f84:	9901      	ldr	r1, [sp, #4]
 8006f86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f8e:	4259      	negs	r1, r3
 8006f90:	4159      	adcs	r1, r3
 8006f92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f96:	e7eb      	b.n	8006f70 <__swhatbuf_r+0x24>

08006f98 <__smakebuf_r>:
 8006f98:	898b      	ldrh	r3, [r1, #12]
 8006f9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f9c:	079d      	lsls	r5, r3, #30
 8006f9e:	4606      	mov	r6, r0
 8006fa0:	460c      	mov	r4, r1
 8006fa2:	d507      	bpl.n	8006fb4 <__smakebuf_r+0x1c>
 8006fa4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	6123      	str	r3, [r4, #16]
 8006fac:	2301      	movs	r3, #1
 8006fae:	6163      	str	r3, [r4, #20]
 8006fb0:	b003      	add	sp, #12
 8006fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fb4:	ab01      	add	r3, sp, #4
 8006fb6:	466a      	mov	r2, sp
 8006fb8:	f7ff ffc8 	bl	8006f4c <__swhatbuf_r>
 8006fbc:	9f00      	ldr	r7, [sp, #0]
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	4639      	mov	r1, r7
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	f7ff f8b0 	bl	8006128 <_malloc_r>
 8006fc8:	b948      	cbnz	r0, 8006fde <__smakebuf_r+0x46>
 8006fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fce:	059a      	lsls	r2, r3, #22
 8006fd0:	d4ee      	bmi.n	8006fb0 <__smakebuf_r+0x18>
 8006fd2:	f023 0303 	bic.w	r3, r3, #3
 8006fd6:	f043 0302 	orr.w	r3, r3, #2
 8006fda:	81a3      	strh	r3, [r4, #12]
 8006fdc:	e7e2      	b.n	8006fa4 <__smakebuf_r+0xc>
 8006fde:	89a3      	ldrh	r3, [r4, #12]
 8006fe0:	6020      	str	r0, [r4, #0]
 8006fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fe6:	81a3      	strh	r3, [r4, #12]
 8006fe8:	9b01      	ldr	r3, [sp, #4]
 8006fea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006fee:	b15b      	cbz	r3, 8007008 <__smakebuf_r+0x70>
 8006ff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ff4:	4630      	mov	r0, r6
 8006ff6:	f000 f81d 	bl	8007034 <_isatty_r>
 8006ffa:	b128      	cbz	r0, 8007008 <__smakebuf_r+0x70>
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	f023 0303 	bic.w	r3, r3, #3
 8007002:	f043 0301 	orr.w	r3, r3, #1
 8007006:	81a3      	strh	r3, [r4, #12]
 8007008:	89a3      	ldrh	r3, [r4, #12]
 800700a:	431d      	orrs	r5, r3
 800700c:	81a5      	strh	r5, [r4, #12]
 800700e:	e7cf      	b.n	8006fb0 <__smakebuf_r+0x18>

08007010 <_fstat_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d07      	ldr	r5, [pc, #28]	@ (8007030 <_fstat_r+0x20>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	4611      	mov	r1, r2
 800701c:	602b      	str	r3, [r5, #0]
 800701e:	f7fa fd09 	bl	8001a34 <_fstat>
 8007022:	1c43      	adds	r3, r0, #1
 8007024:	d102      	bne.n	800702c <_fstat_r+0x1c>
 8007026:	682b      	ldr	r3, [r5, #0]
 8007028:	b103      	cbz	r3, 800702c <_fstat_r+0x1c>
 800702a:	6023      	str	r3, [r4, #0]
 800702c:	bd38      	pop	{r3, r4, r5, pc}
 800702e:	bf00      	nop
 8007030:	2000046c 	.word	0x2000046c

08007034 <_isatty_r>:
 8007034:	b538      	push	{r3, r4, r5, lr}
 8007036:	4d06      	ldr	r5, [pc, #24]	@ (8007050 <_isatty_r+0x1c>)
 8007038:	2300      	movs	r3, #0
 800703a:	4604      	mov	r4, r0
 800703c:	4608      	mov	r0, r1
 800703e:	602b      	str	r3, [r5, #0]
 8007040:	f7fa fd08 	bl	8001a54 <_isatty>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_isatty_r+0x1a>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_isatty_r+0x1a>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	2000046c 	.word	0x2000046c

08007054 <abort>:
 8007054:	b508      	push	{r3, lr}
 8007056:	2006      	movs	r0, #6
 8007058:	f000 f82c 	bl	80070b4 <raise>
 800705c:	2001      	movs	r0, #1
 800705e:	f7fa fc99 	bl	8001994 <_exit>

08007062 <_raise_r>:
 8007062:	291f      	cmp	r1, #31
 8007064:	b538      	push	{r3, r4, r5, lr}
 8007066:	4605      	mov	r5, r0
 8007068:	460c      	mov	r4, r1
 800706a:	d904      	bls.n	8007076 <_raise_r+0x14>
 800706c:	2316      	movs	r3, #22
 800706e:	6003      	str	r3, [r0, #0]
 8007070:	f04f 30ff 	mov.w	r0, #4294967295
 8007074:	bd38      	pop	{r3, r4, r5, pc}
 8007076:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007078:	b112      	cbz	r2, 8007080 <_raise_r+0x1e>
 800707a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800707e:	b94b      	cbnz	r3, 8007094 <_raise_r+0x32>
 8007080:	4628      	mov	r0, r5
 8007082:	f000 f831 	bl	80070e8 <_getpid_r>
 8007086:	4622      	mov	r2, r4
 8007088:	4601      	mov	r1, r0
 800708a:	4628      	mov	r0, r5
 800708c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007090:	f000 b818 	b.w	80070c4 <_kill_r>
 8007094:	2b01      	cmp	r3, #1
 8007096:	d00a      	beq.n	80070ae <_raise_r+0x4c>
 8007098:	1c59      	adds	r1, r3, #1
 800709a:	d103      	bne.n	80070a4 <_raise_r+0x42>
 800709c:	2316      	movs	r3, #22
 800709e:	6003      	str	r3, [r0, #0]
 80070a0:	2001      	movs	r0, #1
 80070a2:	e7e7      	b.n	8007074 <_raise_r+0x12>
 80070a4:	2100      	movs	r1, #0
 80070a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80070aa:	4620      	mov	r0, r4
 80070ac:	4798      	blx	r3
 80070ae:	2000      	movs	r0, #0
 80070b0:	e7e0      	b.n	8007074 <_raise_r+0x12>
	...

080070b4 <raise>:
 80070b4:	4b02      	ldr	r3, [pc, #8]	@ (80070c0 <raise+0xc>)
 80070b6:	4601      	mov	r1, r0
 80070b8:	6818      	ldr	r0, [r3, #0]
 80070ba:	f7ff bfd2 	b.w	8007062 <_raise_r>
 80070be:	bf00      	nop
 80070c0:	2000001c 	.word	0x2000001c

080070c4 <_kill_r>:
 80070c4:	b538      	push	{r3, r4, r5, lr}
 80070c6:	4d07      	ldr	r5, [pc, #28]	@ (80070e4 <_kill_r+0x20>)
 80070c8:	2300      	movs	r3, #0
 80070ca:	4604      	mov	r4, r0
 80070cc:	4608      	mov	r0, r1
 80070ce:	4611      	mov	r1, r2
 80070d0:	602b      	str	r3, [r5, #0]
 80070d2:	f7fa fc4f 	bl	8001974 <_kill>
 80070d6:	1c43      	adds	r3, r0, #1
 80070d8:	d102      	bne.n	80070e0 <_kill_r+0x1c>
 80070da:	682b      	ldr	r3, [r5, #0]
 80070dc:	b103      	cbz	r3, 80070e0 <_kill_r+0x1c>
 80070de:	6023      	str	r3, [r4, #0]
 80070e0:	bd38      	pop	{r3, r4, r5, pc}
 80070e2:	bf00      	nop
 80070e4:	2000046c 	.word	0x2000046c

080070e8 <_getpid_r>:
 80070e8:	f7fa bc3c 	b.w	8001964 <_getpid>

080070ec <_init>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	bf00      	nop
 80070f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f2:	bc08      	pop	{r3}
 80070f4:	469e      	mov	lr, r3
 80070f6:	4770      	bx	lr

080070f8 <_fini>:
 80070f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070fa:	bf00      	nop
 80070fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070fe:	bc08      	pop	{r3}
 8007100:	469e      	mov	lr, r3
 8007102:	4770      	bx	lr
