// Seed: 312627556
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    output tri id_4,
    input tri id_5,
    output uwire id_6,
    input tri id_7,
    input tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    output uwire id_14,
    output wire id_15,
    input supply0 id_16,
    input supply0 id_17
);
  tri0 id_19 = (1);
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wand id_4
);
  wire id_6;
  wand id_7;
  assign id_7 = 1'd0 && 1 && 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_0,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.type_12 = 0;
  uwire id_8 = 1, id_9, id_10, id_11 = id_9, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
endmodule
