/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  reg [7:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [21:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [24:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [26:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~((celloutsig_0_20z | celloutsig_0_11z) & celloutsig_0_1z[9]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[12] | celloutsig_0_0z) & (celloutsig_0_1z[12] | celloutsig_0_3z));
  assign celloutsig_0_8z = celloutsig_0_6z[2] ^ in_data[77];
  assign celloutsig_0_24z = celloutsig_0_10z ^ in_data[44];
  reg [2:0] _07_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 3'h0;
    else _07_ <= celloutsig_1_1z[2:0];
  assign { _01_[2:1], _00_ } = _07_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_1z[17:12], celloutsig_0_5z };
  assign celloutsig_1_10z = celloutsig_1_7z[24:7] / { 1'h1, in_data[151:149], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_5z[6:0], celloutsig_1_17z } / { 1'h1, celloutsig_1_7z[22:21], celloutsig_1_13z, _01_[2:1], _00_, celloutsig_1_2z };
  assign celloutsig_0_40z = { celloutsig_0_1z[13], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_24z } / { 1'h1, in_data[3:0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_17z = { in_data[138:135], _01_[2:1], _00_ } / { 1'h1, celloutsig_1_10z[12:7] };
  assign celloutsig_0_11z = _02_[5:0] >= celloutsig_0_1z[13:8];
  assign celloutsig_0_3z = in_data[47:45] >= in_data[21:19];
  assign celloutsig_1_2z = in_data[98:96] && celloutsig_1_0z[4:2];
  assign celloutsig_0_5z = { in_data[72:70], celloutsig_0_0z } && { celloutsig_0_2z[11:9], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_2z[10:9], celloutsig_0_8z, celloutsig_0_8z } && { celloutsig_0_1z[12:11], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_20z = celloutsig_0_17z[10:8] && { _02_[4:3], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_17z[9:8], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z } && { celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_1_3z = in_data[151:148] < celloutsig_1_0z[23:20];
  assign celloutsig_1_4z = in_data[127:117] % { 1'h1, celloutsig_1_1z[9:0] };
  assign celloutsig_1_5z = { celloutsig_1_0z[22:15], celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[8:0] };
  assign celloutsig_0_2z = { in_data[48:40], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[17:6] };
  assign celloutsig_0_41z = { celloutsig_0_25z[16:9], celloutsig_0_10z, celloutsig_0_17z } * { celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_19z };
  assign celloutsig_0_25z = in_data[20] ? { celloutsig_0_14z[13], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z } : celloutsig_0_7z[20:0];
  assign celloutsig_1_19z = - { in_data[115:113], celloutsig_1_13z };
  assign celloutsig_1_13z = ~ celloutsig_1_4z[10:4];
  assign celloutsig_0_6z = ~ { celloutsig_0_1z[19:17], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_0z = | in_data[68:62];
  assign celloutsig_0_12z = | { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z[11:1], in_data[68:62] };
  assign celloutsig_0_15z = | celloutsig_0_7z[20:18];
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_2z } >> { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_16z[14:10], celloutsig_0_11z } >> _02_[6:1];
  assign celloutsig_1_0z = in_data[165:141] - in_data[129:105];
  assign celloutsig_1_1z = celloutsig_1_0z[16:6] - celloutsig_1_0z[13:3];
  assign celloutsig_1_7z = { celloutsig_1_0z[24:9], celloutsig_1_1z } - { celloutsig_1_0z[8], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[13:7], celloutsig_0_11z, celloutsig_0_13z, _02_, celloutsig_0_4z } - { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_17z = { in_data[35:24], celloutsig_0_0z } - { celloutsig_0_2z[12:1], celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[21:3], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } ^ in_data[49:28];
  assign celloutsig_0_10z = ~((celloutsig_0_1z[6] & celloutsig_0_0z) | celloutsig_0_7z[16]);
  always_latch
    if (clkin_data[64]) celloutsig_0_19z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_19z = { celloutsig_0_6z[3:1], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_1z[19:1] = in_data[49:31] ~^ in_data[28:10];
  assign _01_[0] = _00_;
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[141:128], out_data[105:96], out_data[42:32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
