// Seed: 159765404
module module_0 (
    input supply1 id_0,
    input wand id_1,
    inout supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14
);
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    input tri id_0,
    input uwire _id_1,
    input supply0 id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    inout tri1 id_10,
    input wor id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wor id_16,
    output tri id_17,
    input supply1 id_18,
    input uwire id_19,
    output tri0 id_20,
    output wand id_21,
    input tri0 id_22,
    input wire id_23
);
  logic [id_1 : 1] id_25;
  module_0 modCall_1 (
      id_7,
      id_19,
      id_10,
      id_14,
      id_13,
      id_17,
      id_19,
      id_16,
      id_23,
      id_16,
      id_23,
      id_9,
      id_23,
      id_2,
      id_10
  );
  always_latch @(negedge 1) begin : LABEL_0
    $signed(24);
    ;
  end
endmodule
