#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 24 17:25:55 2020
# Process ID: 33696
# Current directory: D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/huffman_encoding/xsim_script.tcl}
# Log file: D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/xsim.log
# Journal file: D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/huffman_encoding/xsim_script.tcl
# xsim {huffman_encoding} -autoloadwcfg -tclbatch {huffman_encoding.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source huffman_encoding.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 0 / 1 [n/a] @ "50000123000"
// RTL Simulation : 0 / 1 [n/a] @ "100000128000"
// RTL Simulation : 0 / 1 [n/a] @ "150000133000"
// RTL Simulation : 0 / 1 [n/a] @ "200000138000"
// RTL Simulation : 0 / 1 [n/a] @ "250000143000"
// RTL Simulation : 0 / 1 [n/a] @ "300000148000"
// RTL Simulation : 0 / 1 [n/a] @ "350000153000"
// RTL Simulation : 0 / 1 [n/a] @ "400000158000"
// RTL Simulation : 0 / 1 [n/a] @ "450000163000"
// RTL Simulation : 0 / 1 [n/a] @ "500000168000"
