<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>TOP</TopModelName>
        <TargetClockPeriod>30.00</TargetClockPeriod>
        <ClockUncertainty>8.10</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>21.664</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5389</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>11843</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.162 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.355 ms</Worst-caseRealTimeLatency>
            <Interval-min>5390</Interval-min>
            <Interval-max>11844</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>28</BRAM_18K>
            <DSP>221</DSP>
            <FF>61203</FF>
            <LUT>150897</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>xxr_address0</name>
            <Object>xxr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxr_ce0</name>
            <Object>xxr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxr_we0</name>
            <Object>xxr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxr_d0</name>
            <Object>xxr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxi_address0</name>
            <Object>xxi</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxi_ce0</name>
            <Object>xxi</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxi_we0</name>
            <Object>xxi</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xxi_d0</name>
            <Object>xxi</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_address0</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_ce0</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_we0</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_d0</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_q0</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_address1</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_ce1</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_0_q1</name>
            <Object>Y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_address0</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_ce0</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_we0</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_d0</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_q0</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_address1</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_ce1</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_1_q1</name>
            <Object>Y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_address0</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_ce0</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_we0</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_d0</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_q0</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_address1</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_ce1</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_2_q1</name>
            <Object>Y_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_address0</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_ce0</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_we0</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_d0</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_q0</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_address1</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_ce1</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_3_q1</name>
            <Object>Y_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_address0</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_ce0</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_we0</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_d0</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_q0</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_address1</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_ce1</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_4_q1</name>
            <Object>Y_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_address0</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_ce0</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_we0</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_d0</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_q0</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_address1</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_ce1</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_5_q1</name>
            <Object>Y_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_address0</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_ce0</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_we0</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_d0</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_q0</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_address1</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_ce1</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_6_q1</name>
            <Object>Y_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_address0</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_ce0</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_we0</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_d0</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_q0</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_address1</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_ce1</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y_7_q1</name>
            <Object>Y_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>TOP</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303</InstName>
                    <ModuleName>TOP_Pipeline_VITIS_LOOP_461_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>303</ID>
                    <BindInstances>add_ln461_fu_124_p2 man_V_7_fu_200_p2 F2_fu_220_p2 add_ln590_fu_232_p2 sub_ln590_fu_238_p2 man_V_10_fu_495_p2 F2_1_fu_515_p2 add_ln590_1_fu_527_p2 sub_ln590_1_fu_533_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Rayleigh_fu_311</InstName>
                    <ModuleName>Rayleigh</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>311</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seedInitialization_fu_40</InstName>
                            <ModuleName>seedInitialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94</InstName>
                                    <ModuleName>seedInitialization_Pipeline_SEED_INIT_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>mul_32s_32ns_32_1_1_U6 mt_reg_V_fu_174_p2 i_V_fu_202_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mt_reg_V_fu_111_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54</InstName>
                            <ModuleName>Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>54</ID>
                            <BindInstances>add_ln28_1_fu_668_p2 add_ln885_fu_692_p2 add_ln28_fu_2435_p2 add_ln30_fu_2463_p2 addr_head_p_3_V_fu_732_p2 addr_head_p_m_p_1_V_fu_738_p2 addr_head_p_n_V_fu_1462_p2 sub_ln947_fu_1072_p2 lsb_index_fu_1078_p2 sub_ln950_fu_1108_p2 sub_ln962_fu_1182_p2 add_ln961_fu_1206_p2 m_2_fu_1242_p2 sub_ln969_fu_1270_p2 add_ln968_fu_1276_p2 addr_head_p_3_V_1_fu_1378_p2 addr_head_p_m_p_1_V_1_fu_1384_p2 addr_head_p_n_V_1_fu_1483_p2 add_ln885_1_fu_1390_p2 sub_ln947_1_fu_1798_p2 lsb_index_1_fu_1804_p2 sub_ln950_1_fu_1834_p2 sub_ln962_1_fu_1908_p2 add_ln961_1_fu_1932_p2 m_7_fu_1968_p2 sub_ln969_1_fu_1996_p2 add_ln968_1_fu_2002_p2 add_ln29_fu_1430_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66</InstName>
                            <ModuleName>Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>add_ln39_1_fu_160_p2 add_ln39_fu_172_p2 add_ln46_fu_216_p2 add_ln40_fu_232_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74</InstName>
                            <ModuleName>Rayleigh_Pipeline_VITIS_LOOP_67_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>add_ln67_fu_218_p2 dmul_64ns_64ns_64_3_max_dsp_1_U63 dmul_64ns_64ns_64_3_max_dsp_1_U64 dmul_64ns_64ns_64_3_max_dsp_1_U63 dadd_64ns_64ns_64_2_full_dsp_1_U62 dmul_64ns_64ns_64_3_max_dsp_1_U64 dadd_64ns_64ns_64_2_full_dsp_1_U62 dmul_64ns_64ns_64_3_max_dsp_1_U63 dmul_64ns_64ns_64_3_max_dsp_1_U64 dmul_64ns_64ns_64_3_max_dsp_1_U63 dadd_64ns_64ns_64_2_full_dsp_1_U62 dmul_64ns_64ns_64_3_max_dsp_1_U64 dadd_64ns_64ns_64_2_full_dsp_1_U62</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>rngMT19937ICN_uniformRNG_mt_odd_0_V_U rngMT19937ICN_1_U rngMT19937ICN_uniformRNG_mt_even_0_V_U rngMT19937ICN_3_U Hr_U Hi_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_AWGN_fu_319</InstName>
                    <ModuleName>AWGN</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>319</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seedInitialization_fu_432</InstName>
                            <ModuleName>seedInitialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>432</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94</InstName>
                                    <ModuleName>seedInitialization_Pipeline_SEED_INIT_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>mul_32s_32ns_32_1_1_U6 mt_reg_V_fu_174_p2 i_V_fu_202_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mt_reg_V_fu_111_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>rngMT19937ICN_uniformRNG_mt_odd_0_V_U rngMT19937ICN_1_U rngMT19937ICN_uniformRNG_mt_even_0_V_U rngMT19937ICN_3_U add_ln17_fu_636_p2 addr_head_p_3_V_fu_650_p2 addr_head_p_m_p_1_V_fu_656_p2 sub_ln947_fu_1034_p2 lsb_index_fu_1040_p2 sub_ln950_fu_1070_p2 sub_ln962_fu_1144_p2 add_ln961_fu_1168_p2 m_33_fu_1204_p2 sub_ln969_fu_1232_p2 add_ln968_fu_1238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325</InstName>
                    <ModuleName>TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>325</ID>
                    <BindInstances>add_ln482_1_fu_265_p2 add_ln482_fu_277_p2 add_ln484_fu_321_p2 man_V_5_fu_410_p2 F2_fu_430_p2 add_ln590_fu_442_p2 sub_ln590_fu_448_p2 add_ln483_fu_332_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346</InstName>
                    <ModuleName>TOP_Pipeline_VITIS_LOOP_488_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>346</ID>
                    <BindInstances>add_ln488_fu_112_p2 man_V_3_fu_174_p2 F2_fu_194_p2 add_ln590_fu_206_p2 sub_ln590_fu_212_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352</InstName>
                    <ModuleName>TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>352</ID>
                    <BindInstances>add_ln492_1_fu_582_p2 add_ln492_fu_594_p2 man_V_1_fu_712_p2 F2_fu_732_p2 add_ln590_fu_744_p2 sub_ln590_fu_750_p2 add_ln493_fu_645_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QRD_fu_389</InstName>
                    <ModuleName>QRD</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>389</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_CORDIC_V_fu_3293</InstName>
                            <ModuleName>CORDIC_V</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3293</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173</InstName>
                                    <ModuleName>CORDIC_V_Pipeline_VITIS_LOOP_94_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>173</ID>
                                    <BindInstances>add_ln94_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>x_V_fu_197_p2 y_V_fu_203_p2 x_V_2_fu_249_p2 y_V_9_fu_255_p2 add_ln91_fu_327_p2 x_V_4_fu_393_p2 y_V_11_fu_398_p2 z_V_2_fu_363_p2 x_V_5_fu_403_p2 y_V_12_fu_408_p2 z_V_3_fu_369_p2 mul_mul_16s_8ns_25_4_1_U189 tmp_V_fu_452_p2 sub_ln947_fu_488_p2 lsb_index_fu_494_p2 sub_ln950_fu_524_p2 sub_ln962_fu_598_p2 add_ln961_fu_622_p2 m_13_fu_658_p2 sub_ln968_fu_698_p2 add_ln968_fu_704_p2 tmp_V_7_fu_756_p2 sub_ln947_2_fu_800_p2 lsb_index_2_fu_810_p2 sub_ln950_2_fu_836_p2 add_ln952_fu_884_p2 add_ln961_2_fu_914_p2 sub_ln962_2_fu_930_p2 m_18_fu_964_p2 sub_ln968_1_fu_1004_p2 add_ln968_2_fu_1010_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3308</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3308</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_182_p2 x_V_fu_188_p2 add_ln1548_fu_210_p2 z_V_fu_216_p2 add_ln29_fu_268_p2 x_V_8_fu_338_p2 y_V_15_fu_343_p2 z_V_6_fu_307_p2 x_V_9_fu_348_p2 y_V_16_fu_353_p2 z_V_7_fu_313_p2 mul_mul_16s_8ns_25_4_1_U199 tmp_V_fu_397_p2 sub_ln947_fu_433_p2 lsb_index_fu_439_p2 sub_ln950_fu_469_p2 sub_ln962_fu_543_p2 add_ln961_fu_567_p2 m_23_fu_603_p2 sub_ln968_fu_643_p2 add_ln968_fu_649_p2 mul_mul_16s_8ns_25_4_1_U200 tmp_V_12_fu_702_p2 sub_ln947_3_fu_738_p2 lsb_index_3_fu_744_p2 sub_ln950_3_fu_774_p2 sub_ln962_3_fu_848_p2 add_ln961_3_fu_872_p2 m_28_fu_908_p2 sub_ln968_2_fu_948_p2 add_ln968_3_fu_954_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3326</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3326</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_182_p2 x_V_fu_188_p2 add_ln1548_fu_210_p2 z_V_fu_216_p2 add_ln29_fu_268_p2 x_V_8_fu_338_p2 y_V_15_fu_343_p2 z_V_6_fu_307_p2 x_V_9_fu_348_p2 y_V_16_fu_353_p2 z_V_7_fu_313_p2 mul_mul_16s_8ns_25_4_1_U199 tmp_V_fu_397_p2 sub_ln947_fu_433_p2 lsb_index_fu_439_p2 sub_ln950_fu_469_p2 sub_ln962_fu_543_p2 add_ln961_fu_567_p2 m_23_fu_603_p2 sub_ln968_fu_643_p2 add_ln968_fu_649_p2 mul_mul_16s_8ns_25_4_1_U200 tmp_V_12_fu_702_p2 sub_ln947_3_fu_738_p2 lsb_index_3_fu_744_p2 sub_ln950_3_fu_774_p2 sub_ln962_3_fu_848_p2 add_ln961_3_fu_872_p2 m_28_fu_908_p2 sub_ln968_2_fu_948_p2 add_ln968_3_fu_954_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3335</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3335</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_182_p2 x_V_fu_188_p2 add_ln1548_fu_210_p2 z_V_fu_216_p2 add_ln29_fu_268_p2 x_V_8_fu_338_p2 y_V_15_fu_343_p2 z_V_6_fu_307_p2 x_V_9_fu_348_p2 y_V_16_fu_353_p2 z_V_7_fu_313_p2 mul_mul_16s_8ns_25_4_1_U199 tmp_V_fu_397_p2 sub_ln947_fu_433_p2 lsb_index_fu_439_p2 sub_ln950_fu_469_p2 sub_ln962_fu_543_p2 add_ln961_fu_567_p2 m_23_fu_603_p2 sub_ln968_fu_643_p2 add_ln968_fu_649_p2 mul_mul_16s_8ns_25_4_1_U200 tmp_V_12_fu_702_p2 sub_ln947_3_fu_738_p2 lsb_index_3_fu_744_p2 sub_ln950_3_fu_774_p2 sub_ln962_3_fu_848_p2 add_ln961_3_fu_872_p2 m_28_fu_908_p2 sub_ln968_2_fu_948_p2 add_ln968_3_fu_954_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3344</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3344</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_182_p2 x_V_fu_188_p2 add_ln1548_fu_210_p2 z_V_fu_216_p2 add_ln29_fu_268_p2 x_V_8_fu_338_p2 y_V_15_fu_343_p2 z_V_6_fu_307_p2 x_V_9_fu_348_p2 y_V_16_fu_353_p2 z_V_7_fu_313_p2 mul_mul_16s_8ns_25_4_1_U199 tmp_V_fu_397_p2 sub_ln947_fu_433_p2 lsb_index_fu_439_p2 sub_ln950_fu_469_p2 sub_ln962_fu_543_p2 add_ln961_fu_567_p2 m_23_fu_603_p2 sub_ln968_fu_643_p2 add_ln968_fu_649_p2 mul_mul_16s_8ns_25_4_1_U200 tmp_V_12_fu_702_p2 sub_ln947_3_fu_738_p2 lsb_index_3_fu_744_p2 sub_ln950_3_fu_774_p2 sub_ln962_3_fu_848_p2 add_ln961_3_fu_872_p2 m_28_fu_908_p2 sub_ln968_2_fu_948_p2 add_ln968_3_fu_954_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3353</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3353</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_182_p2 x_V_fu_188_p2 add_ln1548_fu_210_p2 z_V_fu_216_p2 add_ln29_fu_268_p2 x_V_8_fu_338_p2 y_V_15_fu_343_p2 z_V_6_fu_307_p2 x_V_9_fu_348_p2 y_V_16_fu_353_p2 z_V_7_fu_313_p2 mul_mul_16s_8ns_25_4_1_U199 tmp_V_fu_397_p2 sub_ln947_fu_433_p2 lsb_index_fu_439_p2 sub_ln950_fu_469_p2 sub_ln962_fu_543_p2 add_ln961_fu_567_p2 m_23_fu_603_p2 sub_ln968_fu_643_p2 add_ln968_fu_649_p2 mul_mul_16s_8ns_25_4_1_U200 tmp_V_12_fu_702_p2 sub_ln947_3_fu_738_p2 lsb_index_3_fu_744_p2 sub_ln950_3_fu_774_p2 sub_ln962_3_fu_848_p2 add_ln961_3_fu_872_p2 m_28_fu_908_p2 sub_ln968_2_fu_948_p2 add_ln968_3_fu_954_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3362</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3362</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>157</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_182_p2 x_V_fu_188_p2 add_ln1548_fu_210_p2 z_V_fu_216_p2 add_ln29_fu_268_p2 x_V_8_fu_338_p2 y_V_15_fu_343_p2 z_V_6_fu_307_p2 x_V_9_fu_348_p2 y_V_16_fu_353_p2 z_V_7_fu_313_p2 mul_mul_16s_8ns_25_4_1_U199 tmp_V_fu_397_p2 sub_ln947_fu_433_p2 lsb_index_fu_439_p2 sub_ln950_fu_469_p2 sub_ln962_fu_543_p2 add_ln961_fu_567_p2 m_23_fu_603_p2 sub_ln968_fu_643_p2 add_ln968_fu_649_p2 mul_mul_16s_8ns_25_4_1_U200 tmp_V_12_fu_702_p2 sub_ln947_3_fu_738_p2 lsb_index_3_fu_744_p2 sub_ln950_3_fu_774_p2 sub_ln962_3_fu_848_p2 add_ln961_3_fu_872_p2 m_28_fu_908_p2 sub_ln968_2_fu_948_p2 add_ln968_3_fu_954_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_LOOP_01_fu_3374</InstName>
                            <ModuleName>QRD_Pipeline_LOOP_01</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3374</ID>
                            <BindInstances>sub_ln712_fu_1238_p2 sub_ln712_1_fu_1324_p2 sub_ln712_2_fu_1410_p2 sub_ln712_3_fu_1496_p2 add_ln240_fu_1582_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6_fu_3469</InstName>
                            <ModuleName>QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3469</ID>
                            <BindInstances>add_ln250_1_fu_605_p2 add_ln250_fu_617_p2 add_ln252_fu_661_p2 add_ln251_fu_871_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_VITIS_LOOP_268_8_fu_3539</InstName>
                            <ModuleName>QRD_Pipeline_VITIS_LOOP_268_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3539</ID>
                            <BindInstances>mac_mulsub_16s_16s_24ns_24_4_1_U437 mac_mulsub_16s_16s_24ns_24_4_1_U437 mac_mulsub_16s_16s_24ns_24_4_1_U438 mac_mulsub_16s_16s_24ns_24_4_1_U438 mac_mulsub_16s_16s_24ns_24_4_1_U439 mac_mulsub_16s_16s_24ns_24_4_1_U439 mac_mulsub_16s_16s_24ns_24_4_1_U440 mac_mulsub_16s_16s_24ns_24_4_1_U440 mac_mulsub_16s_16s_24ns_24_4_1_U441 mac_mulsub_16s_16s_24ns_24_4_1_U441 mac_mulsub_16s_16s_24ns_24_4_1_U442 mac_mulsub_16s_16s_24ns_24_4_1_U442 mac_mulsub_16s_16s_24ns_24_4_1_U443 mac_mulsub_16s_16s_24ns_24_4_1_U443 mac_mulsub_16s_16s_24ns_24_4_1_U444 mac_mulsub_16s_16s_24ns_24_4_1_U444 mac_mulsub_16s_16s_24ns_24_4_1_U445 mac_mulsub_16s_16s_24ns_24_4_1_U445 mac_mulsub_16s_16s_24ns_24_4_1_U446 mac_mulsub_16s_16s_24ns_24_4_1_U446 mac_mulsub_16s_16s_24ns_24_4_1_U447 mac_mulsub_16s_16s_24ns_24_4_1_U447 mac_mulsub_16s_16s_24ns_24_4_1_U448 mac_mulsub_16s_16s_24ns_24_4_1_U448 mac_mulsub_16s_16s_24ns_24_4_1_U449 mac_mulsub_16s_16s_24ns_24_4_1_U449 mac_mulsub_16s_16s_24ns_24_4_1_U450 mac_mulsub_16s_16s_24ns_24_4_1_U450 mac_mulsub_16s_16s_24ns_24_4_1_U451 mac_mulsub_16s_16s_24ns_24_4_1_U451 mac_mulsub_16s_16s_24ns_24_4_1_U452 mac_mulsub_16s_16s_24ns_24_4_1_U452 add_ln268_fu_2021_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10_fu_3674</InstName>
                            <ModuleName>QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3674</ID>
                            <BindInstances>add_ln316_1_fu_1127_p2 add_ln316_fu_1139_p2 empty_287_fu_1526_p2 mul_mul_16s_16s_24_4_1_U604 mac_muladd_16s_16s_24ns_24_4_1_U605 mac_muladd_16s_16s_24ns_24_4_1_U605 mac_muladd_16s_16s_24ns_24_4_1_U606 mac_muladd_16s_16s_24ns_24_4_1_U606 mac_muladd_16s_16s_24ns_24_4_1_U607 mac_muladd_16s_16s_24ns_24_4_1_U607 mac_muladd_16s_16s_24ns_24_4_1_U608 mac_muladd_16s_16s_24ns_24_4_1_U608 mac_muladd_16s_16s_24ns_24_4_1_U609 mac_muladd_16s_16s_24ns_24_4_1_U609 mac_muladd_16s_16s_24ns_24_4_1_U610 mac_muladd_16s_16s_24ns_24_4_1_U610 mac_muladd_16s_16s_24ns_24_4_1_U611 mac_muladd_16s_16s_24ns_24_4_1_U611 add_ln317_fu_1223_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>man_V_12_fu_4923_p2 grp_fu_3848_p2 grp_fu_3859_p2 grp_fu_3865_p2 grp_fu_3848_p2 grp_fu_3859_p2 grp_fu_3865_p2 grp_fu_3848_p2 grp_fu_3859_p2 grp_fu_3865_p2 man_V_172_fu_5163_p2 F2_53_fu_5183_p2 add_ln590_13_fu_5195_p2 sub_ln590_13_fu_5201_p2 man_V_246_fu_5348_p2 F2_63_fu_5368_p2 add_ln590_19_fu_5380_p2 sub_ln590_19_fu_5386_p2 man_V_331_fu_5560_p2 F2_125_fu_5580_p2 add_ln590_25_fu_5592_p2 sub_ln590_25_fu_5598_p2 man_V_371_fu_5772_p2 F2_133_fu_5792_p2 add_ln590_31_fu_5804_p2 sub_ln590_31_fu_5810_p2 man_V_396_fu_5984_p2 F2_142_fu_6004_p2 add_ln590_37_fu_6016_p2 sub_ln590_37_fu_6022_p2 man_V_414_fu_6196_p2 F2_148_fu_6216_p2 add_ln590_44_fu_6228_p2 sub_ln590_44_fu_6234_p2 man_V_432_fu_6408_p2 F2_154_fu_6428_p2 add_ln590_51_fu_6440_p2 sub_ln590_51_fu_6446_p2 man_V_237_fu_6650_p2 F2_62_fu_6670_p2 add_ln590_18_fu_6682_p2 sub_ln590_18_fu_6688_p2 man_V_322_fu_6862_p2 F2_77_fu_6882_p2 add_ln590_24_fu_6894_p2 sub_ln590_24_fu_6900_p2 man_V_368_fu_7074_p2 F2_132_fu_7094_p2 add_ln590_30_fu_7106_p2 sub_ln590_30_fu_7112_p2 man_V_393_fu_7286_p2 F2_141_fu_7306_p2 add_ln590_36_fu_7318_p2 sub_ln590_36_fu_7324_p2 man_V_411_fu_7498_p2 F2_147_fu_7518_p2 add_ln590_43_fu_7530_p2 sub_ln590_43_fu_7536_p2 man_V_429_fu_7710_p2 F2_153_fu_7730_p2 add_ln590_50_fu_7742_p2 sub_ln590_50_fu_7748_p2 man_V_228_fu_7952_p2 F2_61_fu_7972_p2 add_ln590_17_fu_7984_p2 sub_ln590_17_fu_7990_p2 man_V_313_fu_8164_p2 F2_76_fu_8184_p2 add_ln590_23_fu_8196_p2 sub_ln590_23_fu_8202_p2 man_V_365_fu_8376_p2 F2_131_fu_8396_p2 add_ln590_29_fu_8408_p2 sub_ln590_29_fu_8414_p2 man_V_390_fu_8588_p2 F2_140_fu_8608_p2 add_ln590_35_fu_8620_p2 sub_ln590_35_fu_8626_p2 man_V_408_fu_8800_p2 F2_146_fu_8820_p2 add_ln590_42_fu_8832_p2 sub_ln590_42_fu_8838_p2 man_V_426_fu_9012_p2 F2_152_fu_9032_p2 add_ln590_49_fu_9044_p2 sub_ln590_49_fu_9050_p2 man_V_219_fu_9254_p2 F2_60_fu_9274_p2 add_ln590_16_fu_9286_p2 sub_ln590_16_fu_9292_p2 man_V_304_fu_9466_p2 F2_75_fu_9486_p2 add_ln590_22_fu_9498_p2 sub_ln590_22_fu_9504_p2 man_V_362_fu_9678_p2 F2_130_fu_9698_p2 add_ln590_28_fu_9710_p2 sub_ln590_28_fu_9716_p2 man_V_387_fu_9890_p2 F2_139_fu_9910_p2 add_ln590_34_fu_9922_p2 sub_ln590_34_fu_9928_p2 man_V_405_fu_10102_p2 F2_145_fu_10122_p2 add_ln590_41_fu_10134_p2 sub_ln590_41_fu_10140_p2 man_V_423_fu_10314_p2 F2_151_fu_10334_p2 add_ln590_48_fu_10346_p2 sub_ln590_48_fu_10352_p2 add_ln132_fu_10510_p2 add_ln145_fu_10565_p2 man_V_57_fu_10696_p2 grp_fu_3944_p2 grp_fu_3955_p2 grp_fu_3961_p2 grp_fu_3944_p2 grp_fu_3955_p2 grp_fu_3961_p2 grp_fu_3944_p2 grp_fu_3955_p2 grp_fu_3961_p2 grp_fu_3944_p2 grp_fu_3955_p2 grp_fu_3961_p2 grp_fu_3944_p2 grp_fu_3955_p2 grp_fu_3961_p2 grp_fu_3944_p2 grp_fu_3955_p2 grp_fu_3961_p2 man_V_340_fu_11047_p2 F2_126_fu_11067_p2 add_ln590_33_fu_11079_p2 sub_ln590_33_fu_11085_p2 man_V_374_fu_11231_p2 grp_fu_4058_p2 grp_fu_4069_p2 grp_fu_4075_p2 man_V_402_fu_11367_p2 F2_144_fu_11387_p2 add_ln590_46_fu_11399_p2 sub_ln590_46_fu_11405_p2 man_V_420_fu_11579_p2 F2_150_fu_11599_p2 add_ln590_53_fu_11611_p2 sub_ln590_53_fu_11617_p2 man_V_438_fu_11791_p2 F2_156_fu_11811_p2 add_ln590_56_fu_11823_p2 sub_ln590_56_fu_11829_p2 man_V_444_fu_12003_p2 F2_158_fu_12023_p2 add_ln590_59_fu_12035_p2 sub_ln590_59_fu_12041_p2 man_V_450_fu_12215_p2 F2_160_fu_12235_p2 add_ln590_62_fu_12247_p2 sub_ln590_62_fu_12253_p2 man_V_456_fu_12426_p2 F2_162_fu_12446_p2 add_ln590_65_fu_12458_p2 sub_ln590_65_fu_12464_p2 man_V_462_fu_12637_p2 F2_164_fu_12657_p2 add_ln590_68_fu_12669_p2 sub_ln590_68_fu_12675_p2 man_V_468_fu_12848_p2 F2_166_fu_12868_p2 add_ln590_71_fu_12880_p2 sub_ln590_71_fu_12886_p2 man_V_474_fu_13059_p2 F2_168_fu_13079_p2 add_ln590_74_fu_13091_p2 sub_ln590_74_fu_13097_p2 man_V_480_fu_13270_p2 F2_170_fu_13290_p2 add_ln590_77_fu_13302_p2 sub_ln590_77_fu_13308_p2 man_V_486_fu_13481_p2 F2_172_fu_13501_p2 add_ln590_80_fu_13513_p2 sub_ln590_80_fu_13519_p2 grp_fu_4058_p2 grp_fu_4069_p2 grp_fu_4075_p2 man_V_399_fu_13853_p2 F2_143_fu_13873_p2 add_ln590_47_fu_13885_p2 sub_ln590_47_fu_13891_p2 man_V_417_fu_14065_p2 F2_149_fu_14085_p2 add_ln590_54_fu_14097_p2 sub_ln590_54_fu_14103_p2 man_V_435_fu_14277_p2 F2_155_fu_14297_p2 add_ln590_57_fu_14309_p2 sub_ln590_57_fu_14315_p2 man_V_441_fu_14489_p2 F2_157_fu_14509_p2 add_ln590_60_fu_14521_p2 sub_ln590_60_fu_14527_p2 man_V_447_fu_14701_p2 F2_159_fu_14721_p2 add_ln590_63_fu_14733_p2 sub_ln590_63_fu_14739_p2 man_V_453_fu_14912_p2 F2_161_fu_14932_p2 add_ln590_66_fu_14944_p2 sub_ln590_66_fu_14950_p2 man_V_459_fu_15123_p2 F2_163_fu_15143_p2 add_ln590_69_fu_15155_p2 sub_ln590_69_fu_15161_p2 man_V_465_fu_15334_p2 F2_165_fu_15354_p2 add_ln590_72_fu_15366_p2 sub_ln590_72_fu_15372_p2 man_V_471_fu_15545_p2 F2_167_fu_15565_p2 add_ln590_75_fu_15577_p2 sub_ln590_75_fu_15583_p2 man_V_477_fu_15756_p2 F2_169_fu_15776_p2 add_ln590_78_fu_15788_p2 sub_ln590_78_fu_15794_p2 man_V_483_fu_15967_p2 F2_171_fu_15987_p2 add_ln590_81_fu_15999_p2 sub_ln590_81_fu_16005_p2 man_V_15_fu_16279_p2 F2_2_fu_16299_p2 add_ln590_2_fu_16311_p2 sub_ln590_2_fu_16317_p2 man_V_18_fu_16565_p2 F2_3_fu_16585_p2 add_ln590_3_fu_16597_p2 sub_ln590_3_fu_16603_p2 man_V_21_fu_16869_p2 F2_4_fu_16889_p2 add_ln590_4_fu_16901_p2 sub_ln590_4_fu_16907_p2 man_V_24_fu_17149_p2 F2_5_fu_17169_p2 add_ln590_5_fu_17181_p2 sub_ln590_5_fu_17187_p2 man_V_27_fu_17429_p2 F2_6_fu_17449_p2 add_ln590_8_fu_17461_p2 sub_ln590_8_fu_17467_p2 man_V_30_fu_17709_p2 F2_7_fu_17729_p2 add_ln590_11_fu_17741_p2 sub_ln590_11_fu_17747_p2 man_V_33_fu_17989_p2 F2_8_fu_18009_p2 add_ln590_14_fu_18021_p2 sub_ln590_14_fu_18027_p2 man_V_36_fu_18269_p2 F2_9_fu_18289_p2 add_ln590_20_fu_18301_p2 sub_ln590_20_fu_18307_p2 man_V_39_fu_18549_p2 F2_10_fu_18569_p2 add_ln590_26_fu_18581_p2 sub_ln590_26_fu_18587_p2 man_V_42_fu_18829_p2 F2_11_fu_18849_p2 add_ln590_32_fu_18861_p2 sub_ln590_32_fu_18867_p2 man_V_45_fu_19109_p2 F2_12_fu_19129_p2 add_ln590_38_fu_19141_p2 sub_ln590_38_fu_19147_p2 man_V_48_fu_19389_p2 F2_13_fu_19409_p2 add_ln590_45_fu_19421_p2 sub_ln590_45_fu_19427_p2 man_V_51_fu_19669_p2 F2_14_fu_19689_p2 add_ln590_52_fu_19701_p2 sub_ln590_52_fu_19707_p2 man_V_54_fu_19949_p2 F2_15_fu_19969_p2 add_ln590_55_fu_19981_p2 sub_ln590_55_fu_19987_p2 man_V_122_fu_20406_p2 grp_fu_4180_p2 grp_fu_4191_p2 grp_fu_4197_p2 grp_fu_4180_p2 grp_fu_4191_p2 grp_fu_4197_p2 man_V_165_fu_20587_p2 F2_52_fu_20607_p2 add_ln590_86_fu_20619_p2 sub_ln590_86_fu_20625_p2 man_V_212_fu_20772_p2 F2_59_fu_20792_p2 add_ln590_91_fu_20804_p2 sub_ln590_91_fu_20810_p2 man_V_292_fu_20984_p2 F2_69_fu_21004_p2 add_ln590_95_fu_21016_p2 sub_ln590_95_fu_21022_p2 man_V_359_fu_21196_p2 F2_129_fu_21216_p2 add_ln590_99_fu_21228_p2 sub_ln590_99_fu_21234_p2 man_V_384_fu_21408_p2 F2_138_fu_21428_p2 add_ln590_103_fu_21440_p2 sub_ln590_103_fu_21446_p2 man_V_203_fu_21680_p2 F2_58_fu_21700_p2 add_ln590_90_fu_21712_p2 sub_ln590_90_fu_21718_p2 man_V_283_fu_21892_p2 F2_68_fu_21912_p2 add_ln590_94_fu_21924_p2 sub_ln590_94_fu_21930_p2 man_V_356_fu_22104_p2 F2_128_fu_22124_p2 add_ln590_98_fu_22136_p2 sub_ln590_98_fu_22142_p2 man_V_381_fu_22316_p2 F2_137_fu_22336_p2 add_ln590_102_fu_22348_p2 sub_ln590_102_fu_22354_p2 man_V_194_fu_22588_p2 F2_57_fu_22608_p2 add_ln590_89_fu_22620_p2 sub_ln590_89_fu_22626_p2 man_V_274_fu_22800_p2 F2_67_fu_22820_p2 add_ln590_93_fu_22832_p2 sub_ln590_93_fu_22838_p2 man_V_349_fu_23012_p2 F2_127_fu_23032_p2 add_ln590_97_fu_23044_p2 sub_ln590_97_fu_23050_p2 man_V_378_fu_23224_p2 F2_136_fu_23244_p2 add_ln590_101_fu_23256_p2 sub_ln590_101_fu_23262_p2 add_ln180_fu_23450_p2 man_V_60_fu_23512_p2 F2_17_fu_23532_p2 add_ln590_58_fu_23544_p2 sub_ln590_58_fu_23550_p2 man_V_65_fu_23796_p2 F2_18_fu_23816_p2 add_ln590_61_fu_23828_p2 sub_ln590_61_fu_23834_p2 man_V_68_fu_24077_p2 F2_19_fu_24097_p2 add_ln590_64_fu_24109_p2 sub_ln590_64_fu_24115_p2 man_V_71_fu_24358_p2 F2_20_fu_24378_p2 add_ln590_67_fu_24390_p2 sub_ln590_67_fu_24396_p2 man_V_74_fu_24638_p2 F2_21_fu_24658_p2 add_ln590_70_fu_24670_p2 sub_ln590_70_fu_24676_p2 man_V_77_fu_24919_p2 F2_22_fu_24939_p2 add_ln590_73_fu_24951_p2 sub_ln590_73_fu_24957_p2 man_V_80_fu_25199_p2 F2_23_fu_25219_p2 add_ln590_76_fu_25231_p2 sub_ln590_76_fu_25237_p2 man_V_83_fu_25480_p2 F2_24_fu_25500_p2 add_ln590_79_fu_25512_p2 sub_ln590_79_fu_25518_p2 man_V_86_fu_25760_p2 F2_25_fu_25780_p2 add_ln590_83_fu_25792_p2 sub_ln590_83_fu_25798_p2 man_V_89_fu_26041_p2 F2_26_fu_26061_p2 add_ln590_85_fu_26073_p2 sub_ln590_85_fu_26079_p2 man_V_92_fu_26327_p2 F2_27_fu_26347_p2 add_ln590_87_fu_26359_p2 sub_ln590_87_fu_26365_p2 man_V_95_fu_26611_p2 F2_28_fu_26631_p2 add_ln590_88_fu_26643_p2 sub_ln590_88_fu_26649_p2 man_V_98_fu_26906_p2 F2_29_fu_26926_p2 add_ln590_92_fu_26938_p2 sub_ln590_92_fu_26944_p2 man_V_101_fu_27186_p2 F2_30_fu_27206_p2 add_ln590_96_fu_27218_p2 sub_ln590_96_fu_27224_p2 man_V_104_fu_27466_p2 F2_31_fu_27486_p2 add_ln590_100_fu_27498_p2 sub_ln590_100_fu_27504_p2 man_V_107_fu_27746_p2 F2_32_fu_27766_p2 add_ln590_104_fu_27778_p2 sub_ln590_104_fu_27784_p2 man_V_110_fu_28026_p2 F2_33_fu_28046_p2 add_ln590_105_fu_28058_p2 sub_ln590_105_fu_28064_p2 man_V_113_fu_28306_p2 F2_34_fu_28326_p2 add_ln590_106_fu_28338_p2 sub_ln590_106_fu_28344_p2 man_V_116_fu_28586_p2 F2_35_fu_28606_p2 add_ln590_107_fu_28618_p2 sub_ln590_107_fu_28624_p2 man_V_119_fu_28866_p2 F2_36_fu_28886_p2 add_ln590_108_fu_28898_p2 sub_ln590_108_fu_28904_p2 man_V_148_fu_29551_p2 F2_46_fu_29571_p2 add_ln590_116_fu_29583_p2 sub_ln590_116_fu_29589_p2 man_V_155_fu_29733_p2 F2_50_fu_29753_p2 add_ln590_117_fu_29765_p2 sub_ln590_117_fu_29771_p2 man_V_184_fu_29926_p2 grp_fu_4302_p2 grp_fu_4313_p2 grp_fu_4319_p2 man_V_265_fu_30062_p2 F2_66_fu_30082_p2 add_ln590_121_fu_30094_p2 sub_ln590_121_fu_30100_p2 grp_fu_4302_p2 grp_fu_4313_p2 grp_fu_4319_p2 man_V_258_fu_30374_p2 F2_65_fu_30394_p2 add_ln590_120_fu_30406_p2 sub_ln590_120_fu_30412_p2 add_ln214_fu_30570_p2 man_V_125_fu_30632_p2 F2_39_fu_30652_p2 add_ln590_109_fu_30664_p2 sub_ln590_109_fu_30670_p2 man_V_130_fu_30914_p2 F2_40_fu_30934_p2 add_ln590_110_fu_30946_p2 sub_ln590_110_fu_30952_p2 man_V_133_fu_31194_p2 F2_41_fu_31214_p2 add_ln590_111_fu_31226_p2 sub_ln590_111_fu_31232_p2 man_V_136_fu_31474_p2 F2_42_fu_31494_p2 add_ln590_112_fu_31506_p2 sub_ln590_112_fu_31512_p2 man_V_139_fu_31755_p2 F2_43_fu_31775_p2 add_ln590_113_fu_31787_p2 sub_ln590_113_fu_31793_p2 man_V_142_fu_32035_p2 F2_44_fu_32055_p2 add_ln590_114_fu_32067_p2 sub_ln590_114_fu_32073_p2 man_V_145_fu_32336_p2 F2_45_fu_32356_p2 add_ln590_115_fu_32368_p2 sub_ln590_115_fu_32374_p2 add_ln267_fu_33163_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445</InstName>
                    <ModuleName>TOP_Pipeline_VITIS_LOOP_433_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>445</ID>
                    <BindInstances>add_ln433_fu_276_p2 add_ln1169_fu_329_p2 mul_mul_16s_16s_24_4_1_U800 mac_muladd_16s_16s_24ns_24_4_1_U801 mac_muladd_16s_16s_24ns_24_4_1_U801 mac_muladd_16s_16s_24ns_24_4_1_U802 mac_muladd_16s_16s_24ns_24_4_1_U802 mac_muladd_16s_16s_24ns_24_4_1_U803 mac_muladd_16s_16s_24ns_24_4_1_U803 mac_muladd_16s_16s_24ns_24_4_1_U804 mac_muladd_16s_16s_24ns_24_4_1_U804 mac_muladd_16s_16s_24ns_24_4_1_U805 mac_muladd_16s_16s_24ns_24_4_1_U805 mac_muladd_16s_16s_24ns_24_4_1_U806 mac_muladd_16s_16s_24ns_24_4_1_U806 mac_muladd_16s_16s_24ns_24_4_1_U807 mac_muladd_16s_16s_24ns_24_4_1_U807</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_KBEST_fu_461</InstName>
                    <ModuleName>KBEST</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>461</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_1_fu_903</InstName>
                            <ModuleName>KBEST_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>903</ID>
                            <BindInstances>empty_322_fu_322_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_347_1_fu_939</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_347_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>939</ID>
                            <BindInstances>add_ln347_fu_82_p2 mul_mul_16s_9ns_24_4_1_U850</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_364_3_fu_947</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_364_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>947</ID>
                            <BindInstances>add_ln364_fu_852_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_420_10_fu_1009</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_420_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1009</ID>
                            <BindInstances>add_ln420_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_373_5_fu_1016</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_373_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1016</ID>
                            <BindInstances>add_ln712_fu_371_p2 dist_V_1_fu_476_p2 dist_V_2_fu_482_p2 add_ln373_fu_462_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7_fu_1058</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1058</ID>
                            <BindInstances>add_ln391_fu_949_p2 add_ln393_fu_1084_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_410_9_fu_1136</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_410_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1136</ID>
                            <BindInstances>add_ln410_fu_203_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>yy_V_U survival_path_U add_ln371_fu_2104_p2 am_submul_16s_16s_24_4_1_U1067 am_submul_16s_16s_24_4_1_U1067 PED_V_0_fu_2176_p2 add_ln352_fu_2276_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>H_mul_x_U H_rvd_U y_U y_receive_V_U Q_U R_V_U y_hat_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>TOP_Pipeline_VITIS_LOOP_461_1</Name>
            <Loops>
                <VITIS_LOOP_461_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>7.104</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_461_1>
                        <Name>VITIS_LOOP_461_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_461_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1194</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln461_fu_124_p2" SOURCE="src/QRD.cpp:461" URAM="0" VARIABLE="add_ln461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_7_fu_200_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_220_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_238_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_10_fu_495_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_1_fu_515_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_1_fu_527_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_1_fu_533_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seedInitialization_Pipeline_SEED_INIT_LOOP</Name>
            <Loops>
                <SEED_INIT_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>6.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625</Best-caseLatency>
                    <Average-caseLatency>625</Average-caseLatency>
                    <Worst-caseLatency>625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SEED_INIT_LOOP>
                        <Name>SEED_INIT_LOOP</Name>
                        <TripCount>623</TripCount>
                        <Latency>623</Latency>
                        <AbsoluteTimeLatency>18.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SEED_INIT_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>45</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U6" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mt_reg_V_fu_174_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="mt_reg_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_202_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="i_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seedInitialization</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>6.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>629</Best-caseLatency>
                    <Average-caseLatency>629</Average-caseLatency>
                    <Worst-caseLatency>629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>629</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>198</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>403</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mt_reg_V_fu_111_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="mt_reg_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2</Name>
            <Loops>
                <VITIS_LOOP_28_1_VITIS_LOOP_29_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1_VITIS_LOOP_29_2>
                        <Name>VITIS_LOOP_28_1_VITIS_LOOP_29_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>2.610 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>58</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_1_VITIS_LOOP_29_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5479</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7050</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_668_p2" SOURCE="src/Rayleigh.cpp:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_2435_p2" SOURCE="src/Rayleigh.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_2463_p2" SOURCE="src/Rayleigh.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_fu_732_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_3_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_fu_738_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_m_p_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_n_V_fu_1462_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_n_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_1072_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_1078_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_1108_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_1182_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_1206_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="m_2_fu_1242_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln969_fu_1270_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969" URAM="0" VARIABLE="sub_ln969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_1276_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_1_fu_1378_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_3_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_1_fu_1384_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_m_p_1_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_n_V_1_fu_1483_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_n_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_1_fu_1390_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_1_fu_1798_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_1_fu_1804_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_1_fu_1834_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_1_fu_1908_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_1_fu_1932_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="m_7_fu_1968_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln969_1_fu_1996_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969" URAM="0" VARIABLE="sub_ln969_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_1_fu_2002_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1_VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_1430_p2" SOURCE="src/Rayleigh.cpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4</Name>
            <Loops>
                <VITIS_LOOP_39_3_VITIS_LOOP_40_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>2.915</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_3_VITIS_LOOP_40_4>
                        <Name>VITIS_LOOP_39_3_VITIS_LOOP_40_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_3_VITIS_LOOP_40_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3_VITIS_LOOP_40_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_160_p2" SOURCE="src/Rayleigh.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3_VITIS_LOOP_40_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_172_p2" SOURCE="src/Rayleigh.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3_VITIS_LOOP_40_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_216_p2" SOURCE="src/Rayleigh.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3_VITIS_LOOP_40_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_232_p2" SOURCE="src/Rayleigh.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Rayleigh_Pipeline_VITIS_LOOP_67_6</Name>
            <Loops>
                <VITIS_LOOP_67_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>20.045</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_6>
                        <Name>VITIS_LOOP_67_6</Name>
                        <TripCount>8</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>25</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2162</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1610</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_218_p2" SOURCE="src/Rayleigh.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U63" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U64" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U63" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_67_6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U62" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U64" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_67_6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U62" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U63" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U64" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U63" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_67_6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U62" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_67_6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_3_max_dsp_1_U64" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="1" LOOP="VITIS_LOOP_67_6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U62" SOURCE="src/Rayleigh.cpp:71" URAM="0" VARIABLE="add_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Rayleigh</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>809</Best-caseLatency>
                    <Average-caseLatency>809</Average-caseLatency>
                    <Worst-caseLatency>809</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>809</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>8136</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9981</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_odd_0_V_U" SOURCE="src/Rayleigh.cpp:20" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_odd_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_1_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_even_0_V_U" SOURCE="src/Rayleigh.cpp:20" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_even_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_3_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Hr_U" SOURCE="src/Rayleigh.cpp:25" URAM="0" VARIABLE="Hr"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Hi_U" SOURCE="src/Rayleigh.cpp:26" URAM="0" VARIABLE="Hi"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWGN</Name>
            <Loops>
                <VITIS_LOOP_17_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>697</Best-caseLatency>
                    <Average-caseLatency>697</Average-caseLatency>
                    <Worst-caseLatency>697</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>697</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1>
                        <Name>VITIS_LOOP_17_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>1.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>59</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3227</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3682</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_odd_0_V_U" SOURCE="src/AWGN.cpp:12" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_odd_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_1_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_even_0_V_U" SOURCE="src/AWGN.cpp:12" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_even_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_3_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_636_p2" SOURCE="src/AWGN.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_fu_650_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_3_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_fu_656_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_m_p_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_1034_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_1040_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_1070_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_1144_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_1168_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="m_33_fu_1204_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln969_fu_1232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969" URAM="0" VARIABLE="sub_ln969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_1238_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3</Name>
            <Loops>
                <VITIS_LOOP_482_2_VITIS_LOOP_483_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_482_2_VITIS_LOOP_483_3>
                        <Name>VITIS_LOOP_482_2_VITIS_LOOP_483_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_482_2_VITIS_LOOP_483_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>707</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln482_1_fu_265_p2" SOURCE="src/QRD.cpp:482" URAM="0" VARIABLE="add_ln482_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln482_fu_277_p2" SOURCE="src/QRD.cpp:482" URAM="0" VARIABLE="add_ln482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_fu_321_p2" SOURCE="src/QRD.cpp:484" URAM="0" VARIABLE="add_ln484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_5_fu_410_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_430_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_442_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_448_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_482_2_VITIS_LOOP_483_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln483_fu_332_p2" SOURCE="src/QRD.cpp:483" URAM="0" VARIABLE="add_ln483"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TOP_Pipeline_VITIS_LOOP_488_4</Name>
            <Loops>
                <VITIS_LOOP_488_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_488_4>
                        <Name>VITIS_LOOP_488_4</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_488_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>613</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln488_fu_112_p2" SOURCE="src/QRD.cpp:488" URAM="0" VARIABLE="add_ln488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_3_fu_174_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_194_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_206_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_212_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6</Name>
            <Loops>
                <VITIS_LOOP_492_5_VITIS_LOOP_493_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>5.476</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_492_5_VITIS_LOOP_493_6>
                        <Name>VITIS_LOOP_492_5_VITIS_LOOP_493_6</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_492_5_VITIS_LOOP_493_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>534</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>618</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln492_1_fu_582_p2" SOURCE="src/QRD.cpp:492" URAM="0" VARIABLE="add_ln492_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln492_fu_594_p2" SOURCE="src/QRD.cpp:492" URAM="0" VARIABLE="add_ln492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_712_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_732_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_744_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_750_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_492_5_VITIS_LOOP_493_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln493_fu_645_p2" SOURCE="src/QRD.cpp:493" URAM="0" VARIABLE="add_ln493"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_V_Pipeline_VITIS_LOOP_94_2</Name>
            <Loops>
                <VITIS_LOOP_94_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_2>
                        <Name>VITIS_LOOP_94_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>9</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 9</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_115_p2" SOURCE="src/QRD.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_V</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>8.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55 ~ 145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>50 ~ 140</Latency>
                        <AbsoluteTimeLatency>1.500 us ~ 4.200 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>14</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 14</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173</Instance>
                        </InstanceList>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>256</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2697</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_fu_197_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_fu_203_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_2_fu_249_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_9_fu_255_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_327_p2" SOURCE="src/QRD.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_4_fu_393_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="y_V_11_fu_398_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="z_V_2_fu_363_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="x_V_5_fu_403_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_12_fu_408_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="z_V_3_fu_369_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_25_4_1_U189" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_452_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_488_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_494_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_524_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_598_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_622_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_13_fu_658_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_fu_698_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_704_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_7_fu_756_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_2_fu_800_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_2_fu_810_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_2_fu_836_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln952_fu_884_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:952" URAM="0" VARIABLE="add_ln952"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_2_fu_914_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_2_fu_930_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_18_fu_964_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_1_fu_1004_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_2_fu_1010_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_phase_V_U" SOURCE="" URAM="0" VARIABLE="cordic_phase_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_R_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>9</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 9</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_115_p2" SOURCE="src/QRD.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_R</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>8.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55 ~ 145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>50 ~ 140</Latency>
                        <AbsoluteTimeLatency>1.500 us ~ 4.200 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>14</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 14</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157</Instance>
                        </InstanceList>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>272</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2824</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_fu_182_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_fu_188_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_210_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="z_V_fu_216_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="z_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_268_p2" SOURCE="src/QRD.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="x_V_8_fu_338_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_15_fu_343_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="z_V_6_fu_307_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_9_fu_348_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="y_V_16_fu_353_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="z_V_7_fu_313_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_25_4_1_U199" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_397_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_433_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_439_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_469_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_543_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_567_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_23_fu_603_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_fu_643_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_649_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_25_4_1_U200" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_12_fu_702_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_3_fu_738_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_3_fu_744_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_3_fu_774_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_3_fu_848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_3_fu_872_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_28_fu_908_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_2_fu_948_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_3_fu_954_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_phase_V_U" SOURCE="" URAM="0" VARIABLE="cordic_phase_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_LOOP_01</Name>
            <Loops>
                <LOOP_01/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.378</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_01>
                        <Name>LOOP_01</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_01>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1030</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>291</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_fu_1238_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_1_fu_1324_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_2_fu_1410_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_3_fu_1496_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_1582_p2" SOURCE="src/QRD.cpp:240" URAM="0" VARIABLE="add_ln240"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6</Name>
            <Loops>
                <LOOP_02_VITIS_LOOP_251_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_02_VITIS_LOOP_251_6>
                        <Name>LOOP_02_VITIS_LOOP_251_6</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_02_VITIS_LOOP_251_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>529</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_251_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_1_fu_605_p2" SOURCE="src/QRD.cpp:250" URAM="0" VARIABLE="add_ln250_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_251_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_617_p2" SOURCE="src/QRD.cpp:250" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_251_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_661_p2" SOURCE="src/QRD.cpp:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_251_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_871_p2" SOURCE="src/QRD.cpp:251" URAM="0" VARIABLE="add_ln251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_VITIS_LOOP_268_8</Name>
            <Loops>
                <VITIS_LOOP_268_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>2.939</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29 ~ 218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_268_8>
                        <Name>VITIS_LOOP_268_8</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>27 ~ 216</Latency>
                        <AbsoluteTimeLatency>0.810 us ~ 6.480 us</AbsoluteTimeLatency>
                        <PipelineII>27</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_268_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>24030</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>22589</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U437" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U437" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U438" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U438" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U439" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U439" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U440" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U440" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U441" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U441" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U442" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U442" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U443" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U443" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U444" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U444" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U445" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U445" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U446" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U446" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U447" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U447" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U448" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U448" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U449" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U449" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U450" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U450" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U451" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:736" URAM="0" VARIABLE="mul_ln736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U451" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U452" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:736" URAM="0" VARIABLE="mul_ln736_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_268_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U452" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_2021_p2" SOURCE="src/QRD.cpp:268" URAM="0" VARIABLE="add_ln268"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10</Name>
            <Loops>
                <VITIS_LOOP_316_9_VITIS_LOOP_317_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>2.444</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>75</Average-caseLatency>
                    <Worst-caseLatency>75</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_316_9_VITIS_LOOP_317_10>
                        <Name>VITIS_LOOP_316_9_VITIS_LOOP_317_10</Name>
                        <TripCount>64</TripCount>
                        <Latency>73</Latency>
                        <AbsoluteTimeLatency>2.190 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_316_9_VITIS_LOOP_317_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>309</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>969</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_1_fu_1127_p2" SOURCE="src/QRD.cpp:316" URAM="0" VARIABLE="add_ln316_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_1139_p2" SOURCE="src/QRD.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="empty_287_fu_1526_p2" SOURCE="src/QRD.cpp:316" URAM="0" VARIABLE="empty_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U604" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U605" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U605" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U606" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U606" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U607" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U607" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U608" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U608" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U609" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U609" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U610" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U610" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U611" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U611" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_316_9_VITIS_LOOP_317_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_1223_p2" SOURCE="src/QRD.cpp:317" URAM="0" VARIABLE="add_ln317"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD</Name>
            <Loops>
                <VITIS_LOOP_132_1/>
                <VITIS_LOOP_145_2/>
                <VITIS_LOOP_180_3/>
                <VITIS_LOOP_214_4/>
                <VITIS_LOOP_267_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>18.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3329</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>9431</Worst-caseLatency>
                    <Best-caseRealTimeLatency>99.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.283 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3329 ~ 9431</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_1>
                        <Name>VITIS_LOOP_132_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>920 ~ 2360</Latency>
                        <AbsoluteTimeLatency>27.600 us ~ 70.800 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>230</min>
                                <max>590</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>230 ~ 590</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CORDIC_V_fu_3293</Instance>
                            <Instance>grp_CORDIC_R_fu_3308</Instance>
                        </InstanceList>
                    </VITIS_LOOP_132_1>
                    <VITIS_LOOP_145_2>
                        <Name>VITIS_LOOP_145_2</Name>
                        <TripCount>2</TripCount>
                        <Latency>802 ~ 2062</Latency>
                        <AbsoluteTimeLatency>24.060 us ~ 61.860 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>401</min>
                                <max>1031</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>401 ~ 1031</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_2>
                    <VITIS_LOOP_180_3>
                        <Name>VITIS_LOOP_180_3</Name>
                        <TripCount>3</TripCount>
                        <Latency>519 ~ 1329</Latency>
                        <AbsoluteTimeLatency>15.570 us ~ 39.870 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>173</min>
                                <max>443</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>173 ~ 443</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_3>
                    <VITIS_LOOP_214_4>
                        <Name>VITIS_LOOP_214_4</Name>
                        <TripCount>2</TripCount>
                        <Latency>232 ~ 592</Latency>
                        <AbsoluteTimeLatency>6.960 us ~ 17.760 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>116</min>
                                <max>296</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>116 ~ 296</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_214_4>
                    <VITIS_LOOP_267_7>
                        <Name>VITIS_LOOP_267_7</Name>
                        <TripCount>8</TripCount>
                        <Latency>248 ~ 1760</Latency>
                        <AbsoluteTimeLatency>7.440 us ~ 52.800 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>31</min>
                                <max>220</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>31 ~ 220</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_QRD_Pipeline_VITIS_LOOP_268_8_fu_3539</Instance>
                        </InstanceList>
                    </VITIS_LOOP_267_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>35248</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>107750</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_12_fu_4923_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3859_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3865_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3859_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3865_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3859_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3865_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_172_fu_5163_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_53_fu_5183_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_13_fu_5195_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_13_fu_5201_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_246_fu_5348_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_63_fu_5368_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_19_fu_5380_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_19_fu_5386_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_331_fu_5560_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_125_fu_5580_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_25_fu_5592_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_25_fu_5598_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_371_fu_5772_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_133_fu_5792_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_31_fu_5804_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_31_fu_5810_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_396_fu_5984_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_142_fu_6004_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_37_fu_6016_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_37_fu_6022_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_414_fu_6196_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_148_fu_6216_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_44_fu_6228_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_44_fu_6234_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_432_fu_6408_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_154_fu_6428_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_51_fu_6440_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_51_fu_6446_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_237_fu_6650_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_62_fu_6670_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_18_fu_6682_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_18_fu_6688_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_322_fu_6862_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_77_fu_6882_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_24_fu_6894_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_24_fu_6900_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_368_fu_7074_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_132_fu_7094_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_30_fu_7106_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_30_fu_7112_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_393_fu_7286_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_141_fu_7306_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_36_fu_7318_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_36_fu_7324_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_411_fu_7498_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_147_fu_7518_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_43_fu_7530_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_43_fu_7536_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_429_fu_7710_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_153_fu_7730_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_50_fu_7742_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_50_fu_7748_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_228_fu_7952_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_61_fu_7972_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_17_fu_7984_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_17_fu_7990_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_313_fu_8164_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_76_fu_8184_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_23_fu_8196_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_23_fu_8202_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_365_fu_8376_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_131_fu_8396_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_29_fu_8408_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_29_fu_8414_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_390_fu_8588_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_140_fu_8608_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_35_fu_8620_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_35_fu_8626_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_408_fu_8800_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_146_fu_8820_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_42_fu_8832_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_42_fu_8838_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_426_fu_9012_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_152_fu_9032_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_49_fu_9044_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_49_fu_9050_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_219_fu_9254_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_60_fu_9274_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_16_fu_9286_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_16_fu_9292_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_304_fu_9466_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_75_fu_9486_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_22_fu_9498_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_22_fu_9504_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_362_fu_9678_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_130_fu_9698_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_28_fu_9710_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_28_fu_9716_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_387_fu_9890_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_139_fu_9910_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_34_fu_9922_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_34_fu_9928_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_405_fu_10102_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_145_fu_10122_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_41_fu_10134_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_41_fu_10140_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_423_fu_10314_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_151_fu_10334_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_48_fu_10346_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_48_fu_10352_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_10510_p2" SOURCE="src/QRD.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_10565_p2" SOURCE="src/QRD.cpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_57_fu_10696_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_340_fu_11047_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_126_fu_11067_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_33_fu_11079_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_33_fu_11085_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_374_fu_11231_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4058_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4069_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4075_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_402_fu_11367_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_144_fu_11387_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_46_fu_11399_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_46_fu_11405_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_420_fu_11579_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_150_fu_11599_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_53_fu_11611_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_53_fu_11617_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_438_fu_11791_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_156_fu_11811_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_56_fu_11823_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_56_fu_11829_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_444_fu_12003_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_158_fu_12023_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_59_fu_12035_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_59_fu_12041_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_450_fu_12215_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_160_fu_12235_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_62_fu_12247_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_62_fu_12253_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_456_fu_12426_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_162_fu_12446_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_65_fu_12458_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_65_fu_12464_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_462_fu_12637_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_164_fu_12657_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_68_fu_12669_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_68_fu_12675_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_468_fu_12848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_166_fu_12868_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_71_fu_12880_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_71_fu_12886_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_474_fu_13059_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_168_fu_13079_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_74_fu_13091_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_74_fu_13097_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_480_fu_13270_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_170_fu_13290_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_77_fu_13302_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_77_fu_13308_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_486_fu_13481_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_172_fu_13501_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_80_fu_13513_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_80_fu_13519_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4058_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4069_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4075_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_399_fu_13853_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_143_fu_13873_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_47_fu_13885_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_47_fu_13891_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_417_fu_14065_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_149_fu_14085_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_54_fu_14097_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_54_fu_14103_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_435_fu_14277_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_155_fu_14297_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_57_fu_14309_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_57_fu_14315_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_441_fu_14489_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_157_fu_14509_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_60_fu_14521_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_60_fu_14527_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_447_fu_14701_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_159_fu_14721_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_63_fu_14733_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_63_fu_14739_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_453_fu_14912_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_161_fu_14932_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_66_fu_14944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_66_fu_14950_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_459_fu_15123_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_163_fu_15143_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_69_fu_15155_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_69_fu_15161_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_465_fu_15334_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_165_fu_15354_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_72_fu_15366_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_72_fu_15372_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_471_fu_15545_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_167_fu_15565_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_75_fu_15577_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_75_fu_15583_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_477_fu_15756_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_169_fu_15776_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_78_fu_15788_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_78_fu_15794_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_483_fu_15967_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_171_fu_15987_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_81_fu_15999_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_81_fu_16005_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_15_fu_16279_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_2_fu_16299_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_2_fu_16311_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_2_fu_16317_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_18_fu_16565_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_3_fu_16585_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_3_fu_16597_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_3_fu_16603_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_21_fu_16869_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_4_fu_16889_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_4_fu_16901_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_4_fu_16907_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_24_fu_17149_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_5_fu_17169_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_5_fu_17181_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_5_fu_17187_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_27_fu_17429_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_6_fu_17449_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_8_fu_17461_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_8_fu_17467_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_30_fu_17709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_7_fu_17729_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_11_fu_17741_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_11_fu_17747_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_33_fu_17989_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_8_fu_18009_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_14_fu_18021_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_14_fu_18027_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_36_fu_18269_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_9_fu_18289_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_20_fu_18301_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_20_fu_18307_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_39_fu_18549_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_10_fu_18569_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_26_fu_18581_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_26_fu_18587_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_42_fu_18829_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_11_fu_18849_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_32_fu_18861_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_32_fu_18867_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_45_fu_19109_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_12_fu_19129_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_38_fu_19141_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_38_fu_19147_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_48_fu_19389_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_13_fu_19409_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_45_fu_19421_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_45_fu_19427_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_51_fu_19669_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_14_fu_19689_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_52_fu_19701_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_52_fu_19707_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_54_fu_19949_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_15_fu_19969_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_55_fu_19981_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_55_fu_19987_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_122_fu_20406_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4180_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4191_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4197_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4180_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4191_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4197_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_165_fu_20587_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_52_fu_20607_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_86_fu_20619_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_86_fu_20625_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_212_fu_20772_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_59_fu_20792_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_91_fu_20804_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_91_fu_20810_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_292_fu_20984_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_69_fu_21004_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_95_fu_21016_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_95_fu_21022_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_359_fu_21196_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_129_fu_21216_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_99_fu_21228_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_99_fu_21234_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_384_fu_21408_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_138_fu_21428_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_103_fu_21440_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_103_fu_21446_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_203_fu_21680_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_58_fu_21700_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_90_fu_21712_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_90_fu_21718_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_283_fu_21892_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_68_fu_21912_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_94_fu_21924_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_94_fu_21930_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_356_fu_22104_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_128_fu_22124_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_98_fu_22136_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_98_fu_22142_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_381_fu_22316_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_137_fu_22336_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_102_fu_22348_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_102_fu_22354_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_194_fu_22588_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_57_fu_22608_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_89_fu_22620_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_89_fu_22626_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_274_fu_22800_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_67_fu_22820_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_93_fu_22832_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_93_fu_22838_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_349_fu_23012_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_127_fu_23032_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_97_fu_23044_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_97_fu_23050_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_378_fu_23224_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_136_fu_23244_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_101_fu_23256_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_101_fu_23262_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_23450_p2" SOURCE="src/QRD.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_60_fu_23512_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_17_fu_23532_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_58_fu_23544_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_58_fu_23550_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_65_fu_23796_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_18_fu_23816_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_61_fu_23828_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_61_fu_23834_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_68_fu_24077_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_19_fu_24097_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_64_fu_24109_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_64_fu_24115_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_71_fu_24358_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_20_fu_24378_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_67_fu_24390_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_67_fu_24396_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_74_fu_24638_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_21_fu_24658_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_70_fu_24670_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_70_fu_24676_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_77_fu_24919_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_22_fu_24939_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_73_fu_24951_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_73_fu_24957_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_80_fu_25199_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_23_fu_25219_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_76_fu_25231_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_76_fu_25237_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_83_fu_25480_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_24_fu_25500_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_79_fu_25512_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_79_fu_25518_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_86_fu_25760_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_25_fu_25780_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_83_fu_25792_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_83_fu_25798_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_89_fu_26041_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_26_fu_26061_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_85_fu_26073_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_85_fu_26079_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_92_fu_26327_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_27_fu_26347_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_87_fu_26359_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_87_fu_26365_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_95_fu_26611_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_28_fu_26631_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_88_fu_26643_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_88_fu_26649_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_98_fu_26906_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_29_fu_26926_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_92_fu_26938_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_92_fu_26944_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_101_fu_27186_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_30_fu_27206_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_96_fu_27218_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_96_fu_27224_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_104_fu_27466_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_31_fu_27486_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_100_fu_27498_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_100_fu_27504_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_107_fu_27746_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_32_fu_27766_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_104_fu_27778_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_104_fu_27784_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_110_fu_28026_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_33_fu_28046_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_105_fu_28058_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_105_fu_28064_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_113_fu_28306_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_34_fu_28326_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_106_fu_28338_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_106_fu_28344_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_116_fu_28586_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_35_fu_28606_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_107_fu_28618_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_107_fu_28624_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_119_fu_28866_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_36_fu_28886_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_108_fu_28898_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_108_fu_28904_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_148_fu_29551_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_46_fu_29571_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_116_fu_29583_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_116_fu_29589_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_155_fu_29733_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_50_fu_29753_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_117_fu_29765_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_117_fu_29771_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_184_fu_29926_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4302_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4313_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4319_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_265_fu_30062_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_66_fu_30082_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_121_fu_30094_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_121_fu_30100_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4302_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4313_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4319_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_258_fu_30374_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_65_fu_30394_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_120_fu_30406_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_120_fu_30412_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_214_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_30570_p2" SOURCE="src/QRD.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_125_fu_30632_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_39_fu_30652_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_109_fu_30664_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_109_fu_30670_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_130_fu_30914_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_40_fu_30934_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_110_fu_30946_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_110_fu_30952_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_133_fu_31194_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_41_fu_31214_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_111_fu_31226_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_111_fu_31232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_136_fu_31474_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_42_fu_31494_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_112_fu_31506_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_112_fu_31512_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_139_fu_31755_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_43_fu_31775_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_113_fu_31787_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_113_fu_31793_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_142_fu_32035_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_44_fu_32055_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_114_fu_32067_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_114_fu_32073_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_145_fu_32336_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_45_fu_32356_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_115_fu_32368_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_115_fu_32374_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_33163_p2" SOURCE="src/QRD.cpp:267" URAM="0" VARIABLE="add_ln267"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TOP_Pipeline_VITIS_LOOP_433_1</Name>
            <Loops>
                <VITIS_LOOP_433_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>2.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_433_1>
                        <Name>VITIS_LOOP_433_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_433_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>735</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>269</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln433_fu_276_p2" SOURCE="src/QRD.cpp:433" URAM="0" VARIABLE="add_ln433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_329_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U800" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U801" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U801" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U802" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U802" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U803" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U803" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U804" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U804" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U805" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U805" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U806" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U806" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U807" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_433_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U807" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_322_fu_322_p2" SOURCE="" URAM="0" VARIABLE="empty_322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_347_1</Name>
            <Loops>
                <VITIS_LOOP_347_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_347_1>
                        <Name>VITIS_LOOP_347_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_347_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>81</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_347_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_82_p2" SOURCE="src/QRD.cpp:347" URAM="0" VARIABLE="add_ln347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_347_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_9ns_24_4_1_U850" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_364_3</Name>
            <Loops>
                <VITIS_LOOP_364_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_364_3>
                        <Name>VITIS_LOOP_364_3</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>7</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 7</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_364_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>969</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>395</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_364_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_fu_852_p2" SOURCE="src/QRD.cpp:364" URAM="0" VARIABLE="add_ln364"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_373_5</Name>
            <Loops>
                <VITIS_LOOP_373_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>2.874</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_373_5>
                        <Name>VITIS_LOOP_373_5</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 8</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_373_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_371_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="dist_V_1_fu_476_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="dist_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_5" OPTYPE="sub" PRAGMA="" RTLNAME="dist_V_2_fu_482_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="dist_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_462_p2" SOURCE="src/QRD.cpp:373" URAM="0" VARIABLE="add_ln373"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7</Name>
            <Loops>
                <VITIS_LOOP_391_6_VITIS_LOOP_392_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>4.412</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_391_6_VITIS_LOOP_392_7>
                        <Name>VITIS_LOOP_391_6_VITIS_LOOP_392_7</Name>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_391_6_VITIS_LOOP_392_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>968</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4284</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_391_6_VITIS_LOOP_392_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_949_p2" SOURCE="src/QRD.cpp:391" URAM="0" VARIABLE="add_ln391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_391_6_VITIS_LOOP_392_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_1084_p2" SOURCE="src/QRD.cpp:393" URAM="0" VARIABLE="add_ln393"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_410_9</Name>
            <Loops>
                <VITIS_LOOP_410_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_410_9>
                        <Name>VITIS_LOOP_410_9</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_410_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_410_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln410_fu_203_p2" SOURCE="src/QRD.cpp:410" URAM="0" VARIABLE="add_ln410"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_420_10</Name>
            <Loops>
                <VITIS_LOOP_420_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>1.354</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_420_10>
                        <Name>VITIS_LOOP_420_10</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_420_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_420_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln420_fu_84_p2" SOURCE="src/QRD.cpp:420" URAM="0" VARIABLE="add_ln420"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST</Name>
            <Loops>
                <VITIS_LOOP_352_2>
                    <VITIS_LOOP_371_4/>
                </VITIS_LOOP_352_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>4.412</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>487</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>839</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>487 ~ 839</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_352_2>
                        <Name>VITIS_LOOP_352_2</Name>
                        <TripCount>8</TripCount>
                        <Latency>440 ~ 792</Latency>
                        <AbsoluteTimeLatency>13.200 us ~ 23.760 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>55</min>
                                <max>99</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>55 ~ 99</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_KBEST_Pipeline_VITIS_LOOP_364_3_fu_947</Instance>
                            <Instance>grp_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7_fu_1058</Instance>
                            <Instance>grp_KBEST_Pipeline_VITIS_LOOP_410_9_fu_1136</Instance>
                        </InstanceList>
                        <VITIS_LOOP_371_4>
                            <Name>VITIS_LOOP_371_4</Name>
                            <TripCount>4</TripCount>
                            <Latency>36 ~ 64</Latency>
                            <AbsoluteTimeLatency>1.080 us ~ 1.920 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>9</min>
                                    <max>16</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>9 ~ 16</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_KBEST_Pipeline_VITIS_LOOP_373_5_fu_1016</Instance>
                            </InstanceList>
                        </VITIS_LOOP_371_4>
                    </VITIS_LOOP_352_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5421</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8963</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="yy_V_U" SOURCE="src/QRD.cpp:337" URAM="0" VARIABLE="yy_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="survival_path_U" SOURCE="src/QRD.cpp:341" URAM="0" VARIABLE="survival_path"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_2104_p2" SOURCE="src/QRD.cpp:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_371_4" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_16s_16s_24_4_1_U1067" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_371_4" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_16s_16s_24_4_1_U1067" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_4" OPTYPE="add" PRAGMA="" RTLNAME="PED_V_0_fu_2176_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="PED_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_2276_p2" SOURCE="src/QRD.cpp:352" URAM="0" VARIABLE="add_ln352"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TOP</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.664</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5389</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>11843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.162 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.355 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5390 ~ 11844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>221</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>61203</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>150897</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>55</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="H_mul_x_U" SOURCE="src/QRD.cpp:467" URAM="0" VARIABLE="H_mul_x"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="H_rvd_U" SOURCE="" URAM="0" VARIABLE="H_rvd"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_U" SOURCE="" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_receive_V_U" SOURCE="src/QRD.cpp:479" URAM="0" VARIABLE="y_receive_V"/>
                <BindNode BINDTYPE="storage" BRAM="7" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Q_U" SOURCE="" URAM="0" VARIABLE="Q"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="R_V_U" SOURCE="src/QRD.cpp:500" URAM="0" VARIABLE="R_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_hat_V_U" SOURCE="src/QRD.cpp:503" URAM="0" VARIABLE="y_hat_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="xxr" index="0" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="xxr_address0" name="xxr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="xxr_ce0" name="xxr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="xxr_we0" name="xxr_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="xxr_d0" name="xxr_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="xxi" index="1" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="xxi_address0" name="xxi_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="xxi_ce0" name="xxi_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="xxi_we0" name="xxi_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="xxi_d0" name="xxi_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y" index="3" direction="inout" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Y_0_address0" name="Y_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_0_ce0" name="Y_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_0_we0" name="Y_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_0_d0" name="Y_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_0_q0" name="Y_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_0_address1" name="Y_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_0_ce1" name="Y_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_0_q1" name="Y_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_1_address0" name="Y_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_1_ce0" name="Y_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_1_we0" name="Y_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_1_d0" name="Y_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_1_q0" name="Y_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_1_address1" name="Y_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_1_ce1" name="Y_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_1_q1" name="Y_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_2_address0" name="Y_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_2_ce0" name="Y_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_2_we0" name="Y_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_2_d0" name="Y_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_2_q0" name="Y_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_2_address1" name="Y_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_2_ce1" name="Y_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_2_q1" name="Y_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_3_address0" name="Y_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_3_ce0" name="Y_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_3_we0" name="Y_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_3_d0" name="Y_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_3_q0" name="Y_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_3_address1" name="Y_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_3_ce1" name="Y_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_3_q1" name="Y_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_4_address0" name="Y_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_4_ce0" name="Y_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_4_we0" name="Y_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_4_d0" name="Y_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_4_q0" name="Y_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_4_address1" name="Y_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_4_ce1" name="Y_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_4_q1" name="Y_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_5_address0" name="Y_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_5_ce0" name="Y_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_5_we0" name="Y_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_5_d0" name="Y_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_5_q0" name="Y_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_5_address1" name="Y_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_5_ce1" name="Y_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_5_q1" name="Y_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_6_address0" name="Y_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_6_ce0" name="Y_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_6_we0" name="Y_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_6_d0" name="Y_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_6_q0" name="Y_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_6_address1" name="Y_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_6_ce1" name="Y_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_6_q1" name="Y_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_7_address0" name="Y_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_7_ce0" name="Y_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_7_we0" name="Y_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_7_d0" name="Y_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="Y_7_q0" name="Y_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Y_7_address1" name="Y_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Y_7_ce1" name="Y_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Y_7_q1" name="Y_7_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="xxr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="xxr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>xxr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="xxr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xxr_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="xxr_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>xxr_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="xxr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xxi_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="xxi_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>xxi_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="xxi"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xxi_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="xxi_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>xxi_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="xxi"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="Y_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Y_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="Y_0_address0">3</column>
                    <column name="Y_0_address1">3</column>
                    <column name="Y_0_d0">16</column>
                    <column name="Y_0_q0">16</column>
                    <column name="Y_0_q1">16</column>
                    <column name="Y_1_address0">3</column>
                    <column name="Y_1_address1">3</column>
                    <column name="Y_1_d0">16</column>
                    <column name="Y_1_q0">16</column>
                    <column name="Y_1_q1">16</column>
                    <column name="Y_2_address0">3</column>
                    <column name="Y_2_address1">3</column>
                    <column name="Y_2_d0">16</column>
                    <column name="Y_2_q0">16</column>
                    <column name="Y_2_q1">16</column>
                    <column name="Y_3_address0">3</column>
                    <column name="Y_3_address1">3</column>
                    <column name="Y_3_d0">16</column>
                    <column name="Y_3_q0">16</column>
                    <column name="Y_3_q1">16</column>
                    <column name="Y_4_address0">3</column>
                    <column name="Y_4_address1">3</column>
                    <column name="Y_4_d0">16</column>
                    <column name="Y_4_q0">16</column>
                    <column name="Y_4_q1">16</column>
                    <column name="Y_5_address0">3</column>
                    <column name="Y_5_address1">3</column>
                    <column name="Y_5_d0">16</column>
                    <column name="Y_5_q0">16</column>
                    <column name="Y_5_q1">16</column>
                    <column name="Y_6_address0">3</column>
                    <column name="Y_6_address1">3</column>
                    <column name="Y_6_d0">16</column>
                    <column name="Y_6_q0">16</column>
                    <column name="Y_6_q1">16</column>
                    <column name="Y_7_address0">3</column>
                    <column name="Y_7_address1">3</column>
                    <column name="Y_7_d0">16</column>
                    <column name="Y_7_q0">16</column>
                    <column name="Y_7_q1">16</column>
                    <column name="out_r_address0">3</column>
                    <column name="out_r_d0">16</column>
                    <column name="xxi_address0">2</column>
                    <column name="xxi_d0">16</column>
                    <column name="xxr_address0">2</column>
                    <column name="xxr_d0">16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="xxr">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="xxi">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="out">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="Y">inout, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="xxr">xxr_address0, port, offset</column>
                    <column name="xxr">xxr_ce0, port, </column>
                    <column name="xxr">xxr_we0, port, </column>
                    <column name="xxr">xxr_d0, port, </column>
                    <column name="xxi">xxi_address0, port, offset</column>
                    <column name="xxi">xxi_ce0, port, </column>
                    <column name="xxi">xxi_we0, port, </column>
                    <column name="xxi">xxi_d0, port, </column>
                    <column name="out">out_r_address0, port, offset</column>
                    <column name="out">out_r_ce0, port, </column>
                    <column name="out">out_r_we0, port, </column>
                    <column name="out">out_r_d0, port, </column>
                    <column name="Y">Y_0_address0, port, offset</column>
                    <column name="Y">Y_0_ce0, port, </column>
                    <column name="Y">Y_0_we0, port, </column>
                    <column name="Y">Y_0_d0, port, </column>
                    <column name="Y">Y_0_q0, port, </column>
                    <column name="Y">Y_0_address1, port, offset</column>
                    <column name="Y">Y_0_ce1, port, </column>
                    <column name="Y">Y_0_q1, port, </column>
                    <column name="Y">Y_1_address0, port, offset</column>
                    <column name="Y">Y_1_ce0, port, </column>
                    <column name="Y">Y_1_we0, port, </column>
                    <column name="Y">Y_1_d0, port, </column>
                    <column name="Y">Y_1_q0, port, </column>
                    <column name="Y">Y_1_address1, port, offset</column>
                    <column name="Y">Y_1_ce1, port, </column>
                    <column name="Y">Y_1_q1, port, </column>
                    <column name="Y">Y_2_address0, port, offset</column>
                    <column name="Y">Y_2_ce0, port, </column>
                    <column name="Y">Y_2_we0, port, </column>
                    <column name="Y">Y_2_d0, port, </column>
                    <column name="Y">Y_2_q0, port, </column>
                    <column name="Y">Y_2_address1, port, offset</column>
                    <column name="Y">Y_2_ce1, port, </column>
                    <column name="Y">Y_2_q1, port, </column>
                    <column name="Y">Y_3_address0, port, offset</column>
                    <column name="Y">Y_3_ce0, port, </column>
                    <column name="Y">Y_3_we0, port, </column>
                    <column name="Y">Y_3_d0, port, </column>
                    <column name="Y">Y_3_q0, port, </column>
                    <column name="Y">Y_3_address1, port, offset</column>
                    <column name="Y">Y_3_ce1, port, </column>
                    <column name="Y">Y_3_q1, port, </column>
                    <column name="Y">Y_4_address0, port, offset</column>
                    <column name="Y">Y_4_ce0, port, </column>
                    <column name="Y">Y_4_we0, port, </column>
                    <column name="Y">Y_4_d0, port, </column>
                    <column name="Y">Y_4_q0, port, </column>
                    <column name="Y">Y_4_address1, port, offset</column>
                    <column name="Y">Y_4_ce1, port, </column>
                    <column name="Y">Y_4_q1, port, </column>
                    <column name="Y">Y_5_address0, port, offset</column>
                    <column name="Y">Y_5_ce0, port, </column>
                    <column name="Y">Y_5_we0, port, </column>
                    <column name="Y">Y_5_d0, port, </column>
                    <column name="Y">Y_5_q0, port, </column>
                    <column name="Y">Y_5_address1, port, offset</column>
                    <column name="Y">Y_5_ce1, port, </column>
                    <column name="Y">Y_5_q1, port, </column>
                    <column name="Y">Y_6_address0, port, offset</column>
                    <column name="Y">Y_6_ce0, port, </column>
                    <column name="Y">Y_6_we0, port, </column>
                    <column name="Y">Y_6_d0, port, </column>
                    <column name="Y">Y_6_q0, port, </column>
                    <column name="Y">Y_6_address1, port, offset</column>
                    <column name="Y">Y_6_ce1, port, </column>
                    <column name="Y">Y_6_q1, port, </column>
                    <column name="Y">Y_7_address0, port, offset</column>
                    <column name="Y">Y_7_ce0, port, </column>
                    <column name="Y">Y_7_we0, port, </column>
                    <column name="Y">Y_7_d0, port, </column>
                    <column name="Y">Y_7_q0, port, </column>
                    <column name="Y">Y_7_address1, port, offset</column>
                    <column name="Y">Y_7_ce1, port, </column>
                    <column name="Y">Y_7_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="src/normal_rng.cpp:25" status="valid" parentFunction="normal_rng" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src/QRD.cpp:236" status="valid" parentFunction="qrd" variable="HH" isDirective="0" options="variable=HH type=complete dim=0"/>
        <Pragma type="array_partition" location="src/QRD.cpp:237" status="valid" parentFunction="qrd" variable="H" isDirective="0" options="variable=H type=complete dim=0"/>
        <Pragma type="array_partition" location="src/QRD.cpp:265" status="valid" parentFunction="qrd" variable="R_I" isDirective="0" options="variable=R_I type=complete dim=0"/>
        <Pragma type="array_partition" location="src/QRD.cpp:314" status="valid" parentFunction="qrd" variable="" isDirective="0" options="variable = Y dim=1"/>
        <Pragma type="array_partition" location="src/QRD.cpp:346" status="valid" parentFunction="kbest" variable="x_guess" isDirective="0" options="variable=x_guess type=complete dim=0"/>
        <Pragma type="array_partition" location="src/rng.hpp:55" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = a dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:56" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = b dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:57" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = c dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:58" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = d dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:75" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = para_num dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:76" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = para_den dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:98" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_num_add dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:99" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_num_mul dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:100" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_den_add dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:101" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_den_mul dim = 1 complete"/>
        <Pragma type="resource" location="src/rng.hpp:106" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = xsq core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:123" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = tmp_x_num_mul_0 core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:134" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_num_add core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:141" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_num_mul core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:148" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_den_add core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:155" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_den_mul core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:183" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = xnum core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:189" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = xden core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:203" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = temp core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:228" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = result core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:360" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fa2 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:363" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fa4 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:366" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fa6 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:370" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fb2 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:373" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fb4 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:379" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fb6 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:448" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = tmp core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:452" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t1 core = DLog_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:454" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t2 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:471" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = z core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:473" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = r core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:489" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t4 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:491" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t5 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:493" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t6 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:495" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t7 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:497" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t8 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:499" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t9 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:501" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t10 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:503" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t11 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:505" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t12 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:507" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f1_1 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:510" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f1 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:516" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t13 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:518" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t14 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:520" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t15 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:522" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t16 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:524" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t17 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:526" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f2 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:529" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t18 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:531" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f2 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:534" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t19 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:536" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f2 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/rng.hpp:603" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/rng.hpp:620" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="II = 3"/>
        <Pragma type="inline" location="src/rng.hpp:643" status="valid" parentFunction="mt19937" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:657" status="valid" parentFunction="mt19937" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:695" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:696" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_even_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:697" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_even_1 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:698" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_odd_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:699" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_odd_1 inter false"/>
        <Pragma type="inline" location="src/rng.hpp:760" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:761" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_odd_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:762" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_odd_1 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:763" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_even_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:764" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_even_1 inter false"/>
        <Pragma type="inline" location="src/rng.hpp:910" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/rng.hpp:922" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="inline" location="src/rng.hpp:955" status="valid" parentFunction="mt2203" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/rng.hpp:956" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:957" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt_1 core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/rng.hpp:966" status="valid" parentFunction="mt2203" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/rng.hpp:967" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:968" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt_1 core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/rng.hpp:996" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:997" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:998" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_1 inter false"/>
        <Pragma type="inline" location="src/rng.hpp:1062" status="valid" parentFunction="mt19937icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1071" status="valid" parentFunction="mt19937icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1131" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1135" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1158" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1174" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1188" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1199" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1218" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1222" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1245" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1261" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1275" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1286" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1327" status="valid" parentFunction="mt19937boxmullernormalrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1332" status="valid" parentFunction="mt19937boxmullernormalrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1365" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1393" status="valid" parentFunction="mt2203icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1402" status="valid" parentFunction="mt2203icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1462" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1466" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1497" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1512" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1526" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1540" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1544" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1576" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1591" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1605" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/rng.hpp:1662" status="valid" parentFunction="setupltm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="src/rng.hpp:1677" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:1678" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = buff_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:1679" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = buff_1 inter false"/>
        <Pragma type="array_partition" location="src/rng.hpp:1688" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_buff dim = 0"/>
        <Pragma type="array_partition" location="src/rng.hpp:1690" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_mul dim = 0"/>
        <Pragma type="array_partition" location="src/rng.hpp:1692" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_add dim = 0"/>
        <Pragma type="array_partition" location="src/rng.hpp:1694" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_buff_dup dim = 0"/>
        <Pragma type="unroll" location="src/rng.hpp:1697" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1722" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1733" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1742" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1754" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1788" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/rng.hpp:1789" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options="variable = ltm dim = 1"/>
        <Pragma type="array_partition" location="src/rng.hpp:1790" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options="variable = buff_0 dim = 1"/>
        <Pragma type="array_partition" location="src/rng.hpp:1791" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options="variable = buff_1 dim = 1"/>
        <Pragma type="pipeline" location="src/rng.hpp:1807" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1825" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/utils.hpp:72" status="warning" parentFunction="fptwoadd" variable="" isDirective="0" options="variable = r core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/utils.hpp:83" status="warning" parentFunction="fptwosub" variable="" isDirective="0" options="variable = r core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/utils.hpp:94" status="warning" parentFunction="fptwomul" variable="" isDirective="0" options="variable = r core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/utils.hpp:105" status="warning" parentFunction="fpexp" variable="" isDirective="0" options="variable = r core = FExp_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/utils.hpp:145" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/utils.hpp:154" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

