#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5644f2cd2610 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0x5644f2d0ea60_0 .var "clk", 0 0;
S_0x5644f2cd3af0 .scope module, "cpu_top" "cpu_top" 2 11, 3 1 0, S_0x5644f2cd2610;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
v0x5644f2d0e790_0 .net "clk", 0 0, v0x5644f2d0ea60_0;  1 drivers
v0x5644f2d0e830_0 .net "instr_addr", 31 0, L_0x5644f2d1f080;  1 drivers
v0x5644f2d0e920_0 .net "instr_data", 31 0, v0x5644f2d0e660_0;  1 drivers
L_0x5644f2d0eb00 .part L_0x5644f2d1f080, 0, 3;
S_0x5644f2cd3de0 .scope module, "core" "core" 3 9, 4 1 0, S_0x5644f2cd3af0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_data";
    .port_info 2 /INPUT 32 "last_pc";
    .port_info 3 /OUTPUT 32 "instr_addr";
L_0x5644f2d1edb0 .functor BUFZ 32, v0x5644f2d0e660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644f2d1f080 .functor BUFZ 32, L_0x5644f2d1eef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644f2d1f420 .functor BUFZ 5, L_0x5644f2d1f2a0, C4<00000>, C4<00000>, C4<00000>;
L_0x5644f2d1f4e0 .functor BUFZ 5, L_0x5644f2d1f340, C4<00000>, C4<00000>, C4<00000>;
L_0x5644f2d1f620 .functor BUFZ 32, v0x5644f2cb07e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644f2d1f730 .functor BUFZ 5, L_0x5644f2d1f140, C4<00000>, C4<00000>, C4<00000>;
v0x5644f2d0c7d0_0 .net *"_ivl_0", 0 0, L_0x5644f2d0eba0;  1 drivers
L_0x7f6239ed8018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0c8b0_0 .net/2u *"_ivl_2", 31 0, L_0x7f6239ed8018;  1 drivers
v0x5644f2d0c990_0 .net *"_ivl_29", 0 0, L_0x5644f2d20700;  1 drivers
v0x5644f2d0ca80_0 .net *"_ivl_30", 19 0, L_0x5644f2d20840;  1 drivers
v0x5644f2d0cb60_0 .net *"_ivl_4", 31 0, L_0x5644f2d1ed10;  1 drivers
v0x5644f2d0cc40_0 .net "alu_b_src", 31 0, L_0x5644f2d1f880;  1 drivers
v0x5644f2d0cd00_0 .net "alu_op", 2 0, v0x5644f2d04fd0_0;  1 drivers
v0x5644f2d0cdf0_0 .net "alu_result", 31 0, v0x5644f2cb07e0_0;  1 drivers
v0x5644f2d0ceb0_0 .net "clk", 0 0, v0x5644f2d0ea60_0;  alias, 1 drivers
v0x5644f2d0cf80_0 .net "imm12", 11 0, v0x5644f2d05230_0;  1 drivers
v0x5644f2d0d050_0 .net "imm32", 31 0, L_0x5644f2d20ad0;  1 drivers
v0x5644f2d0d0f0_0 .net "instr", 31 0, L_0x5644f2d1edb0;  1 drivers
v0x5644f2d0d1e0_0 .net "instr_addr", 31 0, L_0x5644f2d1f080;  alias, 1 drivers
v0x5644f2d0d2a0_0 .net "instr_data", 31 0, v0x5644f2d0e660_0;  alias, 1 drivers
v0x5644f2d0d380_0 .net "is_r_type", 0 0, v0x5644f2d05440_0;  1 drivers
L_0x7f6239ed82a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0d450_0 .net "last_pc", 31 0, L_0x7f6239ed82a0;  1 drivers
v0x5644f2d0d510_0 .var "pc", 31 0;
v0x5644f2d0d700_0 .net "pc_next", 31 0, L_0x5644f2d1eef0;  1 drivers
v0x5644f2d0d7e0_0 .net "rd", 4 0, L_0x5644f2d1f140;  1 drivers
v0x5644f2d0d8c0_0 .net "rf_raddr0", 4 0, L_0x5644f2d1f420;  1 drivers
v0x5644f2d0d9b0_0 .net "rf_raddr1", 4 0, L_0x5644f2d1f4e0;  1 drivers
v0x5644f2d0da80_0 .net "rf_rdata0", 31 0, L_0x5644f2d1feb0;  1 drivers
v0x5644f2d0db20_0 .net "rf_rdata1", 31 0, L_0x5644f2d205b0;  1 drivers
v0x5644f2d0dbe0_0 .net "rf_waddr", 4 0, L_0x5644f2d1f730;  1 drivers
v0x5644f2d0dcb0_0 .net "rf_wdata", 31 0, L_0x5644f2d1f620;  1 drivers
v0x5644f2d0dd80_0 .net "rf_we", 0 0, v0x5644f2d055e0_0;  1 drivers
v0x5644f2d0de70_0 .net "rs1", 4 0, L_0x5644f2d1f2a0;  1 drivers
v0x5644f2d0df30_0 .net "rs2", 4 0, L_0x5644f2d1f340;  1 drivers
L_0x5644f2d0eba0 .cmp/eq 32, v0x5644f2d0d510_0, L_0x7f6239ed82a0;
L_0x5644f2d1ed10 .arith/sum 32, v0x5644f2d0d510_0, L_0x7f6239ed8018;
L_0x5644f2d1eef0 .functor MUXZ 32, L_0x5644f2d1ed10, v0x5644f2d0d510_0, L_0x5644f2d0eba0, C4<>;
L_0x5644f2d1f140 .part v0x5644f2d0e660_0, 7, 5;
L_0x5644f2d1f2a0 .part v0x5644f2d0e660_0, 15, 5;
L_0x5644f2d1f340 .part v0x5644f2d0e660_0, 20, 5;
L_0x5644f2d1f880 .functor MUXZ 32, L_0x5644f2d20ad0, L_0x5644f2d205b0, v0x5644f2d05440_0, C4<>;
L_0x5644f2d20700 .part v0x5644f2d05230_0, 11, 1;
LS_0x5644f2d20840_0_0 .concat [ 1 1 1 1], L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700;
LS_0x5644f2d20840_0_4 .concat [ 1 1 1 1], L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700;
LS_0x5644f2d20840_0_8 .concat [ 1 1 1 1], L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700;
LS_0x5644f2d20840_0_12 .concat [ 1 1 1 1], L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700;
LS_0x5644f2d20840_0_16 .concat [ 1 1 1 1], L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700, L_0x5644f2d20700;
LS_0x5644f2d20840_1_0 .concat [ 4 4 4 4], LS_0x5644f2d20840_0_0, LS_0x5644f2d20840_0_4, LS_0x5644f2d20840_0_8, LS_0x5644f2d20840_0_12;
LS_0x5644f2d20840_1_4 .concat [ 4 0 0 0], LS_0x5644f2d20840_0_16;
L_0x5644f2d20840 .concat [ 16 4 0 0], LS_0x5644f2d20840_1_0, LS_0x5644f2d20840_1_4;
L_0x5644f2d20ad0 .concat [ 12 20 0 0], v0x5644f2d05230_0, L_0x5644f2d20840;
S_0x5644f2cd4100 .scope module, "alu" "alu" 4 38, 5 1 0, S_0x5644f2cd3de0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "src_a";
    .port_info 1 /INPUT 32 "src_b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 32 "res";
v0x5644f2cc2920_0 .net "op", 2 0, v0x5644f2d04fd0_0;  alias, 1 drivers
v0x5644f2cb07e0_0 .var "res", 31 0;
v0x5644f2ce8c00_0 .net "src_a", 31 0, L_0x5644f2d1feb0;  alias, 1 drivers
v0x5644f2d04dd0_0 .net "src_b", 31 0, L_0x5644f2d1f880;  alias, 1 drivers
E_0x5644f2cbe900 .event anyedge, v0x5644f2cc2920_0, v0x5644f2ce8c00_0, v0x5644f2d04dd0_0;
S_0x5644f2cd4480 .scope module, "control" "control" 4 54, 6 1 0, S_0x5644f2cd3de0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 12 "imm12";
    .port_info 2 /OUTPUT 1 "rf_we";
    .port_info 3 /OUTPUT 3 "alu_op";
    .port_info 4 /OUTPUT 1 "is_r_type";
v0x5644f2d04fd0_0 .var "alu_op", 2 0;
v0x5644f2d050b0_0 .net "funct3", 2 0, L_0x5644f2d20cc0;  1 drivers
v0x5644f2d05170_0 .net "funct7", 6 0, L_0x5644f2d20d60;  1 drivers
v0x5644f2d05230_0 .var "imm12", 11 0;
v0x5644f2d05310_0 .net "instr", 31 0, L_0x5644f2d1edb0;  alias, 1 drivers
v0x5644f2d05440_0 .var "is_r_type", 0 0;
v0x5644f2d05500_0 .net "opcode", 6 0, L_0x5644f2d20c20;  1 drivers
v0x5644f2d055e0_0 .var "rf_we", 0 0;
E_0x5644f2cbdb60 .event anyedge, v0x5644f2d05170_0, v0x5644f2d050b0_0, v0x5644f2d05500_0, v0x5644f2d05310_0;
L_0x5644f2d20c20 .part L_0x5644f2d1edb0, 0, 7;
L_0x5644f2d20cc0 .part L_0x5644f2d1edb0, 12, 3;
L_0x5644f2d20d60 .part L_0x5644f2d1edb0, 25, 7;
S_0x5644f2d05740 .scope module, "rf" "reg_file" 4 44, 7 1 0, S_0x5644f2cd3de0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "raddr0";
    .port_info 2 /INPUT 5 "raddr1";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /OUTPUT 32 "rdata0";
    .port_info 7 /OUTPUT 32 "rdata1";
v0x5644f2d0b1b0_0 .net *"_ivl_0", 31 0, L_0x5644f2d1fa10;  1 drivers
v0x5644f2d0b290_0 .net *"_ivl_10", 6 0, L_0x5644f2d1fce0;  1 drivers
L_0x7f6239ed80f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0b370_0 .net *"_ivl_13", 1 0, L_0x7f6239ed80f0;  1 drivers
L_0x7f6239ed8138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0b430_0 .net/2u *"_ivl_14", 31 0, L_0x7f6239ed8138;  1 drivers
v0x5644f2d0b510_0 .net *"_ivl_18", 31 0, L_0x5644f2d20040;  1 drivers
L_0x7f6239ed8180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0b640_0 .net *"_ivl_21", 26 0, L_0x7f6239ed8180;  1 drivers
L_0x7f6239ed81c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0b720_0 .net/2u *"_ivl_22", 31 0, L_0x7f6239ed81c8;  1 drivers
v0x5644f2d0b800_0 .net *"_ivl_24", 0 0, L_0x5644f2d20170;  1 drivers
v0x5644f2d0b8c0_0 .net *"_ivl_26", 31 0, L_0x5644f2d202b0;  1 drivers
v0x5644f2d0b9a0_0 .net *"_ivl_28", 6 0, L_0x5644f2d203a0;  1 drivers
L_0x7f6239ed8060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0ba80_0 .net *"_ivl_3", 26 0, L_0x7f6239ed8060;  1 drivers
L_0x7f6239ed8210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0bb60_0 .net *"_ivl_31", 1 0, L_0x7f6239ed8210;  1 drivers
L_0x7f6239ed8258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0bc40_0 .net/2u *"_ivl_32", 31 0, L_0x7f6239ed8258;  1 drivers
L_0x7f6239ed80a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644f2d0bd20_0 .net/2u *"_ivl_4", 31 0, L_0x7f6239ed80a8;  1 drivers
v0x5644f2d0be00_0 .net *"_ivl_6", 0 0, L_0x5644f2d1fb00;  1 drivers
v0x5644f2d0bec0_0 .net *"_ivl_8", 31 0, L_0x5644f2d1fc40;  1 drivers
v0x5644f2d0bfa0_0 .net "clk", 0 0, v0x5644f2d0ea60_0;  alias, 1 drivers
v0x5644f2d0c060_0 .net "raddr0", 4 0, L_0x5644f2d1f420;  alias, 1 drivers
v0x5644f2d0c140_0 .net "raddr1", 4 0, L_0x5644f2d1f4e0;  alias, 1 drivers
v0x5644f2d0c220_0 .net "rdata0", 31 0, L_0x5644f2d1feb0;  alias, 1 drivers
v0x5644f2d0c2e0_0 .net "rdata1", 31 0, L_0x5644f2d205b0;  alias, 1 drivers
v0x5644f2d0c3a0_0 .net "waddr", 4 0, L_0x5644f2d1f730;  alias, 1 drivers
v0x5644f2d0c480_0 .net "wdata", 31 0, L_0x5644f2d1f620;  alias, 1 drivers
v0x5644f2d0c560_0 .net "we", 0 0, v0x5644f2d055e0_0;  alias, 1 drivers
v0x5644f2d0c630 .array "x", 0 31, 31 0;
E_0x5644f2cbe010 .event posedge, v0x5644f2d0bfa0_0;
L_0x5644f2d1fa10 .concat [ 5 27 0 0], L_0x5644f2d1f420, L_0x7f6239ed8060;
L_0x5644f2d1fb00 .cmp/ne 32, L_0x5644f2d1fa10, L_0x7f6239ed80a8;
L_0x5644f2d1fc40 .array/port v0x5644f2d0c630, L_0x5644f2d1fce0;
L_0x5644f2d1fce0 .concat [ 5 2 0 0], L_0x5644f2d1f420, L_0x7f6239ed80f0;
L_0x5644f2d1feb0 .functor MUXZ 32, L_0x7f6239ed8138, L_0x5644f2d1fc40, L_0x5644f2d1fb00, C4<>;
L_0x5644f2d20040 .concat [ 5 27 0 0], L_0x5644f2d1f4e0, L_0x7f6239ed8180;
L_0x5644f2d20170 .cmp/ne 32, L_0x5644f2d20040, L_0x7f6239ed81c8;
L_0x5644f2d202b0 .array/port v0x5644f2d0c630, L_0x5644f2d203a0;
L_0x5644f2d203a0 .concat [ 5 2 0 0], L_0x5644f2d1f4e0, L_0x7f6239ed8210;
L_0x5644f2d205b0 .functor MUXZ 32, L_0x7f6239ed8258, L_0x5644f2d202b0, L_0x5644f2d20170, C4<>;
S_0x5644f2d05990 .scope generate, "reg_init[0]" "reg_init[0]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d05bb0 .param/l "i" 1 7 17, +C4<00>;
S_0x5644f2d05c90 .scope generate, "reg_init[1]" "reg_init[1]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d05e90 .param/l "i" 1 7 17, +C4<01>;
S_0x5644f2d05f50 .scope generate, "reg_init[2]" "reg_init[2]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d06130 .param/l "i" 1 7 17, +C4<010>;
S_0x5644f2d061f0 .scope generate, "reg_init[3]" "reg_init[3]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d063d0 .param/l "i" 1 7 17, +C4<011>;
S_0x5644f2d064b0 .scope generate, "reg_init[4]" "reg_init[4]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d066e0 .param/l "i" 1 7 17, +C4<0100>;
S_0x5644f2d067c0 .scope generate, "reg_init[5]" "reg_init[5]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d069a0 .param/l "i" 1 7 17, +C4<0101>;
S_0x5644f2d06a80 .scope generate, "reg_init[6]" "reg_init[6]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d06c60 .param/l "i" 1 7 17, +C4<0110>;
S_0x5644f2d06d40 .scope generate, "reg_init[7]" "reg_init[7]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d06f20 .param/l "i" 1 7 17, +C4<0111>;
S_0x5644f2d07000 .scope generate, "reg_init[8]" "reg_init[8]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d06690 .param/l "i" 1 7 17, +C4<01000>;
S_0x5644f2d07270 .scope generate, "reg_init[9]" "reg_init[9]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d07450 .param/l "i" 1 7 17, +C4<01001>;
S_0x5644f2d07530 .scope generate, "reg_init[10]" "reg_init[10]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d07710 .param/l "i" 1 7 17, +C4<01010>;
S_0x5644f2d077f0 .scope generate, "reg_init[11]" "reg_init[11]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d079d0 .param/l "i" 1 7 17, +C4<01011>;
S_0x5644f2d07ab0 .scope generate, "reg_init[12]" "reg_init[12]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d07c90 .param/l "i" 1 7 17, +C4<01100>;
S_0x5644f2d07d70 .scope generate, "reg_init[13]" "reg_init[13]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d07f50 .param/l "i" 1 7 17, +C4<01101>;
S_0x5644f2d08030 .scope generate, "reg_init[14]" "reg_init[14]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d08210 .param/l "i" 1 7 17, +C4<01110>;
S_0x5644f2d082f0 .scope generate, "reg_init[15]" "reg_init[15]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d084d0 .param/l "i" 1 7 17, +C4<01111>;
S_0x5644f2d085b0 .scope generate, "reg_init[16]" "reg_init[16]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d08790 .param/l "i" 1 7 17, +C4<010000>;
S_0x5644f2d08870 .scope generate, "reg_init[17]" "reg_init[17]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d08a50 .param/l "i" 1 7 17, +C4<010001>;
S_0x5644f2d08b30 .scope generate, "reg_init[18]" "reg_init[18]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d08d10 .param/l "i" 1 7 17, +C4<010010>;
S_0x5644f2d08df0 .scope generate, "reg_init[19]" "reg_init[19]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d08fd0 .param/l "i" 1 7 17, +C4<010011>;
S_0x5644f2d090b0 .scope generate, "reg_init[20]" "reg_init[20]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d09290 .param/l "i" 1 7 17, +C4<010100>;
S_0x5644f2d09370 .scope generate, "reg_init[21]" "reg_init[21]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d09550 .param/l "i" 1 7 17, +C4<010101>;
S_0x5644f2d09630 .scope generate, "reg_init[22]" "reg_init[22]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d09810 .param/l "i" 1 7 17, +C4<010110>;
S_0x5644f2d098f0 .scope generate, "reg_init[23]" "reg_init[23]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d09ad0 .param/l "i" 1 7 17, +C4<010111>;
S_0x5644f2d09bb0 .scope generate, "reg_init[24]" "reg_init[24]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d09d90 .param/l "i" 1 7 17, +C4<011000>;
S_0x5644f2d09e70 .scope generate, "reg_init[25]" "reg_init[25]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0a050 .param/l "i" 1 7 17, +C4<011001>;
S_0x5644f2d0a130 .scope generate, "reg_init[26]" "reg_init[26]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0a310 .param/l "i" 1 7 17, +C4<011010>;
S_0x5644f2d0a3f0 .scope generate, "reg_init[27]" "reg_init[27]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0a5d0 .param/l "i" 1 7 17, +C4<011011>;
S_0x5644f2d0a6b0 .scope generate, "reg_init[28]" "reg_init[28]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0a890 .param/l "i" 1 7 17, +C4<011100>;
S_0x5644f2d0a970 .scope generate, "reg_init[29]" "reg_init[29]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0ab50 .param/l "i" 1 7 17, +C4<011101>;
S_0x5644f2d0ac30 .scope generate, "reg_init[30]" "reg_init[30]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0ae10 .param/l "i" 1 7 17, +C4<011110>;
S_0x5644f2d0aef0 .scope generate, "reg_init[31]" "reg_init[31]" 7 17, 7 17 0, S_0x5644f2d05740;
 .timescale -9 -10;
P_0x5644f2d0b0d0 .param/l "i" 1 7 17, +C4<011111>;
S_0x5644f2d0e090 .scope module, "rom" "rom" 3 7, 8 1 0, S_0x5644f2cd3af0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
P_0x5644f2ce8d70 .param/l "ADDR_WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
P_0x5644f2ce8db0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x5644f2d0e3b0_0 .net "addr", 2 0, L_0x5644f2d0eb00;  1 drivers
v0x5644f2d0e4b0_0 .net "clk", 0 0, v0x5644f2d0ea60_0;  alias, 1 drivers
v0x5644f2d0e5c0 .array "mem", 0 7, 31 0;
v0x5644f2d0e660_0 .var "q", 31 0;
    .scope S_0x5644f2d0e090;
T_0 ;
    %vpi_call 8 10 "$readmemh", "samples/addi.txt", v0x5644f2d0e5c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5644f2d0e090;
T_1 ;
    %wait E_0x5644f2cbe010;
    %load/vec4 v0x5644f2d0e3b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5644f2d0e5c0, 4;
    %assign/vec4 v0x5644f2d0e660_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5644f2cd4100;
T_2 ;
    %wait E_0x5644f2cbe900;
    %load/vec4 v0x5644f2cc2920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x5644f2ce8c00_0;
    %store/vec4 v0x5644f2cb07e0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5644f2ce8c00_0;
    %load/vec4 v0x5644f2d04dd0_0;
    %add;
    %store/vec4 v0x5644f2cb07e0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5644f2ce8c00_0;
    %load/vec4 v0x5644f2d04dd0_0;
    %xor;
    %store/vec4 v0x5644f2cb07e0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5644f2ce8c00_0;
    %load/vec4 v0x5644f2d04dd0_0;
    %or;
    %store/vec4 v0x5644f2cb07e0_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5644f2ce8c00_0;
    %load/vec4 v0x5644f2d04dd0_0;
    %and;
    %store/vec4 v0x5644f2cb07e0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5644f2d05990;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x5644f2d05c90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5644f2d05f50;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x5644f2d061f0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x5644f2d064b0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x5644f2d067c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x5644f2d06a80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x5644f2d06d40;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x5644f2d07000;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x5644f2d07270;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x5644f2d07530;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x5644f2d077f0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x5644f2d07ab0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x5644f2d07d70;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x5644f2d08030;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x5644f2d082f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x5644f2d085b0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x5644f2d08870;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x5644f2d08b30;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x5644f2d08df0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x5644f2d090b0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x5644f2d09370;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_24;
    .scope S_0x5644f2d09630;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_25;
    .scope S_0x5644f2d098f0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x5644f2d09bb0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_27;
    .scope S_0x5644f2d09e70;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_28;
    .scope S_0x5644f2d0a130;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_29;
    .scope S_0x5644f2d0a3f0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x5644f2d0a6b0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_31;
    .scope S_0x5644f2d0a970;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_32;
    .scope S_0x5644f2d0ac30;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_33;
    .scope S_0x5644f2d0aef0;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5644f2d0c630, 4, 0;
    %end;
    .thread T_34;
    .scope S_0x5644f2d05740;
T_35 ;
    %wait E_0x5644f2cbe010;
    %load/vec4 v0x5644f2d0c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5644f2d0c480_0;
    %load/vec4 v0x5644f2d0c3a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5644f2d0c630, 0, 4;
T_35.0 ;
    %vpi_call 7 31 "$strobe", "CPUv1: x0: %h x4: %h  x8: %h x12: %h\012CPUv1: x1: %h x5: %h  x9: %h x13: %h\012CPUv1: x2: %h x6: %h x10: %h x14: %h\012CPUv1: x3: %h x7: %h x11: %h x15: %h", 32'b00000000000000000000000000000000, &A<v0x5644f2d0c630, 4>, &A<v0x5644f2d0c630, 8>, &A<v0x5644f2d0c630, 12>, &A<v0x5644f2d0c630, 1>, &A<v0x5644f2d0c630, 5>, &A<v0x5644f2d0c630, 9>, &A<v0x5644f2d0c630, 13>, &A<v0x5644f2d0c630, 2>, &A<v0x5644f2d0c630, 6>, &A<v0x5644f2d0c630, 10>, &A<v0x5644f2d0c630, 14>, &A<v0x5644f2d0c630, 3>, &A<v0x5644f2d0c630, 7>, &A<v0x5644f2d0c630, 11>, &A<v0x5644f2d0c630, 15> {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0x5644f2cd4480;
T_36 ;
    %wait E_0x5644f2cbdb60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5644f2d05230_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %load/vec4 v0x5644f2d05170_0;
    %load/vec4 v0x5644f2d050b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5644f2d05500_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 19, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.0, 4;
    %dup/vec4;
    %pushi/vec4 531, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.1, 4;
    %dup/vec4;
    %pushi/vec4 787, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.2, 4;
    %dup/vec4;
    %pushi/vec4 915, 130048, 17;
    %cmp/z;
    %jmp/1 T_36.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 17;
    %cmp/z;
    %jmp/1 T_36.4, 4;
    %dup/vec4;
    %pushi/vec4 563, 0, 17;
    %cmp/z;
    %jmp/1 T_36.5, 4;
    %dup/vec4;
    %pushi/vec4 819, 0, 17;
    %cmp/z;
    %jmp/1 T_36.6, 4;
    %dup/vec4;
    %pushi/vec4 947, 0, 17;
    %cmp/z;
    %jmp/1 T_36.7, 4;
    %jmp T_36.9;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %load/vec4 v0x5644f2d05310_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5644f2d05230_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %load/vec4 v0x5644f2d05310_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5644f2d05230_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %load/vec4 v0x5644f2d05310_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5644f2d05230_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %load/vec4 v0x5644f2d05310_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5644f2d05230_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d055e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5644f2d04fd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644f2d05440_0, 0, 1;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5644f2cd3de0;
T_37 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5644f2d0d510_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x5644f2cd3de0;
T_38 ;
    %wait E_0x5644f2cbe010;
    %load/vec4 v0x5644f2d0d700_0;
    %assign/vec4 v0x5644f2d0d510_0, 0;
    %vpi_call 4 14 "$strobe", "CPUv1: [%h] %h", v0x5644f2d0d510_0, v0x5644f2d0d0f0_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x5644f2cd2610;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644f2d0ea60_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5644f2cd2610;
T_40 ;
    %delay 10, 0;
    %load/vec4 v0x5644f2d0ea60_0;
    %inv;
    %store/vec4 v0x5644f2d0ea60_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5644f2cd2610;
T_41 ;
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %delay 150, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu_top.v";
    "core.v";
    "alu.v";
    "control.v";
    "reg_file.v";
    "rom.v";
