<?php columnStart(1); ?>
<h3 class="uppercase">
Waveform Diagrams
</h3>
<?php imageInsertGapMgz("Image-24-1.png"); ?>
<br>

<h3>
2&nbsp;MHZ <span class="uppercase">Version</span>:
</h3>
<?php imageInsertGapMgz("Image-24-2.png"); ?>
<br>

<h3>
4&nbsp;MHZ <span class="uppercase">Version</span>:
</h3>
<?php imageInsertGapMgz("Image-24-3.png"); ?>
<br><br>

<table class="rspace-padding waveform-notes uppercase">

<tr>
<td><h3>NOTES</h3></td>
<td>1,2,3,4</td>
<td>&ndash;Different starts of Z-80 access cycle with respect to 1&nbsp;MHz</td>
</tr>
<tr><td colspan=3>&nbsp;</td></tr>
<tr>
<td></td>
<td><?php imageplainMgz("image-24-4.png"); ?></td>
<td>&ndash;This point in time that the &lsquo;WAIT&rsquo; signal is sampled by the Z-80</td>
</tr>
<tr><td colspan=3>&nbsp;</td></tr>
<tr>
<td></td>
<td>*</td>
<td>&ndash;Effect of adding capacitor to extend write access &ndash; not normally needed</td>
</tr>
<tr><td colspan=3>&nbsp;</td></tr>
<tr>
<td></td>
<td>&uarr;</td>
<td>&ndash;This ensures that &lsquo;WAITS&rsquo; generated from different sources do not disturb this synchronisation logic.</td>
</tr>
<tr><td colspan=3>&nbsp;</td></tr>
<tr>
<td></td>
<td>#</td>
<td>&ndash;This &lsquo;preliminary pulse on
<?php invertedsignal("RVSEL"); ?> has no effect since cycle is not
complete, it is during an unused processor access &lsquo;slot&rsquo;, and there is no
corresponding write gate
<?php invertedsignal("WVSEL"); ?></td>
</tr>

</table>
<?php columnEnd(1); ?>
