INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cjmat/Documents/School/CPE 133/CPE-133-Final-Project/Final_Project_Team/Final_Project_Team.srcs/sources_1/new/TK.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cjmat/Desktop/Coding Garbage/Vivado Sim File Generator/outputs/TK_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TK_TB
