Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

EEEVIRTUS16BAS1::  Wed Feb 17 17:04:43 2021

par -w -intstyle ise -ol high -t 1 testing_CNN_dbg_map.ncd testing_CNN_dbg.ncd
testing_CNN_dbg.pcf 


Constraints file: testing_CNN_dbg.pcf.
Loading device for application Rf_Device from file '3s1500.nph' in environment F:\Xilinx\14.7\ISE_DS\ISE\.
   "testing_CNN_dbg" is an NCD, version 3.2, device xc3s1500, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2013-10-13".



Device Utilization Summary:

   Number of BUFGMUXs                        6 out of 8      75%
   Number of DCMs                            1 out of 4      25%
   Number of External IOBs                  99 out of 221    44%
      Number of LOCed IOBs                  98 out of 99     98%

   Number of MULT18X18s                      6 out of 32     18%
   Number of RAMB16s                        28 out of 32     87%
   Number of Slices                       1432 out of 13312  10%
      Number of SLICEMs                     36 out of 6656    1%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal top_BiasAddrSel_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal top_BiasDiagSel_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal rst_n_sync_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dbg_dout_valid_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal conv_done1_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal top_BiasBitIN_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal top_BiasClock_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal top_BiasLatch_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 9479 unrouted;      REAL time: 3 secs 

Phase  2  : 8353 unrouted;      REAL time: 4 secs 

Phase  3  : 1494 unrouted;      REAL time: 4 secs 

Phase  4  : 1567 unrouted; (Par is working to improve performance)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: testing_CNN_dbg.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 18 secs 
WARNING:Route:455 - CLK Net:clk_div2 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:clk_phase2_OBUF may have excessive skew because 
      0 CLK pins and 3 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       test_clk_OBUF |      BUFGMUX3| No   |   24 |  0.175     |  1.053      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_div2 |      BUFGMUX5| No   |  195 |  0.430     |  1.176      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_phase2_OBUF |      BUFGMUX2| No   |  196 |  0.388     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|             ok1<24> |      BUFGMUX0| No   |  441 |  0.463     |  1.198      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_top_OBUF |      BUFGMUX4| No   |   18 |  0.199     |  0.956      |
+---------------------+--------------+------+------+------------+-------------+
| RP2serial_1/clk_div |      BUFGMUX7| No   |   35 |  0.182     |  0.985      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tes | SETUP       |         N/A|     6.334ns|     N/A|           0
  t_clk_OBUF                                | HOLD        |     1.304ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|    20.522ns|     N/A|           0
  _div2                                     | HOLD        |     0.909ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|     8.740ns|     N/A|           0
  _phase2_OBUF                              | HOLD        |     0.779ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net ok1 | SETUP       |         N/A|    15.854ns|     N/A|           0
  <24>                                      | HOLD        |     0.712ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|    10.210ns|     N/A|           0
  _top_OBUF                                 | HOLD        |     0.924ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net RP2 | SETUP       |         N/A|     6.608ns|     N/A|           0
  serial_1/clk_div                          | HOLD        |     0.953ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 19 secs 

Peak Memory Usage:  4472 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 12
Number of info messages: 1

Writing design to file testing_CNN_dbg.ncd



PAR done!
