

================================================================
== Vivado HLS Report for 'a5b'
================================================================
* Date:           Mon Apr  3 17:16:19 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignment5b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1051|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     21|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    177|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      89|   1249|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+---+----+
    |       Instance      |      Module      | BRAM_18K| DSP48E| FF| LUT|
    +---------------------+------------------+---------+-------+---+----+
    |a5b_mux_42_8_1_1_U1  |a5b_mux_42_8_1_1  |        0|      0|  0|  21|
    +---------------------+------------------+---------+-------+---+----+
    |Total                |                  |        0|      0|  0|  21|
    +---------------------+------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |bram_V_U  |a5b_bram_V  |        1|  0|   0|     2|   32|     1|           64|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        1|  0|   0|     2|   32|     1|           64|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |c_V_fu_222_p2                |     +    |      0|  0|   12|           3|           1|
    |ap_block_state2              |    and   |      0|  0|    2|           1|           1|
    |bram_V_d0                    |    and   |      0|  0|   32|          32|          32|
    |in_V_data_0_V0_status        |    and   |      0|  0|    2|           1|           1|
    |out_V_data_0_V1_status       |    and   |      0|  0|    2|           1|           1|
    |p_demorgan1_fu_476_p2        |    and   |      0|  0|   32|          32|          32|
    |p_demorgan_fu_357_p2         |    and   |      0|  0|   32|          32|          32|
    |tmp_25_fu_369_p2             |    and   |      0|  0|   32|          32|          32|
    |tmp_26_fu_375_p2             |    and   |      0|  0|   32|          32|          32|
    |exitcond_fu_216_p2           |   icmp   |      0|  0|    9|           3|           4|
    |grp_fu_196_p2                |   icmp   |      0|  0|   11|           5|           5|
    |tmp_s_fu_258_p2              |   icmp   |      0|  0|    9|           3|           4|
    |tmp_23_fu_351_p2             |   lshr   |      0|  0|  101|           2|          32|
    |tmp_44_fu_470_p2             |   lshr   |      0|  0|  101|           2|          32|
    |ap_block_state1              |    or    |      0|  0|    2|           1|           1|
    |tmp_27_fu_381_p2             |    or    |      0|  0|   32|          32|          32|
    |tmp_8_fu_251_p2              |    or    |      0|  0|    5|           5|           3|
    |tmp_12_fu_279_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_13_fu_287_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_14_fu_295_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_21_fu_337_p3             |  select  |      0|  0|   32|           1|          32|
    |tmp_33_fu_402_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_34_fu_409_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_35_fu_416_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_42_fu_457_p3             |  select  |      0|  0|   32|           1|          32|
    |tmp_data_0_V_2_be_fu_554_p3  |  select  |      0|  0|    8|           1|           8|
    |tmp_data_1_V_2_be_fu_547_p3  |  select  |      0|  0|    8|           1|           8|
    |tmp_data_2_V_2_be_fu_540_p3  |  select  |      0|  0|    8|           1|           8|
    |tmp_data_3_V_2_be_fu_533_p3  |  select  |      0|  0|    8|           1|           8|
    |mask_fu_492_p2               |    shl   |      0|  0|   11|           1|           4|
    |tmp_19_fu_321_p2             |    shl   |      0|  0|  101|          32|          32|
    |tmp_22_fu_345_p2             |    shl   |      0|  0|  101|           2|          32|
    |tmp_40_fu_441_p2             |    shl   |      0|  0|  101|          32|          32|
    |tmp_43_fu_464_p2             |    shl   |      0|  0|  101|           2|          32|
    |tmp_11_fu_273_p2             |    xor   |      0|  0|    6|           6|           5|
    |tmp_15_fu_303_p2             |    xor   |      0|  0|    6|           6|           5|
    |tmp_24_fu_363_p2             |    xor   |      0|  0|   32|          32|           2|
    |tmp_32_fu_396_p2             |    xor   |      0|  0|    6|           6|           5|
    |tmp_36_fu_423_p2             |    xor   |      0|  0|    6|           6|           5|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0| 1051|         356|         563|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          4|    1|          4|
    |bram_V_we0              |   9|          2|    4|          8|
    |grp_fu_196_p0           |  15|          3|    5|         15|
    |grp_fu_196_p1           |  15|          3|    5|         15|
    |in_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |in_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |in_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |in_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |out_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |out_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |out_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |out_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |p_s_reg_185             |   9|          2|    3|          6|
    |tmp_data_0_V_1_reg_172  |   9|          2|    8|         16|
    |tmp_data_1_V_1_reg_159  |   9|          2|    8|         16|
    |tmp_data_2_V_1_reg_146  |   9|          2|    8|         16|
    |tmp_data_3_V_1_reg_133  |   9|          2|    8|         16|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 177|         38|   58|        128|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  3|   0|    3|          0|
    |c_V_reg_589             |  3|   0|    3|          0|
    |p_s_reg_185             |  3|   0|    3|          0|
    |tmp_1_reg_594           |  2|   0|    2|          0|
    |tmp_28_reg_619          |  1|   0|    1|          0|
    |tmp_7_reg_605           |  2|   0|    5|          3|
    |tmp_8_reg_612           |  2|   0|    5|          3|
    |tmp_data_0_V_1_reg_172  |  8|   0|    8|          0|
    |tmp_data_0_V_reg_561    |  8|   0|    8|          0|
    |tmp_data_1_V_1_reg_159  |  8|   0|    8|          0|
    |tmp_data_1_V_reg_566    |  8|   0|    8|          0|
    |tmp_data_2_V_1_reg_146  |  8|   0|    8|          0|
    |tmp_data_2_V_reg_571    |  8|   0|    8|          0|
    |tmp_data_3_V_1_reg_133  |  8|   0|    8|          0|
    |tmp_data_3_V_reg_576    |  8|   0|    8|          0|
    |tmp_reg_599             |  8|   0|    8|          0|
    |tmp_s_reg_627           |  1|   0|    1|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 89|   0|   95|          6|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |       a5b      | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |       a5b      | return value |
|ap_start               |  in |    1| ap_ctrl_hs |       a5b      | return value |
|ap_done                | out |    1| ap_ctrl_hs |       a5b      | return value |
|ap_idle                | out |    1| ap_ctrl_hs |       a5b      | return value |
|ap_ready               | out |    1| ap_ctrl_hs |       a5b      | return value |
|in_V_data_0_V_dout     |  in |    8|   ap_fifo  |  in_V_data_0_V |    pointer   |
|in_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |  in_V_data_0_V |    pointer   |
|in_V_data_0_V_read     | out |    1|   ap_fifo  |  in_V_data_0_V |    pointer   |
|in_V_data_1_V_dout     |  in |    8|   ap_fifo  |  in_V_data_1_V |    pointer   |
|in_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |  in_V_data_1_V |    pointer   |
|in_V_data_1_V_read     | out |    1|   ap_fifo  |  in_V_data_1_V |    pointer   |
|in_V_data_2_V_dout     |  in |    8|   ap_fifo  |  in_V_data_2_V |    pointer   |
|in_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |  in_V_data_2_V |    pointer   |
|in_V_data_2_V_read     | out |    1|   ap_fifo  |  in_V_data_2_V |    pointer   |
|in_V_data_3_V_dout     |  in |    8|   ap_fifo  |  in_V_data_3_V |    pointer   |
|in_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |  in_V_data_3_V |    pointer   |
|in_V_data_3_V_read     | out |    1|   ap_fifo  |  in_V_data_3_V |    pointer   |
|out_V_data_0_V_din     | out |    8|   ap_fifo  | out_V_data_0_V |    pointer   |
|out_V_data_0_V_full_n  |  in |    1|   ap_fifo  | out_V_data_0_V |    pointer   |
|out_V_data_0_V_write   | out |    1|   ap_fifo  | out_V_data_0_V |    pointer   |
|out_V_data_1_V_din     | out |    8|   ap_fifo  | out_V_data_1_V |    pointer   |
|out_V_data_1_V_full_n  |  in |    1|   ap_fifo  | out_V_data_1_V |    pointer   |
|out_V_data_1_V_write   | out |    1|   ap_fifo  | out_V_data_1_V |    pointer   |
|out_V_data_2_V_din     | out |    8|   ap_fifo  | out_V_data_2_V |    pointer   |
|out_V_data_2_V_full_n  |  in |    1|   ap_fifo  | out_V_data_2_V |    pointer   |
|out_V_data_2_V_write   | out |    1|   ap_fifo  | out_V_data_2_V |    pointer   |
|out_V_data_3_V_din     | out |    8|   ap_fifo  | out_V_data_3_V |    pointer   |
|out_V_data_3_V_full_n  |  in |    1|   ap_fifo  | out_V_data_3_V |    pointer   |
|out_V_data_3_V_write   | out |    1|   ap_fifo  | out_V_data_3_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

