Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVerilog/memoriaRAM_ROM_isim_beh.exe -prj /home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVerilog/memoriaRAM_ROM_beh.prj work.memoriaRAM_ROM work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVerilog/RAMROM.v" into library work
WARNING:HDLCompiler:329 - "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVerilog/RAMROM.v" Line 105: Target <dataBus> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVerilog/RAMROM.v" Line 105: Target <dataBus> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 94964 KB
Fuse CPU Usage: 410 ms
Compiling module memoriaRAM_ROM
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable /home/ise/Aprendiendo/VHDL_Verilog/23.-ArrayRAM_ROMVerilog/memoriaRAM_ROM_isim_beh.exe
Fuse Memory Usage: 98044 KB
Fuse CPU Usage: 440 ms
GCC CPU Usage: 210 ms
