ğŸš€ Welcome to the RISC-V MYTH Workshop Repository!
This repository is dedicated to the MYTH (Microprocessors for You in Thirty Hours) Workshop â€” an engaging journey into the world of RISC-V architecture and processor design.

What youâ€™ll explore here:
ğŸ§  Fundamentals of the RISC-V Instruction Set Architecture (ISA)

ğŸ’» Writing and simulating RISC-V assembly programs

ğŸ” Gaining insights into how a basic RISC-V processor functions

ğŸ› ï¸ Hands-on experience with hardware simulators for RISC-V

Whatâ€™s coming soon:
ğŸ“˜ Session-wise summaries

ğŸ§° Setup and installation guides

ğŸ§¾ Key code snippets and annotated notes

ğŸ”— Curated references and learning resources

Stay curious and keep learning â€” more content will be added regularly! âœ¨

