TimeQuest Timing Analyzer report for DDS
Mon Jul 16 20:21:41 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'clk_system'
 13. Slow Model Setup: 'dds_ram_wrclock'
 14. Slow Model Setup: 'bus_in_step_to_next_value'
 15. Slow Model Setup: 'clk_25'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 38. Fast Model Setup: 'clk_system'
 39. Fast Model Setup: 'dds_ram_wrclock'
 40. Fast Model Setup: 'bus_in_step_to_next_value'
 41. Fast Model Setup: 'clk_25'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 87.52 MHz  ; 87.52 MHz       ; clk_system                      ;                                                               ;
; 218.05 MHz ; 218.05 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 369.14 MHz ; 369.14 MHz      ; clk_25                          ;                                                               ;
; 473.71 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; -5.935 ; -187.723      ;
; clk_system                      ; -5.213 ; -719.355      ;
; dds_ram_wrclock                 ; -1.915 ; -73.786       ;
; bus_in_step_to_next_value       ; -1.111 ; -6.584        ;
; clk_25                          ; 2.479  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.709 ; -1.709        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.590  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -648.840      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -10.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -5.935 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.801     ; 5.170      ;
; -5.935 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.801     ; 5.170      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 5.158      ;
; -5.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.145      ;
; -5.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.145      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.899 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 5.133      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 5.101      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.810     ; 5.101      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.859 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 5.089      ;
; -5.787 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.790     ; 5.033      ;
; -5.787 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.790     ; 5.033      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.786     ; 5.021      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.729 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.808     ; 4.957      ;
; -5.724 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 4.964      ;
; -5.724 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 4.964      ;
; -5.716 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 4.946      ;
; -5.716 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.806     ; 4.946      ;
; -5.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.801     ; 4.945      ;
; -5.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.801     ; 4.945      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.709 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.813     ; 4.932      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.708 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.792     ; 4.952      ;
; -5.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.801     ; 4.941      ;
; -5.706 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.801     ; 4.941      ;
; -5.704 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.790     ; 4.950      ;
; -5.704 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.790     ; 4.950      ;
; -5.703 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 4.943      ;
; -5.703 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.796     ; 4.943      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.700 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.802     ; 4.934      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
; -5.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 4.933      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[6]    ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.721      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[7]    ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.721      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[4]    ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.721      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[5]    ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.721      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[21]   ; clk_system   ; clk_system  ; 0.500        ; -0.029     ; 5.720      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[20]   ; clk_system   ; clk_system  ; 0.500        ; -0.029     ; 5.720      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[23]   ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.721      ;
; -5.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[22]   ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.721      ;
; -5.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.665      ;
; -5.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.665      ;
; -5.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.665      ;
; -5.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.665      ;
; -5.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.665      ;
; -5.160 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.665      ;
; -5.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.607      ;
; -5.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.607      ;
; -5.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.607      ;
; -5.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.607      ;
; -5.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.607      ;
; -5.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.607      ;
; -5.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.584      ;
; -5.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.584      ;
; -5.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.584      ;
; -5.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.584      ;
; -5.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.584      ;
; -5.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.047     ; 5.584      ;
; -5.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.577      ;
; -5.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.577      ;
; -5.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.577      ;
; -5.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.577      ;
; -5.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.577      ;
; -5.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.577      ;
; -5.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.051     ; 5.553      ;
; -5.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.051     ; 5.553      ;
; -5.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.051     ; 5.553      ;
; -5.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.051     ; 5.553      ;
; -5.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.051     ; 5.553      ;
; -5.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.051     ; 5.553      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[6]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.536      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[7]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.536      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[4]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.536      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[5]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.536      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[21]   ; clk_system   ; clk_system  ; 0.500        ; -0.045     ; 5.535      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[20]   ; clk_system   ; clk_system  ; 0.500        ; -0.045     ; 5.535      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[23]   ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.536      ;
; -5.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[22]   ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.536      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[0]    ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[1]    ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[2]    ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[3]    ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[16]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[17]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[19]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.027 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[18]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.531      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[6]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.513      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[7]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.513      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[4]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.513      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[5]    ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.513      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[21]   ; clk_system   ; clk_system  ; 0.500        ; -0.045     ; 5.512      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[20]   ; clk_system   ; clk_system  ; 0.500        ; -0.045     ; 5.512      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[23]   ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.513      ;
; -5.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[22]   ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 5.513      ;
; -5.018 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[29]   ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.517      ;
; -5.018 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[28]   ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.517      ;
; -5.005 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; \process_5:main_count[0] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 5.502      ;
; -4.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.502      ;
; -4.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.502      ;
; -4.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.502      ;
; -4.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.502      ;
; -4.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.502      ;
; -4.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.031     ; 5.502      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[6]    ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 5.482      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[7]    ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 5.482      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[4]    ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 5.482      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[5]    ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 5.482      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[21]   ; clk_system   ; clk_system  ; 0.500        ; -0.049     ; 5.481      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[20]   ; clk_system   ; clk_system  ; 0.500        ; -0.049     ; 5.481      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[23]   ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 5.482      ;
; -4.994 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[22]   ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 5.482      ;
; -4.988 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[1]         ; clk_system   ; clk_system  ; 0.500        ; -0.034     ; 5.490      ;
; -4.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[14]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.483      ;
; -4.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[15]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.483      ;
; -4.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[31]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.483      ;
; -4.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[30]   ; clk_system   ; clk_system  ; 0.500        ; -0.032     ; 5.483      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[11]   ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[10]   ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[8]    ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[9]    ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[27]   ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[26]   ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[25]   ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[24]   ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 5.475      ;
; -4.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[2]         ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.468      ;
; -4.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[0]         ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.468      ;
; -4.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[5]         ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.468      ;
; -4.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[4]         ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.468      ;
; -4.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[6]         ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.468      ;
; -4.969 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[3]         ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 5.468      ;
; -4.946 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[1]         ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 5.432      ;
; -4.928 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[6]    ; clk_system   ; clk_system  ; 0.500        ; -0.028     ; 5.436      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.918 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 2.265      ;
; -0.882 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.850      ; 2.197      ;
; -0.855 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.856      ; 2.176      ;
; -0.841 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.872      ; 2.178      ;
; -0.752 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.874      ; 2.091      ;
; -0.749 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 2.096      ;
; -0.746 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.870      ; 2.081      ;
; -0.735 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.865      ; 2.065      ;
; -0.735 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.870      ; 2.070      ;
; -0.705 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.874      ; 2.044      ;
; -0.689 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 2.031      ;
; -0.688 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 2.039      ;
; -0.688 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 2.024      ;
; -0.661 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 2.003      ;
; -0.659 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 2.001      ;
; -0.651 ; dds_ram_data_in[15]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.857      ; 1.973      ;
; -0.647 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 1.994      ;
; -0.643 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 1.994      ;
; -0.637 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 1.988      ;
; -0.625 ; dds_ram_data_in[14]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.857      ; 1.947      ;
; -0.586 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.862      ; 1.913      ;
; -0.570 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.895      ;
; -0.522 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.848      ; 1.835      ;
; -0.520 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.848      ; 1.833      ;
; -0.518 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.854      ; 1.837      ;
; -0.518 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.849      ;
; -0.503 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.828      ;
; -0.500 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.848      ; 1.813      ;
; -0.494 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.854      ; 1.813      ;
; -0.489 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.814      ;
; -0.481 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 1.817      ;
; -0.476 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.865      ; 1.806      ;
; -0.474 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.854      ; 1.793      ;
; -0.474 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.799      ;
; -0.472 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.797      ;
; -0.471 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.848      ; 1.784      ;
; -0.470 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.865      ; 1.800      ;
; -0.470 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 1.806      ;
; -0.462 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.870      ; 1.797      ;
; -0.461 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.786      ;
; -0.460 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 1.796      ;
; -0.457 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.859      ; 1.781      ;
; -0.456 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.787      ;
; -0.454 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 1.790      ;
; -0.451 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.859      ; 1.775      ;
; -0.449 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.780      ;
; -0.444 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 1.786      ;
; -0.440 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.859      ; 1.764      ;
; -0.438 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 1.774      ;
; -0.437 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 1.779      ;
; -0.436 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.854      ; 1.755      ;
; -0.436 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.871      ; 1.772      ;
; -0.434 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.865      ; 1.764      ;
; -0.433 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 1.775      ;
; -0.431 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 1.782      ;
; -0.430 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 1.781      ;
; -0.423 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.877      ; 1.765      ;
; -0.417 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 1.768      ;
; -0.412 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.886      ; 1.763      ;
; -0.412 ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.855      ; 1.732      ;
; -0.398 ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.855      ; 1.718      ;
; -0.382 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 1.729      ;
; -0.379 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.861      ; 1.705      ;
; -0.370 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.870      ; 1.705      ;
; -0.356 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.867      ; 1.688      ;
; -0.348 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 1.695      ;
; -0.338 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.876      ; 1.679      ;
; -0.329 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.660      ;
; -0.289 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.872      ; 1.626      ;
; -0.289 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.614      ;
; -0.282 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 1.629      ;
; -0.279 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.604      ;
; -0.259 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.584      ;
; -0.258 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.870      ; 1.593      ;
; -0.257 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.582      ;
; -0.244 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.859      ; 1.568      ;
; -0.241 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.860      ; 1.566      ;
; -0.233 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.564      ;
; -0.233 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.564      ;
; -0.232 ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.844      ; 1.541      ;
; -0.228 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 1.575      ;
; -0.222 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.882      ; 1.569      ;
; -0.221 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.870      ; 1.556      ;
; -0.216 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.866      ; 1.547      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.111 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.147      ;
; -1.040 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.076      ;
; -0.969 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.005      ;
; -0.898 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.934      ;
; -0.868 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.904      ;
; -0.827 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.863      ;
; -0.797 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.833      ;
; -0.791 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.827      ;
; -0.756 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.792      ;
; -0.726 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.762      ;
; -0.720 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.756      ;
; -0.715 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.751      ;
; -0.714 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.750      ;
; -0.685 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.721      ;
; -0.672 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.708      ;
; -0.655 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.691      ;
; -0.649 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.685      ;
; -0.644 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.680      ;
; -0.643 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.679      ;
; -0.601 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.637      ;
; -0.584 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.620      ;
; -0.578 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.614      ;
; -0.572 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.608      ;
; -0.569 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.605      ;
; -0.530 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.566      ;
; -0.513 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.549      ;
; -0.507 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.543      ;
; -0.501 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.537      ;
; -0.498 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.534      ;
; -0.459 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.442 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.478      ;
; -0.436 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.472      ;
; -0.430 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.466      ;
; -0.427 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.463      ;
; -0.298 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.334      ;
; -0.261 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.297      ;
; -0.073 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.059 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.095      ;
; -0.053 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.089      ;
; -0.047 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.083      ;
; -0.044 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.080      ;
; 0.060  ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.976      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 2.479  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 2.350      ; 0.657      ;
; 2.979  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 2.350      ; 0.657      ;
; 37.291 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.745      ;
; 37.390 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.646      ;
; 37.477 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.559      ;
; 37.576 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.460      ;
; 37.613 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.423      ;
; 37.712 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.324      ;
; 37.739 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.297      ;
; 37.838 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.198      ;
; 38.041 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.995      ;
; 38.042 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.994      ;
; 38.223 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.813      ;
; 38.224 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.812      ;
; 38.351 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.685      ;
; 38.352 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.684      ;
; 38.472 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.564      ;
; 38.480 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.556      ;
; 38.481 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.555      ;
; 38.571 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.465      ;
; 38.904 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.132      ;
; 38.928 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.108      ;
; 38.947 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.089      ;
; 39.186 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.850      ;
; 39.192 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.844      ;
; 39.379 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.578  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.844      ;
; 0.584  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.850      ;
; 0.823  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.089      ;
; 0.827  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.093      ;
; 0.842  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.108      ;
; 0.854  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.120      ;
; 0.866  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.132      ;
; 0.983  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.249      ;
; 0.984  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.250      ;
; 0.994  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.260      ;
; 1.109  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.375      ;
; 1.110  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.112  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.378      ;
; 1.119  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.385      ;
; 1.199  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.465      ;
; 1.262  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.528      ;
; 1.278  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.544      ;
; 1.298  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.564      ;
; 1.431  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.697      ;
; 1.432  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.698      ;
; 1.466  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.732      ;
; 1.701  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.967      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.709 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.850      ; 0.657      ;
; -1.209 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.850      ; 0.657      ;
; 0.391  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.520  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.786      ;
; 0.524  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.790      ;
; 0.527  ; sub_count                ; sclk_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.794      ;
; 0.530  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.796      ;
; 0.532  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.799      ;
; 0.535  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.801      ;
; 0.541  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.807      ;
; 0.546  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.812      ;
; 0.554  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.820      ;
; 0.656  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.922      ;
; 0.656  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.922      ;
; 0.660  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.926      ;
; 0.675  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.941      ;
; 0.752  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.018      ;
; 0.755  ; command_count[1]         ; data_to_write[31]        ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.023      ;
; 0.756  ; command_count[1]         ; data_to_write[13]        ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.024      ;
; 0.758  ; ram_process_count[0]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.024      ;
; 0.761  ; command_count[1]         ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.029      ;
; 0.762  ; command_count[1]         ; data_to_write[9]         ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.030      ;
; 0.768  ; ram_process_count[2]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.034      ;
; 0.771  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.037      ;
; 0.773  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.039      ;
; 0.773  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.039      ;
; 0.795  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.063      ;
; 0.799  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.073      ;
; 0.808  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.074      ;
; 0.808  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.076      ;
; 0.827  ; count_serial[0]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.097      ;
; 0.833  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.110      ;
; 0.852  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.118      ;
; 0.856  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.122      ;
; 0.869  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.135      ;
; 0.952  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.007      ; 1.225      ;
; 0.957  ; command_count[1]         ; data_to_write[28]        ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 1.228      ;
; 0.962  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.216      ;
; 0.963  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.229      ;
; 0.982  ; command_count[2]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.251      ;
; 0.982  ; command_count[2]         ; data_to_write[7]         ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.251      ;
; 1.000  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.266      ;
; 1.006  ; command_count[1]         ; data_to_write[12]        ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 1.274      ;
; 1.011  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.277      ;
; 1.021  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.287      ;
; 1.045  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.311      ;
; 1.048  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.314      ;
; 1.059  ; command_count[0]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.328      ;
; 1.067  ; ram_process_count[3]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.333      ;
; 1.081  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.347      ;
; 1.096  ; command_count[1]         ; data_to_write[23]        ; clk_system      ; clk_system  ; 0.000        ; 0.006      ; 1.368      ;
; 1.120  ; command_count[2]         ; data_to_write[12]        ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.385      ;
; 1.121  ; command_count[2]         ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.386      ;
; 1.127  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 1.386      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.547 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.646 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.650 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.651 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.663 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; main_phase_var[0]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.783 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.048      ;
; 0.783 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.048      ;
; 0.785 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.050      ;
; 0.789 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.054      ;
; 0.789 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.054      ;
; 0.795 ; main_phase_var[1]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.801 ; main_phase_var[2]      ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.803 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; main_phase_var[8]      ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; main_phase_var[4]      ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.814 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.820 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.823 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.828 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.841 ; main_phase_var[5]      ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.104      ;
; 0.851 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.855 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.862 ; main_phase_var[6]      ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.935 ; main_phase_var[12]     ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.209      ;
; 0.942 ; main_phase_var[9]      ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.205      ;
; 0.954 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.220      ;
; 1.019 ; main_phase_var[7]      ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.282      ;
; 1.020 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.286      ;
; 1.025 ; main_phase_var[10]     ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.288      ;
; 1.030 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.295      ;
; 1.102 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.361      ;
; 1.211 ; main_phase_var[13]     ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.485      ;
; 1.238 ; main_phase_var[15]     ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.508      ;
; 1.245 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.506      ;
; 1.245 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.506      ;
; 1.246 ; main_count[1]          ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.507      ;
; 1.249 ; main_phase_var[11]     ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.519      ;
; 1.277 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.531      ;
; 1.278 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.532      ;
; 1.278 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.532      ;
; 1.279 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.533      ;
; 1.285 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.539      ;
; 1.288 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.542      ;
; 1.288 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.542      ;
; 1.512 ; main_phase_var[14]     ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.782      ;
; 1.793 ; main_phase_var[3]      ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.067      ;
; 1.907 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.172      ;
; 1.907 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.172      ;
; 1.907 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.172      ;
; 1.907 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.172      ;
; 1.907 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.172      ;
; 1.907 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.172      ;
; 2.044 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.309      ;
; 2.044 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.309      ;
; 2.044 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.309      ;
; 2.044 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.309      ;
; 2.044 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.309      ;
; 2.044 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.309      ;
; 2.194 ; main_count[2]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[15]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[12]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[10]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[11]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.194 ; main_count[2]          ; main_phase_var[3]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.451      ;
; 2.355 ; main_count[1]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[15]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[12]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[10]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[11]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.355 ; main_count[1]          ; main_phase_var[3]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.612      ;
; 2.369 ; main_phase_var[3]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.644      ;
; 2.369 ; main_phase_var[3]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.644      ;
; 2.372 ; main_phase_var[3]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.647      ;
; 2.419 ; main_count[2]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.673      ;
; 2.419 ; main_count[2]          ; main_amplitude_var[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.673      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.710 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.976      ;
; 0.814 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.083      ;
; 0.823 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.089      ;
; 0.829 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.095      ;
; 0.843 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 1.031 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.297      ;
; 1.068 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.334      ;
; 1.197 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.463      ;
; 1.200 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.466      ;
; 1.206 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.472      ;
; 1.212 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.478      ;
; 1.229 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.268 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.534      ;
; 1.271 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.537      ;
; 1.277 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.543      ;
; 1.283 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.549      ;
; 1.300 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.566      ;
; 1.339 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.605      ;
; 1.342 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.608      ;
; 1.348 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.614      ;
; 1.354 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.620      ;
; 1.371 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.637      ;
; 1.413 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.679      ;
; 1.414 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.680      ;
; 1.419 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.685      ;
; 1.425 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.691      ;
; 1.442 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.708      ;
; 1.455 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.721      ;
; 1.484 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.750      ;
; 1.485 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.751      ;
; 1.490 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.756      ;
; 1.496 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.762      ;
; 1.526 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.792      ;
; 1.561 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.827      ;
; 1.567 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.833      ;
; 1.597 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.863      ;
; 1.638 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.904      ;
; 1.668 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.934      ;
; 1.739 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.005      ;
; 1.810 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.076      ;
; 1.881 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.147      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.590 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.852      ; 1.176      ;
; 0.592 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.852      ; 1.178      ;
; 0.638 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.246      ;
; 0.666 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.874      ; 1.274      ;
; 0.668 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.274      ;
; 0.683 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.289      ;
; 0.694 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.300      ;
; 0.756 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.362      ;
; 0.805 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.411      ;
; 0.810 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.414      ;
; 0.824 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.424      ;
; 0.846 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.446      ;
; 0.860 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.476      ;
; 0.869 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.485      ;
; 0.871 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.477      ;
; 0.878 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.458      ;
; 0.888 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.492      ;
; 0.892 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.846      ; 1.472      ;
; 0.896 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.500      ;
; 0.897 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.497      ;
; 0.901 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.501      ;
; 0.902 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.518      ;
; 0.907 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.523      ;
; 0.913 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.519      ;
; 0.915 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.840      ; 1.489      ;
; 0.915 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.519      ;
; 0.941 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.557      ;
; 0.941 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.557      ;
; 0.947 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.547      ;
; 0.952 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.556      ;
; 0.953 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.569      ;
; 0.959 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.575      ;
; 0.963 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 1.541      ;
; 0.964 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.564      ;
; 0.964 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.564      ;
; 0.972 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.566      ;
; 0.975 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 1.568      ;
; 0.988 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.582      ;
; 0.989 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.593      ;
; 0.990 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.584      ;
; 1.010 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.604      ;
; 1.013 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.629      ;
; 1.020 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.872      ; 1.626      ;
; 1.020 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.614      ;
; 1.060 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.660      ;
; 1.069 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.876      ; 1.679      ;
; 1.079 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.695      ;
; 1.087 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.867      ; 1.688      ;
; 1.101 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.705      ;
; 1.110 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 1.705      ;
; 1.113 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.729      ;
; 1.129 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.718      ;
; 1.143 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 1.763      ;
; 1.143 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.855      ; 1.732      ;
; 1.148 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 1.768      ;
; 1.154 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 1.765      ;
; 1.161 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 1.781      ;
; 1.162 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 1.782      ;
; 1.164 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 1.775      ;
; 1.165 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.764      ;
; 1.167 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 1.755      ;
; 1.167 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.772      ;
; 1.168 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 1.779      ;
; 1.169 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.774      ;
; 1.171 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 1.764      ;
; 1.175 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 1.786      ;
; 1.180 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.780      ;
; 1.182 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 1.775      ;
; 1.185 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.790      ;
; 1.187 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.787      ;
; 1.188 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 1.781      ;
; 1.191 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.796      ;
; 1.192 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.786      ;
; 1.193 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.870      ; 1.797      ;
; 1.201 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.800      ;
; 1.201 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.806      ;
; 1.202 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 1.784      ;
; 1.203 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.797      ;
; 1.205 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 1.793      ;
; 1.205 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.799      ;
; 1.207 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.865      ; 1.806      ;
; 1.212 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.871      ; 1.817      ;
; 1.220 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.814      ;
; 1.225 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 1.813      ;
; 1.231 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 1.813      ;
; 1.234 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.828      ;
; 1.249 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 1.837      ;
; 1.249 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.866      ; 1.849      ;
; 1.251 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 1.833      ;
; 1.253 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 1.835      ;
; 1.301 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 1.895      ;
; 1.317 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.862      ; 1.913      ;
; 1.356 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.947      ;
; 1.368 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 1.988      ;
; 1.374 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 1.994      ;
; 1.378 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.882      ; 1.994      ;
; 1.382 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 1.973      ;
; 1.390 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 2.001      ;
; 1.392 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.877      ; 2.003      ;
; 1.419 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.886      ; 2.039      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 8.661 ; 8.661 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.661 ; 8.661 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.378 ; 8.378 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.399 ; 7.399 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.945 ; 4.945 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.388 ; 4.388 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.502 ; 4.502 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.568 ; 4.568 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.423 ; 4.423 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.692 ; 4.692 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.570 ; 4.570 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.421 ; 4.421 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.420 ; 4.420 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.542 ; 4.542 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.945 ; 4.945 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.820 ; 4.820 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.780 ; 4.780 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.911 ; 4.911 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.883 ; 4.883 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.870 ; 4.870 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.642 ; 4.642 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.610 ; 7.610 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 6.268 ; 6.268 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 8.240 ; 8.240 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 8.240 ; 8.240 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 8.111 ; 8.111 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.856 ; 6.856 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 6.728 ; 6.728 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.513 ; 6.513 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.216 ; 6.216 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.728 ; 6.728 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.597 ; 6.597 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 7.361 ; 7.361 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -5.943 ; -5.943 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -7.205 ; -7.205 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -6.922 ; -6.922 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -5.943 ; -5.943 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -4.158 ; -4.158 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -4.158 ; -4.158 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.272 ; -4.272 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.338 ; -4.338 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.193 ; -4.193 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.462 ; -4.462 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.340 ; -4.340 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.191 ; -4.191 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.190 ; -4.190 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.312 ; -4.312 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.715 ; -4.715 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.590 ; -4.590 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.550 ; -4.550 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.681 ; -4.681 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -4.653 ; -4.653 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -4.640 ; -4.640 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.412 ; -4.412 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.137 ; -5.137 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -4.582 ; -4.582 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -5.400 ; -5.400 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -6.784 ; -6.784 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -6.655 ; -6.655 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -5.400 ; -5.400 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -5.986 ; -5.986 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.283 ; -6.283 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -5.986 ; -5.986 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.498 ; -6.498 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -6.367 ; -6.367 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -4.987 ; -4.987 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.556 ; 4.556 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.162 ; 5.162 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.939 ; 4.939 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.926 ; 4.926 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.162 ; 5.162 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.905 ; 4.905 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.717 ; 4.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.153 ; 5.153 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.205 ; 4.205 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.602 ; 4.602 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.614 ; 4.614 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.651 ; 4.651 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 5.119 ; 5.119 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.670 ; 4.670 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.655 ; 4.655 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 5.039 ; 5.039 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.670 ; 4.670 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.808 ; 4.808 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.352 ; 6.352 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.617 ; 5.617 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.815 ; 6.815 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.482 ; 6.482 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.482 ; 6.482 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.560 ; 6.560 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 6.526 ; 6.526 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 7.563 ; 7.563 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.708 ; 6.708 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.493 ; 6.493 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.556 ; 4.556 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.939 ; 4.939 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.926 ; 4.926 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.162 ; 5.162 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.905 ; 4.905 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.717 ; 4.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.153 ; 5.153 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.205 ; 4.205 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.602 ; 4.602 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.614 ; 4.614 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.651 ; 4.651 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 5.119 ; 5.119 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.670 ; 4.670 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.655 ; 4.655 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 5.039 ; 5.039 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.670 ; 4.670 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.808 ; 4.808 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.352 ; 6.352 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.617 ; 5.617 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.815 ; 6.815 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.482 ; 6.482 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.482 ; 6.482 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.560 ; 6.560 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 6.526 ; 6.526 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 7.563 ; 7.563 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.708 ; 6.708 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.493 ; 6.493 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.683 ; 10.683 ; 10.683 ; 10.683 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.598 ; 11.598 ; 11.598 ; 11.598 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.400 ; 10.400 ; 10.400 ; 10.400 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 11.315 ; 11.315 ; 11.315 ; 11.315 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.255 ; 10.255 ; 10.255 ; 10.255 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 11.170 ; 11.170 ; 11.170 ; 11.170 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.262 ; 10.262 ; 10.262 ; 10.262 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 11.177 ; 11.177 ; 11.177 ; 11.177 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.133 ; 10.133 ; 10.133 ; 10.133 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 11.048 ; 11.048 ; 11.048 ; 11.048 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.738  ; 9.738  ; 9.738  ; 9.738  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.653 ; 10.653 ; 10.653 ; 10.653 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.683 ; 10.683 ; 10.683 ; 10.683 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.598 ; 11.598 ; 11.598 ; 11.598 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.400 ; 10.400 ; 10.400 ; 10.400 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 11.315 ; 11.315 ; 11.315 ; 11.315 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.255 ; 10.255 ; 10.255 ; 10.255 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 11.170 ; 11.170 ; 11.170 ; 11.170 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.262 ; 10.262 ; 10.262 ; 10.262 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 11.177 ; 11.177 ; 11.177 ; 11.177 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.133 ; 10.133 ; 10.133 ; 10.133 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 11.048 ; 11.048 ; 11.048 ; 11.048 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.738  ; 9.738  ; 9.738  ; 9.738  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.653 ; 10.653 ; 10.653 ; 10.653 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; -2.703 ; -85.376       ;
; clk_system                      ; -2.207 ; -234.233      ;
; dds_ram_wrclock                 ; -1.457 ; -24.467       ;
; bus_in_step_to_next_value       ; 0.048  ; 0.000         ;
; clk_25                          ; 1.726  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.059 ; -1.059        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.507  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -648.840      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -10.222       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.703 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 2.431      ;
; -2.703 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 2.431      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.425      ;
; -2.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.409      ;
; -2.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.409      ;
; -2.679 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.399      ;
; -2.679 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.399      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.677 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.306     ; 2.403      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.310     ; 2.393      ;
; -2.648 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.296     ; 2.384      ;
; -2.648 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.296     ; 2.384      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.294     ; 2.378      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.312     ; 2.336      ;
; -2.608 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 2.340      ;
; -2.608 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 2.340      ;
; -2.604 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 2.332      ;
; -2.604 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 2.332      ;
; -2.603 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 2.335      ;
; -2.603 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.300     ; 2.335      ;
; -2.601 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.296     ; 2.337      ;
; -2.601 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.296     ; 2.337      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.334      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.598 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.316     ; 2.314      ;
; -2.597 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 2.325      ;
; -2.597 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.304     ; 2.325      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.302     ; 2.326      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.298     ; 2.329      ;
; -2.595 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.308     ; 2.319      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[6]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.703      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[7]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.703      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[4]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.703      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[5]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.703      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[21] ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 2.702      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[20] ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 2.702      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[23] ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.703      ;
; -2.207 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[22] ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.703      ;
; -2.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.675      ;
; -2.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[0]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.675      ;
; -2.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[5]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.675      ;
; -2.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[4]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.675      ;
; -2.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[6]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.675      ;
; -2.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[3]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.675      ;
; -2.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.611      ;
; -2.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[0]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.611      ;
; -2.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[5]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.611      ;
; -2.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[4]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.611      ;
; -2.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[6]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.611      ;
; -2.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[3]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.611      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[0]  ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[1]  ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[2]  ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[3]  ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[16] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[17] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[19] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[18] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.618      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[6]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.602      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[7]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.602      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[4]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.602      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[5]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.602      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[21] ; clk_system   ; clk_system  ; 0.500        ; -0.049     ; 2.601      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[20] ; clk_system   ; clk_system  ; 0.500        ; -0.049     ; 2.601      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[23] ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.602      ;
; -2.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[22] ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.602      ;
; -2.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; command_count[1]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.609      ;
; -2.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[29] ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 2.605      ;
; -2.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[28] ; clk_system   ; clk_system  ; 0.500        ; -0.044     ; 2.605      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[11] ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[10] ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[8]  ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[9]  ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[27] ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[26] ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[25] ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[24] ; clk_system   ; clk_system  ; 0.500        ; -0.041     ; 2.606      ;
; -2.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.603      ;
; -2.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[0]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.603      ;
; -2.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[5]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.603      ;
; -2.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[4]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.603      ;
; -2.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[6]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.603      ;
; -2.111 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; command_count[3]       ; clk_system   ; clk_system  ; 0.500        ; -0.040     ; 2.603      ;
; -2.108 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.590      ;
; -2.108 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[0]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.590      ;
; -2.108 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[5]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.590      ;
; -2.108 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[4]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.590      ;
; -2.108 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[6]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.590      ;
; -2.108 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[3]       ; clk_system   ; clk_system  ; 0.500        ; -0.050     ; 2.590      ;
; -2.102 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[14] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.595      ;
; -2.102 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[15] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.595      ;
; -2.102 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[31] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.595      ;
; -2.102 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[30] ; clk_system   ; clk_system  ; 0.500        ; -0.039     ; 2.595      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[6]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.581      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[7]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.581      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[4]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.581      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[5]  ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.581      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[21] ; clk_system   ; clk_system  ; 0.500        ; -0.049     ; 2.580      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[20] ; clk_system   ; clk_system  ; 0.500        ; -0.049     ; 2.580      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[23] ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.581      ;
; -2.097 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[22] ; clk_system   ; clk_system  ; 0.500        ; -0.048     ; 2.581      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[6]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.586      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[7]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.586      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[4]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.586      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[5]  ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.586      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[21] ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 2.585      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[20] ; clk_system   ; clk_system  ; 0.500        ; -0.037     ; 2.585      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[23] ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.586      ;
; -2.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[22] ; clk_system   ; clk_system  ; 0.500        ; -0.036     ; 2.586      ;
; -2.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.054     ; 2.566      ;
; -2.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[0]       ; clk_system   ; clk_system  ; 0.500        ; -0.054     ; 2.566      ;
; -2.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[5]       ; clk_system   ; clk_system  ; 0.500        ; -0.054     ; 2.566      ;
; -2.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[4]       ; clk_system   ; clk_system  ; 0.500        ; -0.054     ; 2.566      ;
; -2.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[6]       ; clk_system   ; clk_system  ; 0.500        ; -0.054     ; 2.566      ;
; -2.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[3]       ; clk_system   ; clk_system  ; 0.500        ; -0.054     ; 2.566      ;
; -2.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.575      ;
; -2.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[0]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.575      ;
; -2.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[5]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.575      ;
; -2.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[4]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.575      ;
; -2.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[6]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.575      ;
; -2.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[3]       ; clk_system   ; clk_system  ; 0.500        ; -0.038     ; 2.575      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[6]  ; clk_system   ; clk_system  ; 0.500        ; -0.052     ; 2.557      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[7]  ; clk_system   ; clk_system  ; 0.500        ; -0.052     ; 2.557      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[4]  ; clk_system   ; clk_system  ; 0.500        ; -0.052     ; 2.557      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[5]  ; clk_system   ; clk_system  ; 0.500        ; -0.052     ; 2.557      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[21] ; clk_system   ; clk_system  ; 0.500        ; -0.053     ; 2.556      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[20] ; clk_system   ; clk_system  ; 0.500        ; -0.053     ; 2.556      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[23] ; clk_system   ; clk_system  ; 0.500        ; -0.052     ; 2.557      ;
; -2.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[22] ; clk_system   ; clk_system  ; 0.500        ; -0.052     ; 2.557      ;
; -2.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; command_count[2]       ; clk_system   ; clk_system  ; 0.500        ; -0.042     ; 2.566      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.142 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.414      ; 1.055      ;
; -0.126 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 1.065      ;
; -0.119 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.420      ; 1.038      ;
; -0.110 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.432      ; 1.041      ;
; -0.079 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.433      ; 1.011      ;
; -0.075 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.429      ; 1.003      ;
; -0.074 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 1.013      ;
; -0.068 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.429      ; 0.996      ;
; -0.066 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.425      ; 0.990      ;
; -0.049 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 0.988      ;
; -0.042 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.985      ;
; -0.042 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.971      ;
; -0.041 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.433      ; 0.973      ;
; -0.034 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.969      ;
; -0.022 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.957      ;
; -0.021 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.942      ;
; -0.020 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.955      ;
; -0.011 ; dds_ram_data_in[15]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.938      ;
; -0.009 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.952      ;
; -0.005 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.948      ;
; 0.000  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.424      ; 0.923      ;
; 0.005  ; dds_ram_data_in[14]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.922      ;
; 0.006  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.411      ; 0.904      ;
; 0.014  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.411      ; 0.896      ;
; 0.015  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.417      ; 0.901      ;
; 0.026  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.901      ;
; 0.029  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.421      ; 0.891      ;
; 0.030  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.411      ; 0.880      ;
; 0.033  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.417      ; 0.883      ;
; 0.041  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.421      ; 0.879      ;
; 0.043  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.886      ;
; 0.046  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.411      ; 0.864      ;
; 0.046  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.875      ;
; 0.050  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.425      ; 0.874      ;
; 0.050  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.417      ; 0.866      ;
; 0.051  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.421      ; 0.869      ;
; 0.052  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.877      ;
; 0.054  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.425      ; 0.870      ;
; 0.054  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.419      ; 0.864      ;
; 0.057  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.872      ;
; 0.058  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.419      ; 0.860      ;
; 0.059  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.870      ;
; 0.061  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.866      ;
; 0.062  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.421      ; 0.858      ;
; 0.063  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.419      ; 0.855      ;
; 0.064  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.429      ; 0.864      ;
; 0.067  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.860      ;
; 0.069  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.860      ;
; 0.069  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.430      ; 0.860      ;
; 0.070  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.417      ; 0.846      ;
; 0.073  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.425      ; 0.851      ;
; 0.073  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.862      ;
; 0.075  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.860      ;
; 0.081  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.854      ;
; 0.083  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.860      ;
; 0.083  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.860      ;
; 0.084  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.851      ;
; 0.093  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.850      ;
; 0.093  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.444      ; 0.850      ;
; 0.096  ; dds_ram_data_in[4]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.831      ;
; 0.097  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.824      ;
; 0.098  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.829      ;
; 0.105  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 0.834      ;
; 0.108  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.432      ; 0.823      ;
; 0.110  ; dds_ram_data_in[5]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.817      ;
; 0.117  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.810      ;
; 0.118  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.803      ;
; 0.124  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 0.815      ;
; 0.125  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.796      ;
; 0.129  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.436      ; 0.806      ;
; 0.129  ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.442      ; 0.812      ;
; 0.129  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.429      ; 0.799      ;
; 0.133  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 0.806      ;
; 0.141  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.780      ;
; 0.145  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.419      ; 0.773      ;
; 0.147  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.774      ;
; 0.151  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.422      ; 0.770      ;
; 0.163  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.764      ;
; 0.163  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 0.776      ;
; 0.164  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.428      ; 0.763      ;
; 0.167  ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.420      ; 0.752      ;
; 0.169  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.440      ; 0.770      ;
; 0.171  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.429      ; 0.757      ;
; 0.175  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.429      ; 0.753      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.048 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.984      ;
; 0.083 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.949      ;
; 0.118 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.914      ;
; 0.153 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.879      ;
; 0.157 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.875      ;
; 0.188 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.844      ;
; 0.192 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.840      ;
; 0.199 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.833      ;
; 0.223 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.809      ;
; 0.227 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.805      ;
; 0.234 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.798      ;
; 0.236 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.796      ;
; 0.237 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.795      ;
; 0.258 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.774      ;
; 0.262 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.770      ;
; 0.263 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.769      ;
; 0.269 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.763      ;
; 0.271 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.761      ;
; 0.272 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.760      ;
; 0.297 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.735      ;
; 0.298 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.734      ;
; 0.304 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.728      ;
; 0.307 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.725      ;
; 0.308 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.724      ;
; 0.332 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.700      ;
; 0.333 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.699      ;
; 0.339 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.693      ;
; 0.342 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.690      ;
; 0.343 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.689      ;
; 0.367 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.665      ;
; 0.368 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.374 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.658      ;
; 0.377 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.655      ;
; 0.378 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.654      ;
; 0.398 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.634      ;
; 0.409 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.623      ;
; 0.502 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.530      ;
; 0.508 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.516      ;
; 0.543 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.489      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.726  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 1.420      ; 0.367      ;
; 2.226  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 1.420      ; 0.367      ;
; 38.787 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.245      ;
; 38.816 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.216      ;
; 38.867 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.165      ;
; 38.896 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.136      ;
; 38.921 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.111      ;
; 38.950 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.082      ;
; 38.996 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.036      ;
; 39.025 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.007      ;
; 39.101 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.931      ;
; 39.103 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.929      ;
; 39.174 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.858      ;
; 39.176 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.856      ;
; 39.255 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.777      ;
; 39.257 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.775      ;
; 39.306 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.726      ;
; 39.306 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.726      ;
; 39.308 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.724      ;
; 39.335 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.697      ;
; 39.488 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.544      ;
; 39.492 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.540      ;
; 39.504 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.528      ;
; 39.605 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.427      ;
; 39.609 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.423      ;
; 39.665 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.271  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.423      ;
; 0.275  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.427      ;
; 0.376  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.528      ;
; 0.388  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.540      ;
; 0.390  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.542      ;
; 0.390  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.542      ;
; 0.392  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.445  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.598      ;
; 0.454  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.606      ;
; 0.494  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.649      ;
; 0.520  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.673      ;
; 0.545  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.697      ;
; 0.569  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.721      ;
; 0.574  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.726      ;
; 0.650  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.802      ;
; 0.654  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.655  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.807      ;
; 0.778  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.930      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.059 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.133      ; 0.367      ;
; -0.559 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.133      ; 0.367      ;
; 0.215  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; sub_count                ; sclk_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.394      ;
; 0.245  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.400      ;
; 0.251  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.403      ;
; 0.258  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.410      ;
; 0.288  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.440      ;
; 0.321  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.473      ;
; 0.322  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.474      ;
; 0.336  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.488      ;
; 0.345  ; ram_process_count[0]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.497      ;
; 0.350  ; command_count[1]         ; data_to_write[31]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.503      ;
; 0.352  ; ram_process_count[0]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.504      ;
; 0.352  ; command_count[1]         ; data_to_write[13]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.505      ;
; 0.356  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; command_count[1]         ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.509      ;
; 0.357  ; ram_process_count[2]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; command_count[1]         ; data_to_write[9]         ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.510      ;
; 0.357  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.512      ;
; 0.360  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.513      ;
; 0.360  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.522      ;
; 0.373  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; count_serial[0]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; ram_process_count[3]     ; ram_process_count[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.535      ;
; 0.390  ; ram_process_count[3]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.542      ;
; 0.399  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.551      ;
; 0.417  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.569      ;
; 0.431  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.583      ;
; 0.433  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 0.590      ;
; 0.438  ; command_count[1]         ; data_to_write[28]        ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.593      ;
; 0.444  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; -0.011     ; 0.585      ;
; 0.448  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.600      ;
; 0.460  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.612      ;
; 0.463  ; command_count[2]         ; data_to_write[7]         ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.617      ;
; 0.464  ; command_count[2]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.618      ;
; 0.469  ; ram_process_count[3]     ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.621      ;
; 0.473  ; command_count[1]         ; data_to_write[12]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.626      ;
; 0.475  ; ram_process_count[0]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.627      ;
; 0.477  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.630      ;
; 0.480  ; ram_process_count[3]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.632      ;
; 0.489  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.641      ;
; 0.493  ; command_count[1]         ; data_to_write[23]        ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 0.649      ;
; 0.498  ; ram_process_count[1]     ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 0.655      ;
; 0.499  ; command_count[0]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.653      ;
; 0.500  ; write_ram_address[4]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; write_ram_address[6]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.652      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.286 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.438      ;
; 0.288 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.288 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.296 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.451      ;
; 0.303 ; main_phase_var[0]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.455      ;
; 0.360 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; main_phase_var[1]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; main_phase_var[2]      ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.516      ;
; 0.365 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.516      ;
; 0.367 ; main_phase_var[8]      ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.520      ;
; 0.370 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; main_phase_var[4]      ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.523      ;
; 0.372 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.523      ;
; 0.375 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; main_phase_var[5]      ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.529      ;
; 0.382 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.394 ; main_phase_var[6]      ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.421 ; main_phase_var[12]     ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.581      ;
; 0.435 ; main_phase_var[9]      ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.585      ;
; 0.452 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.462 ; main_phase_var[7]      ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.612      ;
; 0.470 ; main_phase_var[10]     ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.620      ;
; 0.488 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.639      ;
; 0.489 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.641      ;
; 0.499 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.643      ;
; 0.545 ; main_phase_var[13]     ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.705      ;
; 0.569 ; main_phase_var[11]     ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.727      ;
; 0.571 ; main_phase_var[15]     ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.729      ;
; 0.574 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.723      ;
; 0.575 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.724      ;
; 0.575 ; main_count[1]          ; parallel_data[15]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.724      ;
; 0.595 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.736      ;
; 0.595 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.736      ;
; 0.596 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.737      ;
; 0.597 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.738      ;
; 0.602 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.743      ;
; 0.604 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.745      ;
; 0.604 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.745      ;
; 0.696 ; main_phase_var[14]     ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.854      ;
; 0.800 ; main_phase_var[3]      ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.960      ;
; 0.923 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.074      ;
; 0.923 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.074      ;
; 0.923 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.074      ;
; 0.923 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.074      ;
; 0.923 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.074      ;
; 0.923 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.074      ;
; 1.006 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.006 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.006 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.006 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.006 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.006 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.073 ; main_phase_var[3]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.073 ; main_phase_var[3]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.234      ;
; 1.075 ; main_phase_var[3]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.236      ;
; 1.091 ; main_count[2]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[15]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[12]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[10]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[11]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.091 ; main_count[2]          ; main_phase_var[3]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.234      ;
; 1.125 ; main_phase_var[11]     ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.286      ;
; 1.125 ; main_phase_var[11]     ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.286      ;
; 1.127 ; main_phase_var[11]     ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.288      ;
; 1.137 ; main_count[1]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[15]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[12]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[13]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[10]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[11]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
; 1.137 ; main_count[1]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.280      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.337 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.489      ;
; 0.364 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.378 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.530      ;
; 0.471 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.623      ;
; 0.482 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.634      ;
; 0.502 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.655      ;
; 0.506 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.658      ;
; 0.512 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.665      ;
; 0.537 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.690      ;
; 0.541 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.693      ;
; 0.547 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.700      ;
; 0.572 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.728      ;
; 0.582 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.735      ;
; 0.608 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.761      ;
; 0.611 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.763      ;
; 0.617 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.769      ;
; 0.618 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.770      ;
; 0.622 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.774      ;
; 0.643 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.796      ;
; 0.646 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.798      ;
; 0.653 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.805      ;
; 0.657 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.809      ;
; 0.681 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.833      ;
; 0.688 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.840      ;
; 0.692 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.844      ;
; 0.723 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.875      ;
; 0.727 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.879      ;
; 0.762 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.914      ;
; 0.797 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.949      ;
; 0.832 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.984      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.507 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.424      ; 0.569      ;
; 0.510 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.424      ; 0.572      ;
; 0.546 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.433      ; 0.617      ;
; 0.561 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.433      ; 0.632      ;
; 0.568 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.638      ;
; 0.575 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.645      ;
; 0.584 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.654      ;
; 0.600 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.442      ; 0.680      ;
; 0.607 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.438      ; 0.683      ;
; 0.621 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.691      ;
; 0.622 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.692      ;
; 0.622 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.438      ; 0.698      ;
; 0.638 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.420      ; 0.696      ;
; 0.640 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.718      ;
; 0.643 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.438      ; 0.719      ;
; 0.646 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.420      ; 0.704      ;
; 0.646 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.724      ;
; 0.646 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.438      ; 0.722      ;
; 0.653 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.723      ;
; 0.666 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.414      ; 0.718      ;
; 0.666 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.744      ;
; 0.669 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.429      ; 0.736      ;
; 0.673 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.429      ; 0.740      ;
; 0.674 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.752      ;
; 0.677 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.747      ;
; 0.682 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.760      ;
; 0.682 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.760      ;
; 0.684 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.750      ;
; 0.686 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.429      ; 0.753      ;
; 0.690 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.429      ; 0.757      ;
; 0.692 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.770      ;
; 0.694 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.420      ; 0.752      ;
; 0.697 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.763      ;
; 0.698 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.764      ;
; 0.698 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.776      ;
; 0.710 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.770      ;
; 0.714 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.774      ;
; 0.716 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.419      ; 0.773      ;
; 0.720 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.780      ;
; 0.728 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.806      ;
; 0.732 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.806      ;
; 0.732 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.442      ; 0.812      ;
; 0.732 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.429      ; 0.799      ;
; 0.736 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.796      ;
; 0.737 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.815      ;
; 0.743 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.803      ;
; 0.744 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.810      ;
; 0.751 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.817      ;
; 0.753 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.432      ; 0.823      ;
; 0.756 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.440      ; 0.834      ;
; 0.763 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.829      ;
; 0.764 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.824      ;
; 0.765 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.831      ;
; 0.768 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.444      ; 0.850      ;
; 0.768 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.444      ; 0.850      ;
; 0.777 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.851      ;
; 0.778 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.444      ; 0.860      ;
; 0.778 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.444      ; 0.860      ;
; 0.780 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.854      ;
; 0.786 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.860      ;
; 0.788 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.425      ; 0.851      ;
; 0.788 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.862      ;
; 0.791 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.417      ; 0.846      ;
; 0.792 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.430      ; 0.860      ;
; 0.792 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.430      ; 0.860      ;
; 0.794 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.860      ;
; 0.797 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.429      ; 0.864      ;
; 0.798 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.419      ; 0.855      ;
; 0.799 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.421      ; 0.858      ;
; 0.800 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.866      ;
; 0.802 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.430      ; 0.870      ;
; 0.803 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.419      ; 0.860      ;
; 0.804 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.430      ; 0.872      ;
; 0.807 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.425      ; 0.870      ;
; 0.807 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.419      ; 0.864      ;
; 0.809 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.430      ; 0.877      ;
; 0.810 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.421      ; 0.869      ;
; 0.811 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.425      ; 0.874      ;
; 0.811 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.417      ; 0.866      ;
; 0.815 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.411      ; 0.864      ;
; 0.815 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.875      ;
; 0.818 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.430      ; 0.886      ;
; 0.820 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.421      ; 0.879      ;
; 0.828 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.417      ; 0.883      ;
; 0.831 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.411      ; 0.880      ;
; 0.832 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.421      ; 0.891      ;
; 0.835 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.901      ;
; 0.846 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.417      ; 0.901      ;
; 0.847 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.411      ; 0.896      ;
; 0.855 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.411      ; 0.904      ;
; 0.856 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.922      ;
; 0.861 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.424      ; 0.923      ;
; 0.866 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.444      ; 0.948      ;
; 0.870 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.444      ; 0.952      ;
; 0.872 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.428      ; 0.938      ;
; 0.881 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.955      ;
; 0.882 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.422      ; 0.942      ;
; 0.883 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.957      ;
; 0.895 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.436      ; 0.969      ;
; 0.902 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.433      ; 0.973      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 4.328 ; 4.328 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 4.328 ; 4.328 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 4.215 ; 4.215 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.811 ; 3.811 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.744 ; 2.744 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.478 ; 2.478 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.540 ; 2.540 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.593 ; 2.593 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.495 ; 2.495 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.610 ; 2.610 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.591 ; 2.591 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.497 ; 2.497 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.500 ; 2.500 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.573 ; 2.573 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.744 ; 2.744 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.665 ; 2.665 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.652 ; 2.652 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.740 ; 2.740 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.703 ; 2.703 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.694 ; 2.694 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.570 ; 2.570 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.897 ; 3.897 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.372 ; 3.372 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.157 ; 4.157 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 4.157 ; 4.157 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 4.113 ; 4.113 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.550 ; 3.550 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 3.480 ; 3.480 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.391 ; 3.391 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.321 ; 3.321 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.480 ; 3.480 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.486 ; 3.486 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 3.856 ; 3.856 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -3.175 ; -3.175 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.692 ; -3.692 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.579 ; -3.579 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.175 ; -3.175 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.358 ; -2.358 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.358 ; -2.358 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.420 ; -2.420 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.473 ; -2.473 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.375 ; -2.375 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.490 ; -2.490 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.471 ; -2.471 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.377 ; -2.377 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.380 ; -2.380 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.453 ; -2.453 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.624 ; -2.624 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.545 ; -2.545 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.532 ; -2.532 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.620 ; -2.620 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.583 ; -2.583 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.574 ; -2.574 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.450 ; -2.450 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.787 ; -2.787 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.500 ; -2.500 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.914 ; -2.914 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.521 ; -3.521 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.477 ; -3.477 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -2.914 ; -2.914 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.201 ; -3.201 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.271 ; -3.271 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.201 ; -3.201 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.360 ; -3.360 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -3.366 ; -3.366 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -2.811 ; -2.811 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.203 ; 2.203 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.437 ; 2.437 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.428 ; 2.428 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.530 ; 2.530 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.413 ; 2.413 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.340 ; 2.340 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.075 ; 2.075 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.073 ; 2.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.257 ; 2.257 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.282 ; 2.282 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.287 ; 2.287 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.504 ; 2.504 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.307 ; 2.307 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.299 ; 2.299 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.490 ; 2.490 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.330 ; 2.330 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.386 ; 2.386 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.522 ; 3.522 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.174 ; 3.174 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.680 ; 3.680 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.514 ; 3.514 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.514 ; 3.514 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.570 ; 3.570 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.554 ; 3.554 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 4.114 ; 4.114 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.624 ; 3.624 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.550 ; 3.550 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.203 ; 2.203 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.073 ; 2.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.437 ; 2.437 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.428 ; 2.428 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.530 ; 2.530 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.413 ; 2.413 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.340 ; 2.340 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.075 ; 2.075 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.073 ; 2.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.257 ; 2.257 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.282 ; 2.282 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.287 ; 2.287 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.504 ; 2.504 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.307 ; 2.307 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.299 ; 2.299 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.490 ; 2.490 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.330 ; 2.330 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.386 ; 2.386 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.522 ; 3.522 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.174 ; 3.174 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.680 ; 3.680 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.514 ; 3.514 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.514 ; 3.514 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.570 ; 3.570 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.554 ; 3.554 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 4.114 ; 4.114 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.624 ; 3.624 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.550 ; 3.550 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.303 ; 6.303 ; 6.303 ; 6.303 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.753 ; 5.753 ; 5.753 ; 5.753 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.651 ; 5.651 ; 5.651 ; 5.651 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 6.088 ; 6.088 ; 6.088 ; 6.088 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.464 ; 5.464 ; 5.464 ; 5.464 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.303 ; 6.303 ; 6.303 ; 6.303 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.753 ; 5.753 ; 5.753 ; 5.753 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.651 ; 5.651 ; 5.651 ; 5.651 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 6.088 ; 6.088 ; 6.088 ; 6.088 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.464 ; 5.464 ; 5.464 ; 5.464 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -5.935   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -5.935   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.111   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; 1.726    ; -2.209 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -5.213   ; -1.709 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.507  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -987.448 ; -3.918 ; 0.0      ; 0.0     ; -1140.342           ;
;  PLL|altpll_component|pll|clk[0] ; -187.723 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -6.584   ; 0.000  ; N/A      ; N/A     ; -10.222             ;
;  clk_25                          ; 0.000    ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -719.355 ; -1.709 ; N/A      ; N/A     ; -648.840            ;
;  dds_ram_wrclock                 ; -73.786  ; 0.000  ; N/A      ; N/A     ; -481.280            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; 8.661 ; 8.661 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.661 ; 8.661 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.378 ; 8.378 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.399 ; 7.399 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.945 ; 4.945 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.388 ; 4.388 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.502 ; 4.502 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.568 ; 4.568 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.423 ; 4.423 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.692 ; 4.692 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.570 ; 4.570 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.421 ; 4.421 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.420 ; 4.420 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.542 ; 4.542 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.945 ; 4.945 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.820 ; 4.820 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.780 ; 4.780 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.911 ; 4.911 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.883 ; 4.883 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.870 ; 4.870 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.642 ; 4.642 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.610 ; 7.610 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 6.268 ; 6.268 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 8.240 ; 8.240 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 8.240 ; 8.240 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 8.111 ; 8.111 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.856 ; 6.856 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; 6.728 ; 6.728 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 6.513 ; 6.513 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 6.216 ; 6.216 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.728 ; 6.728 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.597 ; 6.597 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; 7.361 ; 7.361 ; Fall       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_address[*]     ; clk_system ; -3.175 ; -3.175 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.692 ; -3.692 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.579 ; -3.579 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.175 ; -3.175 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.358 ; -2.358 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.358 ; -2.358 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.420 ; -2.420 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.473 ; -2.473 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.375 ; -2.375 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.490 ; -2.490 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.471 ; -2.471 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.377 ; -2.377 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.380 ; -2.380 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.453 ; -2.453 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.624 ; -2.624 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.545 ; -2.545 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.532 ; -2.532 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.620 ; -2.620 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.583 ; -2.583 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.574 ; -2.574 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.450 ; -2.450 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.787 ; -2.787 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.500 ; -2.500 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.914 ; -2.914 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.521 ; -3.521 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.477 ; -3.477 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -2.914 ; -2.914 ; Rise       ; clk_system      ;
; bus_in_address[*]     ; clk_system ; -3.201 ; -3.201 ; Fall       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.271 ; -3.271 ; Fall       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.201 ; -3.201 ; Fall       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.360 ; -3.360 ; Fall       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -3.366 ; -3.366 ; Fall       ; clk_system      ;
; bus_in_reset_dds_chip ; clk_system ; -2.811 ; -2.811 ; Fall       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.556 ; 4.556 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.162 ; 5.162 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.939 ; 4.939 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.926 ; 4.926 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.162 ; 5.162 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.905 ; 4.905 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.717 ; 4.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.153 ; 5.153 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.205 ; 4.205 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.602 ; 4.602 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.614 ; 4.614 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.651 ; 4.651 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 5.119 ; 5.119 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.670 ; 4.670 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.655 ; 4.655 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 5.039 ; 5.039 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.670 ; 4.670 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.808 ; 4.808 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.422 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.352 ; 6.352 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.617 ; 5.617 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.422 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.815 ; 6.815 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.482 ; 6.482 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.482 ; 6.482 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.560 ; 6.560 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 6.526 ; 6.526 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 7.563 ; 7.563 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.708 ; 6.708 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.493 ; 6.493 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.203 ; 2.203 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.073 ; 2.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.437 ; 2.437 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.428 ; 2.428 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.530 ; 2.530 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.413 ; 2.413 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.340 ; 2.340 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.075 ; 2.075 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.073 ; 2.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.257 ; 2.257 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.282 ; 2.282 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.287 ; 2.287 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.504 ; 2.504 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.307 ; 2.307 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.299 ; 2.299 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.490 ; 2.490 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.330 ; 2.330 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.386 ; 2.386 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.801 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.522 ; 3.522 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.174 ; 3.174 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.801 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.680 ; 3.680 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.514 ; 3.514 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.514 ; 3.514 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.570 ; 3.570 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.554 ; 3.554 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 4.114 ; 4.114 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.624 ; 3.624 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.550 ; 3.550 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.683 ; 10.683 ; 10.683 ; 10.683 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 11.598 ; 11.598 ; 11.598 ; 11.598 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.400 ; 10.400 ; 10.400 ; 10.400 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 11.315 ; 11.315 ; 11.315 ; 11.315 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.255 ; 10.255 ; 10.255 ; 10.255 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 11.170 ; 11.170 ; 11.170 ; 11.170 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.262 ; 10.262 ; 10.262 ; 10.262 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 11.177 ; 11.177 ; 11.177 ; 11.177 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.133 ; 10.133 ; 10.133 ; 10.133 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 11.048 ; 11.048 ; 11.048 ; 11.048 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.738  ; 9.738  ; 9.738  ; 9.738  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.653 ; 10.653 ; 10.653 ; 10.653 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 6.303 ; 6.303 ; 6.303 ; 6.303 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.753 ; 5.753 ; 5.753 ; 5.753 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.651 ; 5.651 ; 5.651 ; 5.651 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 6.088 ; 6.088 ; 6.088 ; 6.088 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.464 ; 5.464 ; 5.464 ; 5.464 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
+-------------------+--------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 45       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 72       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 781      ; 0        ; 1440     ; 3423     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1020     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1162     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 45       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 72       ; 0        ; 4        ; 0        ;
; clk_system                      ; clk_system                      ; 781      ; 0        ; 1440     ; 3423     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1020     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1162     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 194   ; 194  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 16 20:21:38 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.935      -187.723 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -5.213      -719.355 clk_system 
    Info (332119):    -1.915       -73.786 dds_ram_wrclock 
    Info (332119):    -1.111        -6.584 bus_in_step_to_next_value 
    Info (332119):     2.479         0.000 clk_25 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.709        -1.709 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
    Info (332119):     0.590         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -648.840 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -10.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.703       -85.376 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -2.207      -234.233 clk_system 
    Info (332119):    -1.457       -24.467 dds_ram_wrclock 
    Info (332119):     0.048         0.000 bus_in_step_to_next_value 
    Info (332119):     1.726         0.000 clk_25 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.059        -1.059 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.507         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -648.840 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -10.222 bus_in_step_to_next_value 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon Jul 16 20:21:41 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


