/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  reg [2:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_6z[1] & celloutsig_1_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[17] & in_data[28]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[110]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_13z[4]) & celloutsig_1_14z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_0z[2]) & celloutsig_0_3z);
  assign celloutsig_1_0z = ~((in_data[110] | in_data[165]) & in_data[172]);
  assign celloutsig_1_14z = ~((celloutsig_1_8z | celloutsig_1_4z) & celloutsig_1_8z);
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_2z[6];
  assign celloutsig_0_3z = celloutsig_0_2z ^ celloutsig_0_1z[4];
  assign celloutsig_0_6z = { in_data[83:71], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } + { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_11z = { in_data[139:130], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z } + { celloutsig_1_2z[13:0], celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_11z[13], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_1z } + in_data[168:164];
  assign celloutsig_0_15z = celloutsig_0_3z & ~(celloutsig_0_11z);
  assign celloutsig_1_3z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_1z & ~(celloutsig_1_3z);
  assign celloutsig_0_1z = - in_data[67:63];
  assign celloutsig_0_2z = ^ { in_data[53:46], celloutsig_0_0z };
  assign celloutsig_1_12z = ^ celloutsig_1_5z[4:2];
  assign celloutsig_1_2z = in_data[165:146] >>> { in_data[152:134], celloutsig_1_1z };
  assign celloutsig_0_16z = in_data[61:53] - { celloutsig_0_6z[12:5], celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_2z[18:10], celloutsig_1_1z } - in_data[113:104];
  assign celloutsig_1_6z = { celloutsig_1_2z[4:3], celloutsig_1_4z } - in_data[177:175];
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[56:52];
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_10z = celloutsig_1_6z;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
