<?xml version="1.0"?>
<!--
 Copyright (c) 2019 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2022-09-09T06:09:11Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="PIC32CM5164LS60100-I/PF" mhc:ordercode="PIC32CM5164LS60100-I/PF" package="TQFP100" pinout="TQFP100_EC" speedmax="48000000" tempmin="-40" tempmax="85" vccmin="2.0" vccmax="3.63"/>
  </variants>
  <devices>
    <device name="PIC32CM5164LS60100" architecture="CORTEX-M23" family="PIC32CM" series="PIC32CMLS60">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="FLASH" start="0x00000000" size="0x80000" type="flash" pagesize="64" rw="RW" exec="true"/>
          <memory-segment name="AUX0" start="0x00804000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="AUX1" start="0x00806000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="AUX2" start="0x00808000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="AUX3" start="0x0080A000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="AUX4" start="0x0080C000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="AUX5" start="0x0080E000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="BOCOR" start="0x0080C000" size="0x100" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="BOCOR1" start="0x0080C008" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="CAL" start="0x00800000" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="DATAFLASH" start="0x00400000" size="0x4000" type="flash" pagesize="64" rw="RW"/>
          <memory-segment name="LOCKROW" start="0x00802000" size="0x4" type="fuses" rw="R"/>
          <memory-segment name="OTP1" start="0x00806000" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="OTP2" start="0x00806008" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="OTP3" start="0x00806010" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="OTP4" start="0x00806018" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="ROM" start="0x00830000" size="0x10000" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="SHADOW" start="0x00820000" size="0x8" type="fuses" rw="R"/>
          <memory-segment name="SW_CALIB" start="0x00806020" size="0x4" type="fuses" rw="R"/>
          <memory-segment name="TLATCH" start="0x00810000" size="0x10000" type="fuses" pagesize="64" rw="RW"/>
          <memory-segment name="USER_PAGE" start="0x00804000" size="0x100" type="user_page" pagesize="64" rw="RW"/>
          <memory-segment name="HSRAM" start="0x20000000" size="0x10000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="APBA" start="0x40000000" size="0x8000" type="io" rw="RW"/>
          <memory-segment name="APBB" start="0x41000000" size="0x10000" type="io" rw="RW"/>
          <memory-segment name="APBC" start="0x42000000" size="0x6000" type="io" rw="RW"/>
          <memory-segment name="PPB" start="0xE0000000" size="0x100000" type="io" rw="RW"/>
        </address-space>
        <address-space id="fuses" name="fuses" start="0x00000000" size="0x20000000" endianness="little"/>
      </address-spaces>
      <parameters>
        <param name="NUM_IRQ" value="71" caption="Number of interrupt request lines"/>
        <param name="__ARMv8MBL_REV" value="0x0000" caption="Cortex-M23 Core Revision"/>
        <param name="__BKPT_NUM" value="4" caption="Number of FPB breakpoint comparators"/>
        <param name="__ETM_PRESENT" value="0" caption="ETM present or not"/>
        <param name="__FPU_PRESENT" value="0" caption="FPU present or not"/>
        <param name="__MPU_NS_REGIONS" value="12" caption="Number of MPU_NS regions"/>
        <param name="__MPU_PRESENT" value="1" caption="MPU present or not"/>
        <param name="__MPU_S_REGIONS" value="12" caption="Number of MPU_S regions"/>
        <param name="__MTB_PRESENT" value="0" caption="MTB present or not"/>
        <param name="__NVIC_PRIO_BITS" value="2" caption="Number of NVIC Priority bits"/>
        <param name="__SAU_PRESENT" value="0" caption="SAU present or not"/>
        <param name="__SEC_ENABLED" value="1" caption="TrustZone-M enabled or not"/>
        <param name="__SYST_NUM" value="2" caption="Number of SysTick instances"/>
        <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present or not"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Set to 1 if different SysTick Config is used"/>
        <param name="__WPT_NUM" value="2" caption="Number of DWT watchpoint comparators"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="1"/>
      </parameters>
      <peripherals>
        <module name="AC" id="U2245" version="1.0.2">
          <instance name="AC">
            <register-group name="AC" name-in-module="AC" address-space="base" offset="0x40003400"/>
            <signals>
              <signal group="AIN" index="0" function="B" pad="PA04"/>
              <signal group="AIN" index="1" function="B" pad="PA05"/>
              <signal group="AIN" index="2" function="B" pad="PA06"/>
              <signal group="AIN" index="3" function="B" pad="PA07"/>
              <signal group="AIN" index="4" function="B" pad="PB02"/>
              <signal group="AIN" index="5" function="B" pad="PB03"/>
              <signal group="AIN" index="6" function="B" pad="PB04"/>
              <signal group="AIN" index="7" function="B" pad="PB05"/>
              <signal group="CMP" index="0" function="H" pad="PA12"/>
              <signal group="CMP" index="0" function="H" pad="PA18"/>
              <signal group="CMP" index="1" function="H" pad="PA13"/>
              <signal group="CMP" index="1" function="H" pad="PA19"/>
              <signal group="CMP" index="2" function="H" pad="PB24"/>
              <signal group="CMP" index="2" function="H" pad="PA24"/>
              <signal group="CMP" index="3" function="H" pad="PB25"/>
              <signal group="CMP" index="3" function="H" pad="PA25"/>
            </signals>
            <parameters>
              <param name="COMPCTRL_MUXNEG_OPAMP" value="7" caption="OPAMP selection for MUXNEG"/>
              <param name="GCLK_ID" value="29" caption="Index of Generic Clock"/>
              <param name="NUM_CMP" value="4" caption="Number of comparators"/>
              <param name="PAIRS" value="2" caption="Number of pairs of comparators"/>
              <param name="INSTANCE_ID" value="13" caption="Instance index for AC"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="U2247" version="2.4.0">
          <instance name="ADC">
            <register-group name="ADC" name-in-module="ADC" address-space="base" offset="0x42003800"/>
            <signals>
              <signal group="AIN" index="0" function="B" pad="PA02"/>
              <signal group="AIN" index="1" function="B" pad="PA03"/>
              <signal group="AIN" index="2" function="B" pad="PA04"/>
              <signal group="AIN" index="3" function="B" pad="PA05"/>
              <signal group="AIN" index="4" function="B" pad="PA06"/>
              <signal group="AIN" index="5" function="B" pad="PA07"/>
              <signal group="AIN" index="6" function="B" pad="PA08"/>
              <signal group="AIN" index="7" function="B" pad="PA09"/>
              <signal group="AIN" index="8" function="B" pad="PA10"/>
              <signal group="AIN" index="9" function="B" pad="PA11"/>
              <signal group="AIN" index="10" function="B" pad="PB02"/>
              <signal group="AIN" index="11" function="B" pad="PB03"/>
              <signal group="AIN" index="12" function="B" pad="PB04"/>
              <signal group="AIN" index="13" function="B" pad="PB05"/>
              <signal group="AIN" index="14" function="B" pad="PB06"/>
              <signal group="AIN" index="15" function="B" pad="PB07"/>
              <signal group="AIN" index="16" function="B" pad="PB00"/>
              <signal group="AIN" index="17" function="B" pad="PB01"/>
              <signal group="AIN" index="18" function="B" pad="PB08"/>
              <signal group="AIN" index="19" function="B" pad="PB09"/>
              <signal group="AIN" index="20" function="B" pad="PC00"/>
              <signal group="AIN" index="21" function="B" pad="PC01"/>
              <signal group="AIN" index="22" function="B" pad="PC02"/>
              <signal group="AIN" index="23" function="B" pad="PC03"/>
              <signal group="VREFP" function="B" pad="PA04"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_RESRDY" value="41" caption="index of DMA RESRDY trigger"/>
              <param name="EXTCHANNEL_MSB" value="23" caption="Number of external channels"/>
              <param name="GCLK_ID" value="28" caption="Index of Generic Clock"/>
              <param name="INT_CH30" value="1" caption="Select OPAMP or CTAT on Channel 30"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="ADC Master/Slave Mode"/>
              <param name="INSTANCE_ID" value="78" caption="Instance index for ADC"/>
              <param name="LOAD_CALIB" value="1" caption="CALIB register to be loaded from NVM"/>
            </parameters>
          </instance>
        </module>
        <module name="CCL" id="U2225" version="2.0.1">
          <instance name="CCL">
            <register-group name="CCL" name-in-module="CCL" address-space="base" offset="0x42004800"/>
            <signals>
              <signal group="IN" index="0" function="I" pad="PA04"/>
              <signal group="IN" index="0" function="I" pad="PA16"/>
              <signal group="IN" index="0" function="I" pad="PB22"/>
              <signal group="IN" index="1" function="I" pad="PA05"/>
              <signal group="IN" index="1" function="I" pad="PA17"/>
              <signal group="IN" index="1" function="I" pad="PB00"/>
              <signal group="IN" index="2" function="I" pad="PA06"/>
              <signal group="IN" index="2" function="I" pad="PA18"/>
              <signal group="IN" index="2" function="I" pad="PB01"/>
              <signal group="IN" index="3" function="I" pad="PA08"/>
              <signal group="IN" index="3" function="I" pad="PA30"/>
              <signal group="IN" index="4" function="I" pad="PA09"/>
              <signal group="IN" index="5" function="I" pad="PA10"/>
              <signal group="IN" index="5" function="I" pad="PA20"/>
              <signal group="IN" index="6" function="I" pad="PA22"/>
              <signal group="IN" index="6" function="I" pad="PB06"/>
              <signal group="IN" index="7" function="I" pad="PA23"/>
              <signal group="IN" index="7" function="I" pad="PB07"/>
              <signal group="IN" index="8" function="I" pad="PA24"/>
              <signal group="IN" index="8" function="I" pad="PB08"/>
              <signal group="IN" index="9" function="I" pad="PB14"/>
              <signal group="IN" index="10" function="I" pad="PB15"/>
              <signal group="IN" index="10" function="I" pad="PC20"/>
              <signal group="IN" index="11" function="I" pad="PB16"/>
              <signal group="OUT" index="0" function="I" pad="PA07"/>
              <signal group="OUT" index="0" function="I" pad="PA19"/>
              <signal group="OUT" index="0" function="I" pad="PB02"/>
              <signal group="OUT" index="0" function="I" pad="PB23"/>
              <signal group="OUT" index="1" function="I" pad="PA11"/>
              <signal group="OUT" index="1" function="I" pad="PA31"/>
              <signal group="OUT" index="2" function="I" pad="PA25"/>
              <signal group="OUT" index="2" function="I" pad="PB09"/>
              <signal group="OUT" index="3" function="I" pad="PB17"/>
            </signals>
            <parameters>
              <param name="GCLK_ID" value="32" caption="GCLK index for CCL"/>
              <param name="LUT_NUM" value="4" caption="Number of LUT in a CCL"/>
              <param name="SEQ_NUM" value="2" caption="Number of SEQ in a CCL"/>
              <param name="INSTANCE_ID" value="82" caption="Instance index for CCL"/>
            </parameters>
          </instance>
        </module>
        <module name="CoreDebug" version="1.0.0">
          <instance name="CoreDebug">
            <register-group name="CoreDebug" name-in-module="CoreDebug" address-space="base" offset="0xE000EDF0"/>
          </instance>
          <instance name="CoreDebug_NS">
            <register-group name="CoreDebug_NS" name-in-module="CoreDebug" address-space="base" offset="0xE002EDF0"/>
          </instance>
        </module>
        <module name="DAC" id="U2244" version="1c0">
          <instance name="DAC">
            <register-group name="DAC" name-in-module="DAC" address-space="base" offset="0x42003C00"/>
            <signals>
              <signal group="VOUT" index="0" function="B" pad="PA02"/>
              <signal group="VOUT" index="1" function="B" pad="PA07"/>
              <signal group="VREFP" function="B" pad="PA03"/>
            </signals>
            <parameters>
              <param name="CHANNEL_SIZE" value="2" caption="Number of DACs"/>
              <param name="DATA_SIZE" value="12" caption="Number of bits in data"/>
              <param name="GCLK_ID" value="30" caption="Index of Generic Clock"/>
              <param name="STEP" value="7" caption="Number of steps to reach full scale"/>
              <param name="INSTANCE_ID" value="79" caption="Instance index for DAC"/>
              <param name="DMAC_ID_EMPTY0" value="42" caption="DMAC ID for DAC0 Empty"/>
              <param name="DMAC_ID_EMPTY1" value="43" caption="DMAC ID for DAC1 Empty"/>
            </parameters>
          </instance>
        </module>
        <module name="DIB" version="1.0.0">
          <instance name="DIB">
            <register-group name="DIB" name-in-module="DIB" address-space="base" offset="0xE000EFB0"/>
          </instance>
          <instance name="DIB_NS">
            <register-group name="DIB_NS" name-in-module="DIB" address-space="base" offset="0xE002EFB0"/>
          </instance>
        </module>
        <module name="DMAC" id="U2223" version="2f0">
          <instance name="DMAC">
            <register-group name="DMAC" name-in-module="DMAC" address-space="base" offset="0x41006000"/>
            <parameters>
              <param name="CH_BITS" value="4" caption="Number of bits to select channel"/>
              <param name="CH_NUM" value="16" caption="Number of channels"/>
              <param name="EVIN_NUM" value="8" caption="Number of input events"/>
              <param name="EVOUT_NUM" value="8" caption="Number of output events"/>
              <param name="LVL_BITS" value="2" caption="Number of bit to select level priority"/>
              <param name="LVL_NUM" value="4" caption="Enable priority level number"/>
              <param name="QOSCTRL_D_RESETVALUE" value="2" caption="QOS dmac ahb interface reset value"/>
              <param name="QOSCTRL_F_RESETVALUE" value="2" caption="QOS dmac fetch interface reset value"/>
              <param name="QOSCTRL_WRB_RESETVALUE" value="2" caption="QOS dmac write back interface reset value"/>
              <param name="SPLIT_IRQ_NUM" value="4" caption="Number of IRQ split out"/>
              <param name="TRIG_BITS" value="6" caption="Number of bits to select trigger source"/>
              <param name="TRIG_NUM" value="51" caption="Number of peripheral triggers"/>
              <param name="INSTANCE_ID" value="35" caption="Instance index for DMAC"/>
              <param name="CHANNEL0_INT_SRC" value="15" caption="DMA Channel 0 Interrupt"/>
              <param name="CHANNEL1_INT_SRC" value="16" caption="DMA Channel 1 Interrupt"/>
              <param name="CHANNEL2_INT_SRC" value="17" caption="DMA Channel 2 Interrupt"/>
              <param name="CHANNEL3_INT_SRC" value="18" caption="DMA Channel 3 Interrupt"/>
              <param name="CHANNEL4_INT_SRC" value="19" caption="DMA Channel 4 Interrupt"/>
              <param name="CHANNEL5_INT_SRC" value="19" caption="DMA Channel 5 Interrupt"/>
              <param name="CHANNEL6_INT_SRC" value="19" caption="DMA Channel 6 Interrupt"/>
              <param name="CHANNEL7_INT_SRC" value="19" caption="DMA Channel 7 Interrupt"/>
              <param name="CHANNEL8_INT_SRC" value="19" caption="DMA Channel 8 Interrupt"/>
              <param name="CHANNEL9_INT_SRC" value="19" caption="DMA Channel 9 Interrupt"/>
              <param name="CHANNEL10_INT_SRC" value="19" caption="DMA Channel 10 Interrupt"/>
              <param name="CHANNEL11_INT_SRC" value="19" caption="DMA Channel 11 Interrupt"/>
              <param name="CHANNEL12_INT_SRC" value="19" caption="DMA Channel 12 Interrupt"/>
              <param name="CHANNEL13_INT_SRC" value="19" caption="DMA Channel 13 Interrupt"/>
              <param name="CHANNEL14_INT_SRC" value="19" caption="DMA Channel 14 Interrupt"/>
              <param name="CHANNEL15_INT_SRC" value="19" caption="DMA Channel 15 Interrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="DSU" id="U2810" version="1.1.0">
          <instance name="DSU">
            <register-group name="DSU" name-in-module="DSU" address-space="base" offset="0x41002000"/>
            <register-group name="DSU_EXT" name-in-module="DSU" address-space="base" offset="0x41002100" size="0x100"/>
            <parameters>
              <param name="DMAC_ID_DCC0" value="2" caption="DMAC ID for DCC0 register"/>
              <param name="DMAC_ID_DCC1" value="3" caption="DMAC ID for DCC1 register"/>
              <param name="INSTANCE_ID" value="33" caption="Instance index for DSU"/>
            </parameters>
          </instance>
        </module>
        <module name="DWT" version="1.0.0">
          <instance name="DWT">
            <register-group name="DWT" name-in-module="DWT" address-space="base" offset="0xE0001000"/>
            <parameters>
              <param name="__WPT_NUM" value="2" caption="Number of DWT watchpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="EIC" id="U2804" version="1.0.0">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0x40002800"/>
            <register-group name="EIC_SEC" name-in-module="EIC" address-space="base" offset="0x40002A00"/>
            <signals>
              <signal group="EXTINT" index="0" function="A" pad="PA09"/>
              <signal group="EXTINT" index="0" function="A" pad="PA19"/>
              <signal group="EXTINT" index="0" function="A" pad="PB00"/>
              <signal group="EXTINT" index="0" function="A" pad="PB16"/>
              <signal group="EXTINT" index="0" function="A" pad="PC08"/>
              <signal group="EXTINT" index="0" function="A" pad="PC24"/>
              <signal group="EXTINT" index="0" function="A" pad="PA00"/>
              <signal group="EXTINT" index="1" function="A" pad="PA10"/>
              <signal group="EXTINT" index="1" function="A" pad="PA22"/>
              <signal group="EXTINT" index="1" function="A" pad="PB01"/>
              <signal group="EXTINT" index="1" function="A" pad="PB17"/>
              <signal group="EXTINT" index="1" function="A" pad="PC09"/>
              <signal group="EXTINT" index="1" function="A" pad="PC25"/>
              <signal group="EXTINT" index="1" function="A" pad="PA01"/>
              <signal group="EXTINT" index="2" function="A" pad="PA02"/>
              <signal group="EXTINT" index="2" function="A" pad="PA11"/>
              <signal group="EXTINT" index="2" function="A" pad="PA23"/>
              <signal group="EXTINT" index="2" function="A" pad="PB02"/>
              <signal group="EXTINT" index="2" function="A" pad="PB18"/>
              <signal group="EXTINT" index="2" function="A" pad="PC10"/>
              <signal group="EXTINT" index="2" function="A" pad="PC26"/>
              <signal group="EXTINT" index="3" function="A" pad="PA03"/>
              <signal group="EXTINT" index="3" function="A" pad="PA14"/>
              <signal group="EXTINT" index="3" function="A" pad="PA24"/>
              <signal group="EXTINT" index="3" function="A" pad="PB03"/>
              <signal group="EXTINT" index="3" function="A" pad="PB19"/>
              <signal group="EXTINT" index="3" function="A" pad="PC11"/>
              <signal group="EXTINT" index="3" function="A" pad="PC27"/>
              <signal group="EXTINT" index="4" function="A" pad="PA04"/>
              <signal group="EXTINT" index="4" function="A" pad="PA15"/>
              <signal group="EXTINT" index="4" function="A" pad="PA20"/>
              <signal group="EXTINT" index="4" function="A" pad="PA25"/>
              <signal group="EXTINT" index="4" function="A" pad="PB04"/>
              <signal group="EXTINT" index="4" function="A" pad="PB20"/>
              <signal group="EXTINT" index="4" function="A" pad="PC12"/>
              <signal group="EXTINT" index="4" function="A" pad="PC28"/>
              <signal group="EXTINT" index="5" function="A" pad="PA05"/>
              <signal group="EXTINT" index="5" function="A" pad="PA16"/>
              <signal group="EXTINT" index="5" function="A" pad="PA21"/>
              <signal group="EXTINT" index="5" function="A" pad="PB05"/>
              <signal group="EXTINT" index="5" function="A" pad="PB21"/>
              <signal group="EXTINT" index="5" function="A" pad="PC13"/>
              <signal group="EXTINT" index="6" function="A" pad="PA06"/>
              <signal group="EXTINT" index="6" function="A" pad="PA17"/>
              <signal group="EXTINT" index="6" function="A" pad="PA30"/>
              <signal group="EXTINT" index="6" function="A" pad="PB06"/>
              <signal group="EXTINT" index="6" function="A" pad="PB22"/>
              <signal group="EXTINT" index="6" function="A" pad="PC14"/>
              <signal group="EXTINT" index="7" function="A" pad="PA07"/>
              <signal group="EXTINT" index="7" function="A" pad="PA18"/>
              <signal group="EXTINT" index="7" function="A" pad="PA31"/>
              <signal group="EXTINT" index="7" function="A" pad="PB07"/>
              <signal group="EXTINT" index="7" function="A" pad="PB23"/>
              <signal group="EXTINT" index="7" function="A" pad="PC15"/>
              <signal group="EXTINT" index="8" function="A" pad="PB08"/>
              <signal group="EXTINT" index="8" function="A" pad="PB24"/>
              <signal group="EXTINT" index="8" function="A" pad="PC00"/>
              <signal group="EXTINT" index="8" function="A" pad="PC16"/>
              <signal group="EXTINT" index="9" function="A" pad="PB09"/>
              <signal group="EXTINT" index="9" function="A" pad="PB25"/>
              <signal group="EXTINT" index="9" function="A" pad="PC01"/>
              <signal group="EXTINT" index="9" function="A" pad="PC17"/>
              <signal group="EXTINT" index="10" function="A" pad="PC02"/>
              <signal group="EXTINT" index="10" function="A" pad="PC18"/>
              <signal group="EXTINT" index="11" function="A" pad="PC03"/>
              <signal group="EXTINT" index="11" function="A" pad="PC19"/>
              <signal group="EXTINT" index="12" function="A" pad="PA12"/>
              <signal group="EXTINT" index="12" function="A" pad="PB12"/>
              <signal group="EXTINT" index="12" function="A" pad="PC20"/>
              <signal group="EXTINT" index="13" function="A" pad="PA13"/>
              <signal group="EXTINT" index="13" function="A" pad="PB13"/>
              <signal group="EXTINT" index="13" function="A" pad="PC05"/>
              <signal group="EXTINT" index="13" function="A" pad="PC21"/>
              <signal group="EXTINT" index="14" function="A" pad="PB14"/>
              <signal group="EXTINT" index="14" function="A" pad="PB30"/>
              <signal group="EXTINT" index="14" function="A" pad="PC06"/>
              <signal group="EXTINT" index="15" function="A" pad="PB15"/>
              <signal group="EXTINT" index="15" function="A" pad="PB31"/>
              <signal group="EXTINT" index="15" function="A" pad="PC07"/>
              <signal group="NMI" function="A" pad="PA08"/>
            </signals>
            <parameters>
              <param name="EXTINT_NUM" value="16" caption="Number of external interrupts"/>
              <param name="GCLK_ID" value="4" caption="Generic Clock index"/>
              <param name="NUMBER_OF_CONFIG_REGS" value="2" caption="Number of CONFIG registers"/>
              <param name="NUMBER_OF_DPRESCALER_REGS" value="2" caption="Number of DPRESCALER registers"/>
              <param name="NUMBER_OF_INTERRUPTS" value="16" caption="Number of external interrupts (obsolete)"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="Security Configuration implemented?"/>
              <param name="INSTANCE_ID" value="10" caption="Instance index for EIC"/>
            </parameters>
          </instance>
        </module>
        <module name="EVSYS" id="U2504" version="2a1">
          <instance name="EVSYS">
            <register-group name="EVSYS" name-in-module="EVSYS" address-space="base" offset="0x42000000"/>
            <register-group name="EVSYS_SEC" name-in-module="EVSYS" address-space="base" offset="0x42000200"/>
            <parameters>
              <param name="ASYNCHRONOUS_CHANNELS" value="0x00000F00" caption="Mask of Only Asynchronous Channels"/>
              <param name="CHANNELS" value="12" caption="Total Number of Channels"/>
              <param name="CHANNELS_BITS" value="4" caption="Number of bits to select Channel"/>
              <param name="GCLK_ID_0" value="8" caption="Index of Generic Clock 0"/>
              <param name="GCLK_ID_1" value="9" caption="Index of Generic Clock 1"/>
              <param name="GCLK_ID_2" value="10" caption="Index of Generic Clock 2"/>
              <param name="GCLK_ID_3" value="11" caption="Index of Generic Clock 3"/>
              <param name="GCLK_ID_4" value="12" caption="Index of Generic Clock 4"/>
              <param name="GCLK_ID_5" value="13" caption="Index of Generic Clock 5"/>
              <param name="GCLK_ID_6" value="14" caption="Index of Generic Clock 6"/>
              <param name="GCLK_ID_7" value="15" caption="Index of Generic Clock 7"/>
              <param name="GENERATORS" value="91" caption="Total Number of Event Generators"/>
              <param name="GENERATORS_BITS" value="7" caption="Number of bits to select Event Generator"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="Security Configuration implemented?"/>
              <param name="SYNCH_NUM" value="8" caption="Number of Synchronous Channels"/>
              <param name="SYNCH_NUM_BITS" value="3" caption="Number of bits to select Synchronous Channels"/>
              <param name="USERS" value="52" caption="Total Number of Event Users"/>
              <param name="USERS_BITS" value="6" caption="Number of bits to select Event User"/>
              <param name="USERS_GROUPS" value="2" caption="Number of 32-user Groups"/>
              <param name="USER_CHN_BITS" value="4" caption="Number of bits to select Channel in USER register"/>
              <param name="INSTANCE_ID" value="64" caption="Instance index for EVSYS"/>
            </parameters>
          </instance>
        </module>
        <module name="FPB" version="1.0.0">
          <instance name="FPB">
            <register-group name="FPB" name-in-module="FPB" address-space="base" offset="0xE0002000"/>
            <parameters>
              <param name="__BKPT_NUM" value="4" caption="Number of FPB breakpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="FREQM" id="U2257" version="2.2.0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0x40002C00"/>
            <parameters>
              <param name="GCLK_ID_MSR" value="5" caption="Index of measure generic clock"/>
              <param name="GCLK_ID_REF" value="6" caption="Index of reference generic clock"/>
              <param name="INSTANCE_ID" value="11" caption="Instance index for FREQM"/>
            </parameters>
          </instance>
        </module>
        <module name="GCLK" id="U2122" version="1.1.2">
          <instance name="GCLK">
            <register-group name="GCLK" name-in-module="GCLK" address-space="base" offset="0x40001C00"/>
            <signals>
              <signal group="IO" index="0" function="H" pad="PA30"/>
              <signal group="IO" index="0" function="H" pad="PB14"/>
              <signal group="IO" index="0" function="H" pad="PB22"/>
              <signal group="IO" index="0" function="H" pad="PA14"/>
              <signal group="IO" index="1" function="H" pad="PA23"/>
              <signal group="IO" index="1" function="H" pad="PB15"/>
              <signal group="IO" index="1" function="H" pad="PB23"/>
              <signal group="IO" index="1" function="H" pad="PA15"/>
              <signal group="IO" index="2" function="H" pad="PA16"/>
              <signal group="IO" index="2" function="H" pad="PA22"/>
              <signal group="IO" index="2" function="H" pad="PB16"/>
              <signal group="IO" index="3" function="H" pad="PA11"/>
              <signal group="IO" index="3" function="H" pad="PA17"/>
              <signal group="IO" index="3" function="H" pad="PB17"/>
              <signal group="IO" index="4" function="H" pad="PA10"/>
              <signal group="IO" index="4" function="H" pad="PA20"/>
              <signal group="IO" index="5" function="H" pad="PA21"/>
              <signal group="IO" index="6" function="H" pad="PB12"/>
              <signal group="IO" index="7" function="H" pad="PB13"/>
            </signals>
            <parameters>
              <param name="GENDIV_BITS" value="16"/>
              <param name="GEN_BITS" value="3"/>
              <param name="GEN_NUM" value="8" caption="Number of Generic Clock Generators"/>
              <param name="GEN_NUM_MSB" value="7" caption="Number of Generic Clock Generators - 1"/>
              <param name="GEN_SOURCE_NUM_MSB" value="8" caption="Number of Generic Clock Sources - 1"/>
              <param name="NUM" value="35" caption="Number of Generic Clock Users"/>
              <param name="SOURCE_BITS" value="4"/>
              <param name="SOURCE_NUM" value="9" caption="Number of Generic Clock Sources"/>
              <param name="INSTANCE_ID" value="7" caption="Instance index for GCLK"/>
            </parameters>
          </instance>
        </module>
        <module name="I2S" id="U2224" version="2.1.0">
          <instance name="I2S">
            <register-group name="I2S" name-in-module="I2S" address-space="base" offset="0x42004C00"/>
            <signals>
              <signal group="FS" index="0" function="K" pad="PA11" ioset="2"/>
              <signal group="FS" index="0" function="K" pad="PA18" ioset="1"/>
              <signal group="FS" index="1" function="K" pad="PB12"/>
              <signal group="MCK" index="0" function="K" pad="PA09"/>
              <signal group="MCK" index="1" function="K" pad="PB13"/>
              <signal group="SCK" index="0" function="K" pad="PA10" ioset="1"/>
              <signal group="SCK" index="0" function="K" pad="PA20" ioset="2"/>
              <signal group="SCK" index="1" function="K" pad="PA21"/>
              <signal group="SDI" function="K" pad="PA08" ioset="1"/>
              <signal group="SDI" function="K" pad="PB16" ioset="2"/>
              <signal group="SDO" function="K" pad="PA19"/>
            </signals>
            <parameters>
              <param name="CLK_NUM" value="2" caption="Number of clock units"/>
              <param name="GCLK_ID_0" value="33" caption="Index of Generic Clock 0"/>
              <param name="GCLK_ID_1" value="34" caption="Index of Generic Clock 1"/>
              <param name="DMAC_ID_RX_0" value="47" caption="Index of DMA RX Trigger 0"/>
              <param name="DMAC_ID_RX_1" value="48" caption="Index of DMA RX Trigger 1"/>
              <param name="DMAC_ID_TX_0" value="49" caption="Index of DMA TX Trigger 0"/>
              <param name="DMAC_ID_TX_1" value="50" caption="Index of DMA TX Trigger 1"/>
              <param name="MAX_SLOTS" value="8" caption="Max number of data slots in frame"/>
              <param name="MAX_WL_BITS" value="32" caption="Max number of bits in data samples"/>
              <param name="SER_NUM" value="2" caption="Number of serializers"/>
              <param name="INSTANCE_ID" value="83" caption="Instance index for I2S"/>
            </parameters>
          </instance>
        </module>
        <module name="ICB" version="1.0.0">
          <instance name="ICB">
            <register-group name="ICB" name-in-module="ICB" address-space="base" offset="0xE000E000"/>
          </instance>
          <instance name="ICB_NS">
            <register-group name="ICB_NS" name-in-module="ICB" address-space="base" offset="0xE002E000"/>
          </instance>
        </module>
        <module name="IDAU" id="03710" version="2a0">
          <instance name="IDAU">
            <register-group name="IDAU" name-in-module="IDAU" address-space="base" offset="0x41000000"/>
            <parameters>
              <param name="CRYA_AES_DEC_ADDR" value="0x02006808" caption="crya_aes_dec function address"/>
              <param name="CRYA_AES_ENC_ADDR" value="0x02006804" caption="crya_aes_enc function address"/>
              <param name="CRYA_GF_MULT128_ADDR" value="0x0200680C" caption="crya_gf_mult128 function address"/>
              <param name="CRYA_SHA_PROCESS_ADDR" value="0x02006800" caption="crya_sha_process function address"/>
              <param name="CRYA_SHA256_FINAL_ADDR" value="0x02006818" caption="crya_sha256_final function address"/>
              <param name="CRYA_SHA256_INIT_ADDR" value="0x02006810" caption="crya_sha256_init function address"/>
              <param name="CRYA_SHA256_UPDATE_ADDR" value="0x02006814" caption="crya_sha256_update function address"/>
              <param name="GRANULARITY_ANSC" value="0x20" caption="Application Non-Secure Callable region granularity"/>
              <param name="GRANULARITY_AS" value="0x100" caption="Application Secure region granularity"/>
              <param name="GRANULARITY_BNSC" value="0x20" caption="Boot Flash Non-Secure Callable region granularity"/>
              <param name="GRANULARITY_BOOTPROT" value="0x100" caption="BOOTPROT region granularity"/>
              <param name="GRANULARITY_BS" value="0x100" caption="Boot Flash Secure region granularity"/>
              <param name="GRANULARITY_DS" value="0x100" caption="DS region granularity"/>
              <param name="GRANULARITY_RS" value="0x80" caption="RAM Secure region granularity"/>
              <param name="REGION_ANS" value="0x05" caption="Application Non-Secure region ID"/>
              <param name="REGION_ANSC" value="0x04" caption="Application Non-Secure Callable region ID"/>
              <param name="REGION_AS" value="0x03" caption="Application Secure region ID"/>
              <param name="REGION_BNSC" value="0x02" caption="Boot Flash Non-Secure Callable region ID"/>
              <param name="REGION_BOOTROM" value="0x08" caption="Boot ROM region ID"/>
              <param name="REGION_BS" value="0x01" caption="Boot Flash Secure region ID"/>
              <param name="REGION_DNS" value="0x07" caption="DATAFLASH Non-Secure region ID"/>
              <param name="REGION_DS" value="0x06" caption="DATAFLASH Secure region ID"/>
              <param name="REGION_IOBUS" value="0x00" caption="IOBUS region ID"/>
              <param name="REGION_OTHER" value="0x00" caption="Other region ID"/>
              <param name="REGION_PERIPHERALS" value="0x00" caption="Peripherals region ID"/>
              <param name="REGION_RNS" value="0x0A" caption="RAM Non-Secure region ID"/>
              <param name="REGION_RS" value="0x09" caption="RAM Secure region ID"/>
              <param name="INSTANCE_ID" value="32" caption="Instance index for IDAU"/>
            </parameters>
          </instance>
        </module>
        <module name="MCLK" id="U2234" version="3.1.0">
          <instance name="MCLK">
            <register-group name="MCLK" name-in-module="MCLK" address-space="base" offset="0x40000800"/>
            <parameters>
              <param name="MCLK_CLK_APB_NUM" value="3"/>
              <param name="SYSTEM_CLOCK" value="1000000" caption="System Clock Frequency at Reset"/>
              <param name="INSTANCE_ID" value="2" caption="Instance index for MCLK"/>
            </parameters>
            <clock-groups>
              <clock-group name="AHB" grouporder="0">
                <clock name="APBA" bit="0"/>
                <clock name="APBB" bit="1"/>
                <clock name="APBC" bit="2"/>
                <clock name="DMAC" bit="3"/>
                <clock name="DSU" bit="4"/>
                <clock name="PAC" bit="6"/>
                <clock name="NVMCTRL" bit="7"/>
                <clock name="TRAM" bit="12"/>
                <clock name="USB" bit="13"/>
              </clock-group>
            </clock-groups>
          </instance>
        </module>
        <module name="MPU" version="1.0.0">
          <instance name="MPU">
            <register-group name="MPU" name-in-module="MPU" address-space="base" offset="0xE000ED90"/>
          </instance>
          <instance name="MPU_NS">
            <register-group name="MPU_NS" name-in-module="MPU" address-space="base" offset="0xE002ED90"/>
            <parameters>
              <param name="__MPU_NS_REGIONS" value="12" caption="Number of MPU_NS regions"/>
              <param name="__MPU_S_REGIONS" value="12" caption="Number of MPU_S regions"/>
            </parameters>
          </instance>
        </module>
        <module name="NVIC" version="1.0.0">
          <instance name="NVIC">
            <register-group name="NVIC" name-in-module="NVIC" address-space="base" offset="0xE000E100"/>
          </instance>
          <instance name="NVIC_NS">
            <register-group name="NVIC_NS" name-in-module="NVIC" address-space="base" offset="0xE002E100"/>
            <parameters>
              <param name="NUM_IRQ" value="71" caption="Number of interrupt request lines"/>
            </parameters>
          </instance>
        </module>
        <module name="NVMCTRL" id="U2802" version="1.1.0">
          <instance name="NVMCTRL">
            <register-group name="NVMCTRL" name-in-module="NVMCTRL" address-space="base" offset="0x41004000"/>
            <register-group name="NVMCTRL_SEC" name-in-module="NVMCTRL" address-space="base" offset="0x41005000"/>
            <signals>
              <signal group="MARGIN" function="default" pad="VMARGIN"/>
            </signals>
            <parameters>
              <param name="DATAFLASH_PAGES" value="256"/>
              <param name="PMSB" value="3"/>
              <param name="PSZ_BITS" value="6"/>
              <param name="ROW_PAGES" value="4"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="Security Configuration implemented?"/>
              <param name="FLASH_SIZE" value="524288"/>
              <param name="PAGE_SIZE" value="64"/>
              <param name="PAGES" value="8192"/>
              <param name="PAGES_PR_REGION" value="512"/>
              <param name="INSTANCE_ID" value="34" caption="Instance index for NVMCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="U2802" version="1.1.0">
          <instance name="FUSES">
            <register-group name="BOCOR_FUSES" name-in-module="BOCOR_FUSES" address-space="fuses" offset="0x0080C000"/>
            <register-group name="OTP1_FUSES" name-in-module="OTP1_FUSES" address-space="fuses" offset="0x00806000"/>
            <register-group name="OTP2_FUSES" name-in-module="OTP2_FUSES" address-space="fuses" offset="0x00806008"/>
            <register-group name="SW_CALIB_FUSES" name-in-module="SW_CALIB_FUSES" address-space="fuses" offset="0x00806020"/>
            <register-group name="USER_FUSES" name-in-module="USER_FUSES" address-space="fuses" offset="0x00804000"/>
          </instance>
        </module>
        <module name="OPAMP" id="U2237" version="2.0.0">
          <instance name="OPAMP">
            <register-group name="OPAMP" name-in-module="OPAMP" address-space="base" offset="0x42005000"/>
            <signals>
              <signal group="OANEG" index="0" function="B" pad="PA02"/>
              <signal group="OANEG" index="1" function="B" pad="PA00"/>
              <signal group="OANEG" index="2" function="B" pad="PA03"/>
              <signal group="OAOUT" index="0" function="B" pad="PA07"/>
              <signal group="OAOUT" index="1" function="B" pad="PB04"/>
              <signal group="OAOUT" index="2" function="B" pad="PA04"/>
              <signal group="OAPOS" index="0" function="B" pad="PA06"/>
              <signal group="OAPOS" index="1" function="B" pad="PA01"/>
              <signal group="OAPOS" index="2" function="B" pad="PA05"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="84" caption="Instance index for OPAMP"/>
              <param name="NUM_OPAMPS" value="3" caption="Number of op amps"/>
            </parameters>
          </instance>
        </module>
        <module name="OSC32KCTRL" id="U2246" version="4.0.0">
          <instance name="OSC32KCTRL">
            <register-group name="OSC32KCTRL" name-in-module="OSC32KCTRL" address-space="base" offset="0x40001400"/>
            <signals>
              <signal group="XIN32" function="XIN32" pad="PA00"/>
              <signal group="XOUT32" function="XOUT32" pad="PA01"/>
            </signals>
            <parameters>
              <param name="OSC32K_COARSE_CALIB_MSB" value="0"/>
              <param name="INSTANCE_ID" value="5" caption="Instance index for OSC32KCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="OSCCTRL" id="U2119" version="5.0.0">
          <instance name="OSCCTRL">
            <register-group name="OSCCTRL" name-in-module="OSCCTRL" address-space="base" offset="0x40001000"/>
            <signals>
              <signal group="XIN" function="XIN" pad="PA14"/>
              <signal group="XOUT" function="XOUT" pad="PA15"/>
            </signals>
            <parameters>
              <param name="DFLL48M_COARSE_MSB" value="5"/>
              <param name="DFLL48M_FINE_MSB" value="9"/>
              <param name="GCLK_ID_DFLLULP" value="2" caption="Index of Generic Clock for DFLLULP"/>
              <param name="GCLK_ID_DFLL48M" value="3" caption="Index of Generic Clock for DFLL48M"/>
              <param name="GCLK_ID_FDPLL" value="0" caption="Index of Generic Clock for DPLL"/>
              <param name="GCLK_ID_FDPLL32K" value="1" caption="Index of Generic Clock for DPLL 32K"/>
              <param name="CFD_VERSION" value="0x112"/>
              <param name="DFLLULP_VERSION" value="0x100"/>
              <param name="DFLL48M_VERSION" value="0x3d0"/>
              <param name="FDPLL_VERSION" value="0x213"/>
              <param name="OSC16M_VERSION" value="0x102"/>
              <param name="XOSC_VERSION" value="0x210"/>
              <param name="INSTANCE_ID" value="4" caption="Instance index for OSCCTRL"/>
            </parameters>
          </instance>
        </module>
        <module name="PAC" id="U2120" version="2.0.0">
          <instance name="PAC">
            <register-group name="PAC" name-in-module="PAC" address-space="base" offset="0x40000000"/>
            <register-group name="PAC_SEC" name-in-module="PAC" address-space="base" offset="0x40000200"/>
            <parameters>
              <param name="HPB_NUM" value="3" caption="Number of bridges AHB/APB"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="Security Configuration implemented?"/>
              <param name="INSTANCE_ID" value="0" caption="Instance index for PAC"/>
            </parameters>
          </instance>
        </module>
        <module name="PM" id="U2240" version="3c0">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0x40000400"/>
            <signals>
              <signal group="RESET_N" function="default" pad="RESET_N"/>
            </signals>
            <parameters>
              <param name="BIAS_RAM_HS" value="1" caption="one if RAM HS can be back biased"/>
              <param name="PD_NUM" value="1" caption="Number of switchable Power Domain"/>
              <param name="INSTANCE_ID" value="1" caption="Instance index for PM"/>
              <param name="HAS_IDLE2_SLEEP_AS_IDLE" value="1" caption="IDLE2 Sleep mode is called IDLE"/>
              <param name="HAS_BBIASTR_BIT" value="1" caption="one if RAM HS can be back biased"/>
              <param name="HAS_DPGPDSW_BIT" value="1" caption="one if RAM HS can be back biased"/>
              <param name="HAS_PLCFG" value="1" caption="Performance Level Configuration supported"/>
              <param name="HAS_PDCFG_BIT" value="1" caption="PDCFG bit is present"/>
              <param name="HAS_PWCFG" value="1" caption="PWCFG register is present"/>
              <param name="HAS_OFF_SLEEP" value="1" caption="OFF Sleep mode supported"/>
            </parameters>
          </instance>
        </module>
        <module name="PORT" id="U2210" version="3.1.0">
          <instance name="PORT">
            <register-group name="PORT" name-in-module="PORT" address-space="base" offset="0x40003000"/>
            <register-group name="PORT_SEC" name-in-module="PORT" address-space="base" offset="0x40003200"/>
            <register-group name="PORT_IOBUS" name-in-module="PORT" address-space="base" offset="0x60000000"/>
            <register-group name="PORT_IOBUS_SEC" name-in-module="PORT" address-space="base" offset="0x60000200"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA00"/>
              <signal group="P" index="1" function="default" pad="PA01"/>
              <signal group="P" index="2" function="default" pad="PA02"/>
              <signal group="P" index="3" function="default" pad="PA03"/>
              <signal group="P" index="4" function="default" pad="PA04"/>
              <signal group="P" index="5" function="default" pad="PA05"/>
              <signal group="P" index="6" function="default" pad="PA06"/>
              <signal group="P" index="7" function="default" pad="PA07"/>
              <signal group="P" index="8" function="default" pad="PA08"/>
              <signal group="P" index="9" function="default" pad="PA09"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
              <signal group="P" index="32" function="default" pad="PB00"/>
              <signal group="P" index="33" function="default" pad="PB01"/>
              <signal group="P" index="34" function="default" pad="PB02"/>
              <signal group="P" index="35" function="default" pad="PB03"/>
              <signal group="P" index="36" function="default" pad="PB04"/>
              <signal group="P" index="37" function="default" pad="PB05"/>
              <signal group="P" index="38" function="default" pad="PB06"/>
              <signal group="P" index="39" function="default" pad="PB07"/>
              <signal group="P" index="40" function="default" pad="PB08"/>
              <signal group="P" index="41" function="default" pad="PB09"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="50" function="default" pad="PB18"/>
              <signal group="P" index="51" function="default" pad="PB19"/>
              <signal group="P" index="52" function="default" pad="PB20"/>
              <signal group="P" index="53" function="default" pad="PB21"/>
              <signal group="P" index="54" function="default" pad="PB22"/>
              <signal group="P" index="55" function="default" pad="PB23"/>
              <signal group="P" index="56" function="default" pad="PB24"/>
              <signal group="P" index="57" function="default" pad="PB25"/>
              <signal group="P" index="62" function="default" pad="PB30"/>
              <signal group="P" index="63" function="default" pad="PB31"/>
              <signal group="P" index="64" function="default" pad="PC00"/>
              <signal group="P" index="65" function="default" pad="PC01"/>
              <signal group="P" index="66" function="default" pad="PC02"/>
              <signal group="P" index="67" function="default" pad="PC03"/>
              <signal group="P" index="69" function="default" pad="PC05"/>
              <signal group="P" index="70" function="default" pad="PC06"/>
              <signal group="P" index="71" function="default" pad="PC07"/>
              <signal group="P" index="72" function="default" pad="PC08"/>
              <signal group="P" index="73" function="default" pad="PC09"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="85" function="default" pad="PC21"/>
              <signal group="P" index="88" function="default" pad="PC24"/>
              <signal group="P" index="89" function="default" pad="PC25"/>
              <signal group="P" index="90" function="default" pad="PC26"/>
              <signal group="P" index="91" function="default" pad="PC27"/>
              <signal group="P" index="92" function="default" pad="PC28"/>
            </signals>
            <parameters>
              <param name="BITS" value="93"/>
              <param name="DRVSTR" value="1" caption="DRVSTR supported?"/>
              <param name="EV_NUM" value="4"/>
              <param name="GROUPS" value="3"/>
              <param name="MSB" value="92"/>
              <param name="ODRAIN" value="0" caption="ODRAIN supported?"/>
              <param name="PPP_IMPLEMENTED" value="0" caption="IOBUS2 implemented?"/>
              <param name="SECURE_IMPLEMENTED" value="1" caption="Secure I/Os supported?"/>
              <param name="SLEWLIM" value="0" caption="SLEWLIM supported?"/>
              <param name="INSTANCE_ID" value="12" caption="Instance index for PORT"/>
            </parameters>
          </instance>
        </module>
        <module name="PTC" id="U2215" version="5.0.0">
          <instance name="PTC">
            <register-group name="PTC" name-in-module="PTC" address-space="base" offset="0x42004000"/>
            <signals>
              <signal group="DRV" index="0" function="F" pad="PA00"/>
              <signal group="DRV" index="1" function="F" pad="PA01"/>
              <signal group="DRV" index="2" function="F" pad="PA02"/>
              <signal group="DRV" index="3" function="F" pad="PA03"/>
              <signal group="DRV" index="4" function="F" pad="PA05"/>
              <signal group="DRV" index="5" function="F" pad="PA06"/>
              <signal group="DRV" index="6" function="F" pad="PA08"/>
              <signal group="DRV" index="7" function="F" pad="PA09"/>
              <signal group="DRV" index="8" function="F" pad="PA10"/>
              <signal group="DRV" index="9" function="F" pad="PA11"/>
              <signal group="DRV" index="10" function="F" pad="PA14"/>
              <signal group="DRV" index="11" function="F" pad="PA15"/>
              <signal group="DRV" index="12" function="F" pad="PA16"/>
              <signal group="DRV" index="13" function="F" pad="PA17"/>
              <signal group="DRV" index="14" function="F" pad="PA18"/>
              <signal group="DRV" index="15" function="F" pad="PA19"/>
              <signal group="DRV" index="16" function="F" pad="PA22"/>
              <signal group="DRV" index="17" function="F" pad="PA23"/>
              <signal group="DRV" index="18" function="F" pad="PA30"/>
              <signal group="DRV" index="19" function="F" pad="PA31"/>
              <signal group="DRV" index="20" function="F" pad="PB08"/>
              <signal group="DRV" index="21" function="F" pad="PB09"/>
              <signal group="DRV" index="22" function="F" pad="PA20"/>
              <signal group="DRV" index="23" function="F" pad="PA21"/>
              <signal group="DRV" index="24" function="F" pad="PA12"/>
              <signal group="DRV" index="25" function="F" pad="PA13"/>
              <signal group="DRV" index="26" function="F" pad="PB04"/>
              <signal group="DRV" index="27" function="F" pad="PB05"/>
              <signal group="DRV" index="28" function="F" pad="PB06"/>
              <signal group="DRV" index="29" function="F" pad="PB07"/>
              <signal group="DRV" index="30" function="F" pad="PB12"/>
              <signal group="DRV" index="31" function="F" pad="PB13"/>
              <signal group="ECI" index="0" function="B" pad="PA03"/>
              <signal group="ECI" index="1" function="B" pad="PA04"/>
              <signal group="ECI" index="2" function="B" pad="PA05"/>
              <signal group="ECI" index="3" function="B" pad="PA06"/>
              <signal group="X" index="0" function="B" pad="PA00"/>
              <signal group="Y" index="0" function="B" pad="PA00"/>
              <signal group="X" index="1" function="B" pad="PA01"/>
              <signal group="Y" index="1" function="B" pad="PA01"/>
              <signal group="X" index="2" function="B" pad="PA02"/>
              <signal group="Y" index="2" function="B" pad="PA02"/>
              <signal group="X" index="3" function="B" pad="PA03"/>
              <signal group="Y" index="3" function="B" pad="PA03"/>
              <signal group="X" index="4" function="B" pad="PA05"/>
              <signal group="Y" index="4" function="B" pad="PA05"/>
              <signal group="X" index="5" function="B" pad="PA06"/>
              <signal group="Y" index="5" function="B" pad="PA06"/>
              <signal group="X" index="6" function="B" pad="PA08"/>
              <signal group="Y" index="6" function="B" pad="PA08"/>
              <signal group="X" index="7" function="B" pad="PA09"/>
              <signal group="Y" index="7" function="B" pad="PA09"/>
              <signal group="X" index="8" function="B" pad="PA10"/>
              <signal group="Y" index="8" function="B" pad="PA10"/>
              <signal group="X" index="9" function="B" pad="PA11"/>
              <signal group="Y" index="9" function="B" pad="PA11"/>
              <signal group="X" index="10" function="B" pad="PA14"/>
              <signal group="Y" index="10" function="B" pad="PA14"/>
              <signal group="X" index="11" function="B" pad="PA15"/>
              <signal group="Y" index="11" function="B" pad="PA15"/>
              <signal group="X" index="12" function="B" pad="PA16"/>
              <signal group="Y" index="12" function="B" pad="PA16"/>
              <signal group="X" index="13" function="B" pad="PA17"/>
              <signal group="Y" index="13" function="B" pad="PA17"/>
              <signal group="X" index="14" function="B" pad="PA18"/>
              <signal group="Y" index="14" function="B" pad="PA18"/>
              <signal group="X" index="15" function="B" pad="PA19"/>
              <signal group="Y" index="15" function="B" pad="PA19"/>
              <signal group="X" index="16" function="B" pad="PA22"/>
              <signal group="Y" index="16" function="B" pad="PA22"/>
              <signal group="X" index="17" function="B" pad="PA23"/>
              <signal group="Y" index="17" function="B" pad="PA23"/>
              <signal group="X" index="18" function="B" pad="PA30"/>
              <signal group="Y" index="18" function="B" pad="PA30"/>
              <signal group="X" index="19" function="B" pad="PA31"/>
              <signal group="Y" index="19" function="B" pad="PA31"/>
              <signal group="X" index="20" function="B" pad="PB08"/>
              <signal group="Y" index="20" function="B" pad="PB08"/>
              <signal group="X" index="21" function="B" pad="PB09"/>
              <signal group="Y" index="21" function="B" pad="PB09"/>
              <signal group="X" index="22" function="B" pad="PA20"/>
              <signal group="Y" index="22" function="B" pad="PA20"/>
              <signal group="X" index="23" function="B" pad="PA21"/>
              <signal group="Y" index="23" function="B" pad="PA21"/>
              <signal group="X" index="24" function="B" pad="PA12"/>
              <signal group="Y" index="24" function="B" pad="PA12"/>
              <signal group="X" index="25" function="B" pad="PA13"/>
              <signal group="Y" index="25" function="B" pad="PA13"/>
              <signal group="X" index="26" function="B" pad="PB04"/>
              <signal group="Y" index="26" function="B" pad="PB04"/>
              <signal group="X" index="27" function="B" pad="PB05"/>
              <signal group="Y" index="27" function="B" pad="PB05"/>
              <signal group="X" index="28" function="B" pad="PB06"/>
              <signal group="Y" index="28" function="B" pad="PB06"/>
              <signal group="X" index="29" function="B" pad="PB07"/>
              <signal group="Y" index="29" function="B" pad="PB07"/>
              <signal group="X" index="30" function="B" pad="PB12"/>
              <signal group="Y" index="30" function="B" pad="PB12"/>
              <signal group="X" index="31" function="B" pad="PB13"/>
              <signal group="Y" index="31" function="B" pad="PB13"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_EOC" value="44" caption="Index of DMA EOC trigger"/>
              <param name="DMAC_ID_SEQ" value="45" caption="Index of DMA SEQ trigger"/>
              <param name="DMAC_ID_WCOMP" value="46" caption="Index of DMA WCOMP trigger"/>
              <param name="GCLK_ID" value="31" caption="Index of Generic Clock"/>
              <param name="LINES_MSB" value="31"/>
              <param name="LINES_NUM" value="32" caption="Number of PTC lines"/>
              <param name="INSTANCE_ID" value="80" caption="Instance index for PTC"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="U2239" version="3b0">
          <instance name="RSTC">
            <register-group name="RSTC" name-in-module="RSTC" address-space="base" offset="0x40000C00"/>
            <parameters>
              <param name="BACKUP_IMPLEMENTED" value="0"/>
              <param name="NUMBER_OF_EXTWAKE" value="0" caption="number of external wakeup line"/>
              <param name="INSTANCE_ID" value="3" caption="Instance index for RSTC"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="U2250" version="3a1">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0x40002400"/>
            <signals>
              <signal group="IN" index="0" function="G" pad="PA08"/>
              <signal group="IN" index="1" function="G" pad="PA09"/>
              <signal group="IN" index="2" function="G" pad="PA16"/>
              <signal group="IN" index="3" function="G" pad="PA17"/>
              <signal group="IN" index="4" function="G" pad="PB14"/>
              <signal group="IN" index="5" function="G" pad="PB15"/>
              <signal group="IN" index="6" function="G" pad="PC14"/>
              <signal group="IN" index="7" function="G" pad="PC15"/>
              <signal group="OUT" index="0" function="G" pad="PA18"/>
              <signal group="OUT" index="1" function="G" pad="PA19"/>
              <signal group="OUT" index="2" function="G" pad="PA22"/>
              <signal group="OUT" index="3" function="G" pad="PA23"/>
              <signal group="OUT" index="4" function="G" pad="PB16"/>
              <signal group="OUT" index="5" function="G" pad="PB17"/>
              <signal group="OUT" index="6" function="G" pad="PB18"/>
              <signal group="OUT" index="7" function="G" pad="PB19"/>
            </signals>
            <parameters>
              <param name="DMAC_ID_TIMESTAMP" value="1" caption="DMA RTC timestamp trigger"/>
              <param name="GPR_NUM" value="2" caption="Number of General-Purpose Registers"/>
              <param name="NUM_OF_ALARMS" value="1" caption="Number of Alarms"/>
              <param name="NUM_OF_BKREGS" value="0" caption="Number of Backup Registers"/>
              <param name="NUM_OF_COMP16" value="2" caption="Number of 16-bit Comparators"/>
              <param name="NUM_OF_COMP32" value="1" caption="Number of 32-bit Comparators"/>
              <param name="NUM_OF_TAMPERS" value="8" caption="Number of Tamper Inputs"/>
              <param name="PER_NUM" value="8" caption="Number of Periodic Intervals"/>
              <param name="INSTANCE_ID" value="9" caption="Instance index for RTC"/>
            </parameters>
          </instance>
        </module>
        <module name="SCB" version="1.0.0">
          <instance name="SCB">
            <register-group name="SCB" name-in-module="SCB" address-space="base" offset="0xE000ED00"/>
          </instance>
          <instance name="SCB_NS">
            <register-group name="SCB_NS" name-in-module="SCB" address-space="base" offset="0xE002ED00"/>
          </instance>
        </module>
        <module name="SERCOM" id="U2201" version="6b0">
          <instance name="SERCOM0">
            <register-group name="SERCOM0" name-in-module="SERCOM" address-space="base" offset="0x42000400"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA04" ioset="3"/>
              <signal group="PAD" index="0" function="D" pad="PA16" ioset="4"/>
              <signal group="PAD" index="0" function="C" pad="PA22" ioset="1"/>
              <signal group="PAD" index="0" function="C" pad="PB24" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PA05" ioset="3"/>
              <signal group="PAD" index="1" function="D" pad="PA17" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PA23" ioset="1"/>
              <signal group="PAD" index="1" function="C" pad="PB25" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA06" ioset="3"/>
              <signal group="PAD" index="2" function="D" pad="PA14" ioset="4"/>
              <signal group="PAD" index="2" function="D" pad="PA18" ioset="4"/>
              <signal group="PAD" index="2" function="C" pad="PA24" ioset="1"/>
              <signal group="PAD" index="2" function="C" pad="PB22" ioset="1 2"/>
              <signal group="PAD" index="2" function="C" pad="PC24" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA02" ioset="3"/>
              <signal group="PAD" index="3" function="D" pad="PA07" ioset="3"/>
              <signal group="PAD" index="3" function="D" pad="PA15" ioset="4"/>
              <signal group="PAD" index="3" function="D" pad="PA19" ioset="4"/>
              <signal group="PAD" index="3" function="C" pad="PA25" ioset="1"/>
              <signal group="PAD" index="3" function="C" pad="PB23" ioset="1 2"/>
              <signal group="PAD" index="3" function="C" pad="PC25" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PA03" ioset="3"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="4" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="5" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="0" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="17"/>
              <param name="GCLK_ID_SLOW" value="16"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="TWI_HSMODE" value="1" caption="TWI HighSpeed mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="1" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="65" caption="Instance index for SERCOM0"/>
              <param name="SPI_TX_READY_INT_SRC" value="31" caption="SPI TX READY Interrupt"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="32" caption="SPI TX COMPLETE Interrupt"/>
              <param name="SPI_RX_INT_SRC" value="33" caption="SPI RX Interrupt"/>
              <param name="SPI_ERROR_INT_SRC" value="34" caption="SPI ERROR Interrupt"/>
              <param name="I2C_0_INT_SRC" value="31" caption="I2C 0 Interrupt"/>
              <param name="I2C_1_INT_SRC" value="32" caption="I2C 1 Interrupt"/>
              <param name="I2C_2_INT_SRC" value="33" caption="I2C 2 Interrupt"/>
              <param name="I2C_3_INT_SRC" value="34" caption="I2C 3 Interrupt"/>
              <param name="USART_TX_READY_INT_SRC" value="31" caption="USART TX READY Interrupt"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="32" caption="USART TX COMPLETE Interrupt"/>
              <param name="USART_RX_INT_SRC" value="33" caption="USART RX Interrupt"/>
              <param name="USART_ERROR_INT_SRC" value="34" caption="USART ERROR Interrupt"/>
            </parameters>
          </instance>
          <instance name="SERCOM1">
            <register-group name="SERCOM1" name-in-module="SERCOM" address-space="base" offset="0x42000800"/>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="6" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="7" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="0" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="18"/>
              <param name="GCLK_ID_SLOW" value="16"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="SPI" value="0" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="TWI_HSMODE" value="1" caption="TWI HighSpeed mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="1" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="0" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="66" caption="Instance index for SERCOM1"/>
              <param name="I2C_0_INT_SRC" value="35" caption="I2C 0 Interrupt"/>
              <param name="I2C_1_INT_SRC" value="36" caption="I2C 1 Interrupt"/>
              <param name="I2C_2_INT_SRC" value="37" caption="I2C 2 Interrupt"/>
              <param name="I2C_3_INT_SRC" value="38" caption="I2C 3 Interrupt"/>
            </parameters>
          </instance>
          <instance name="SERCOM2">
            <register-group name="SERCOM2" name-in-module="SERCOM" address-space="base" offset="0x42000C00"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA08" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PA22" ioset="3"/>
              <signal group="PAD" index="0" function="C" pad="PA12" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PA09" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PA23" ioset="3"/>
              <signal group="PAD" index="1" function="C" pad="PA13" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PA10" ioset="2"/>
              <signal group="PAD" index="2" function="D" pad="PA20" ioset="3"/>
              <signal group="PAD" index="2" function="D" pad="PA24" ioset="3"/>
              <signal group="PAD" index="2" function="C" pad="PA14" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PA11" ioset="2"/>
              <signal group="PAD" index="3" function="D" pad="PA21" ioset="3"/>
              <signal group="PAD" index="3" function="D" pad="PA25" ioset="3"/>
              <signal group="PAD" index="3" function="C" pad="PA15" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="8" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="9" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="0" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="19"/>
              <param name="GCLK_ID_SLOW" value="16"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="TWI_HSMODE" value="1" caption="TWI HighSpeed mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="1" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="67" caption="Instance index for SERCOM2"/>
              <param name="SPI_TX_READY_INT_SRC" value="39" caption="SPI TX READY Interrupt"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="40" caption="SPI TX COMPLETE Interrupt"/>
              <param name="SPI_RX_INT_SRC" value="41" caption="SPI RX Interrupt"/>
              <param name="SPI_ERROR_INT_SRC" value="42" caption="SPI ERROR Interrupt"/>
              <param name="I2C_0_INT_SRC" value="39" caption="I2C 0 Interrupt"/>
              <param name="I2C_1_INT_SRC" value="40" caption="I2C 1 Interrupt"/>
              <param name="I2C_2_INT_SRC" value="41" caption="I2C 2 Interrupt"/>
              <param name="I2C_3_INT_SRC" value="42" caption="I2C 3 Interrupt"/>
              <param name="USART_TX_READY_INT_SRC" value="39" caption="USART TX READY Interrupt"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="40" caption="USART TX COMPLETE Interrupt"/>
              <param name="USART_RX_INT_SRC" value="41" caption="USART RX Interrupt"/>
              <param name="USART_ERROR_INT_SRC" value="42" caption="USART ERROR Interrupt"/>
            </parameters>
          </instance>
          <instance name="SERCOM3">
            <register-group name="SERCOM3" name-in-module="SERCOM" address-space="base" offset="0x42001000"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PB08" ioset="4"/>
              <signal group="PAD" index="0" function="C" pad="PB12" ioset="1"/>
              <signal group="PAD" index="0" function="C" pad="PB20" ioset="2"/>
              <signal group="PAD" index="0" function="C" pad="PB02" ioset="3"/>
              <signal group="PAD" index="1" function="D" pad="PB09" ioset="4"/>
              <signal group="PAD" index="1" function="C" pad="PB13" ioset="1"/>
              <signal group="PAD" index="1" function="C" pad="PB21" ioset="2"/>
              <signal group="PAD" index="1" function="C" pad="PB03" ioset="3"/>
              <signal group="PAD" index="2" function="D" pad="PB18" ioset="2"/>
              <signal group="PAD" index="2" function="C" pad="PB14" ioset="1 4"/>
              <signal group="PAD" index="2" function="C" pad="PA20" ioset="2 3"/>
              <signal group="PAD" index="2" function="C" pad="PB00" ioset="3"/>
              <signal group="PAD" index="3" function="D" pad="PB19" ioset="2"/>
              <signal group="PAD" index="3" function="C" pad="PB15" ioset="1 4"/>
              <signal group="PAD" index="3" function="C" pad="PA21" ioset="2 3"/>
              <signal group="PAD" index="3" function="C" pad="PB01" ioset="3"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="10" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="11" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="0" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="20"/>
              <param name="GCLK_ID_SLOW" value="16"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="TWI_HSMODE" value="1" caption="TWI HighSpeed mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="1" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="68" caption="Instance index for SERCOM3"/>
              <param name="SPI_TX_READY_INT_SRC" value="43" caption="SPI TX READY Interrupt"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="44" caption="SPI TX COMPLETE Interrupt"/>
              <param name="SPI_RX_INT_SRC" value="45" caption="SPI RX Interrupt"/>
              <param name="SPI_ERROR_INT_SRC" value="46" caption="SPI ERROR Interrupt"/>
              <param name="I2C_0_INT_SRC" value="43" caption="I2C 0 Interrupt"/>
              <param name="I2C_1_INT_SRC" value="44" caption="I2C 1 Interrupt"/>
              <param name="I2C_2_INT_SRC" value="45" caption="I2C 2 Interrupt"/>
              <param name="I2C_3_INT_SRC" value="46" caption="I2C 3 Interrupt"/>
              <param name="USART_TX_READY_INT_SRC" value="43" caption="USART TX READY Interrupt"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="44" caption="USART TX COMPLETE Interrupt"/>
              <param name="USART_RX_INT_SRC" value="45" caption="USART RX Interrupt"/>
              <param name="USART_ERROR_INT_SRC" value="46" caption="USART ERROR Interrupt"/>
            </parameters>
          </instance>
          <instance name="SERCOM4">
            <register-group name="SERCOM4" name-in-module="SERCOM" address-space="base" offset="0x42001400"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PA12" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PB24" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PA13" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PB25" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PC24" ioset="1 2"/>
              <signal group="PAD" index="3" function="D" pad="PC25" ioset="1 2"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="12" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="13" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="0" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="21"/>
              <param name="GCLK_ID_SLOW" value="16"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="TWI_HSMODE" value="1" caption="TWI HighSpeed mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="1" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="69" caption="Instance index for SERCOM4"/>
              <param name="SPI_TX_READY_INT_SRC" value="47" caption="SPI TX READY Interrupt"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="48" caption="SPI TX COMPLETE Interrupt"/>
              <param name="SPI_RX_INT_SRC" value="49" caption="SPI RX Interrupt"/>
              <param name="SPI_ERROR_INT_SRC" value="50" caption="SPI ERROR Interrupt"/>
              <param name="I2C_0_INT_SRC" value="47" caption="I2C 0 Interrupt"/>
              <param name="I2C_1_INT_SRC" value="48" caption="I2C 1 Interrupt"/>
              <param name="I2C_2_INT_SRC" value="49" caption="I2C 2 Interrupt"/>
              <param name="I2C_3_INT_SRC" value="50" caption="I2C 3 Interrupt"/>
              <param name="USART_TX_READY_INT_SRC" value="47" caption="USART TX READY Interrupt"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="48" caption="USART TX COMPLETE Interrupt"/>
              <param name="USART_RX_INT_SRC" value="49" caption="USART RX Interrupt"/>
              <param name="USART_ERROR_INT_SRC" value="50" caption="USART ERROR Interrupt"/>
            </parameters>
          </instance>
          <instance name="SERCOM5">
            <register-group name="SERCOM5" name-in-module="SERCOM" address-space="base" offset="0x42001800"/>
            <signals>
              <signal group="PAD" index="0" function="D" pad="PB02" ioset="4"/>
              <signal group="PAD" index="0" function="D" pad="PB20" ioset="2"/>
              <signal group="PAD" index="0" function="D" pad="PB30" ioset="3"/>
              <signal group="PAD" index="0" function="C" pad="PB16" ioset="1"/>
              <signal group="PAD" index="1" function="D" pad="PB03" ioset="4"/>
              <signal group="PAD" index="1" function="D" pad="PB21" ioset="2"/>
              <signal group="PAD" index="1" function="D" pad="PB31" ioset="3"/>
              <signal group="PAD" index="1" function="C" pad="PB17" ioset="1"/>
              <signal group="PAD" index="2" function="D" pad="PB00" ioset="3 4"/>
              <signal group="PAD" index="2" function="D" pad="PB22" ioset="2 4"/>
              <signal group="PAD" index="2" function="C" pad="PB18" ioset="1"/>
              <signal group="PAD" index="3" function="D" pad="PB01" ioset="3 4"/>
              <signal group="PAD" index="3" function="D" pad="PB23" ioset="2 4"/>
              <signal group="PAD" index="3" function="C" pad="PB19" ioset="1"/>
            </signals>
            <parameters>
              <param name="CLK_REDUCTION" value="1" caption="Reduce clock options to pin 1 for SPI and USART"/>
              <param name="DMA" value="1" caption="DMA support implemented?"/>
              <param name="DMAC_ID_RX" value="14" caption="Index of DMA RX trigger"/>
              <param name="DMAC_ID_TX" value="15" caption="Index of DMA TX trigger"/>
              <param name="FIFO_IMPLEMENTED" value="1" caption="FIFO Rx/Tx implemented?"/>
              <param name="FIFO_SIZE" value="8" caption="Rx-Tx FIFO size in bytes"/>
              <param name="FSYNC_IMPLEMENTED" value="0" caption="SPI Frame Synch mode implemented?"/>
              <param name="GCLK_ID_CORE" value="22"/>
              <param name="GCLK_ID_SLOW" value="16"/>
              <param name="INT_MSB" value="6"/>
              <param name="PMSB" value="3"/>
              <param name="SPI" value="1" caption="SPI mode implemented?"/>
              <param name="TWIM" value="1" caption="TWI Master mode implemented?"/>
              <param name="TWIS" value="1" caption="TWI Slave mode implemented?"/>
              <param name="TWI_HSMODE" value="1" caption="TWI HighSpeed mode implemented?"/>
              <param name="ULTRA_IMPLEMENTATION" value="1" caption="ULTRA platform compatibility?"/>
              <param name="USART" value="1" caption="USART mode implemented?"/>
              <param name="USART_AUTOBAUD" value="1" caption="USART autobaud implemented?"/>
              <param name="USART_IRDA" value="1" caption="USART IrDA implemented?"/>
              <param name="USART_ISO7816" value="1" caption="USART ISO7816 mode implemented?"/>
              <param name="USART_LIN_MASTER" value="1" caption="USART LIN Master mode implemented?"/>
              <param name="USART_RS485" value="1" caption="USART RS485 mode implemented?"/>
              <param name="INSTANCE_ID" value="70" caption="Instance index for SERCOM5"/>
              <param name="SPI_TX_READY_INT_SRC" value="51" caption="SPI TX READY Interrupt"/>
              <param name="SPI_TX_COMPLETE_INT_SRC" value="52" caption="SPI TX COMPLETE Interrupt"/>
              <param name="SPI_RX_INT_SRC" value="53" caption="SPI RX Interrupt"/>
              <param name="SPI_ERROR_INT_SRC" value="54" caption="SPI ERROR Interrupt"/>
              <param name="I2C_0_INT_SRC" value="51" caption="I2C 0 Interrupt"/>
              <param name="I2C_1_INT_SRC" value="52" caption="I2C 1 Interrupt"/>
              <param name="I2C_2_INT_SRC" value="53" caption="I2C 2 Interrupt"/>
              <param name="I2C_3_INT_SRC" value="54" caption="I2C 3 Interrupt"/>
              <param name="USART_TX_READY_INT_SRC" value="51" caption="USART TX READY Interrupt"/>
              <param name="USART_TX_COMPLETE_INT_SRC" value="52" caption="USART TX COMPLETE Interrupt"/>
              <param name="USART_RX_INT_SRC" value="53" caption="USART RX Interrupt"/>
              <param name="USART_ERROR_INT_SRC" value="54" caption="USART ERROR Interrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="U2117" version="5a0">
          <instance name="SUPC">
            <register-group name="SUPC" name-in-module="SUPC" address-space="base" offset="0x40001800"/>
            <parameters>
              <param name="BOD12_CALIB_MSB" value="5"/>
              <param name="BOD33_CALIB_MSB" value="5"/>
              <param name="HAS_STDBYPL0_BIT" value="1" caption="STDBYPL0 bit is present"/>
              <param name="HAS_LPEFF_BIT" value="1" caption="LPEFF bit is present"/>
              <param name="HAS_SEL_BIT" value="1" caption="SEL bit is present"/>
              <param name="HAS_BOD33_REG_NAME" value="1" caption="Name of BOD register is BOD33"/>
              <param name="HAS_VREFSEL_BIT" value="1" caption="VREFSEL bit is present"/>
              <param name="INSTANCE_ID" value="6" caption="Instance index for SUPC"/>
            </parameters>
          </instance>
        </module>
        <module name="SysTick" version="1.0.0">
          <instance name="SysTick">
            <register-group name="SysTick" name-in-module="SysTick" address-space="base" offset="0xE000E010"/>
          </instance>
          <instance name="SysTick_NS">
            <register-group name="SysTick_NS" name-in-module="SysTick" address-space="base" offset="0xE002E010"/>
            <parameters>
              <param name="__SYST_NUM" value="2" caption="Number of implemented SysTick timers"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="U2249" version="3.c.0">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0x42001C00"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA22"/>
              <signal group="WO" index="0" function="E" pad="PB08"/>
              <signal group="WO" index="0" function="E" pad="PB12"/>
              <signal group="WO" index="0" function="E" pad="PA14"/>
              <signal group="WO" index="1" function="E" pad="PA23"/>
              <signal group="WO" index="1" function="E" pad="PB09"/>
              <signal group="WO" index="1" function="E" pad="PB13"/>
              <signal group="WO" index="1" function="E" pad="PA15"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="16" caption="Indexes of DMA Overflow trigger"/>
              <param name="DMAC_ID_MC0" value="17" caption="Indexes of DMA Match/Compare0 trigger"/>
              <param name="DMAC_ID_MC1" value="18" caption="Indexes of DMA Match/Compare1 trigger"/>
              <param name="EXT" value="1" caption="Coding of implemented extended features (keep 0 value)"/>
              <param name="GCLK_ID" value="23" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="1" caption="TC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="INSTANCE_ID" value="71" caption="Instance index for TC0"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0x42002000"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA20"/>
              <signal group="WO" index="0" function="E" pad="PA24"/>
              <signal group="WO" index="0" function="E" pad="PB14"/>
              <signal group="WO" index="1" function="E" pad="PA25"/>
              <signal group="WO" index="1" function="E" pad="PB15"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="19" caption="Indexes of DMA Overflow trigger"/>
              <param name="DMAC_ID_MC0" value="20" caption="Indexes of DMA Match/Compare0 trigger"/>
              <param name="DMAC_ID_MC1" value="21" caption="Indexes of DMA Match/Compare1 trigger"/>
              <param name="EXT" value="1" caption="Coding of implemented extended features (keep 0 value)"/>
              <param name="GCLK_ID" value="23" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="2" caption="TC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="INSTANCE_ID" value="72" caption="Instance index for TC1"/>
            </parameters>
          </instance>
          <instance name="TC2">
            <register-group name="TC2" name-in-module="TC" address-space="base" offset="0x42002400"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA18"/>
              <signal group="WO" index="0" function="E" pad="PB02"/>
              <signal group="WO" index="0" function="E" pad="PB16"/>
              <signal group="WO" index="0" function="E" pad="PC24"/>
              <signal group="WO" index="1" function="E" pad="PA19"/>
              <signal group="WO" index="1" function="E" pad="PB03"/>
              <signal group="WO" index="1" function="E" pad="PB17"/>
              <signal group="WO" index="1" function="E" pad="PC25"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2"/>
              <param name="DMAC_ID_OVF" value="22" caption="Indexes of DMA Overflow trigger"/>
              <param name="DMAC_ID_MC0" value="23" caption="Indexes of DMA Match/Compare0 trigger"/>
              <param name="DMAC_ID_MC1" value="24" caption="Indexes of DMA Match/Compare1 trigger"/>
              <param name="EXT" value="1" caption="Coding of implemented extended features (keep 0 value)"/>
              <param name="GCLK_ID" value="24" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="INSTANCE_ID" value="73" caption="Instance index for TC2"/>
            </parameters>
          </instance>
        </module>
        <module name="TCC" id="U2213" version="4a0">
          <instance name="TCC0">
            <register-group name="TCC0" name-in-module="TCC" address-space="base" offset="0x42002800"/>
            <signals>
              <signal group="WO" index="0" function="J" pad="PB18"/>
              <signal group="WO" index="0" function="E" pad="PA04"/>
              <signal group="WO" index="0" function="E" pad="PA08"/>
              <signal group="WO" index="0" function="E" pad="PB30"/>
              <signal group="WO" index="1" function="J" pad="PB19"/>
              <signal group="WO" index="1" function="E" pad="PA05"/>
              <signal group="WO" index="1" function="E" pad="PA09"/>
              <signal group="WO" index="1" function="E" pad="PB31"/>
              <signal group="WO" index="2" function="J" pad="PA10"/>
              <signal group="WO" index="2" function="J" pad="PA18"/>
              <signal group="WO" index="2" function="J" pad="PB20"/>
              <signal group="WO" index="3" function="J" pad="PA11"/>
              <signal group="WO" index="3" function="J" pad="PA19"/>
              <signal group="WO" index="3" function="J" pad="PB21"/>
              <signal group="WO" index="4" function="J" pad="PA22"/>
              <signal group="WO" index="4" function="J" pad="PB16"/>
              <signal group="WO" index="4" function="J" pad="PA14"/>
              <signal group="WO" index="5" function="J" pad="PA15"/>
              <signal group="WO" index="5" function="J" pad="PA23"/>
              <signal group="WO" index="5" function="J" pad="PB17"/>
              <signal group="WO" index="6" function="J" pad="PA12"/>
              <signal group="WO" index="6" function="J" pad="PA16"/>
              <signal group="WO" index="6" function="J" pad="PA20"/>
              <signal group="WO" index="6" function="J" pad="PB12"/>
              <signal group="WO" index="7" function="J" pad="PA13"/>
              <signal group="WO" index="7" function="J" pad="PA17"/>
              <signal group="WO" index="7" function="J" pad="PA21"/>
              <signal group="WO" index="7" function="J" pad="PB13"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="4" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_OVF" value="25" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DMAC_ID_MC0" value="26" caption="Indexes of DMA Match/Compare 0 trigger"/>
              <param name="DMAC_ID_MC1" value="27" caption="Indexes of DMA Match/Compare 1 trigger"/>
              <param name="DMAC_ID_MC2" value="28" caption="Indexes of DMA Match/Compare 2 trigger"/>
              <param name="DMAC_ID_MC3" value="29" caption="Indexes of DMA Match/Compare 3 trigger"/>
              <param name="DTI" value="1" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="25" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="1" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="8" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="24"/>
              <param name="SWAP" value="1" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="74" caption="Instance index for TCC0"/>
            </parameters>
          </instance>
          <instance name="TCC1">
            <register-group name="TCC1" name-in-module="TCC" address-space="base" offset="0x42002C00"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA06"/>
              <signal group="WO" index="0" function="E" pad="PA10"/>
              <signal group="WO" index="0" function="E" pad="PA30"/>
              <signal group="WO" index="1" function="E" pad="PA07"/>
              <signal group="WO" index="1" function="E" pad="PA11"/>
              <signal group="WO" index="1" function="E" pad="PA31"/>
              <signal group="WO" index="2" function="J" pad="PA08"/>
              <signal group="WO" index="2" function="J" pad="PA24"/>
              <signal group="WO" index="2" function="J" pad="PB30"/>
              <signal group="WO" index="3" function="J" pad="PA09"/>
              <signal group="WO" index="3" function="J" pad="PA25"/>
              <signal group="WO" index="3" function="J" pad="PB31"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_OVF" value="30" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DMAC_ID_MC0" value="31" caption="Indexes of DMA Match/Compare 0 trigger"/>
              <param name="DMAC_ID_MC1" value="32" caption="Indexes of DMA Match/Compare 1 trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="25" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="2" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="4" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="24"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="75" caption="Instance index for TCC1"/>
            </parameters>
          </instance>
          <instance name="TCC2">
            <register-group name="TCC2" name-in-module="TCC" address-space="base" offset="0x42003000"/>
            <signals>
              <signal group="WO" index="0" function="E" pad="PA12"/>
              <signal group="WO" index="0" function="E" pad="PA16"/>
              <signal group="WO" index="0" function="E" pad="PA00"/>
              <signal group="WO" index="1" function="E" pad="PA13"/>
              <signal group="WO" index="1" function="E" pad="PA17"/>
              <signal group="WO" index="1" function="E" pad="PA01"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="2" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="0" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_OVF" value="33" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DMAC_ID_MC0" value="34" caption="Indexes of DMA Match/Compare 0 trigger"/>
              <param name="DMAC_ID_MC1" value="35" caption="Indexes of DMA Match/Compare 1 trigger"/>
              <param name="DTI" value="0" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="26" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="0" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="2" caption="Number of Output Waveforms"/>
              <param name="PG" value="0" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="16"/>
              <param name="SWAP" value="0" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="76" caption="Instance index for TCC2"/>
            </parameters>
          </instance>
          <instance name="TCC3">
            <register-group name="TCC3" name-in-module="TCC" address-space="base" offset="0x42003400"/>
            <signals>
              <signal group="WO" index="0" function="J" pad="PA02"/>
              <signal group="WO" index="0" function="J" pad="PB22"/>
              <signal group="WO" index="1" function="J" pad="PA03"/>
              <signal group="WO" index="1" function="J" pad="PB23"/>
              <signal group="WO" index="2" function="J" pad="PA04"/>
              <signal group="WO" index="2" function="J" pad="PB02"/>
              <signal group="WO" index="3" function="J" pad="PA05"/>
              <signal group="WO" index="3" function="J" pad="PB03"/>
              <signal group="WO" index="4" function="J" pad="PA06"/>
              <signal group="WO" index="4" function="J" pad="PA30"/>
              <signal group="WO" index="5" function="J" pad="PA07"/>
              <signal group="WO" index="5" function="J" pad="PA31"/>
              <signal group="WO" index="6" function="J" pad="PB08"/>
              <signal group="WO" index="7" function="J" pad="PB09"/>
            </signals>
            <parameters>
              <param name="CC_NUM" value="4" caption="Number of Compare/Capture units"/>
              <param name="DITHERING" value="1" caption="Dithering feature implemented"/>
              <param name="DMAC_ID_OVF" value="36" caption="DMA overflow/underflow/retrigger trigger"/>
              <param name="DMAC_ID_MC0" value="37" caption="Indexes of DMA Match/Compare 0 trigger"/>
              <param name="DMAC_ID_MC1" value="38" caption="Indexes of DMA Match/Compare 1 trigger"/>
              <param name="DMAC_ID_MC2" value="39" caption="Indexes of DMA Match/Compare 2 trigger"/>
              <param name="DMAC_ID_MC3" value="40" caption="Indexes of DMA Match/Compare 3 trigger"/>
              <param name="DTI" value="1" caption="Dead-Time-Insertion feature implemented"/>
              <param name="GCLK_ID" value="27" caption="Index of Generic Clock"/>
              <param name="MASTER_SLAVE_MODE" value="0" caption="TCC type 0 : NA, 1 : Master, 2 : Slave"/>
              <param name="OTMX" value="1" caption="Output Matrix feature implemented"/>
              <param name="OW_NUM" value="8" caption="Number of Output Waveforms"/>
              <param name="PG" value="1" caption="Pattern Generation feature implemented"/>
              <param name="SIZE" value="24"/>
              <param name="SWAP" value="1" caption="DTI outputs swap feature implemented"/>
              <param name="INSTANCE_ID" value="77" caption="Instance index for TCC3"/>
            </parameters>
          </instance>
        </module>
        <module name="TRAM" id="U2801" version="2.0.0">
          <instance name="TRAM">
            <register-group name="TRAM" name-in-module="TRAM" address-space="base" offset="0x42005400"/>
            <parameters>
              <param name="ADDR_MSB" value="6" caption="Value of the MSB bit of physical RAM address"/>
              <param name="WORDS" value="128" caption="number of 32-bit words in physical RAM"/>
              <param name="INSTANCE_ID" value="85" caption="Instance index for TRAM"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="U2242" version="1d0">
          <instance name="TRNG">
            <register-group name="TRNG" name-in-module="TRNG" address-space="base" offset="0x42004400"/>
            <parameters>
              <param name="INSTANCE_ID" value="81" caption="Instance index for TRNG"/>
            </parameters>
          </instance>
        </module>
        <module name="USB" id="U2222" version="1.2.0">
          <instance name="USB">
            <register-group name="USB" name-in-module="USB" address-space="base" offset="0x4100A000"/>
            <signals>
              <signal group="DM" function="G" pad="PA24"/>
              <signal group="DP" function="G" pad="PA25"/>
              <signal group="SOF_1KHZ" function="G" pad="PB22"/>
            </signals>
            <parameters>
              <param name="AHB_2_USB_FIFO_DEPTH" value="4" caption="bytes number, should be at least 2, and 2^n (4,8,16 ...)"/>
              <param name="AHB_2_USB_RD_DATA_BITS" value="8" caption="8, 16 or 32, here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="AHB_2_USB_WR_DATA_BITS" value="32" caption="8, 16 or 32 : here, AHB transfer is made in word mode"/>
              <param name="AHB_2_USB_WR_THRESHOLD" value="2" caption="as soon as there are N bytes-free inside the fifo, ahb read transfer is requested"/>
              <param name="DATA_BUS_16_8" value="0" caption="UTMI/SIE data bus size : 0 -&gt; 8 bits, 1 -&gt; 16 bits"/>
              <param name="EPNUM" value="8" caption="parameter for rtl : max of ENDPOINT and PIPE NUM"/>
              <param name="EPT_NUM" value="8" caption="Number of USB end points"/>
              <param name="GCLK_ID" value="7" caption="Index of Generic Clock"/>
              <param name="INITIAL_CONTROL_QOS" value="3" caption="CONTROL QOS RESET value"/>
              <param name="INITIAL_DATA_QOS" value="3" caption="DATA QOS RESET value"/>
              <param name="MISSING_SOF_DET_IMPLEMENTED" value="1" caption="48 mHz xPLL feature implemented"/>
              <param name="PIPE_NUM" value="8" caption="Number of USB pipes"/>
              <param name="SYSTEM_CLOCK_IS_CKUSB" value="0" caption="Dual (1'b0) or Single (1'b1) clock system"/>
              <param name="USB_2_AHB_FIFO_DEPTH" value="4" caption="bytes number, should be at least 2, and 2^n (4,8,16 ...)"/>
              <param name="USB_2_AHB_RD_DATA_BITS" value="16" caption="8, 16 or 32, here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="USB_2_AHB_RD_THRESHOLD" value="2" caption="as soon as there are 16 bytes-free inside the fifo, ahb read transfer is requested"/>
              <param name="USB_2_AHB_WR_DATA_BITS" value="8" caption="8, 16 or 32 : here : 8-bits is required as UTMI interface should work in 8-bits mode"/>
              <param name="INSTANCE_ID" value="37" caption="Instance index for USB"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="U2251" version="2.0.0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0x40002000"/>
            <parameters>
              <param name="INSTANCE_ID" value="8" caption="Instance index for WDT"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt name="Reset" index="-15" caption="Reset Vector, invoked on Power up and warm reset" header:alternate-caption="Reset Vector"/>
        <interrupt name="NonMaskableInt" index="-14" caption="Non maskable Interrupt, cannot be stopped or preempted" header:alternate-caption="Non-maskable Interrupt"/>
        <interrupt name="HardFault" index="-13" caption="Hard Fault, all classes of Fault" header:alternate-caption="Hard Fault"/>
        <interrupt name="SVCall" index="-5" caption="System Service Call via SVC instruction" header:alternate-caption="SuperVisor Call"/>
        <interrupt name="PendSV" index="-2" caption="Pendable request for system service" header:alternate-caption="Pendable SerVice"/>
        <interrupt name="SysTick" index="-1" caption="System Tick Timer"/>
        <interrupt name="SYSTEM" index="0" module-instance="MCLK OSCCTRL OSC32KCTRL PM SUPC" caption="System peripherals shared interrupt"/>
        <interrupt name="WDT" index="1" module-instance="WDT" caption="Watchdog Timer"/>
        <interrupt name="RTC" index="2" module-instance="RTC" caption="Real Time Counter"/>
        <interrupt name="EIC_EXTINT_0" index="3" module-instance="EIC" caption="External Channel 0"/>
        <interrupt name="EIC_EXTINT_1" index="4" module-instance="EIC" caption="External Channel 1"/>
        <interrupt name="EIC_EXTINT_2" index="5" module-instance="EIC" caption="External Channel 2"/>
        <interrupt name="EIC_EXTINT_3" index="6" module-instance="EIC" caption="External Channel 3"/>
        <interrupt name="EIC_EXTINT_4" index="7" module-instance="EIC" caption="External Channel 4"/>
        <interrupt name="EIC_EXTINT_5" index="8" module-instance="EIC" caption="External Channel 5"/>
        <interrupt name="EIC_EXTINT_6" index="9" module-instance="EIC" caption="External Channel 6"/>
        <interrupt name="EIC_EXTINT_7" index="10" module-instance="EIC" caption="External Channel 7"/>
        <interrupt name="EIC_OTHER" index="11" module-instance="EIC" caption="External Channel 8..X"/>
        <interrupt name="FREQM" index="12" module-instance="FREQM" caption="Frequency Meter"/>
        <interrupt name="NVMCTRL" index="13" module-instance="NVMCTRL" caption="Non-Volatile Memory Controller"/>
        <interrupt name="PORT" index="14" module-instance="PORT" caption="Port Non-Secure Check"/>
        <interrupt name="DMAC_0" index="15" module-instance="DMAC" caption="DMA Channel 0"/>
        <interrupt name="DMAC_1" index="16" module-instance="DMAC" caption="DMA Channel 1"/>
        <interrupt name="DMAC_2" index="17" module-instance="DMAC" caption="DMA Channel 2"/>
        <interrupt name="DMAC_3" index="18" module-instance="DMAC" caption="DMA Channel 3"/>
        <interrupt name="DMAC_OTHER" index="19" module-instance="DMAC" caption="DMA Channel 4..X"/>
        <interrupt name="USB" index="20" module-instance="USB" caption="Universal Serial Bus"/>
        <interrupt name="EVSYS_0" index="21" module-instance="EVSYS" caption="Event System Channel 0"/>
        <interrupt name="EVSYS_1" index="22" module-instance="EVSYS" caption="Event System Channel 1"/>
        <interrupt name="EVSYS_2" index="23" module-instance="EVSYS" caption="Event System Channel 2"/>
        <interrupt name="EVSYS_3" index="24" module-instance="EVSYS" caption="Event System Channel 3"/>
        <interrupt name="EVSYS_4" index="25" module-instance="EVSYS" caption="Event System Channel 4"/>
        <interrupt name="EVSYS_5" index="26" module-instance="EVSYS" caption="Event System Channel 5"/>
        <interrupt name="EVSYS_6" index="27" module-instance="EVSYS" caption="Event System Channel 6"/>
        <interrupt name="EVSYS_7" index="28" module-instance="EVSYS" caption="Event System Channel 7"/>
        <interrupt name="EVSYS_NSCHK" index="29" module-instance="EVSYS" caption="Event System Non-Secure Check"/>
        <interrupt name="PAC" index="30" module-instance="PAC" caption="Peripheral Access Controller"/>
        <interrupt name="SERCOM0_0" index="31" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_1" index="32" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_2" index="33" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM0_OTHER" index="34" module-instance="SERCOM0" caption="Serial Communication Interface 0"/>
        <interrupt name="SERCOM1_0" index="35" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_1" index="36" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_2" index="37" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM1_OTHER" index="38" module-instance="SERCOM1" caption="Serial Communication Interface 1"/>
        <interrupt name="SERCOM2_0" index="39" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_1" index="40" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_2" index="41" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM2_OTHER" index="42" module-instance="SERCOM2" caption="Serial Communication Interface 2"/>
        <interrupt name="SERCOM3_0" index="43" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_1" index="44" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_2" index="45" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM3_OTHER" index="46" module-instance="SERCOM3" caption="Serial Communication Interface 3"/>
        <interrupt name="SERCOM4_0" index="47" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_1" index="48" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_2" index="49" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM4_OTHER" index="50" module-instance="SERCOM4" caption="Serial Communication Interface 4"/>
        <interrupt name="SERCOM5_0" index="51" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_1" index="52" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_2" index="53" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="SERCOM5_OTHER" index="54" module-instance="SERCOM5" caption="Serial Communication Interface 5"/>
        <interrupt name="TC0" index="55" module-instance="TC0" caption="Timer Counter 0"/>
        <interrupt name="TC1" index="56" module-instance="TC1" caption="Timer Counter 1"/>
        <interrupt name="TC2" index="57" module-instance="TC2" caption="Timer Counter 2"/>
        <interrupt name="TCC0" index="58" module-instance="TCC0" caption="TCC Match/Compare 0"/>
        <interrupt name="TCC1" index="59" module-instance="TCC1" caption="TCC Match/Compare 1"/>
        <interrupt name="TCC2" index="60" module-instance="TCC2" caption="TCC Match/Compare 2"/>
        <interrupt name="TCC3" index="61" module-instance="TCC3" caption="TCC Match/Compare 3"/>
        <interrupt name="ADC_OTHER" index="62" module-instance="ADC" caption="Analog To Digital Converter"/>
        <interrupt name="ADC_RESRDY" index="63" module-instance="ADC" caption="ADC Result Ready"/>
        <interrupt name="AC" index="64" module-instance="AC" caption="Analog Comparator"/>
        <interrupt name="DAC_UNDERRUN" index="65" module-instance="DAC" caption="Digital to Analog Converter"/>
        <interrupt name="DAC_EMPTY" index="66" module-instance="DAC" caption="DAC Buffer 0 Empty"/>
        <interrupt name="PTC" index="67" module-instance="PTC" caption="Peripheral Touch Controller"/>
        <interrupt name="TRNG" index="68" module-instance="TRNG" caption="True Random Generator"/>
        <interrupt name="I2S" index="69" module-instance="I2S" caption="Inter-IC Sound Interface"/>
        <interrupt name="TRAM" index="70" module-instance="TRAM" caption="Trust Ram"/>
      </interrupts>
      <events>
        <generators>
          <generator name="OSCCTRL_XOSC_FAIL" index="1" module-instance="OSCCTRL"/>
          <generator name="OSC32KCTRL_XOSC32K_FAIL" index="2" module-instance="OSC32KCTRL"/>
          <generator name="SUPC_BOD33DET" index="3" module-instance="SUPC"/>
          <generator name="RTC_PER_0" index="4" module-instance="RTC"/>
          <generator name="RTC_PER_1" index="5" module-instance="RTC"/>
          <generator name="RTC_PER_2" index="6" module-instance="RTC"/>
          <generator name="RTC_PER_3" index="7" module-instance="RTC"/>
          <generator name="RTC_PER_4" index="8" module-instance="RTC"/>
          <generator name="RTC_PER_5" index="9" module-instance="RTC"/>
          <generator name="RTC_PER_6" index="10" module-instance="RTC"/>
          <generator name="RTC_PER_7" index="11" module-instance="RTC"/>
          <generator name="RTC_CMP_0" index="12" module-instance="RTC"/>
          <generator name="RTC_CMP_1" index="13" module-instance="RTC"/>
          <generator name="RTC_TAMPER" index="14" module-instance="RTC"/>
          <generator name="RTC_OVF" index="15" module-instance="RTC"/>
          <generator name="RTC_PERD" index="16" module-instance="RTC"/>
          <generator name="EIC_EXTINT_0" index="17" module-instance="EIC"/>
          <generator name="EIC_EXTINT_1" index="18" module-instance="EIC"/>
          <generator name="EIC_EXTINT_2" index="19" module-instance="EIC"/>
          <generator name="EIC_EXTINT_3" index="20" module-instance="EIC"/>
          <generator name="EIC_EXTINT_4" index="21" module-instance="EIC"/>
          <generator name="EIC_EXTINT_5" index="22" module-instance="EIC"/>
          <generator name="EIC_EXTINT_6" index="23" module-instance="EIC"/>
          <generator name="EIC_EXTINT_7" index="24" module-instance="EIC"/>
          <generator name="EIC_EXTINT_8" index="25" module-instance="EIC"/>
          <generator name="EIC_EXTINT_9" index="26" module-instance="EIC"/>
          <generator name="EIC_EXTINT_10" index="27" module-instance="EIC"/>
          <generator name="EIC_EXTINT_11" index="28" module-instance="EIC"/>
          <generator name="EIC_EXTINT_12" index="29" module-instance="EIC"/>
          <generator name="EIC_EXTINT_13" index="30" module-instance="EIC"/>
          <generator name="EIC_EXTINT_14" index="31" module-instance="EIC"/>
          <generator name="EIC_EXTINT_15" index="32" module-instance="EIC"/>
          <generator name="DMAC_CH_0" index="33" module-instance="DMAC"/>
          <generator name="DMAC_CH_1" index="34" module-instance="DMAC"/>
          <generator name="DMAC_CH_2" index="35" module-instance="DMAC"/>
          <generator name="DMAC_CH_3" index="36" module-instance="DMAC"/>
          <generator name="DMAC_CH_4" index="37" module-instance="DMAC"/>
          <generator name="DMAC_CH_5" index="38" module-instance="DMAC"/>
          <generator name="DMAC_CH_6" index="39" module-instance="DMAC"/>
          <generator name="DMAC_CH_7" index="40" module-instance="DMAC"/>
          <generator name="TC0_OVF" index="41" module-instance="TC0"/>
          <generator name="TC0_MC_0" index="42" module-instance="TC0"/>
          <generator name="TC0_MC_1" index="43" module-instance="TC0"/>
          <generator name="TC1_OVF" index="44" module-instance="TC1"/>
          <generator name="TC1_MC_0" index="45" module-instance="TC1"/>
          <generator name="TC1_MC_1" index="46" module-instance="TC1"/>
          <generator name="TC2_OVF" index="47" module-instance="TC2"/>
          <generator name="TC2_MC_0" index="48" module-instance="TC2"/>
          <generator name="TC2_MC_1" index="49" module-instance="TC2"/>
          <generator name="TCC0_TRG" index="50" module-instance="TCC0"/>
          <generator name="TCC0_CNT" index="51" module-instance="TCC0"/>
          <generator name="TCC0_MC_0" index="52" module-instance="TCC0"/>
          <generator name="TCC0_MC_1" index="53" module-instance="TCC0"/>
          <generator name="TCC0_MC_2" index="54" module-instance="TCC0"/>
          <generator name="TCC0_MC_3" index="55" module-instance="TCC0"/>
          <generator name="TCC0_OVF" index="56" module-instance="TCC0"/>
          <generator name="TCC1_TRG" index="57" module-instance="TCC1"/>
          <generator name="TCC1_CNT" index="58" module-instance="TCC1"/>
          <generator name="TCC1_MC_0" index="59" module-instance="TCC1"/>
          <generator name="TCC1_MC_1" index="60" module-instance="TCC1"/>
          <generator name="TCC1_OVF" index="61" module-instance="TCC1"/>
          <generator name="TCC2_TRG" index="62" module-instance="TCC2"/>
          <generator name="TCC2_CNT" index="63" module-instance="TCC2"/>
          <generator name="TCC2_MC_0" index="64" module-instance="TCC2"/>
          <generator name="TCC2_MC_1" index="65" module-instance="TCC2"/>
          <generator name="TCC2_OVF" index="66" module-instance="TCC2"/>
          <generator name="TCC3_TRG" index="67" module-instance="TCC3"/>
          <generator name="TCC3_CNT" index="68" module-instance="TCC3"/>
          <generator name="TCC3_MC_0" index="69" module-instance="TCC3"/>
          <generator name="TCC3_MC_1" index="70" module-instance="TCC3"/>
          <generator name="TCC3_MC_2" index="71" module-instance="TCC3"/>
          <generator name="TCC3_MC_3" index="72" module-instance="TCC3"/>
          <generator name="TCC3_OVF" index="73" module-instance="TCC3"/>
          <generator name="ADC_RESRDY" index="74" module-instance="ADC"/>
          <generator name="ADC_WINMON" index="75" module-instance="ADC"/>
          <generator name="AC_COMP_0" index="76" module-instance="AC"/>
          <generator name="AC_COMP_1" index="77" module-instance="AC"/>
          <generator name="AC_COMP_2" index="78" module-instance="AC"/>
          <generator name="AC_COMP_3" index="79" module-instance="AC"/>
          <generator name="AC_WIN_0" index="80" module-instance="AC"/>
          <generator name="AC_WIN_1" index="81" module-instance="AC"/>
          <generator name="DAC_EMPTY_0" index="82" module-instance="DAC"/>
          <generator name="DAC_EMPTY_1" index="83" module-instance="DAC"/>
          <generator name="PTC_EOC" index="84" module-instance="PTC"/>
          <generator name="PTC_WCOMP" index="85" module-instance="PTC"/>
          <generator name="TRNG_READY" index="86" module-instance="TRNG"/>
          <generator name="CCL_LUTOUT_0" index="87" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_1" index="88" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_2" index="89" module-instance="CCL"/>
          <generator name="CCL_LUTOUT_3" index="90" module-instance="CCL"/>
          <generator name="PAC_ACCERR" index="91" module-instance="PAC"/>
        </generators>
        <users>
          <user name="OSCCTRL_TUNE" index="0" module-instance="OSCCTRL"/>
          <user name="RTC_TAMPER" index="1" module-instance="RTC"/>
          <user name="NVMCTRL_PAGEW" index="2" module-instance="NVMCTRL"/>
          <user name="PORT_EV_0" index="3" module-instance="PORT"/>
          <user name="PORT_EV_1" index="4" module-instance="PORT"/>
          <user name="PORT_EV_2" index="5" module-instance="PORT"/>
          <user name="PORT_EV_3" index="6" module-instance="PORT"/>
          <user name="DMAC_CH_0" index="7" module-instance="DMAC"/>
          <user name="DMAC_CH_1" index="8" module-instance="DMAC"/>
          <user name="DMAC_CH_2" index="9" module-instance="DMAC"/>
          <user name="DMAC_CH_3" index="10" module-instance="DMAC"/>
          <user name="DMAC_CH_4" index="11" module-instance="DMAC"/>
          <user name="DMAC_CH_5" index="12" module-instance="DMAC"/>
          <user name="DMAC_CH_6" index="13" module-instance="DMAC"/>
          <user name="DMAC_CH_7" index="14" module-instance="DMAC"/>
          <user name="TC0_EVU" index="15" module-instance="TC0"/>
          <user name="TC1_EVU" index="16" module-instance="TC1"/>
          <user name="TC2_EVU" index="17" module-instance="TC2"/>
          <user name="TCC0_EV_0" index="18" module-instance="TCC0"/>
          <user name="TCC0_EV_1" index="19" module-instance="TCC0"/>
          <user name="TCC0_MC_0" index="20" module-instance="TCC0"/>
          <user name="TCC0_MC_1" index="21" module-instance="TCC0"/>
          <user name="TCC0_MC_2" index="22" module-instance="TCC0"/>
          <user name="TCC0_MC_3" index="23" module-instance="TCC0"/>
          <user name="TCC1_EV_0" index="24" module-instance="TCC1"/>
          <user name="TCC1_EV_1" index="25" module-instance="TCC1"/>
          <user name="TCC1_MC_0" index="26" module-instance="TCC1"/>
          <user name="TCC1_MC_1" index="27" module-instance="TCC1"/>
          <user name="TCC2_EV_0" index="28" module-instance="TCC2"/>
          <user name="TCC2_EV_1" index="29" module-instance="TCC2"/>
          <user name="TCC2_MC_0" index="30" module-instance="TCC2"/>
          <user name="TCC2_MC_1" index="31" module-instance="TCC2"/>
          <user name="TCC3_EV_0" index="32" module-instance="TCC3"/>
          <user name="TCC3_EV_1" index="33" module-instance="TCC3"/>
          <user name="TCC3_MC_0" index="34" module-instance="TCC3"/>
          <user name="TCC3_MC_1" index="35" module-instance="TCC3"/>
          <user name="TCC3_MC_2" index="36" module-instance="TCC3"/>
          <user name="TCC3_MC_3" index="37" module-instance="TCC3"/>
          <user name="ADC_START" index="38" module-instance="ADC"/>
          <user name="ADC_SYNC" index="39" module-instance="ADC"/>
          <user name="AC_SOC_0" index="40" module-instance="AC"/>
          <user name="AC_SOC_1" index="41" module-instance="AC"/>
          <user name="AC_SOC_2" index="42" module-instance="AC"/>
          <user name="AC_SOC_3" index="43" module-instance="AC"/>
          <user name="DAC_START_0" index="44" module-instance="DAC"/>
          <user name="DAC_START_1" index="45" module-instance="DAC"/>
          <user name="PTC_STCONV" index="46" module-instance="PTC"/>
          <user name="PTC_DSEQR" index="47" module-instance="PTC"/>
          <user name="CCL_LUTIN_0" index="48" module-instance="CCL"/>
          <user name="CCL_LUTIN_1" index="49" module-instance="CCL"/>
          <user name="CCL_LUTIN_2" index="50" module-instance="CCL"/>
          <user name="CCL_LUTIN_3" index="51" module-instance="CCL"/>
        </users>
      </events>
      <interfaces>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="DSU_DID" value="0x20870100"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="AC" id="U2245" version="1.0.2" caption="Analog Comparators">
      <register-group name="AC" caption="Analog Comparators">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="RW" size="1" initval="0x00" caption="Control B">
          <bitfield name="START0" caption="Comparator 0 Start Comparison" mask="0x1"/>
          <bitfield name="START1" caption="Comparator 1 Start Comparison" mask="0x2"/>
          <bitfield name="START2" caption="Comparator 2 Start Comparison" mask="0x4"/>
          <bitfield name="START3" caption="Comparator 3 Start Comparison" mask="0x8"/>
        </register>
        <register name="EVCTRL" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Event Control">
          <bitfield name="COMPEO0" caption="Comparator 0 Event Output Enable" mask="0x1"/>
          <bitfield name="COMPEO1" caption="Comparator 1 Event Output Enable" mask="0x2"/>
          <bitfield name="COMPEO2" caption="Comparator 2 Event Output Enable" mask="0x4"/>
          <bitfield name="COMPEO3" caption="Comparator 3 Event Output Enable" mask="0x8"/>
          <bitfield name="WINEO0" caption="Window 0 Event Output Enable" mask="0x10"/>
          <bitfield name="WINEO1" caption="Window 1 Event Output Enable" mask="0x20"/>
          <bitfield name="COMPEI0" caption="Comparator 0 Event Input Enable" mask="0x100"/>
          <bitfield name="COMPEI1" caption="Comparator 1 Event Input Enable" mask="0x200"/>
          <bitfield name="COMPEI2" caption="Comparator 2 Event Input Enable" mask="0x400"/>
          <bitfield name="COMPEI3" caption="Comparator 3 Event Input Enable" mask="0x800"/>
          <bitfield name="INVEI0" caption="Comparator 0 Input Event Invert Enable" mask="0x1000"/>
          <bitfield name="INVEI1" caption="Comparator 1 Input Event Invert Enable" mask="0x2000"/>
          <bitfield name="INVEI2" caption="Comparator 2 Input Event Invert Enable" mask="0x4000"/>
          <bitfield name="INVEI3" caption="Comparator 3 Input Event Invert Enable" mask="0x8000"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="COMP2" caption="Comparator 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="COMP3" caption="Comparator 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x10"/>
          <bitfield name="WIN1" caption="Window 1 Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="COMP0" caption="Comparator 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="COMP2" caption="Comparator 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="COMP3" caption="Comparator 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="WIN0" caption="Window 0 Interrupt Enable" mask="0x10"/>
          <bitfield name="WIN1" caption="Window 1 Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="COMP0" caption="Comparator 0" mask="0x1"/>
          <bitfield name="COMP1" caption="Comparator 1" mask="0x2"/>
          <bitfield name="COMP2" caption="Comparator 2" mask="0x4"/>
          <bitfield name="COMP3" caption="Comparator 3" mask="0x8"/>
          <bitfield name="WIN0" caption="Window 0" mask="0x10"/>
          <bitfield name="WIN1" caption="Window 1" mask="0x20"/>
        </register>
        <register name="STATUSA" offset="0x7" rw="R" size="1" initval="0x00" caption="Status A">
          <bitfield name="STATE0" caption="Comparator 0 Current State" mask="0x1"/>
          <bitfield name="STATE1" caption="Comparator 1 Current State" mask="0x2"/>
          <bitfield name="STATE2" caption="Comparator 2 Current State" mask="0x4"/>
          <bitfield name="STATE3" caption="Comparator 3 Current State" mask="0x8"/>
          <bitfield name="WSTATE0" caption="Window 0 Current State" mask="0x30" values="AC_STATUSA__WSTATE0"/>
          <bitfield name="WSTATE1" caption="Window 1 Current State" mask="0xC0" values="AC_STATUSA__WSTATE1"/>
        </register>
        <register name="STATUSB" offset="0x8" rw="R" size="1" initval="0x00" caption="Status B">
          <bitfield name="READY0" caption="Comparator 0 Ready" mask="0x1"/>
          <bitfield name="READY1" caption="Comparator 1 Ready" mask="0x2"/>
          <bitfield name="READY2" caption="Comparator 2 Ready" mask="0x4"/>
          <bitfield name="READY3" caption="Comparator 3 Ready" mask="0x8"/>
        </register>
        <register name="DBGCTRL" offset="0x9" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="WINCTRL" offset="0xA" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Window Control">
          <bitfield name="WEN0" caption="Window 0 Mode Enable" mask="0x1"/>
          <bitfield name="WINTSEL0" caption="Window 0 Interrupt Selection" mask="0x6" values="AC_WINCTRL__WINTSEL0"/>
          <bitfield name="WEN1" caption="Window 1 Mode Enable" mask="0x10"/>
          <bitfield name="WINTSEL1" caption="Window 1 Interrupt Selection" mask="0x60" values="AC_WINCTRL__WINTSEL1"/>
        </register>
        <register name="SCALER" offset="0xC" rw="RW" size="1" count="4" initval="0x00" caption="Scaler n">
          <bitfield name="VALUE" caption="Scaler Value" mask="0x3F"/>
        </register>
        <register name="COMPCTRL" offset="0x10" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="Comparator Control n">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="SINGLE" caption="Single-Shot Mode" mask="0x4"/>
          <bitfield name="INTSEL" caption="Interrupt Selection" mask="0x18" values="AC_COMPCTRL__INTSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0x700" values="AC_COMPCTRL__MUXNEG"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0x7000" values="AC_COMPCTRL__MUXPOS"/>
          <bitfield name="SWAP" caption="Swap Inputs and Invert" mask="0x8000"/>
          <bitfield name="SPEED" caption="Speed Selection" mask="0x30000" values="AC_COMPCTRL__SPEED"/>
          <bitfield name="HYSTEN" caption="Hysteresis Enable" mask="0x80000"/>
          <bitfield name="HYST" caption="Hysteresis Level" mask="0x300000" values="AC_COMPCTRL__HYST"/>
          <bitfield name="FLEN" caption="Filter Length" mask="0x7000000" values="AC_COMPCTRL__FLEN"/>
          <bitfield name="OUT" caption="Output" mask="0x30000000" values="AC_COMPCTRL__OUT"/>
        </register>
        <register name="SYNCBUSY" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="WINCTRL" caption="WINCTRL Synchronization Busy" mask="0x4"/>
          <bitfield name="COMPCTRL0" caption="COMPCTRL 0 Synchronization Busy" mask="0x8"/>
          <bitfield name="COMPCTRL1" caption="COMPCTRL 1 Synchronization Busy" mask="0x10"/>
          <bitfield name="COMPCTRL2" caption="COMPCTRL 2 Synchronization Busy" mask="0x20"/>
          <bitfield name="COMPCTRL3" caption="COMPCTRL 3 Synchronization Busy" mask="0x40"/>
        </register>
      </register-group>
      <value-group name="AC_STATUSA__WSTATE0">
        <value name="ABOVE" caption="Signal is above window" value="0"/>
        <value name="INSIDE" caption="Signal is inside window" value="1"/>
        <value name="BELOW" caption="Signal is below window" value="2"/>
      </value-group>
      <value-group name="AC_STATUSA__WSTATE1">
        <value name="ABOVE" caption="Signal is above window" value="0"/>
        <value name="INSIDE" caption="Signal is inside window" value="1"/>
        <value name="BELOW" caption="Signal is below window" value="2"/>
      </value-group>
      <value-group name="AC_WINCTRL__WINTSEL0">
        <value name="ABOVE" caption="Interrupt on signal above window" value="0"/>
        <value name="INSIDE" caption="Interrupt on signal inside window" value="1"/>
        <value name="BELOW" caption="Interrupt on signal below window" value="2"/>
        <value name="OUTSIDE" caption="Interrupt on signal outside window" value="3"/>
      </value-group>
      <value-group name="AC_WINCTRL__WINTSEL1">
        <value name="ABOVE" caption="Interrupt on signal above window" value="0"/>
        <value name="INSIDE" caption="Interrupt on signal inside window" value="1"/>
        <value name="BELOW" caption="Interrupt on signal below window" value="2"/>
        <value name="OUTSIDE" caption="Interrupt on signal outside window" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__FLEN">
        <value name="OFF" caption="No filtering" value="0"/>
        <value name="MAJ3" caption="3-bit majority function (2 of 3)" value="1"/>
        <value name="MAJ5" caption="5-bit majority function (3 of 5)" value="2"/>
      </value-group>
      <value-group name="AC_COMPCTRL__HYST">
        <value name="HYST50" caption="50mV" value="0"/>
        <value name="HYST70" caption="70mV" value="1"/>
        <value name="HYST90" caption="90mV" value="2"/>
        <value name="HYST110" caption="110mV" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__INTSEL">
        <value name="TOGGLE" caption="Interrupt on comparator output toggle" value="0"/>
        <value name="RISING" caption="Interrupt on comparator output rising" value="1"/>
        <value name="FALLING" caption="Interrupt on comparator output falling" value="2"/>
        <value name="EOC" caption="Interrupt on end of comparison (single-shot mode only)" value="3"/>
      </value-group>
      <value-group name="AC_COMPCTRL__MUXNEG">
        <value name="AIN0" caption="I/O pin 0 for COMPCTRL0/1" value="0"/>
        <value name="AIN4" caption="I/O pin 0 for COMPCTRL2/3" value="0"/>
        <value name="AIN1" caption="I/O pin 1 for COMPCTRL0/1" value="1"/>
        <value name="AIN5" caption="I/O pin 1 for COMPCTRL2/3" value="1"/>
        <value name="AIN2" caption="I/O pin 2 for COMPCTRL0/1" value="2"/>
        <value name="AIN6" caption="I/O pin 2 for COMPCTRL2/3" value="2"/>
        <value name="AIN3" caption="I/O pin 3 for COMPCTRL0/1" value="3"/>
        <value name="AIN7" caption="I/O pin 3 for COMPCTRL2/3" value="3"/>
        <value name="AVSS" caption="Ground" value="4"/>
        <value name="VSCALE" caption="AVDD Scaler" value="5"/>
        <value name="BANDGAP" caption="Internal Bandgap Voltage" value="6"/>
        <value name="DAC" caption="DAC Voltage Output 0 for COMPCTRL0/2" value="7"/>
        <value name="OPAMP2" caption="OPAMP2 Output for COMPCTRL1/3" value="7"/>
      </value-group>
      <value-group name="AC_COMPCTRL__MUXPOS">
        <value name="AIN0" caption="I/O pin 0 for COMPCTRL0/1" value="0"/>
        <value name="AIN4" caption="I/O pin 0 for COMPCTRL2/3" value="0"/>
        <value name="AIN1" caption="I/O pin 1 for COMPCTRL0/1" value="1"/>
        <value name="AIN5" caption="I/O pin 1 for COMPCTRL2/3" value="1"/>
        <value name="AIN2" caption="I/O pin 2 for COMPCTRL0/1" value="2"/>
        <value name="AIN6" caption="I/O pin 2 for COMPCTRL2/3" value="2"/>
        <value name="AIN3" caption="I/O pin 3 for COMPCTRL0/1" value="3"/>
        <value name="AIN7" caption="I/O pin 3 for COMPCTRL2/3" value="3"/>
        <value name="VSCALE" caption="AVDD Scaler" value="4"/>
      </value-group>
      <value-group name="AC_COMPCTRL__OUT">
        <value name="OFF" caption="The output of COMPn is not routed to the COMPn I/O port" value="0"/>
        <value name="ASYNC" caption="The asynchronous output of COMPn is routed to the COMPn I/O port" value="1"/>
        <value name="SYNC" caption="The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port" value="2"/>
      </value-group>
      <value-group name="AC_COMPCTRL__SPEED">
        <value name="LOW" caption="Low speed" value="0"/>
        <value name="MEDLOW" caption="Medium low speed" value="1"/>
        <value name="MEDHIGH" caption="Medium high speed" value="2"/>
        <value name="HIGH" caption="High speed" value="3"/>
      </value-group>
    </module>
    <module name="ADC" id="U2247" version="2.4.0" caption="Analog Digital Converter">
      <register-group name="ADC" caption="Analog Digital Converter">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="RW" size="1" initval="0x00" caption="Control B">
          <bitfield name="PRESCALER" caption="Prescaler Configuration" mask="0x7" values="ADC_CTRLB__PRESCALER"/>
        </register>
        <register name="REFCTRL" offset="0x2" rw="RW" size="1" initval="0x00" caption="Reference Control">
          <bitfield name="REFSEL" caption="Reference Selection" mask="0xF" values="ADC_REFCTRL__REFSEL"/>
          <bitfield name="REFCOMP" caption="Reference Buffer Offset Compensation Enable" mask="0x80"/>
        </register>
        <register name="EVCTRL" offset="0x3" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="FLUSHEI" caption="Flush Event Input Enable" mask="0x1"/>
          <bitfield name="STARTEI" caption="Start Conversion Event Input Enable" mask="0x2"/>
          <bitfield name="FLUSHINV" caption="Flush Event Invert Enable" mask="0x4"/>
          <bitfield name="STARTINV" caption="Start Event Invert Enable" mask="0x8"/>
          <bitfield name="RESRDYEO" caption="Result Ready Event Out" mask="0x10"/>
          <bitfield name="WINMONEO" caption="Window Monitor Event Out" mask="0x20"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="OVERRUN" caption="Overrun Interrupt Disable" mask="0x2"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Disable" mask="0x4"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="OVERRUN" caption="Overrun Interrupt Enable" mask="0x2"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="RESRDY" caption="Result Ready Interrupt Flag" mask="0x1"/>
          <bitfield name="OVERRUN" caption="Overrun Interrupt Flag" mask="0x2"/>
          <bitfield name="WINMON" caption="Window Monitor Interrupt Flag" mask="0x4"/>
        </register>
        <register name="SEQSTATUS" offset="0x7" rw="R" size="1" initval="0x00" caption="Sequence Status">
          <bitfield name="SEQSTATE" caption="Sequence State" mask="0x1F"/>
          <bitfield name="SEQBUSY" caption="Sequence Busy" mask="0x80"/>
        </register>
        <register name="INPUTCTRL" offset="0x8" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Input Control">
          <bitfield name="MUXPOS" caption="Positive Mux Input Selection" mask="0x1F" values="ADC_INPUTCTRL__MUXPOS"/>
          <bitfield name="MUXNEG" caption="Negative Mux Input Selection" mask="0x1F00" values="ADC_INPUTCTRL__MUXNEG"/>
        </register>
        <register name="CTRLC" offset="0xA" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Control C">
          <bitfield name="DIFFMODE" caption="Differential Mode" mask="0x1"/>
          <bitfield name="LEFTADJ" caption="Left-Adjusted Result" mask="0x2"/>
          <bitfield name="FREERUN" caption="Free Running Mode" mask="0x4"/>
          <bitfield name="CORREN" caption="Digital Correction Logic Enable" mask="0x8"/>
          <bitfield name="RESSEL" caption="Conversion Result Resolution" mask="0x30" values="ADC_CTRLC__RESSEL"/>
          <bitfield name="WINMODE" caption="Window Monitor Mode" mask="0x700" values="ADC_CTRLC__WINMODE"/>
        </register>
        <register name="AVGCTRL" offset="0xC" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Average Control">
          <bitfield name="SAMPLENUM" caption="Number of Samples to be Collected" mask="0xF" values="ADC_AVGCTRL__SAMPLENUM"/>
          <bitfield name="ADJRES" caption="Adjusting Result / Division Coefficient" mask="0x70"/>
        </register>
        <register name="SAMPCTRL" offset="0xD" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Sample Time Control">
          <bitfield name="SAMPLEN" caption="Sampling Time Length" mask="0x3F"/>
          <bitfield name="OFFCOMP" caption="Comparator Offset Compensation Enable" mask="0x80"/>
        </register>
        <register name="WINLT" offset="0xE" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Window Monitor Lower Threshold">
          <bitfield name="WINLT" caption="Window Lower Threshold" mask="0xFFFF"/>
        </register>
        <register name="WINUT" offset="0x10" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Window Monitor Upper Threshold">
          <bitfield name="WINUT" caption="Window Upper Threshold" mask="0xFFFF"/>
        </register>
        <register name="GAINCORR" offset="0x12" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Gain Correction">
          <bitfield name="GAINCORR" caption="Gain Correction Value" mask="0xFFF"/>
        </register>
        <register name="OFFSETCORR" offset="0x14" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Offset Correction">
          <bitfield name="OFFSETCORR" caption="Offset Correction Value" mask="0xFFF"/>
        </register>
        <register name="SWTRIG" offset="0x18" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Software Trigger">
          <bitfield name="FLUSH" caption="ADC Flush" mask="0x1"/>
          <bitfield name="START" caption="Start ADC Conversion" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0x1C" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x20" rw="R" size="2" initval="0x0000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="SWRST Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="ENABLE Synchronization Busy" mask="0x2"/>
          <bitfield name="INPUTCTRL" caption="INPUTCTRL Synchronization Busy" mask="0x4"/>
          <bitfield name="CTRLC" caption="CTRLC Synchronization Busy" mask="0x8"/>
          <bitfield name="AVGCTRL" caption="AVGCTRL Synchronization Busy" mask="0x10"/>
          <bitfield name="SAMPCTRL" caption="SAMPCTRL Synchronization Busy" mask="0x20"/>
          <bitfield name="WINLT" caption="WINLT Synchronization Busy" mask="0x40"/>
          <bitfield name="WINUT" caption="WINUT Synchronization Busy" mask="0x80"/>
          <bitfield name="GAINCORR" caption="GAINCORR Synchronization Busy" mask="0x100"/>
          <bitfield name="OFFSETCORR" caption="OFFSETCTRL Synchronization Busy" mask="0x200"/>
          <bitfield name="SWTRIG" caption="SWTRG Synchronization Busy" mask="0x400"/>
        </register>
        <register name="RESULT" offset="0x24" rw="R" size="2" initval="0x0000" caption="Result">
          <bitfield name="RESULT" caption="Result Value" mask="0xFFFF"/>
        </register>
        <register name="SEQCTRL" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Sequence Control">
          <bitfield name="SEQEN" caption="Enable Positive Input in the Sequence" mask="0xFFFFFFFF"/>
        </register>
        <register name="CALIB" offset="0x2C" rw="RW" size="2" initval="0x0000" caption="Calibration">
          <bitfield name="BIASCOMP" caption="Bias Comparator Scaling" mask="0x7"/>
          <bitfield name="BIASREFBUF" caption="Bias Reference Buffer Scaling" mask="0x700"/>
        </register>
      </register-group>
      <value-group name="ADC_CTRLB__PRESCALER">
        <value name="DIV2" caption="Peripheral clock divided by 2" value="0x0"/>
        <value name="DIV4" caption="Peripheral clock divided by 4" value="0x1"/>
        <value name="DIV8" caption="Peripheral clock divided by 8" value="0x2"/>
        <value name="DIV16" caption="Peripheral clock divided by 16" value="0x3"/>
        <value name="DIV32" caption="Peripheral clock divided by 32" value="0x4"/>
        <value name="DIV64" caption="Peripheral clock divided by 64" value="0x5"/>
        <value name="DIV128" caption="Peripheral clock divided by 128" value="0x6"/>
        <value name="DIV256" caption="Peripheral clock divided by 256" value="0x7"/>
      </value-group>
      <value-group name="ADC_REFCTRL__REFSEL">
        <value name="INTREF" caption="Internal Voltage Reference" value="0x0"/>
        <value name="INTVCC0" caption="1/1.6 AVDD" value="0x1"/>
        <value name="INTVCC1" caption="1/2 AVDD" value="0x2"/>
        <value name="VREFA" caption="External Voltage Reference A (shared with DAC)" value="0x3"/>
        <value name="VREFB" caption="External Voltage Reference B" value="0x4"/>
        <value name="INTVCC2" caption="AVDD" value="0x5"/>
      </value-group>
      <value-group name="ADC_INPUTCTRL__MUXNEG">
        <value name="AIN0" caption="ADC AIN0 Pin" value="0x0"/>
        <value name="AIN1" caption="ADC AIN1 Pin" value="0x1"/>
        <value name="AIN2" caption="ADC AIN2 Pin" value="0x2"/>
        <value name="AIN3" caption="ADC AIN3 Pin" value="0x3"/>
        <value name="AIN4" caption="ADC AIN4 Pin" value="0x4"/>
        <value name="AIN5" caption="ADC AIN5 Pin" value="0x5"/>
        <value name="AIN6" caption="ADC AIN6 Pin" value="0x6"/>
        <value name="AIN7" caption="ADC AIN7 Pin" value="0x7"/>
        <value name="AVSS" caption="Internal Ground" value="0x18"/>
      </value-group>
      <value-group name="ADC_INPUTCTRL__MUXPOS">
        <value name="AIN0" caption="ADC AIN0 Pin" value="0x0"/>
        <value name="AIN1" caption="ADC AIN1 Pin" value="0x1"/>
        <value name="AIN2" caption="ADC AIN2 Pin" value="0x2"/>
        <value name="AIN3" caption="ADC AIN3 Pin" value="0x3"/>
        <value name="AIN4" caption="ADC AIN4 Pin" value="0x4"/>
        <value name="AIN5" caption="ADC AIN5 Pin" value="0x5"/>
        <value name="AIN6" caption="ADC AIN6 Pin" value="0x6"/>
        <value name="AIN7" caption="ADC AIN7 Pin" value="0x7"/>
        <value name="AIN8" caption="ADC AIN8 Pin" value="0x8"/>
        <value name="AIN9" caption="ADC AIN9 Pin" value="0x9"/>
        <value name="AIN10" caption="ADC AIN10 Pin" value="0xA"/>
        <value name="AIN11" caption="ADC AIN11 Pin" value="0xB"/>
        <value name="AIN12" caption="ADC AIN12 Pin" value="0xC"/>
        <value name="AIN13" caption="ADC AIN13 Pin" value="0xD"/>
        <value name="AIN14" caption="ADC AIN14 Pin" value="0xE"/>
        <value name="AIN15" caption="ADC AIN15 Pin" value="0xF"/>
        <value name="AIN16" caption="ADC AIN16 Pin" value="0x10"/>
        <value name="AIN17" caption="ADC AIN17 Pin" value="0x11"/>
        <value name="AIN18" caption="ADC AIN18 Pin" value="0x12"/>
        <value name="AIN19" caption="ADC AIN19 Pin" value="0x13"/>
        <value name="AIN20" caption="ADC AIN20 Pin" value="0x14"/>
        <value name="AIN21" caption="ADC AIN21 Pin" value="0x15"/>
        <value name="AIN22" caption="ADC AIN22 Pin" value="0x16"/>
        <value name="AIN23" caption="ADC AIN23 Pin" value="0x17"/>
        <value name="BANDGAP" caption="Internal Bandgap Voltage" value="0x19"/>
        <value name="SCALEDVDDCORE" caption="1/4 Scaled VDDCORE Supply" value="0x1A"/>
        <value name="SCALEDAVDD" caption="1/4 Scaled AVDD Supply" value="0x1B"/>
        <value name="DAC0" caption="DAC0 Output" value="0x1C"/>
        <value name="SCALEDVDD" caption="1/4 Scaled VDD Supply" value="0x1D"/>
        <value name="OPAMP01" caption="OPAMP0 or OPAMP1 output" value="0x1E"/>
        <value name="OPAMP2" caption="OPAMP2 output" value="0x1F"/>
      </value-group>
      <value-group name="ADC_CTRLC__RESSEL">
        <value name="12BIT" caption="12-bit result" value="0x0"/>
        <value name="16BIT" caption="Accumulation or Oversampling and Decimation modes" value="0x1"/>
        <value name="10BIT" caption="10-bit result" value="0x2"/>
        <value name="8BIT" caption="8-bit result" value="0x3"/>
      </value-group>
      <value-group name="ADC_CTRLC__WINMODE">
        <value name="DISABLE" caption="No window mode (default)" value="0"/>
        <value name="MODE1" caption="RESULT &gt; WINLT" value="1"/>
        <value name="MODE2" caption="RESULT &lt; WINUT" value="2"/>
        <value name="MODE3" caption="WINLT &lt; RESULT &lt; WINUT" value="3"/>
        <value name="MODE4" caption="!(WINLT &lt; RESULT &lt; WINUT)" value="4"/>
      </value-group>
      <value-group name="ADC_AVGCTRL__SAMPLENUM">
        <value name="1" caption="1 sample" value="0x0"/>
        <value name="2" caption="2 samples" value="0x1"/>
        <value name="4" caption="4 samples" value="0x2"/>
        <value name="8" caption="8 samples" value="0x3"/>
        <value name="16" caption="16 samples" value="0x4"/>
        <value name="32" caption="32 samples" value="0x5"/>
        <value name="64" caption="64 samples" value="0x6"/>
        <value name="128" caption="128 samples" value="0x7"/>
        <value name="256" caption="256 samples" value="0x8"/>
        <value name="512" caption="512 samples" value="0x9"/>
        <value name="1024" caption="1024 samples" value="0xA"/>
      </value-group>
    </module>
    <module name="CCL" id="U2225" version="2.0.1" caption="Configurable Custom Logic">
      <register-group name="CCL" caption="Configurable Custom Logic">
        <register name="CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CCL_CTRL__SWRST"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2" values="CCL_CTRL__ENABLE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40" values="CCL_CTRL__RUNSTDBY"/>
        </register>
        <register name="SEQCTRL" offset="0x4" rw="RW" size="1" count="2" initval="0x00" caption="SEQ Control x">
          <bitfield name="SEQSEL" caption="Sequential Selection" mask="0xF" values="CCL_SEQCTRL__SEQSEL"/>
        </register>
        <register name="LUTCTRL" offset="0x8" rw="RW" size="4" count="4" initval="0x00000000" caption="LUT Control x">
          <bitfield name="ENABLE" caption="LUT Enable" mask="0x2" values="CCL_LUTCTRL__ENABLE"/>
          <bitfield name="FILTSEL" caption="Filter Selection" mask="0x30" values="CCL_LUTCTRL__FILTSEL"/>
          <bitfield name="EDGESEL" caption="Edge Selection" mask="0x80" values="CCL_LUTCTRL__EDGESEL"/>
          <bitfield name="INSEL0" caption="Input Selection 0" mask="0xF00" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INSEL1" caption="Input Selection 1" mask="0xF000" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INSEL2" caption="Input Selection 2" mask="0xF0000" values="CCL_LUTCTRL__INSEL"/>
          <bitfield name="INVEI" caption="Inverted Event Input Enable" mask="0x100000" values="CCL_LUTCTRL__INVEI"/>
          <bitfield name="LUTEI" caption="LUT Event Input Enable" mask="0x200000" values="CCL_LUTCTRL__LUTEI"/>
          <bitfield name="LUTEO" caption="LUT Event Output Enable" mask="0x400000" values="CCL_LUTCTRL__LUTEO"/>
          <bitfield name="TRUTH" caption="Truth Value" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="CCL_CTRL__SWRST">
        <value name="DISABLE" caption="The peripheral is not reset" value="0"/>
        <value name="ENABLE" caption="The peripheral is reset" value="1"/>
      </value-group>
      <value-group name="CCL_CTRL__ENABLE">
        <value name="DISABLE" caption="The peripheral is disabled" value="0"/>
        <value name="ENABLE" caption="The peripheral is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_CTRL__RUNSTDBY">
        <value name="DISABLE" caption="Generic clock is not required in standby sleep mode" value="0"/>
        <value name="ENABLE" caption="Generic clock is  required in standby sleep mode" value="1"/>
      </value-group>
      <value-group name="CCL_SEQCTRL__SEQSEL">
        <value name="DISABLE" caption="Sequential logic is disabled" value="0"/>
        <value name="DFF" caption="D flip flop" value="1"/>
        <value name="JK" caption="JK flip flop" value="2"/>
        <value name="LATCH" caption="D latch" value="3"/>
        <value name="RS" caption="RS latch" value="4"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__ENABLE">
        <value name="DISABLE" caption="LUT block is disabled" value="0"/>
        <value name="ENABLE" caption="LUT block is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__FILTSEL">
        <value name="DISABLE" caption="Filter disabled" value="0"/>
        <value name="SYNCH" caption="Synchronizer enabled" value="1"/>
        <value name="FILTER" caption="Filter enabled" value="2"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__EDGESEL">
        <value name="DISABLE" caption="Edge detector is disabled" value="0"/>
        <value name="ENABLE" caption="Edge detector is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INSEL">
        <value name="MASK" caption="Masked input" value="0x0"/>
        <value name="FEEDBACK" caption="Feedback input source" value="0x1"/>
        <value name="LINK" caption="Linked LUT input source" value="0x2"/>
        <value name="EVENT" caption="Event input source" value="0x3"/>
        <value name="IO" caption="I/O pin input source" value="0x4"/>
        <value name="AC" caption="AC input source" value="0x5"/>
        <value name="TC" caption="TC input source" value="0x6"/>
        <value name="ALTTC" caption="Alternate TC input source" value="0x7"/>
        <value name="TCC" caption="TCC input source" value="0x8"/>
        <value name="SERCOM" caption="SERCOM input source" value="0x9"/>
        <value name="ASYNCEVENT" caption="Asynchronous event input source" value="0xB"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__INVEI">
        <value name="NORMAL" caption="Incoming event is not inverted" value="0"/>
        <value name="INVERTED" caption="Incoming event is inverted" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__LUTEI">
        <value name="DISABLE" caption="LUT incoming event is disabled" value="0"/>
        <value name="ENABLE" caption="LUT incoming event is enabled" value="1"/>
      </value-group>
      <value-group name="CCL_LUTCTRL__LUTEO">
        <value name="DISABLE" caption="LUT event output is disabled" value="0"/>
        <value name="ENABLE" caption="LUT event output is enabled" value="1"/>
      </value-group>
    </module>
    <module name="CoreDebug" version="1.0.0" caption="Debug Control Block">
      <register-group name="CoreDebug" caption="Debug Control Block">
        <register name="DHCSR" offset="0x0" rw="RW" size="4" access-size="4" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" caption="Enable Halting debug" mask="0x1"/>
          <bitfield name="C_HALT" caption="Halt processor" mask="0x2"/>
          <bitfield name="C_STEP" caption="Enable single step" mask="0x4"/>
          <bitfield name="C_MASKINTS" caption="Mask PendSV, SysTick and external configurable interrupts" mask="0x8"/>
          <bitfield name="S_SNAPSTALL" caption="Snap stall control" mask="0x20"/>
          <bitfield name="S_REGRDY" caption="Register ready status" mask="0x10000"/>
          <bitfield name="S_HALT" caption="Halted status" mask="0x20000"/>
          <bitfield name="S_SLEEP" caption="Sleeping status" mask="0x40000"/>
          <bitfield name="S_LOCKUP" caption="Lockup status" mask="0x80000"/>
          <bitfield name="S_SDE" caption="Secure debug enabled" mask="0x100000"/>
          <bitfield name="S_RETIRE_ST" caption="Retire sticky status" mask="0x1000000"/>
          <bitfield name="S_RESET_ST" caption="Reset sticky status" mask="0x2000000"/>
          <bitfield name="S_RESTART_ST" caption="Restart sticky status" mask="0x4000000"/>
        </register>
        <register name="DCRSR" offset="0x4" rw="W" size="4" access-size="4" caption="Debug Core Register Select Register">
          <bitfield name="REGSEL" caption="Register selector" mask="0x7F"/>
          <bitfield name="REGWnR" caption="Register write/not-read access" mask="0x10000"/>
        </register>
        <register name="DEMCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" caption="Core reset Halting debug vector catch enable" mask="0x1"/>
          <bitfield name="VC_MMERR" caption="MemManage exception Halting debug vector catch enable" mask="0x10"/>
          <bitfield name="VC_NOCPERR" caption="UsageFault exception coprocessor access Halting debug vector catch enable" mask="0x20"/>
          <bitfield name="VC_CHKERR" caption="UsageFault exception checking error Halting debug vector catch enable" mask="0x40"/>
          <bitfield name="VC_STATERR" caption="UsageFault exception state information error Halting debug vector catch enable" mask="0x80"/>
          <bitfield name="VC_BUSERR" caption="BusFault exception Halting debug vector catch enable" mask="0x100"/>
          <bitfield name="VC_INTERR" caption="Excception entry and return faults Halting debug vector catch enable" mask="0x200"/>
          <bitfield name="VC_HARDERR" caption="HardFault exception Halting debug vector catch enable" mask="0x400"/>
          <bitfield name="VC_SFERR" caption="SecureFault exception Halting debug vector catch enable" mask="0x800"/>
          <bitfield name="MON_EN" caption="DebugMonitor enable" mask="0x10000"/>
          <bitfield name="MON_PEND" caption="DebugMonitor pending state" mask="0x20000"/>
          <bitfield name="MON_STEP" caption="Enable DebugMonitor stepping" mask="0x40000"/>
          <bitfield name="MON_REQ" caption="DebugMonitor semaphore bit" mask="0x80000"/>
          <bitfield name="SDME" caption="Secure DebugMonitor enable" mask="0x100000"/>
          <bitfield name="TRCENA" caption="Global DWT and ITM features enable" mask="0x1000000"/>
        </register>
        <register name="DAUTHCTRL" offset="0x14" rw="RW" size="4" access-size="4" caption="Debug Authentication Control Register">
          <bitfield name="SPIDENSEL" caption="Secure invasive debug enable select" mask="0x1"/>
          <bitfield name="INTSPIDEN" caption="Internal Secure invasive debug enable" mask="0x2"/>
          <bitfield name="SPNIDENSEL" caption="Secure non-invasive debug enable select" mask="0x4"/>
          <bitfield name="INTSPNIDEN" caption="Internal Secure non-invasive debug enable" mask="0x8"/>
        </register>
        <register name="DSCSR" offset="0x18" rw="RW" size="4" access-size="4" caption="Debug Security Control and Status Register">
          <bitfield name="SBRSELEN" caption="Secure Banked register select enable" mask="0x1"/>
          <bitfield name="SBRSEL" caption="Secure Banked register select" mask="0x2"/>
          <bitfield name="CDS" caption="Current domain Secure" mask="0x10000"/>
          <bitfield name="CDSKEY" caption="CDS field write-enable key" mask="0x20000"/>
        </register>
      </register-group>
    </module>
    <module name="DAC" id="U2244" version="1c0" caption="Digital-to-Analog Converter">
      <register-group name="DAC" caption="Digital-to-Analog Converter">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable DAC Controller" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="RW" size="1" initval="0x02" caption="Control B">
          <bitfield name="DIFF" caption="Differential mode enable" mask="0x1"/>
          <bitfield name="REFSEL" caption="Reference Selection for DAC0/1" mask="0x6" values="DAC_CTRLB__REFSEL"/>
        </register>
        <register name="EVCTRL" offset="0x2" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="STARTEI0" caption="Start Conversion Event Input DAC 0" mask="0x1"/>
          <bitfield name="STARTEI1" caption="Start Conversion Event Input DAC 1" mask="0x2"/>
          <bitfield name="EMPTYEO0" caption="Data Buffer Empty Event Output DAC 0" mask="0x4"/>
          <bitfield name="EMPTYEO1" caption="Data Buffer Empty Event Output DAC 1" mask="0x8"/>
          <bitfield name="INVEI0" caption="Enable Invertion of DAC 0 input event" mask="0x10"/>
          <bitfield name="INVEI1" caption="Enable Invertion of DAC 1 input event" mask="0x20"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="UNDERRUN0" caption="Underrun Interrupt Enable for DAC 0" mask="0x1"/>
          <bitfield name="UNDERRUN1" caption="Underrun Interrupt Enable for DAC 1" mask="0x2"/>
          <bitfield name="EMPTY0" caption="Data Buffer 0 Empty Interrupt Enable" mask="0x4"/>
          <bitfield name="EMPTY1" caption="Data Buffer 1 Empty Interrupt Enable" mask="0x8"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="UNDERRUN0" caption="Underrun Interrupt Enable for DAC 0" mask="0x1"/>
          <bitfield name="UNDERRUN1" caption="Underrun Interrupt Enable for DAC 1" mask="0x2"/>
          <bitfield name="EMPTY0" caption="Data Buffer 0 Empty Interrupt Enable" mask="0x4"/>
          <bitfield name="EMPTY1" caption="Data Buffer 1 Empty Interrupt Enable" mask="0x8"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="UNDERRUN0" caption="DAC 0 Underrun" mask="0x1"/>
          <bitfield name="UNDERRUN1" caption="DAC 1 Underrun" mask="0x2"/>
          <bitfield name="EMPTY0" caption="Data Buffer 0 Empty" mask="0x4"/>
          <bitfield name="EMPTY1" caption="Data Buffer 1 Empty" mask="0x8"/>
        </register>
        <register name="STATUS" offset="0x7" rw="R" size="1" initval="0x00" caption="Status">
          <bitfield name="READY0" caption="DAC 0 Startup Ready" mask="0x1"/>
          <bitfield name="READY1" caption="DAC 1 Startup Ready" mask="0x2"/>
          <bitfield name="EOC0" caption="DAC 0 End of Conversion" mask="0x4"/>
          <bitfield name="EOC1" caption="DAC 1 End of Conversion" mask="0x8"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="DAC Enable Status" mask="0x2"/>
          <bitfield name="DATA0" caption="Data DAC 0" mask="0x4"/>
          <bitfield name="DATA1" caption="Data DAC 1" mask="0x8"/>
          <bitfield name="DATABUF0" caption="Data Buffer DAC 0" mask="0x10"/>
          <bitfield name="DATABUF1" caption="Data Buffer DAC 1" mask="0x20"/>
        </register>
        <register name="DACCTRL" offset="0xC" rw="RW" size="2" count="2" initval="0x0000" caption="DAC n Control">
          <bitfield name="LEFTADJ" caption="Left Adjusted Data" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable DAC0" mask="0x2"/>
          <bitfield name="CCTRL" caption="Current Control" mask="0xC" values="DAC_DACCTRL__CCTRL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="DITHER" caption="Dithering Mode" mask="0x80"/>
          <bitfield name="REFRESH" caption="Refresh period" mask="0xF00" values="DAC_DACCTRL__REFRESH"/>
        </register>
        <register name="DATA" offset="0x10" rw="W" access="WSYNC" size="2" count="2" initval="0x0000" caption="DAC n Data">
          <bitfield name="DATA" caption="DAC0 Data" mask="0xFFFF"/>
        </register>
        <register name="DATABUF" offset="0x14" rw="W" access="WSYNC" size="2" count="2" initval="0x0000" caption="DAC n Data Buffer">
          <bitfield name="DATABUF" caption="DAC0 Data Buffer" mask="0xFFFF"/>
        </register>
        <register name="DBGCTRL" offset="0x18" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="DAC_DACCTRL__REFRESH">
        <value name="REFRESH_0" caption="Do not Refresh" value="0"/>
        <value name="REFRESH_2" caption="Refresh every 60US" value="2"/>
        <value name="REFRESH_3" caption="Refresh every 90US" value="3"/>
        <value name="REFRESH_4" caption="Refresh every 120US" value="4"/>
        <value name="REFRESH_5" caption="Refresh every 150US" value="5"/>
        <value name="REFRESH_6" caption="Refresh every 180US" value="6"/>
        <value name="REFRESH_7" caption="Refresh every 210US" value="7"/>
        <value name="REFRESH_8" caption="Refresh every 240US" value="8"/>
        <value name="REFRESH_9" caption="Refresh every 270US" value="9"/>
        <value name="REFRESH_10" caption="Refresh every 300US" value="10"/>
        <value name="REFRESH_11" caption="Refresh every 330US" value="11"/>
        <value name="REFRESH_12" caption="Refresh every 360US" value="12"/>
        <value name="REFRESH_13" caption="Refresh every 390US" value="13"/>
        <value name="REFRESH_14" caption="Refresh every 420US" value="14"/>
        <value name="REFRESH_15" caption="Refresh every 450US" value="15"/>
      </value-group>
      <value-group name="DAC_CTRLB__REFSEL">
        <value name="VREFAU" caption="Unbuffered External Voltage Reference (not buffered in DAC, direct connection)" value="0"/>
        <value name="AVDD" caption="Analog Voltage Supply" value="1"/>
        <value name="VREFAB" caption="Buffered External Voltage Reference (buffered in DAC)" value="2"/>
        <value name="INTREF" caption="Internal Voltage Reference" value="3"/>
      </value-group>
      <value-group name="DAC_DACCTRL__CCTRL">
        <value name="CC100K" caption="GCLK_DAC &lt;= 1.2MHz (100kSPS)" value="0x0"/>
        <value name="CC1M" caption="1.2MHz &lt; GCLK_DAC &lt;= 6MHz (500kSPS)" value="0x1"/>
        <value name="CC12M" caption="6MHz &lt; GCLK_DAC &lt;= 12MHz (1MSPS)" value="0x2"/>
      </value-group>
    </module>
    <module name="DIB" version="1.0.0" caption="Debug Identification Block">
      <register-group name="DIB" caption="Debug Identification Block">
        <register name="DLAR" offset="0x0" rw="W" size="4" access-size="4" caption="SCS Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="DIB_DLAR__KEY"/>
        </register>
        <register name="DLSR" offset="0x4" rw="R" size="4" access-size="4" caption="SCS Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DAUTHSTATUS" offset="0x8" rw="R" size="4" access-size="4" caption="Debug Authentication Status Register">
          <bitfield name="NSID" caption="" mask="0x1" values="DIB_DAUTHSTATUS__NSID"/>
          <bitfield name="NSNID" caption="" mask="0x4" values="DIB_DAUTHSTATUS__NSNID"/>
          <bitfield name="SID" caption="" mask="0x30" values="DIB_DAUTHSTATUS__SID"/>
          <bitfield name="SNID" caption="" mask="0xC0" values="DIB_DAUTHSTATUS__SNID"/>
        </register>
        <register name="DDEVARCH" offset="0xC" rw="R" size="4" access-size="4" initval="0x47702A04" caption="SCS Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DDEVTYPE" offset="0x1C" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="DPIDR4" offset="0x20" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="DPIDR5" offset="0x24" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 5">
        </register>
        <register name="DPIDR6" offset="0x28" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 6">
        </register>
        <register name="DPIDR7" offset="0x2C" rw="R" size="4" access-size="4" initval="0x00000000" caption="SCS Peripheral Identification Register 7">
        </register>
        <register name="DPIDR0" offset="0x30" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="DPIDR1" offset="0x34" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="DPIDR2" offset="0x38" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="DPIDR3" offset="0x3C" rw="R" size="4" access-size="4" caption="SCS Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="DCIDR0" offset="0x40" rw="R" size="4" access-size="4" initval="0x0000000D" caption="SCS Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DCIDR1" offset="0x44" rw="R" size="4" access-size="4" initval="0x00000090" caption="SCS Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="DCIDR2" offset="0x48" rw="R" size="4" access-size="4" initval="0x00000005" caption="SCS Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DCIDR3" offset="0x4C" rw="R" size="4" access-size="4" initval="0x000000B1" caption="SCS Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DIB_DLAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
      <value-group name="DIB_DAUTHSTATUS__NSID">
        <value name="NO" caption="Non-secure invasive debug prohibited" value="2"/>
        <value name="YES" caption="Non-secure invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DIB_DAUTHSTATUS__NSNID">
        <value name="NO" caption="Non-secure non-invasive debug prohibited" value="2"/>
        <value name="YES" caption="Non-secure non-invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DIB_DAUTHSTATUS__SID">
        <value name="NOSEC" caption="Security Extension not implemented" value="0"/>
        <value name="NO" caption="Secure invasive debug prohibited" value="2"/>
        <value name="YES" caption="Secure invasive debug allowed" value="3"/>
      </value-group>
      <value-group name="DIB_DAUTHSTATUS__SNID">
        <value name="NOSEC" caption="Security Extension not implemented" value="0"/>
        <value name="NO" caption="Secure non-invasive debug prohibited" value="2"/>
        <value name="YES" caption="Secure non-invasive debug allowed" value="3"/>
      </value-group>
    </module>
    <module name="DMAC" id="U2223" version="2f0" caption="Direct Memory Access Controller">
      <register-group name="DMAC" caption="Direct Memory Access Controller">
        <register name="CTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="DMAENABLE" caption="DMA Enable" mask="0x2"/>
          <bitfield name="CRCENABLE" caption="CRC Enable" mask="0x4"/>
          <bitfield name="LVLEN0" caption="Priority Level 0 Enable" mask="0x100"/>
          <bitfield name="LVLEN1" caption="Priority Level 1 Enable" mask="0x200"/>
          <bitfield name="LVLEN2" caption="Priority Level 2 Enable" mask="0x400"/>
          <bitfield name="LVLEN3" caption="Priority Level 3 Enable" mask="0x800"/>
        </register>
        <register name="CRCCTRL" offset="0x2" rw="RW" size="2" initval="0x0000" caption="CRC Control">
          <bitfield name="CRCBEATSIZE" caption="CRC Beat Size" mask="0x3" values="DMAC_CRCCTRL__CRCBEATSIZE"/>
          <bitfield name="CRCPOLY" caption="CRC Polynomial Type" mask="0xC" values="DMAC_CRCCTRL__CRCPOLY"/>
          <bitfield name="CRCSRC" caption="CRC Input Source" mask="0x3F00" values="DMAC_CRCCTRL__CRCSRC"/>
        </register>
        <register name="CRCDATAIN" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="CRC Data Input">
          <bitfield name="CRCDATAIN" caption="CRC Data Input" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCCHKSUM" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="CRC Checksum">
          <bitfield name="CRCCHKSUM" caption="CRC Checksum" mask="0xFFFFFFFF"/>
        </register>
        <register name="CRCSTATUS" offset="0xC" rw="RW" size="1" initval="0x00" caption="CRC Status">
          <bitfield name="CRCBUSY" caption="CRC Module Busy" mask="0x1"/>
          <bitfield name="CRCZERO" caption="CRC Zero" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Run" mask="0x1"/>
        </register>
        <register name="QOSCTRL" offset="0xE" rw="RW" size="1" initval="0x2A" caption="QOS Control">
          <bitfield name="WRBQOS" caption="Write-Back Quality of Service" mask="0x3" values="DMAC_QOSCTRL__WRBQOS"/>
          <bitfield name="FQOS" caption="Fetch Quality of Service" mask="0xC" values="DMAC_QOSCTRL__FQOS"/>
          <bitfield name="DQOS" caption="Data Transfer Quality of Service" mask="0x30" values="DMAC_QOSCTRL__DQOS"/>
        </register>
        <register name="SWTRIGCTRL" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Software Trigger Control">
          <bitfield name="SWTRIG0" caption="Channel 0 Software Trigger" mask="0x1"/>
          <bitfield name="SWTRIG1" caption="Channel 1 Software Trigger" mask="0x2"/>
          <bitfield name="SWTRIG2" caption="Channel 2 Software Trigger" mask="0x4"/>
          <bitfield name="SWTRIG3" caption="Channel 3 Software Trigger" mask="0x8"/>
          <bitfield name="SWTRIG4" caption="Channel 4 Software Trigger" mask="0x10"/>
          <bitfield name="SWTRIG5" caption="Channel 5 Software Trigger" mask="0x20"/>
          <bitfield name="SWTRIG6" caption="Channel 6 Software Trigger" mask="0x40"/>
          <bitfield name="SWTRIG7" caption="Channel 7 Software Trigger" mask="0x80"/>
          <bitfield name="SWTRIG8" caption="Channel 8 Software Trigger" mask="0x100"/>
          <bitfield name="SWTRIG9" caption="Channel 9 Software Trigger" mask="0x200"/>
          <bitfield name="SWTRIG10" caption="Channel 10 Software Trigger" mask="0x400"/>
          <bitfield name="SWTRIG11" caption="Channel 11 Software Trigger" mask="0x800"/>
          <bitfield name="SWTRIG12" caption="Channel 12 Software Trigger" mask="0x1000"/>
          <bitfield name="SWTRIG13" caption="Channel 13 Software Trigger" mask="0x2000"/>
          <bitfield name="SWTRIG14" caption="Channel 14 Software Trigger" mask="0x4000"/>
          <bitfield name="SWTRIG15" caption="Channel 15 Software Trigger" mask="0x8000"/>
        </register>
        <register name="PRICTRL0" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Priority Control">
          <bitfield name="LVLPRI0" caption="Level 0 Channel Priority Number" mask="0xF"/>
          <bitfield name="RRLVLEN0" caption="Level 0 Round-Robin Scheduling Enable" mask="0x80" values="DMAC_PRICTRL__RRLVLEN0"/>
          <bitfield name="LVLPRI1" caption="Level 1 Channel Priority Number" mask="0xF00"/>
          <bitfield name="RRLVLEN1" caption="Level 1 Round-Robin Scheduling Enable" mask="0x8000" values="DMAC_PRICTRL__RRLVLEN1"/>
          <bitfield name="LVLPRI2" caption="Level 2 Channel Priority Number" mask="0xF0000"/>
          <bitfield name="RRLVLEN2" caption="Level 2 Round-Robin Scheduling Enable" mask="0x800000" values="DMAC_PRICTRL__RRLVLEN2"/>
          <bitfield name="LVLPRI3" caption="Level 3 Channel Priority Number" mask="0xF000000"/>
          <bitfield name="RRLVLEN3" caption="Level 3 Round-Robin Scheduling Enable" mask="0x80000000" values="DMAC_PRICTRL__RRLVLEN3"/>
        </register>
        <register name="INTPEND" offset="0x20" rw="RW" size="2" initval="0x0000" caption="Interrupt Pending">
          <bitfield name="ID" caption="Channel ID" mask="0xF"/>
          <bitfield name="TERR" caption="Transfer Error" mask="0x100"/>
          <bitfield name="TCMPL" caption="Transfer Complete" mask="0x200"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x400"/>
          <bitfield name="FERR" caption="Fetch Error" mask="0x2000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x4000"/>
          <bitfield name="PEND" caption="Pending" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
          <bitfield name="CHINT8" caption="Channel 8 Pending Interrupt" mask="0x100"/>
          <bitfield name="CHINT9" caption="Channel 9 Pending Interrupt" mask="0x200"/>
          <bitfield name="CHINT10" caption="Channel 10 Pending Interrupt" mask="0x400"/>
          <bitfield name="CHINT11" caption="Channel 11 Pending Interrupt" mask="0x800"/>
          <bitfield name="CHINT12" caption="Channel 12 Pending Interrupt" mask="0x1000"/>
          <bitfield name="CHINT13" caption="Channel 13 Pending Interrupt" mask="0x2000"/>
          <bitfield name="CHINT14" caption="Channel 14 Pending Interrupt" mask="0x4000"/>
          <bitfield name="CHINT15" caption="Channel 15 Pending Interrupt" mask="0x8000"/>
        </register>
        <register name="BUSYCH" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
          <bitfield name="BUSYCH8" caption="Busy Channel 8" mask="0x100"/>
          <bitfield name="BUSYCH9" caption="Busy Channel 9" mask="0x200"/>
          <bitfield name="BUSYCH10" caption="Busy Channel 10" mask="0x400"/>
          <bitfield name="BUSYCH11" caption="Busy Channel 11" mask="0x800"/>
          <bitfield name="BUSYCH12" caption="Busy Channel 12" mask="0x1000"/>
          <bitfield name="BUSYCH13" caption="Busy Channel 13" mask="0x2000"/>
          <bitfield name="BUSYCH14" caption="Busy Channel 14" mask="0x4000"/>
          <bitfield name="BUSYCH15" caption="Busy Channel 15" mask="0x8000"/>
        </register>
        <register name="PENDCH" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Pending Channels">
          <bitfield name="PENDCH0" caption="Pending Channel 0" mask="0x1"/>
          <bitfield name="PENDCH1" caption="Pending Channel 1" mask="0x2"/>
          <bitfield name="PENDCH2" caption="Pending Channel 2" mask="0x4"/>
          <bitfield name="PENDCH3" caption="Pending Channel 3" mask="0x8"/>
          <bitfield name="PENDCH4" caption="Pending Channel 4" mask="0x10"/>
          <bitfield name="PENDCH5" caption="Pending Channel 5" mask="0x20"/>
          <bitfield name="PENDCH6" caption="Pending Channel 6" mask="0x40"/>
          <bitfield name="PENDCH7" caption="Pending Channel 7" mask="0x80"/>
          <bitfield name="PENDCH8" caption="Pending Channel 8" mask="0x100"/>
          <bitfield name="PENDCH9" caption="Pending Channel 9" mask="0x200"/>
          <bitfield name="PENDCH10" caption="Pending Channel 10" mask="0x400"/>
          <bitfield name="PENDCH11" caption="Pending Channel 11" mask="0x800"/>
          <bitfield name="PENDCH12" caption="Pending Channel 12" mask="0x1000"/>
          <bitfield name="PENDCH13" caption="Pending Channel 13" mask="0x2000"/>
          <bitfield name="PENDCH14" caption="Pending Channel 14" mask="0x4000"/>
          <bitfield name="PENDCH15" caption="Pending Channel 15" mask="0x8000"/>
        </register>
        <register name="ACTIVE" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Active Channel and Levels">
          <bitfield name="LVLEX0" caption="Level 0 Channel Trigger Request Executing" mask="0x1"/>
          <bitfield name="LVLEX1" caption="Level 1 Channel Trigger Request Executing" mask="0x2"/>
          <bitfield name="LVLEX2" caption="Level 2 Channel Trigger Request Executing" mask="0x4"/>
          <bitfield name="LVLEX3" caption="Level 3 Channel Trigger Request Executing" mask="0x8"/>
          <bitfield name="ID" caption="Active Channel ID" mask="0x1F00"/>
          <bitfield name="ABUSY" caption="Active Channel Busy" mask="0x8000"/>
          <bitfield name="BTCNT" caption="Active Channel Block Transfer Count" mask="0xFFFF0000"/>
        </register>
        <register name="BASEADDR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Descriptor Memory Section Base Address">
          <bitfield name="BASEADDR" caption="Descriptor Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRBADDR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Write-Back Memory Section Base Address">
          <bitfield name="WRBADDR" caption="Write-Back Memory Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="CHID" offset="0x3F" rw="RW" size="1" initval="0x00" caption="Channel ID">
          <bitfield name="ID" caption="Channel ID" mask="0xF"/>
        </register>
        <register name="CHCTRLA" offset="0x40" rw="RW" size="1" initval="0x00" caption="Channel Control A">
          <bitfield name="SWRST" caption="Channel Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Channel Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Channel run in standby" mask="0x40"/>
        </register>
        <register name="CHCTRLB" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Channel Control B">
          <bitfield name="EVACT" caption="Event Input Action" mask="0x7" values="DMAC_CHCTRLB__EVACT"/>
          <bitfield name="EVIE" caption="Channel Event Input Enable" mask="0x8"/>
          <bitfield name="EVOE" caption="Channel Event Output Enable" mask="0x10"/>
          <bitfield name="LVL" caption="Channel Arbitration Level" mask="0x60" values="DMAC_CHCTRLB__LVL"/>
          <bitfield name="TRIGSRC" caption="Trigger Source" mask="0x3F00" values="DMAC_CHCTRLB__TRIGSRC"/>
          <bitfield name="TRIGACT" caption="Trigger Action" mask="0xC00000" values="DMAC_CHCTRLB__TRIGACT"/>
          <bitfield name="CMD" caption="Software Command" mask="0x3000000" values="DMAC_CHCTRLB__CMD"/>
        </register>
        <register name="CHINTENCLR" offset="0x4C" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel Interrupt Enable Clear">
          <bitfield name="TERR" caption="Channel Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTENSET" offset="0x4D" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel Interrupt Enable Set">
          <bitfield name="TERR" caption="Channel Transfer Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend Interrupt Enable" mask="0x4"/>
        </register>
        <register name="CHINTFLAG" offset="0x4E" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel Interrupt Flag Status and Clear">
          <bitfield name="TERR" caption="Channel Transfer Error" mask="0x1"/>
          <bitfield name="TCMPL" caption="Channel Transfer Complete" mask="0x2"/>
          <bitfield name="SUSP" caption="Channel Suspend" mask="0x4"/>
        </register>
        <register name="CHSTATUS" offset="0x4F" rw="R" size="1" initval="0x00" caption="Channel Status">
          <bitfield name="PEND" caption="Channel Pending" mask="0x1"/>
          <bitfield name="BUSY" caption="Channel Busy" mask="0x2"/>
          <bitfield name="FERR" caption="Channel Fetch Error" mask="0x4"/>
        </register>
      </register-group>
      <register-group name="DMAC_DESCRIPTOR" caption="Direct Memory Access Controller" aligned="8">
        <register name="BTCTRL" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Block Transfer Control">
          <bitfield name="VALID" caption="Descriptor Valid" mask="0x1"/>
          <bitfield name="EVOSEL" caption="Event Output Selection" mask="0x6" values="DMAC_BTCTRL__EVOSEL"/>
          <bitfield name="BLOCKACT" caption="Block Action" mask="0x18" values="DMAC_BTCTRL__BLOCKACT"/>
          <bitfield name="BEATSIZE" caption="Beat Size" mask="0x300" values="DMAC_BTCTRL__BEATSIZE"/>
          <bitfield name="SRCINC" caption="Source Address Increment Enable" mask="0x400"/>
          <bitfield name="DSTINC" caption="Destination Address Increment Enable" mask="0x800"/>
          <bitfield name="STEPSEL" caption="Step Selection" mask="0x1000" values="DMAC_BTCTRL__STEPSEL"/>
          <bitfield name="STEPSIZE" caption="Address Increment Step Size" mask="0xE000" values="DMAC_BTCTRL__STEPSIZE"/>
        </register>
        <register name="BTCNT" offset="0x2" rw="RW" size="2" caption="Block Transfer Count">
          <bitfield name="BTCNT" caption="Block Transfer Count" mask="0xFFFF"/>
        </register>
        <register name="SRCADDR" offset="0x4" rw="RW" size="4" caption="Block Transfer Source Address">
          <bitfield name="SRCADDR" caption="Transfer Source Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DSTADDR" offset="0x8" rw="RW" size="4" caption="Block Transfer Destination Address">
          <bitfield name="DSTADDR" caption="Transfer Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DESCADDR" offset="0xC" rw="RW" size="4" caption="Next Descriptor Address">
          <bitfield name="DESCADDR" caption="Next Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="DMAC_PRICTRL__RRLVLEN0">
        <value name="STATIC_LVL" caption="Static arbitration scheme for channels with level 0 priority" value="0x0"/>
        <value name="ROUND_ROBIN_LVL" caption="Round-robin arbitration scheme for channels with level 0 priority" value="0x1"/>
      </value-group>
      <value-group name="DMAC_PRICTRL__RRLVLEN1">
        <value name="STATIC_LVL" caption="Static arbitration scheme for channels with level 1 priority" value="0x0"/>
        <value name="ROUND_ROBIN_LVL" caption="Round-robin arbitration scheme for channels with level 1 priority" value="0x1"/>
      </value-group>
      <value-group name="DMAC_PRICTRL__RRLVLEN2">
        <value name="STATIC_LVL" caption="Static arbitration scheme for channels with level 2 priority" value="0x0"/>
        <value name="ROUND_ROBIN_LVL" caption="Round-robin arbitration scheme for channels with level 2 priority" value="0x1"/>
      </value-group>
      <value-group name="DMAC_PRICTRL__RRLVLEN3">
        <value name="STATIC_LVL" caption="Static arbitration scheme for channels with level 3 priority" value="0x0"/>
        <value name="ROUND_ROBIN_LVL" caption="Round-robin arbitration scheme for channels with level 3 priority" value="0x1"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__BEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__BLOCKACT">
        <value name="NOACT" caption="Channel will be disabled if it is the last block transfer in the transaction" value="0x0"/>
        <value name="INT" caption="Channel will be disabled if it is the last block transfer in the transaction and block interrupt" value="0x1"/>
        <value name="SUSPEND" caption="Channel suspend operation is completed" value="0x2"/>
        <value name="BOTH" caption="Both channel suspend operation and block interrupt" value="0x3"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__EVOSEL">
        <value name="DISABLE" caption="Event generation disabled" value="0x0"/>
        <value name="BLOCK" caption="Event strobe when block transfer complete" value="0x1"/>
        <value name="BEAT" caption="Event strobe when beat transfer complete" value="0x3"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__STEPSEL">
        <value name="DST" caption="Step size settings apply to the destination address" value="0x0"/>
        <value name="SRC" caption="Step size settings apply to the source address" value="0x1"/>
      </value-group>
      <value-group name="DMAC_BTCTRL__STEPSIZE">
        <value name="X1" caption="Next ADDR = ADDR + (Beat Size in byte) * 1" value="0x0"/>
        <value name="X2" caption="Next ADDR = ADDR + (Beat Size in byte) * 2" value="0x1"/>
        <value name="X4" caption="Next ADDR = ADDR + (Beat Size in byte) * 4" value="0x2"/>
        <value name="X8" caption="Next ADDR = ADDR + (Beat Size in byte) * 8" value="0x3"/>
        <value name="X16" caption="Next ADDR = ADDR + (Beat Size in byte) * 16" value="0x4"/>
        <value name="X32" caption="Next ADDR = ADDR + (Beat Size in byte) * 32" value="0x5"/>
        <value name="X64" caption="Next ADDR = ADDR + (Beat Size in byte) * 64" value="0x6"/>
        <value name="X128" caption="Next ADDR = ADDR + (Beat Size in byte) * 128" value="0x7"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCBEATSIZE">
        <value name="BYTE" caption="8-bit bus transfer" value="0x0"/>
        <value name="HWORD" caption="16-bit bus transfer" value="0x1"/>
        <value name="WORD" caption="32-bit bus transfer" value="0x2"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCPOLY">
        <value name="CRC16" caption="CRC-16 (CRC-CCITT)" value="0x0"/>
        <value name="CRC32" caption="CRC32 (IEEE 802.3)" value="0x1"/>
      </value-group>
      <value-group name="DMAC_CRCCTRL__CRCSRC">
        <value name="NOACT" caption="No action" value="0x00"/>
        <value name="IO" caption="I/O interface" value="0x01"/>
        <value name="CHN0" caption="DMA Channel 0" value="0x20"/>
        <value name="CHN1" caption="DMA Channel 1" value="0x21"/>
        <value name="CHN2" caption="DMA Channel 2" value="0x22"/>
        <value name="CHN3" caption="DMA Channel 3" value="0x23"/>
        <value name="CHN4" caption="DMA Channel 4" value="0x24"/>
        <value name="CHN5" caption="DMA Channel 5" value="0x25"/>
        <value name="CHN6" caption="DMA Channel 6" value="0x26"/>
        <value name="CHN7" caption="DMA Channel 7" value="0x27"/>
        <value name="CHN8" caption="DMA Channel 8" value="0x28"/>
        <value name="CHN9" caption="DMA Channel 9" value="0x29"/>
        <value name="CHN10" caption="DMA Channel 10" value="0x2A"/>
        <value name="CHN11" caption="DMA Channel 11" value="0x2B"/>
        <value name="CHN12" caption="DMA Channel 12" value="0x2C"/>
        <value name="CHN13" caption="DMA Channel 13" value="0x2D"/>
        <value name="CHN14" caption="DMA Channel 14" value="0x2E"/>
        <value name="CHN15" caption="DMA Channel 15" value="0x2F"/>
      </value-group>
      <value-group name="DMAC_QOSCTRL__DQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="DMAC_QOSCTRL__FQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="DMAC_QOSCTRL__WRBQOS">
        <value name="DISABLE" caption="Background (no sensitive operation)" value="0x0"/>
        <value name="LOW" caption="Sensitive Bandwidth" value="0x1"/>
        <value name="MEDIUM" caption="Sensitive Latency" value="0x2"/>
        <value name="HIGH" caption="Critical Latency" value="0x3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__CMD">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x1"/>
        <value name="RESUME" caption="Channel resume operation" value="0x2"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__EVACT">
        <value name="NOACT" caption="No action" value="0x0"/>
        <value name="TRIG" caption="Transfer and periodic transfer trigger" value="0x1"/>
        <value name="CTRIG" caption="Conditional transfer trigger" value="0x2"/>
        <value name="CBLOCK" caption="Conditional block transfer" value="0x3"/>
        <value name="SUSPEND" caption="Channel suspend operation" value="0x4"/>
        <value name="RESUME" caption="Channel resume operation" value="0x5"/>
        <value name="SSKIP" caption="Skip next block suspend action" value="0x6"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__LVL">
        <value name="LVL0" caption="Channel Priority Level 0" value="0x0"/>
        <value name="LVL1" caption="Channel Priority Level 1" value="0x1"/>
        <value name="LVL2" caption="Channel Priority Level 2" value="0x2"/>
        <value name="LVL3" caption="Channel Priority Level 3" value="0x3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__TRIGACT">
        <value name="BLOCK" caption="One trigger required for each block transfer" value="0x0"/>
        <value name="BEAT" caption="One trigger required for each beat transfer" value="0x2"/>
        <value name="TRANSACTION" caption="One trigger required for each transaction" value="0x3"/>
      </value-group>
      <value-group name="DMAC_CHCTRLB__TRIGSRC">
        <value name="DISABLE" caption="Only software/event triggers" value="0x00"/>
        <value name="RTC_TIMESTAMP" caption="RTC Timestamp Trigger" value="0x01"/>
        <value name="DSU_DCC0" caption="ID for DCC0 register" value="0x02"/>
        <value name="DSU_DCC1" caption="ID for DCC1 register" value="0x03"/>
        <value name="SERCOM0_RX" caption="SERCOM0 RX Trigger" value="0x04"/>
        <value name="SERCOM0_TX" caption="SERCOM0 TX Trigger" value="0x05"/>
        <value name="SERCOM1_RX" caption="SERCOM1 RX Trigger" value="0x06"/>
        <value name="SERCOM1_TX" caption="SERCOM1 TX Trigger" value="0x07"/>
        <value name="SERCOM2_RX" caption="SERCOM2 RX Trigger" value="0x08"/>
        <value name="SERCOM2_TX" caption="SERCOM2 TX Trigger" value="0x09"/>
        <value name="SERCOM3_RX" caption="SERCOM3 RX Trigger" value="0x0A"/>
        <value name="SERCOM3_TX" caption="SERCOM3 TX Trigger" value="0x0B"/>
        <value name="SERCOM4_RX" caption="SERCOM4 RX Trigger" value="0x0C"/>
        <value name="SERCOM4_TX" caption="SERCOM4 TX Trigger" value="0x0D"/>
        <value name="SERCOM5_RX" caption="SERCOM5 RX Trigger" value="0x0E"/>
        <value name="SERCOM5_TX" caption="SERCOM5 TX Trigger" value="0x0F"/>
        <value name="TC0_OVF" caption="TC0 Overflow Trigger" value="0x10"/>
        <value name="TC0_MC0" caption="TC0 Match/Compare 0 Trigger" value="0x11"/>
        <value name="TC0_MC1" caption="TC0 Match/Compare 1 Trigger" value="0x12"/>
        <value name="TC1_OVF" caption="TC1 Overflow Trigger" value="0x13"/>
        <value name="TC1_MC0" caption="TC1 Match/Compare 0 Trigger" value="0x14"/>
        <value name="TC1_MC1" caption="TC1 Match/Compare 1 Trigger" value="0x15"/>
        <value name="TC2_OVF" caption="TC2 Overflow Trigger" value="0x16"/>
        <value name="TC2_MC0" caption="TC2 Match/Compare 0 Trigger" value="0x17"/>
        <value name="TC2_MC1" caption="TC2 Match/Compare 1 Trigger" value="0x18"/>
        <value name="TCC0_OVF" caption="TCC0 Overflow Trigger" value="0x19"/>
        <value name="TCC0_MC0" caption="TCC0 Match/Compare 0 Trigger" value="0x1A"/>
        <value name="TCC0_MC1" caption="TCC0 Match/Compare 1 Trigger" value="0x1B"/>
        <value name="TCC0_MC2" caption="TCC0 Match/Compare 2 Trigger" value="0x1C"/>
        <value name="TCC0_MC3" caption="TCC0 Match/Compare 3 Trigger" value="0x1D"/>
        <value name="TCC1_OVF" caption="TCC1 Overflow Trigger" value="0x1E"/>
        <value name="TCC1_MC0" caption="TCC1 Match/Compare 0 Trigger" value="0x1F"/>
        <value name="TCC1_MC1" caption="TCC1 Match/Compare 1 Trigger" value="0x20"/>
        <value name="TCC2_OVF" caption="TCC2 Overflow Trigger" value="0x21"/>
        <value name="TCC2_MC0" caption="TCC2 Match/Compare 0 Trigger" value="0x22"/>
        <value name="TCC2_MC1" caption="TCC2 Match/Compare 1 Trigger" value="0x23"/>
        <value name="TCC3_OVF" caption="TCC3 Overflow Trigger" value="0x24"/>
        <value name="TCC3_MC0" caption="TCC3 Match/Compare 0 Trigger" value="0x25"/>
        <value name="TCC3_MC1" caption="TCC3 Match/Compare 1 Trigger" value="0x26"/>
        <value name="TCC3_MC2" caption="TCC3 Match/Compare 2 Trigger" value="0x27"/>
        <value name="TCC3_MC3" caption="TCC3 Match/Compare 3 Trigger" value="0x28"/>
        <value name="ADC_RESRDY" caption="ADC Result Ready Trigger" value="0x29"/>
        <value name="DAC_EMPTY0" caption="DAC Empty 0 Trigger" value="0x2A"/>
        <value name="DAC_EMPTY1" caption="DAC Empty 1 Trigger" value="0x2B"/>
        <value name="PTC_EOC" caption="PTC End of Conversion Trigger" value="0x2C"/>
        <value name="PTC_SEQ" caption="PTC Sequence Trigger" value="0x2D"/>
        <value name="PTC_WCOMP" caption="PTC Window Compare Trigger" value="0x2E"/>
        <value name="I2S_RX0" caption="I2S RX0 Trigger" value="0x2F"/>
        <value name="I2S_RX1" caption="I2S RX1 Trigger" value="0x30"/>
        <value name="I2S_TX0" caption="I2S TX0 Trigger" value="0x31"/>
        <value name="I2S_TX1" caption="I2S TX1 Trigger" value="0x32"/>
      </value-group>
    </module>
    <module name="DSU" id="U2810" version="1.1.0" caption="Device Service Unit">
      <register-group name="DSU" caption="Device Service Unit">
        <register name="CTRL" offset="0x0" rw="W" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="CRC" caption="32-bit Cyclic Redundancy Code" mask="0x4"/>
          <bitfield name="MBIST" caption="Memory built-in self-test" mask="0x8"/>
        </register>
        <register name="STATUSA" offset="0x1" rw="RW" size="1" initval="0x00" caption="Status A">
          <bitfield name="DONE" caption="Done" mask="0x1"/>
          <bitfield name="CRSTEXT" caption="CPU Reset Phase Extension" mask="0x2"/>
          <bitfield name="BERR" caption="Bus Error" mask="0x4"/>
          <bitfield name="FAIL" caption="Failure" mask="0x8"/>
          <bitfield name="PERR" caption="Protection Error" mask="0x10"/>
          <bitfield name="BREXT" caption="BootRom Phase Extension" mask="0x20"/>
        </register>
        <register name="STATUSB" offset="0x2" rw="R" size="1" caption="Status B">
          <bitfield name="DAL" caption="Debugger Access Level" mask="0x3" values="DSU_STATUSB__DAL"/>
          <bitfield name="DBGPRES" caption="Debugger Present" mask="0x4"/>
          <bitfield name="HPE" caption="Hot-Plugging Enable" mask="0x8"/>
          <bitfield name="DCCD0" caption="Debug Communication Channel 0 Dirty" mask="0x10"/>
          <bitfield name="DCCD1" caption="Debug Communication Channel 1 Dirty" mask="0x20"/>
          <bitfield name="BCCD0" caption="Boot ROM Communication Channel 0 Dirty" mask="0x40"/>
          <bitfield name="BCCD1" caption="Boot ROM Communication Channel 1 Dirty" mask="0x80"/>
        </register>
        <register name="ADDR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Address">
          <bitfield name="AMOD" caption="Access Mode" mask="0x3"/>
          <bitfield name="ADDR" caption="Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="LENGTH" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Length">
          <bitfield name="LENGTH" caption="Length" mask="0xFFFFFFFC"/>
        </register>
        <register name="DATA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Data">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DCC" offset="0x10" rw="RW" size="4" count="2" initval="0x00000000" caption="Debug Communication Channel n">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="DID" offset="0x18" rw="R" size="4" initval="0x20870100" caption="Device Identification">
          <bitfield name="DEVSEL" caption="Device Select" mask="0xFF" values="DSU_DID__DEVSEL"/>
          <bitfield name="REVISION" caption="Revision Number" mask="0xF00"/>
          <bitfield name="DIE" caption="Die Number" mask="0xF000"/>
          <bitfield name="SERIES" caption="Series" mask="0x3F0000" values="DSU_DID__SERIES"/>
          <bitfield name="FAMILY" caption="Family" mask="0xF800000" values="DSU_DID__FAMILY"/>
          <bitfield name="PROCESSOR" caption="Processor" mask="0xF0000000" values="DSU_DID__PROCESSOR"/>
        </register>
        <register name="CFG" offset="0x1C" rw="RW" size="4" initval="0x00000002" caption="Configuration">
          <bitfield name="LQOS" caption="Latency Quality Of Service" mask="0x3"/>
          <bitfield name="DCCDMALEVEL0" caption="DMA Trigger Level 0" mask="0x4" values="DSU_CFG__DCCDMALEVEL"/>
          <bitfield name="DCCDMALEVEL1" caption="DMA Trigger Level 1" mask="0x8" values="DSU_CFG__DCCDMALEVEL"/>
        </register>
        <register name="BCC" offset="0x20" rw="RW" size="4" count="2" initval="0x00000000" caption="Boot ROM Communication Channel n">
          <bitfield name="DATA" caption="Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="ENTRY0" offset="0x1000" rw="R" size="4" initval="0x9F0FC002" caption="CoreSight ROM Table Entry 0">
          <bitfield name="EPRES" caption="Entry Present" mask="0x1"/>
          <bitfield name="FMT" caption="Format" mask="0x2"/>
          <bitfield name="ADDOFF" caption="Address Offset" mask="0xFFFFF000"/>
        </register>
        <register name="ENTRY1" offset="0x1004" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Entry 1">
        </register>
        <register name="END" offset="0x1008" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table End">
          <bitfield name="END" caption="End Marker" mask="0xFFFFFFFF"/>
        </register>
        <register name="MEMTYPE" offset="0x1FCC" rw="R" size="4" initval="0x00000000" caption="CoreSight ROM Table Memory Type">
          <bitfield name="SMEMP" caption="System Memory Present" mask="0x1"/>
        </register>
        <register name="PID4" offset="0x1FD0" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 4">
          <bitfield name="JEPCC" caption="JEP-106 Continuation Code" mask="0xF"/>
          <bitfield name="FKBC" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PID5" offset="0x1FD4" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 5">
        </register>
        <register name="PID6" offset="0x1FD8" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 6">
        </register>
        <register name="PID7" offset="0x1FDC" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 7">
        </register>
        <register name="PID0" offset="0x1FE0" rw="R" size="4" initval="0x000000D0" caption="Peripheral Identification 0">
          <bitfield name="PARTNBL" caption="Part Number Low" mask="0xFF"/>
        </register>
        <register name="PID1" offset="0x1FE4" rw="R" size="4" initval="0x000000FC" caption="Peripheral Identification 1">
          <bitfield name="PARTNBH" caption="Part Number High" mask="0xF"/>
          <bitfield name="JEPIDCL" caption="Low part of the JEP-106 Identity Code" mask="0xF0"/>
        </register>
        <register name="PID2" offset="0x1FE8" rw="R" size="4" initval="0x00000009" caption="Peripheral Identification 2">
          <bitfield name="JEPIDCH" caption="JEP-106 Identity Code High" mask="0x7"/>
          <bitfield name="JEPU" caption="JEP-106 Identity Code is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Revision Number" mask="0xF0"/>
        </register>
        <register name="PID3" offset="0x1FEC" rw="R" size="4" initval="0x00000000" caption="Peripheral Identification 3">
          <bitfield name="CUSMOD" caption="ARM CUSMOD" mask="0xF"/>
          <bitfield name="REVAND" caption="Revision Number" mask="0xF0"/>
        </register>
        <register name="CID0" offset="0x1FF0" rw="R" size="4" initval="0x0000000D" caption="Component Identification 0">
          <bitfield name="PREAMBLEB0" caption="Preamble Byte 0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0x1FF4" rw="R" size="4" initval="0x00000010" caption="Component Identification 1">
          <bitfield name="PREAMBLE" caption="Preamble" mask="0xF"/>
          <bitfield name="CCLASS" caption="Component Class" mask="0xF0"/>
        </register>
        <register name="CID2" offset="0x1FF8" rw="R" size="4" initval="0x00000005" caption="Component Identification 2">
          <bitfield name="PREAMBLEB2" caption="Preamble Byte 2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0x1FFC" rw="R" size="4" initval="0x000000B1" caption="Component Identification 3">
          <bitfield name="PREAMBLEB3" caption="Preamble Byte 3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DSU_STATUSB__DAL">
        <value name="SECURED" caption="Debugger can only access the DSU external address space." value="0x0"/>
        <value name="NS_DEBUG" caption="Debugger can access only Non-Secure regions (PIC32CM LS00/LS60 only)." value="0x1"/>
        <value name="FULL_DEBUG" caption="Debugger can access any regions." value="0x2"/>
      </value-group>
      <value-group name="DSU_DID__FAMILY">
        <value name="1" caption="PIC32CM Ultra-Low Power Entry Level Families" value="1"/>
      </value-group>
      <value-group name="DSU_DID__PROCESSOR">
        <value name="CM23" caption="Cortex-M23" value="0x2"/>
      </value-group>
      <value-group name="DSU_DID__SERIES">
        <value name="LE00" caption="Low Power" value="0x5"/>
        <value name="LS00" caption="Low Power and Security" value="0x6"/>
        <value name="LS60" caption="Low Power and Security with CryptoAuthentication Device" value="0x7"/>
      </value-group>
      <value-group name="DSU_DID__DEVSEL">
        <value name="512KB_64KB_100PIN" caption="512 KB Flash / 64 KB SRAM / 100-pin" value="0x0"/>
        <value name="512KB_64KB_64PIN" caption="512 KB Flash / 64 KB SRAM / 64-pin" value="0x1"/>
        <value name="512KB_64KB_48PIN" caption="512 KB Flash / 64 KB SRAM / 48-pin" value="0x2"/>
        <value name="256KB_32KB_100PIN" caption="256 KB Flash / 32 KB SRAM / 100-pin" value="0x4"/>
        <value name="256KB_32KB_64PIN" caption="256 KB Flash / 32 KB SRAM / 64-pin" value="0x5"/>
        <value name="256KB_32KB_48PIN" caption="256 KB Flash / 32 KB SRAM / 48-pin" value="0x6"/>
        <value name="128KB_16KB_48PIN" caption="128 KB Flash / 16 KB SRAM / 48-pin" value="0xA"/>
        <value name="128KB_16KB_32PIN" caption="128 KB Flash / 16 KB SRAM / 32-pin" value="0xB"/>
      </value-group>
      <value-group name="DSU_CFG__DCCDMALEVEL">
        <value name="READ" caption="Signals to the DMA that a data is available for read" value="0"/>
        <value name="WRITE" caption="Signals to the DMA that a data is available for write" value="1"/>
      </value-group>
    </module>
    <module name="DWT" version="1.0.0" caption="Data Watchpoint and Trace">
      <register-group name="COMPARATOR" size="0x10">
        <register name="DWT_COMP" offset="0x0" rw="RW" size="4" access-size="4" caption="DWT Comparator Register n">
          <bitfield name="VALUE" caption="Cycle/PC/data value or data address" mask="0xFFFFFFFF"/>
        </register>
        <register name="DWT_FUNCTION" offset="0x8" rw="RW" size="4" access-size="4" caption="DWT Function Register x">
          <bitfield name="MATCH" caption="Match type" mask="0xF"/>
          <bitfield name="ACTION" caption="Action on match" mask="0x30"/>
          <bitfield name="DATAVSIZE" caption="Data value size" mask="0xC00"/>
          <bitfield name="MATCHED" caption="Comparator matched" mask="0x1000000"/>
          <bitfield name="ID" caption="Identify capability" mask="0xF8000000"/>
        </register>
      </register-group>
      <register-group name="DWT" caption="Data Watchpoint and Trace">
        <register name="DWT_CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x0B000000" caption="DWT Control Register">
          <bitfield name="CYCCNTENA" caption="CYCCNT enable" mask="0x1"/>
          <bitfield name="POSTPRESET" caption="POSTCNT preset" mask="0x1E"/>
          <bitfield name="POSTINIT" caption="POSTCNT initial" mask="0x1E0"/>
          <bitfield name="CYCTAP" caption="Cycle count tap" mask="0x200"/>
          <bitfield name="SYNCTAP" caption="Synchronization tap" mask="0xC00"/>
          <bitfield name="PCSAMPLENA" caption="PC sample enable" mask="0x1000"/>
          <bitfield name="EXCTRCENA" caption="Exception trace enable" mask="0x10000"/>
          <bitfield name="CPIEVTENA" caption="CPI event enable" mask="0x20000"/>
          <bitfield name="EXCEVTENA" caption="Exception event enable" mask="0x40000"/>
          <bitfield name="SLEEPEVTENA" caption="Sleep event enable" mask="0x80000"/>
          <bitfield name="LSUEVTENA" caption="LSU event enable" mask="0x100000"/>
          <bitfield name="FOLDEVTENA" caption="Fold event enable" mask="0x200000"/>
          <bitfield name="CYCEVTENA" caption="Cycle event enable" mask="0x400000"/>
          <bitfield name="CYCDISS" caption="Cycle counter disabled secure" mask="0x800000"/>
          <bitfield name="NOPRFCNT" caption="No profile counters" mask="0x1000000"/>
          <bitfield name="NOCYCCNT" caption="No cycle count" mask="0x2000000"/>
          <bitfield name="NOEXTTRIG" caption="No external triggers" mask="0x4000000"/>
          <bitfield name="NOTRCPKT" caption="No trace packets" mask="0x8000000"/>
          <bitfield name="NUMCOMP" caption="Number of comparators" mask="0xF0000000"/>
        </register>
        <register name="DWT_PCSR" offset="0x1C" rw="R" size="4" access-size="4" caption="DWT Program Counter Sample Register">
          <bitfield name="EIASAMPLE" caption="Executed instruction address sample" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="COMPARATOR" name-in-module="COMPARATOR" offset="0x020" size="0x10" count="2"/>
        <register name="DWT_LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="DWT Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="DWT_LAR__KEY"/>
        </register>
        <register name="DWT_LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="DWT Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="DWT_DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A02" caption="DWT Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="DWT_DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 5">
        </register>
        <register name="DWT_PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 6">
        </register>
        <register name="DWT_PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 7">
        </register>
        <register name="DWT_PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="DWT_PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="DWT_PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="DWT Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="DWT_CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="DWT Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DWT_CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="DWT Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="DWT_CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="DWT Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="DWT_CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="DWT Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DWT_LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="EIC" id="U2804" version="1.0.0" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CKSEL" caption="Clock Selection" mask="0x10" values="EIC_CTRLA__CKSEL"/>
        </register>
        <register name="NMICTRL" offset="0x1" rw="RW" size="1" initval="0x00" caption="Non-Maskable Interrupt Control">
          <bitfield name="NMISENSE" caption="Non-Maskable Interrupt Sense Configuration" mask="0x7" values="EIC_NMICTRL__NMISENSE"/>
          <bitfield name="NMIFILTEN" caption="Non-Maskable Interrupt Filter Enable" mask="0x8"/>
          <bitfield name="NMIASYNCH" caption="Asynchronous Edge Detection Mode" mask="0x10" values="EIC_NMICTRL__NMIASYNCH"/>
        </register>
        <register name="NMIFLAG" offset="0x2" rw="RW" size="1" atomic-op="clear:NMIFLAG" initval="0x0000" caption="Non-Maskable Interrupt Flag Status and Clear">
          <bitfield name="NMI" caption="Non-Maskable Interrupt" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy Status" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy Status" mask="0x2"/>
        </register>
        <register name="EVCTRL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EXTINTEO0" caption="External Interrupt 0 Event Output Enable" mask="0x1"/>
          <bitfield name="EXTINTEO1" caption="External Interrupt 1 Event Output Enable" mask="0x2"/>
          <bitfield name="EXTINTEO2" caption="External Interrupt 2 Event Output Enable" mask="0x4"/>
          <bitfield name="EXTINTEO3" caption="External Interrupt 3 Event Output Enable" mask="0x8"/>
          <bitfield name="EXTINTEO4" caption="External Interrupt 4 Event Output Enable" mask="0x10"/>
          <bitfield name="EXTINTEO5" caption="External Interrupt 5 Event Output Enable" mask="0x20"/>
          <bitfield name="EXTINTEO6" caption="External Interrupt 6 Event Output Enable" mask="0x40"/>
          <bitfield name="EXTINTEO7" caption="External Interrupt 7 Event Output Enable" mask="0x80"/>
          <bitfield name="EXTINTEO8" caption="External Interrupt 8 Event Output Enable" mask="0x100"/>
          <bitfield name="EXTINTEO9" caption="External Interrupt 9 Event Output Enable" mask="0x200"/>
          <bitfield name="EXTINTEO10" caption="External Interrupt 10 Event Output Enable" mask="0x400"/>
          <bitfield name="EXTINTEO11" caption="External Interrupt 11 Event Output Enable" mask="0x800"/>
          <bitfield name="EXTINTEO12" caption="External Interrupt 12 Event Output Enable" mask="0x1000"/>
          <bitfield name="EXTINTEO13" caption="External Interrupt 13 Event Output Enable" mask="0x2000"/>
          <bitfield name="EXTINTEO14" caption="External Interrupt 14 Event Output Enable" mask="0x4000"/>
          <bitfield name="EXTINTEO15" caption="External Interrupt 15 Event Output Enable" mask="0x8000"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="EXTINT0" caption="External Interrupt 0 Enable" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt 1 Enable" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt 2 Enable" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt 3 Enable" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt 4 Enable" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt 5 Enable" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt 6 Enable" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt 7 Enable" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt 8 Enable" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt 9 Enable" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt 10 Enable" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt 11 Enable" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt 12 Enable" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt 13 Enable" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt 14 Enable" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt 15 Enable" mask="0x8000"/>
          <bitfield name="NSCHK" caption="Non-secure Check Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="EXTINT0" caption="External Interrupt 0 Enable" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt 1 Enable" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt 2 Enable" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt 3 Enable" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt 4 Enable" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt 5 Enable" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt 6 Enable" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt 7 Enable" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt 8 Enable" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt 9 Enable" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt 10 Enable" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt 11 Enable" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt 12 Enable" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt 13 Enable" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt 14 Enable" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt 15 Enable" mask="0x8000"/>
          <bitfield name="NSCHK" caption="Non-secure Check Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="EXTINT0" caption="External Interrupt 0" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt 1" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt 2" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt 3" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt 4" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt 5" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt 6" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt 7" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt 8" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt 9" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt 10" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt 11" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt 12" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt 13" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt 14" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt 15" mask="0x8000"/>
          <bitfield name="NSCHK" caption="Non-secure Check Interrupt" mask="0x80000000"/>
        </register>
        <register name="ASYNCH" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Asynchronous Mode">
          <bitfield name="ASYNCH0" caption="Asynchronous Edge Detection Mode of EXTINT0" mask="0x1" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH1" caption="Asynchronous Edge Detection Mode of EXTINT1" mask="0x2" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH2" caption="Asynchronous Edge Detection Mode of EXTINT2" mask="0x4" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH3" caption="Asynchronous Edge Detection Mode of EXTINT3" mask="0x8" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH4" caption="Asynchronous Edge Detection Mode of EXTINT4" mask="0x10" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH5" caption="Asynchronous Edge Detection Mode of EXTINT5" mask="0x20" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH6" caption="Asynchronous Edge Detection Mode of EXTINT6" mask="0x40" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH7" caption="Asynchronous Edge Detection Mode of EXTINT7" mask="0x80" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH8" caption="Asynchronous Edge Detection Mode of EXTINT8" mask="0x100" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH9" caption="Asynchronous Edge Detection Mode of EXTINT9" mask="0x200" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH10" caption="Asynchronous Edge Detection Mode of EXTINT10" mask="0x400" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH11" caption="Asynchronous Edge Detection Mode of EXTINT11" mask="0x800" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH12" caption="Asynchronous Edge Detection Mode of EXTINT12" mask="0x1000" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH13" caption="Asynchronous Edge Detection Mode of EXTINT13" mask="0x2000" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH14" caption="Asynchronous Edge Detection Mode of EXTINT14" mask="0x4000" values="EIC_ASYNCH__ASYNCH"/>
          <bitfield name="ASYNCH15" caption="Asynchronous Edge Detection Mode of EXTINT15" mask="0x8000" values="EIC_ASYNCH__ASYNCH"/>
        </register>
        <register name="CONFIG0" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration">
          <bitfield name="SENSE0" caption="Input Sense Configuration 0" mask="0x7" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN0" caption="Filter Enable 0" mask="0x8"/>
          <bitfield name="SENSE1" caption="Input Sense Configuration 1" mask="0x70" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN1" caption="Filter Enable 1" mask="0x80"/>
          <bitfield name="SENSE2" caption="Input Sense Configuration 2" mask="0x700" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN2" caption="Filter Enable 2" mask="0x800"/>
          <bitfield name="SENSE3" caption="Input Sense Configuration 3" mask="0x7000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN3" caption="Filter Enable 3" mask="0x8000"/>
          <bitfield name="SENSE4" caption="Input Sense Configuration 4" mask="0x70000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN4" caption="Filter Enable 4" mask="0x80000"/>
          <bitfield name="SENSE5" caption="Input Sense Configuration 5" mask="0x700000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN5" caption="Filter Enable 5" mask="0x800000"/>
          <bitfield name="SENSE6" caption="Input Sense Configuration 6" mask="0x7000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN6" caption="Filter Enable 6" mask="0x8000000"/>
          <bitfield name="SENSE7" caption="Input Sense Configuration 7" mask="0x70000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN7" caption="Filter Enable 7" mask="0x80000000"/>
        </register>
        <register name="CONFIG1" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="External Interrupt Sense Configuration">
          <bitfield name="SENSE8" caption="Input Sense Configuration 8" mask="0x7" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN8" caption="Filter Enable 8" mask="0x8"/>
          <bitfield name="SENSE9" caption="Input Sense Configuration 9" mask="0x70" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN9" caption="Filter Enable 9" mask="0x80"/>
          <bitfield name="SENSE10" caption="Input Sense Configuration 10" mask="0x700" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN10" caption="Filter Enable 10" mask="0x800"/>
          <bitfield name="SENSE11" caption="Input Sense Configuration 11" mask="0x7000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN11" caption="Filter Enable 11" mask="0x8000"/>
          <bitfield name="SENSE12" caption="Input Sense Configuration 12" mask="0x70000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN12" caption="Filter Enable 12" mask="0x80000"/>
          <bitfield name="SENSE13" caption="Input Sense Configuration 13" mask="0x700000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN13" caption="Filter Enable 13" mask="0x800000"/>
          <bitfield name="SENSE14" caption="Input Sense Configuration 14" mask="0x7000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN14" caption="Filter Enable 14" mask="0x8000000"/>
          <bitfield name="SENSE15" caption="Input Sense Configuration 15" mask="0x70000000" values="EIC_CONFIG__SENSE"/>
          <bitfield name="FILTEN15" caption="Filter Enable 15" mask="0x80000000"/>
        </register>
        <register name="DEBOUNCEN" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Debouncer Enable">
          <bitfield name="DEBOUNCEN0" caption="Debouncer Enable of EXTINT0" mask="0x1"/>
          <bitfield name="DEBOUNCEN1" caption="Debouncer Enable of EXTINT1" mask="0x2"/>
          <bitfield name="DEBOUNCEN2" caption="Debouncer Enable of EXTINT2" mask="0x4"/>
          <bitfield name="DEBOUNCEN3" caption="Debouncer Enable of EXTINT3" mask="0x8"/>
          <bitfield name="DEBOUNCEN4" caption="Debouncer Enable of EXTINT4" mask="0x10"/>
          <bitfield name="DEBOUNCEN5" caption="Debouncer Enable of EXTINT5" mask="0x20"/>
          <bitfield name="DEBOUNCEN6" caption="Debouncer Enable of EXTINT6" mask="0x40"/>
          <bitfield name="DEBOUNCEN7" caption="Debouncer Enable of EXTINT7" mask="0x80"/>
          <bitfield name="DEBOUNCEN8" caption="Debouncer Enable of EXTINT8" mask="0x100"/>
          <bitfield name="DEBOUNCEN9" caption="Debouncer Enable of EXTINT9" mask="0x200"/>
          <bitfield name="DEBOUNCEN10" caption="Debouncer Enable of EXTINT10" mask="0x400"/>
          <bitfield name="DEBOUNCEN11" caption="Debouncer Enable of EXTINT11" mask="0x800"/>
          <bitfield name="DEBOUNCEN12" caption="Debouncer Enable of EXTINT12" mask="0x1000"/>
          <bitfield name="DEBOUNCEN13" caption="Debouncer Enable of EXTINT13" mask="0x2000"/>
          <bitfield name="DEBOUNCEN14" caption="Debouncer Enable of EXTINT14" mask="0x4000"/>
          <bitfield name="DEBOUNCEN15" caption="Debouncer Enable of EXTINT15" mask="0x8000"/>
        </register>
        <register name="DPRESCALER" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Debouncer Prescaler">
          <bitfield name="PRESCALER0" caption="Debouncer Prescaler" mask="0x7" values="EIC_DPRESCALER__PRESCALER"/>
          <bitfield name="STATES0" caption="Debouncer number of states" mask="0x8" values="EIC_DPRESCALER__STATES"/>
          <bitfield name="PRESCALER1" caption="Debouncer Prescaler" mask="0x70" values="EIC_DPRESCALER__PRESCALER"/>
          <bitfield name="STATES1" caption="Debouncer number of states" mask="0x80" values="EIC_DPRESCALER__STATES"/>
          <bitfield name="TICKON" caption="Pin Sampler frequency selection" mask="0x10000" values="EIC_DPRESCALER__TICKON"/>
        </register>
        <register name="PINSTATE" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Pin State">
          <bitfield name="PINSTATE0" caption="Pin State of EXTINT0" mask="0x1"/>
          <bitfield name="PINSTATE1" caption="Pin State of EXTINT1" mask="0x2"/>
          <bitfield name="PINSTATE2" caption="Pin State of EXTINT2" mask="0x4"/>
          <bitfield name="PINSTATE3" caption="Pin State of EXTINT3" mask="0x8"/>
          <bitfield name="PINSTATE4" caption="Pin State of EXTINT4" mask="0x10"/>
          <bitfield name="PINSTATE5" caption="Pin State of EXTINT5" mask="0x20"/>
          <bitfield name="PINSTATE6" caption="Pin State of EXTINT6" mask="0x40"/>
          <bitfield name="PINSTATE7" caption="Pin State of EXTINT7" mask="0x80"/>
          <bitfield name="PINSTATE8" caption="Pin State of EXTINT8" mask="0x100"/>
          <bitfield name="PINSTATE9" caption="Pin State of EXTINT9" mask="0x200"/>
          <bitfield name="PINSTATE10" caption="Pin State of EXTINT10" mask="0x400"/>
          <bitfield name="PINSTATE11" caption="Pin State of EXTINT11" mask="0x800"/>
          <bitfield name="PINSTATE12" caption="Pin State of EXTINT12" mask="0x1000"/>
          <bitfield name="PINSTATE13" caption="Pin State of EXTINT13" mask="0x2000"/>
          <bitfield name="PINSTATE14" caption="Pin State of EXTINT14" mask="0x4000"/>
          <bitfield name="PINSTATE15" caption="Pin State of EXTINT15" mask="0x8000"/>
        </register>
        <register name="NSCHK" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="Non-secure Interrupt Check Enable">
          <bitfield name="EXTINT0" caption="External Interrupt 0 Nonsecure Check Enable" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt 1 Nonsecure Check Enable" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt 2 Nonsecure Check Enable" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt 3 Nonsecure Check Enable" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt 4 Nonsecure Check Enable" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt 5 Nonsecure Check Enable" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt 6 Nonsecure Check Enable" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt 7 Nonsecure Check Enable" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt 8 Nonsecure Check Enable" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt 9 Nonsecure Check Enable" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt 10 Nonsecure Check Enable" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt 11 Nonsecure Check Enable" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt 12 Nonsecure Check Enable" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt 13 Nonsecure Check Enable" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt 14 Nonsecure Check Enable" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt 15 Nonsecure Check Enable" mask="0x8000"/>
          <bitfield name="NMI" caption="Non-Maskable External Interrupt Nonsecure Check Enable" mask="0x80000000"/>
        </register>
        <register name="NONSEC" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Non-secure Interrupt">
          <bitfield name="EXTINT0" caption="External Interrupt 0 Nonsecure Enable" mask="0x1"/>
          <bitfield name="EXTINT1" caption="External Interrupt 1 Nonsecure Enable" mask="0x2"/>
          <bitfield name="EXTINT2" caption="External Interrupt 2 Nonsecure Enable" mask="0x4"/>
          <bitfield name="EXTINT3" caption="External Interrupt 3 Nonsecure Enable" mask="0x8"/>
          <bitfield name="EXTINT4" caption="External Interrupt 4 Nonsecure Enable" mask="0x10"/>
          <bitfield name="EXTINT5" caption="External Interrupt 5 Nonsecure Enable" mask="0x20"/>
          <bitfield name="EXTINT6" caption="External Interrupt 6 Nonsecure Enable" mask="0x40"/>
          <bitfield name="EXTINT7" caption="External Interrupt 7 Nonsecure Enable" mask="0x80"/>
          <bitfield name="EXTINT8" caption="External Interrupt 8 Nonsecure Enable" mask="0x100"/>
          <bitfield name="EXTINT9" caption="External Interrupt 9 Nonsecure Enable" mask="0x200"/>
          <bitfield name="EXTINT10" caption="External Interrupt 10 Nonsecure Enable" mask="0x400"/>
          <bitfield name="EXTINT11" caption="External Interrupt 11 Nonsecure Enable" mask="0x800"/>
          <bitfield name="EXTINT12" caption="External Interrupt 12 Nonsecure Enable" mask="0x1000"/>
          <bitfield name="EXTINT13" caption="External Interrupt 13 Nonsecure Enable" mask="0x2000"/>
          <bitfield name="EXTINT14" caption="External Interrupt 14 Nonsecure Enable" mask="0x4000"/>
          <bitfield name="EXTINT15" caption="External Interrupt 15 Nonsecure Enable" mask="0x8000"/>
          <bitfield name="NMI" caption="Non-Maskable Interrupt Nonsecure Enable" mask="0x80000000"/>
        </register>
      </register-group>
      <value-group name="EIC_CTRLA__CKSEL">
        <value name="CLK_GCLK" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_ULP32K" caption="Clocked by ULP32K" value="1"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMISENSE">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising-edge detection" value="1"/>
        <value name="FALL" caption="Falling-edge detection" value="2"/>
        <value name="BOTH" caption="Both-edges detection" value="3"/>
        <value name="HIGH" caption="High-level detection" value="4"/>
        <value name="LOW" caption="Low-level detection" value="5"/>
      </value-group>
      <value-group name="EIC_NMICTRL__NMIASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="EIC_ASYNCH__ASYNCH">
        <value name="SYNC" caption="Edge detection is clock synchronously operated" value="0"/>
        <value name="ASYNC" caption="Edge detection is clock asynchronously operated" value="1"/>
      </value-group>
      <value-group name="EIC_CONFIG__SENSE">
        <value name="NONE" caption="No detection" value="0"/>
        <value name="RISE" caption="Rising edge detection" value="1"/>
        <value name="FALL" caption="Falling edge detection" value="2"/>
        <value name="BOTH" caption="Both edges detection" value="3"/>
        <value name="HIGH" caption="High level detection" value="4"/>
        <value name="LOW" caption="Low level detection" value="5"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__PRESCALER">
        <value name="DIV2" caption="EIC clock divided by 2" value="0x0"/>
        <value name="DIV4" caption="EIC clock divided by 4" value="0x1"/>
        <value name="DIV8" caption="EIC clock divided by 8" value="0x2"/>
        <value name="DIV16" caption="EIC clock divided by 16" value="0x3"/>
        <value name="DIV32" caption="EIC clock divided by 32" value="0x4"/>
        <value name="DIV64" caption="EIC clock divided by 64" value="0x5"/>
        <value name="DIV128" caption="EIC clock divided by 128" value="0x6"/>
        <value name="DIV256" caption="EIC clock divided by 256" value="0x7"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__STATES">
        <value name="LFREQ3" caption="3 low frequency samples" value="0"/>
        <value name="LFREQ7" caption="7 low frequency samples" value="1"/>
      </value-group>
      <value-group name="EIC_DPRESCALER__TICKON">
        <value name="CLK_GCLK_EIC" caption="Clocked by GCLK" value="0"/>
        <value name="CLK_LFREQ" caption="Clocked by Low Frequency Clock" value="1"/>
      </value-group>
    </module>
    <module name="EVSYS" id="03601" version="2a1" caption="Event System Interface">
      <register-group name="CHANNEL" size="0x8">
        <register name="CHANNEL" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Channel n Control">
          <bitfield name="EVGEN" caption="Event Generator Selection" mask="0x7F"/>
          <bitfield name="PATH" caption="Path Selection" mask="0x300" values="EVSYS_CHANNEL__PATH"/>
          <bitfield name="EDGSEL" caption="Edge Detection Selection" mask="0xC00" values="EVSYS_CHANNEL__EDGSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in standby" mask="0x4000"/>
          <bitfield name="ONDEMAND" caption="Generic Clock On Demand" mask="0x8000"/>
        </register>
        <register name="CHINTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:CHINTENCLR" initval="0x00" caption="Channel n Interrupt Enable Clear">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Disable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Disable" mask="0x2"/>
        </register>
        <register name="CHINTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:CHINTENSET" initval="0x00" caption="Channel n Interrupt Enable Set">
          <bitfield name="OVR" caption="Channel Overrun Interrupt Enable" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected Interrupt Enable" mask="0x2"/>
        </register>
        <register name="CHINTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:CHINTFLAG" initval="0x00" caption="Channel n Interrupt Flag Status and Clear">
          <bitfield name="OVR" caption="Channel Overrun" mask="0x1"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x2"/>
        </register>
        <register name="CHSTATUS" offset="0x7" rw="R" size="1" initval="0x01" caption="Channel n Status">
          <bitfield name="RDYUSR" caption="Ready User" mask="0x1"/>
          <bitfield name="BUSYCH" caption="Busy Channel" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="EVSYS" caption="Event System Interface">
        <register name="CTRLA" offset="0x0" rw="W" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SWEVT" offset="0x4" rw="W" size="4" initval="0x00000000" caption="Software Event">
          <bitfield name="CHANNEL0" caption="Channel 0 Software Selection" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Channel 1 Software Selection" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Channel 2 Software Selection" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Channel 3 Software Selection" mask="0x8"/>
          <bitfield name="CHANNEL4" caption="Channel 4 Software Selection" mask="0x10"/>
          <bitfield name="CHANNEL5" caption="Channel 5 Software Selection" mask="0x20"/>
          <bitfield name="CHANNEL6" caption="Channel 6 Software Selection" mask="0x40"/>
          <bitfield name="CHANNEL7" caption="Channel 7 Software Selection" mask="0x80"/>
          <bitfield name="CHANNEL8" caption="Channel 8 Software Selection" mask="0x100"/>
          <bitfield name="CHANNEL9" caption="Channel 9 Software Selection" mask="0x200"/>
          <bitfield name="CHANNEL10" caption="Channel 10 Software Selection" mask="0x400"/>
          <bitfield name="CHANNEL11" caption="Channel 11 Software Selection" mask="0x800"/>
        </register>
        <register name="PRICTRL" offset="0x8" rw="RW" size="1" initval="0x00" caption="Priority Control">
          <bitfield name="PRI" caption="Channel Priority Number" mask="0x7"/>
          <bitfield name="RREN" caption="Round-Robin Scheduling Enable" mask="0x80"/>
        </register>
        <register name="INTPEND" offset="0x10" rw="RW" size="2" initval="0x4000" caption="Channel Pending Interrupt">
          <bitfield name="ID" caption="Channel ID" mask="0x7"/>
          <bitfield name="OVR" caption="Channel Overrun" mask="0x100"/>
          <bitfield name="EVD" caption="Channel Event Detected" mask="0x200"/>
          <bitfield name="READY" caption="Ready" mask="0x4000"/>
          <bitfield name="BUSY" caption="Busy" mask="0x8000"/>
        </register>
        <register name="INTSTATUS" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Interrupt Status">
          <bitfield name="CHINT0" caption="Channel 0 Pending Interrupt" mask="0x1"/>
          <bitfield name="CHINT1" caption="Channel 1 Pending Interrupt" mask="0x2"/>
          <bitfield name="CHINT2" caption="Channel 2 Pending Interrupt" mask="0x4"/>
          <bitfield name="CHINT3" caption="Channel 3 Pending Interrupt" mask="0x8"/>
          <bitfield name="CHINT4" caption="Channel 4 Pending Interrupt" mask="0x10"/>
          <bitfield name="CHINT5" caption="Channel 5 Pending Interrupt" mask="0x20"/>
          <bitfield name="CHINT6" caption="Channel 6 Pending Interrupt" mask="0x40"/>
          <bitfield name="CHINT7" caption="Channel 7 Pending Interrupt" mask="0x80"/>
        </register>
        <register name="BUSYCH" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Busy Channels">
          <bitfield name="BUSYCH0" caption="Busy Channel 0" mask="0x1"/>
          <bitfield name="BUSYCH1" caption="Busy Channel 1" mask="0x2"/>
          <bitfield name="BUSYCH2" caption="Busy Channel 2" mask="0x4"/>
          <bitfield name="BUSYCH3" caption="Busy Channel 3" mask="0x8"/>
          <bitfield name="BUSYCH4" caption="Busy Channel 4" mask="0x10"/>
          <bitfield name="BUSYCH5" caption="Busy Channel 5" mask="0x20"/>
          <bitfield name="BUSYCH6" caption="Busy Channel 6" mask="0x40"/>
          <bitfield name="BUSYCH7" caption="Busy Channel 7" mask="0x80"/>
        </register>
        <register name="READYUSR" offset="0x1C" rw="R" size="4" initval="0xFFFFFFFF" caption="Ready Users">
          <bitfield name="READYUSR0" caption="Ready User for Channel 0" mask="0x1"/>
          <bitfield name="READYUSR1" caption="Ready User for Channel 1" mask="0x2"/>
          <bitfield name="READYUSR2" caption="Ready User for Channel 2" mask="0x4"/>
          <bitfield name="READYUSR3" caption="Ready User for Channel 3" mask="0x8"/>
          <bitfield name="READYUSR4" caption="Ready User for Channel 4" mask="0x10"/>
          <bitfield name="READYUSR5" caption="Ready User for Channel 5" mask="0x20"/>
          <bitfield name="READYUSR6" caption="Ready User for Channel 6" mask="0x40"/>
          <bitfield name="READYUSR7" caption="Ready User for Channel 7" mask="0x80"/>
        </register>
        <register-group name="CHANNEL" name-in-module="CHANNEL" offset="0x020" size="0x8" count="12"/>
        <register name="USER" offset="0x120" rw="RW" size="1" count="52" initval="0x00" caption="User Multiplexer n">
          <bitfield name="CHANNEL" caption="Channel Event Selection" mask="0xF"/>
        </register>
        <register name="INTENCLR" offset="0x1D4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="NSCHK" caption="Non-Secure Check Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x1D5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="NSCHK" caption="Non-Secure Check Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x1D6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="NSCHK" caption="Non-Secure Check" mask="0x1"/>
        </register>
        <register name="NONSECCHAN" offset="0x1D8" rw="RW" size="4" initval="0x00000000" caption="Channels Security Attribution">
          <bitfield name="CHANNEL0" caption="Non-Secure for Channel 0" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Non-Secure for Channel 1" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Non-Secure for Channel 2" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Non-Secure for Channel 3" mask="0x8"/>
          <bitfield name="CHANNEL4" caption="Non-Secure for Channel 4" mask="0x10"/>
          <bitfield name="CHANNEL5" caption="Non-Secure for Channel 5" mask="0x20"/>
          <bitfield name="CHANNEL6" caption="Non-Secure for Channel 6" mask="0x40"/>
          <bitfield name="CHANNEL7" caption="Non-Secure for Channel 7" mask="0x80"/>
          <bitfield name="CHANNEL8" caption="Non-Secure for Channel 8" mask="0x100"/>
          <bitfield name="CHANNEL9" caption="Non-Secure for Channel 9" mask="0x200"/>
          <bitfield name="CHANNEL10" caption="Non-Secure for Channel 10" mask="0x400"/>
          <bitfield name="CHANNEL11" caption="Non-Secure for Channel 11" mask="0x800"/>
        </register>
        <register name="NSCHKCHAN" offset="0x1DC" rw="RW" size="4" initval="0x00000000" caption="Non-Secure Channels Check">
          <bitfield name="CHANNEL0" caption="Channel 0 to be checked as non-secured" mask="0x1"/>
          <bitfield name="CHANNEL1" caption="Channel 1 to be checked as non-secured" mask="0x2"/>
          <bitfield name="CHANNEL2" caption="Channel 2 to be checked as non-secured" mask="0x4"/>
          <bitfield name="CHANNEL3" caption="Channel 3 to be checked as non-secured" mask="0x8"/>
          <bitfield name="CHANNEL4" caption="Channel 4 to be checked as non-secured" mask="0x10"/>
          <bitfield name="CHANNEL5" caption="Channel 5 to be checked as non-secured" mask="0x20"/>
          <bitfield name="CHANNEL6" caption="Channel 6 to be checked as non-secured" mask="0x40"/>
          <bitfield name="CHANNEL7" caption="Channel 7 to be checked as non-secured" mask="0x80"/>
          <bitfield name="CHANNEL8" caption="Channel 8 to be checked as non-secured" mask="0x100"/>
          <bitfield name="CHANNEL9" caption="Channel 9 to be checked as non-secured" mask="0x200"/>
          <bitfield name="CHANNEL10" caption="Channel 10 to be checked as non-secured" mask="0x400"/>
          <bitfield name="CHANNEL11" caption="Channel 11 to be checked as non-secured" mask="0x800"/>
        </register>
        <register name="NONSECUSER0" offset="0x1E0" rw="RW" size="4" initval="0x00000000" caption="Users Security Attribution">
          <bitfield name="USER0" caption="Non-Secure for User 0" mask="0x1"/>
          <bitfield name="USER1" caption="Non-Secure for User 1" mask="0x2"/>
          <bitfield name="USER2" caption="Non-Secure for User 2" mask="0x4"/>
          <bitfield name="USER3" caption="Non-Secure for User 3" mask="0x8"/>
          <bitfield name="USER4" caption="Non-Secure for User 4" mask="0x10"/>
          <bitfield name="USER5" caption="Non-Secure for User 5" mask="0x20"/>
          <bitfield name="USER6" caption="Non-Secure for User 6" mask="0x40"/>
          <bitfield name="USER7" caption="Non-Secure for User 7" mask="0x80"/>
          <bitfield name="USER8" caption="Non-Secure for User 8" mask="0x100"/>
          <bitfield name="USER9" caption="Non-Secure for User 9" mask="0x200"/>
          <bitfield name="USER10" caption="Non-Secure for User 10" mask="0x400"/>
          <bitfield name="USER11" caption="Non-Secure for User 11" mask="0x800"/>
          <bitfield name="USER12" caption="Non-Secure for User 12" mask="0x1000"/>
          <bitfield name="USER13" caption="Non-Secure for User 13" mask="0x2000"/>
          <bitfield name="USER14" caption="Non-Secure for User 14" mask="0x4000"/>
          <bitfield name="USER15" caption="Non-Secure for User 15" mask="0x8000"/>
          <bitfield name="USER16" caption="Non-Secure for User 16" mask="0x10000"/>
          <bitfield name="USER17" caption="Non-Secure for User 17" mask="0x20000"/>
          <bitfield name="USER18" caption="Non-Secure for User 18" mask="0x40000"/>
          <bitfield name="USER19" caption="Non-Secure for User 19" mask="0x80000"/>
          <bitfield name="USER20" caption="Non-Secure for User 20" mask="0x100000"/>
          <bitfield name="USER21" caption="Non-Secure for User 21" mask="0x200000"/>
          <bitfield name="USER22" caption="Non-Secure for User 22" mask="0x400000"/>
          <bitfield name="USER23" caption="Non-Secure for User 23" mask="0x800000"/>
          <bitfield name="USER24" caption="Non-Secure for User 24" mask="0x1000000"/>
          <bitfield name="USER25" caption="Non-Secure for User 25" mask="0x2000000"/>
          <bitfield name="USER26" caption="Non-Secure for User 26" mask="0x4000000"/>
          <bitfield name="USER27" caption="Non-Secure for User 27" mask="0x8000000"/>
          <bitfield name="USER28" caption="Non-Secure for User 28" mask="0x10000000"/>
          <bitfield name="USER29" caption="Non-Secure for User 29" mask="0x20000000"/>
          <bitfield name="USER30" caption="Non-Secure for User 30" mask="0x40000000"/>
          <bitfield name="USER31" caption="Non-Secure for User 31" mask="0x80000000"/>
        </register>
        <register name="NONSECUSER1" offset="0x1E4" rw="RW" size="4" initval="0x00000000" caption="Users Security Attribution">
          <bitfield name="USER32" caption="Non-Secure for User 32" mask="0x1"/>
          <bitfield name="USER33" caption="Non-Secure for User 33" mask="0x2"/>
          <bitfield name="USER34" caption="Non-Secure for User 34" mask="0x4"/>
          <bitfield name="USER35" caption="Non-Secure for User 35" mask="0x8"/>
          <bitfield name="USER36" caption="Non-Secure for User 36" mask="0x10"/>
          <bitfield name="USER37" caption="Non-Secure for User 37" mask="0x20"/>
          <bitfield name="USER38" caption="Non-Secure for User 38" mask="0x40"/>
          <bitfield name="USER39" caption="Non-Secure for User 39" mask="0x80"/>
          <bitfield name="USER40" caption="Non-Secure for User 40" mask="0x100"/>
          <bitfield name="USER41" caption="Non-Secure for User 41" mask="0x200"/>
          <bitfield name="USER42" caption="Non-Secure for User 42" mask="0x400"/>
          <bitfield name="USER43" caption="Non-Secure for User 43" mask="0x800"/>
          <bitfield name="USER44" caption="Non-Secure for User 44" mask="0x1000"/>
          <bitfield name="USER45" caption="Non-Secure for User 45" mask="0x2000"/>
          <bitfield name="USER46" caption="Non-Secure for User 46" mask="0x4000"/>
          <bitfield name="USER47" caption="Non-Secure for User 47" mask="0x8000"/>
          <bitfield name="USER48" caption="Non-Secure for User 48" mask="0x10000"/>
          <bitfield name="USER49" caption="Non-Secure for User 49" mask="0x20000"/>
          <bitfield name="USER50" caption="Non-Secure for User 50" mask="0x40000"/>
          <bitfield name="USER51" caption="Non-Secure for User 51" mask="0x80000"/>
        </register>
        <register name="NSCHKUSER0" offset="0x1F0" rw="RW" size="4" initval="0x00000000" caption="Non-Secure Users Check">
          <bitfield name="USER0" caption="User 0 to be checked as non-secured" mask="0x1"/>
          <bitfield name="USER1" caption="User 1 to be checked as non-secured" mask="0x2"/>
          <bitfield name="USER2" caption="User 2 to be checked as non-secured" mask="0x4"/>
          <bitfield name="USER3" caption="User 3 to be checked as non-secured" mask="0x8"/>
          <bitfield name="USER4" caption="User 4 to be checked as non-secured" mask="0x10"/>
          <bitfield name="USER5" caption="User 5 to be checked as non-secured" mask="0x20"/>
          <bitfield name="USER6" caption="User 6 to be checked as non-secured" mask="0x40"/>
          <bitfield name="USER7" caption="User 7 to be checked as non-secured" mask="0x80"/>
          <bitfield name="USER8" caption="User 8 to be checked as non-secured" mask="0x100"/>
          <bitfield name="USER9" caption="User 9 to be checked as non-secured" mask="0x200"/>
          <bitfield name="USER10" caption="User 10 to be checked as non-secured" mask="0x400"/>
          <bitfield name="USER11" caption="User 11 to be checked as non-secured" mask="0x800"/>
          <bitfield name="USER12" caption="User 12 to be checked as non-secured" mask="0x1000"/>
          <bitfield name="USER13" caption="User 13 to be checked as non-secured" mask="0x2000"/>
          <bitfield name="USER14" caption="User 14 to be checked as non-secured" mask="0x4000"/>
          <bitfield name="USER15" caption="User 15 to be checked as non-secured" mask="0x8000"/>
          <bitfield name="USER16" caption="User 16 to be checked as non-secured" mask="0x10000"/>
          <bitfield name="USER17" caption="User 17 to be checked as non-secured" mask="0x20000"/>
          <bitfield name="USER18" caption="User 18 to be checked as non-secured" mask="0x40000"/>
          <bitfield name="USER19" caption="User 19 to be checked as non-secured" mask="0x80000"/>
          <bitfield name="USER20" caption="User 20 to be checked as non-secured" mask="0x100000"/>
          <bitfield name="USER21" caption="User 21 to be checked as non-secured" mask="0x200000"/>
          <bitfield name="USER22" caption="User 22 to be checked as non-secured" mask="0x400000"/>
          <bitfield name="USER23" caption="User 23 to be checked as non-secured" mask="0x800000"/>
          <bitfield name="USER24" caption="User 24 to be checked as non-secured" mask="0x1000000"/>
          <bitfield name="USER25" caption="User 25 to be checked as non-secured" mask="0x2000000"/>
          <bitfield name="USER26" caption="User 26 to be checked as non-secured" mask="0x4000000"/>
          <bitfield name="USER27" caption="User 27 to be checked as non-secured" mask="0x8000000"/>
          <bitfield name="USER28" caption="User 28 to be checked as non-secured" mask="0x10000000"/>
          <bitfield name="USER29" caption="User 29 to be checked as non-secured" mask="0x20000000"/>
          <bitfield name="USER30" caption="User 30 to be checked as non-secured" mask="0x40000000"/>
          <bitfield name="USER31" caption="User 31 to be checked as non-secured" mask="0x80000000"/>
        </register>
        <register name="NSCHKUSER1" offset="0x1F4" rw="RW" size="4" initval="0x00000000" caption="Non-Secure Users Check">
          <bitfield name="USER32" caption="User 32 to be checked as non-secured" mask="0x1"/>
          <bitfield name="USER33" caption="User 33 to be checked as non-secured" mask="0x2"/>
          <bitfield name="USER34" caption="User 34 to be checked as non-secured" mask="0x4"/>
          <bitfield name="USER35" caption="User 35 to be checked as non-secured" mask="0x8"/>
          <bitfield name="USER36" caption="User 36 to be checked as non-secured" mask="0x10"/>
          <bitfield name="USER37" caption="User 37 to be checked as non-secured" mask="0x20"/>
          <bitfield name="USER38" caption="User 38 to be checked as non-secured" mask="0x40"/>
          <bitfield name="USER39" caption="User 39 to be checked as non-secured" mask="0x80"/>
          <bitfield name="USER40" caption="User 40 to be checked as non-secured" mask="0x100"/>
          <bitfield name="USER41" caption="User 41 to be checked as non-secured" mask="0x200"/>
          <bitfield name="USER42" caption="User 42 to be checked as non-secured" mask="0x400"/>
          <bitfield name="USER43" caption="User 43 to be checked as non-secured " mask="0x800"/>
          <bitfield name="USER44" caption="User 44 to be checked as non-secured" mask="0x1000"/>
          <bitfield name="USER45" caption="User 45 to be checked as non-secured" mask="0x2000"/>
          <bitfield name="USER46" caption="User 46 to be checked as non-secured" mask="0x4000"/>
          <bitfield name="USER47" caption="User 47 to be checked as non-secured" mask="0x8000"/>
          <bitfield name="USER48" caption="User 48 to be checked as non-secured" mask="0x10000"/>
          <bitfield name="USER49" caption="User 49 to be checked as non-secured" mask="0x20000"/>
          <bitfield name="USER50" caption="User 50 to be checked as non-secured" mask="0x40000"/>
          <bitfield name="USER51" caption="User 51 to be checked as non-secured" mask="0x80000"/>
        </register>
      </register-group>
      <value-group name="EVSYS_CHANNEL__EDGSEL">
        <value name="NO_EVT_OUTPUT" caption="No event output when using the resynchronized or synchronous path" value="0"/>
        <value name="RISING_EDGE" caption="Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path" value="1"/>
        <value name="FALLING_EDGE" caption="Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path" value="2"/>
        <value name="BOTH_EDGES" caption="Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path" value="3"/>
      </value-group>
      <value-group name="EVSYS_CHANNEL__PATH">
        <value name="SYNCHRONOUS" caption="Synchronous path" value="0"/>
        <value name="RESYNCHRONIZED" caption="Resynchronized path" value="1"/>
        <value name="ASYNCHRONOUS" caption="Asynchronous path" value="2"/>
      </value-group>
    </module>
    <module name="FPB" version="1.0.0" caption="Flash Patch and Breakpoint">
      <register-group name="FPB" caption="Flash Patch and Breakpoint">
        <register name="FP_CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="Flash Patch Control Register">
          <bitfield name="ENABLE" caption="Flash Patch global enable" mask="0x1"/>
          <bitfield name="KEY" caption="FP_CTRL write-enable key" mask="0x2"/>
          <bitfield name="NUM_CODE" caption="Number of implemented code comparators bits [3:0]" mask="0xF0"/>
          <bitfield name="NUM_LIT" caption="Number of literal comparators" mask="0xF00"/>
          <bitfield name="NUM_CODE_1" caption="Number of implemented code comparators bits [6:4]" mask="0x7000"/>
          <bitfield name="REV" caption="Revision" mask="0xF0000000"/>
        </register>
        <register name="FP_REMAP" offset="0x4" rw="R" size="4" access-size="4" caption="Flash Patch Remap Register">
          <bitfield name="REMAP" caption="Remap address" mask="0x1FFFFFE0"/>
          <bitfield name="RMPSPT" caption="Remap supported" mask="0x20000000"/>
        </register>
        <register name="FP_COMP" offset="0x8" rw="RW" size="4" access-size="4" count="4" caption="Flash Patch Comparator Register n">
          <mode name="BREAKPOINT"/>
          <mode name="DEFAULT"/>
          <bitfield name="BE" caption="Breakpoint enable" mask="0x1"/>
          <bitfield modes="DEFAULT" name="FPADDR" caption="Flash Patch address" mask="0x1FFFFFFC"/>
          <bitfield modes="DEFAULT" name="FE" caption="Flash Patch enable" mask="0x80000000"/>
          <bitfield modes="BREAKPOINT" name="BPADDR" caption="Breakpoint address" mask="0xFFFFFFFE"/>
        </register>
        <register name="FP_LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="FPB Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="FPB_FP_LAR__KEY"/>
        </register>
        <register name="FP_LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="FPB Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="FP_DEVARCH" offset="0xFBC" rw="R" size="4" access-size="4" initval="0x47701A03" caption="FPB Device Architecture Register">
          <bitfield name="ARCHPART" caption="Architecture Part" mask="0xFFF"/>
          <bitfield name="ARCHVER" caption="Architecture Version" mask="0xF000"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0000"/>
          <bitfield name="PRESENT" caption="DEVARCH Present" mask="0x100000"/>
          <bitfield name="ARCHITECT" caption="Architect" mask="0xFFE00000"/>
        </register>
        <register name="FP_DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FPB Device Type Register">
          <bitfield name="MAJOR" caption="Major type" mask="0xF"/>
          <bitfield name="SUB" caption="Sub-type" mask="0xF0"/>
        </register>
        <register name="FP_PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="FP_PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 5">
        </register>
        <register name="FP_PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 6">
        </register>
        <register name="FP_PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 7">
        </register>
        <register name="FP_PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="FP_PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="FP_PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="FP_PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" caption="FP Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="FP_CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="FP Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="FP Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="FP_CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="FP Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="FP Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="FPB_FP_LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="FREQM" id="U2257" version="2.2.0" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="CTRLB" offset="0x1" rw="W" size="1" initval="0x00" caption="Control B Register">
          <bitfield name="START" caption="Start Measurement" mask="0x1"/>
        </register>
        <register name="CFGA" offset="0x2" rw="RW" size="2" initval="0x0000" caption="Config A register">
          <bitfield name="REFNUM" caption="Number of Reference Clock Cycles" mask="0xFF"/>
          <bitfield name="DIVREF" caption="Divide Reference Clock" mask="0x8000"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set Register">
          <bitfield name="DONE" caption="Measurement Done Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Register">
          <bitfield name="DONE" caption="Measurement Done" mask="0x1"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" size="1" initval="0x00" caption="Status Register">
          <bitfield name="BUSY" caption="FREQM Status" mask="0x1"/>
          <bitfield name="OVF" caption="Sticky Count Value Overflow" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="VALUE" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Count Value Register">
          <bitfield name="VALUE" caption="Measurement Value" mask="0xFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="GCLK" id="U2122" version="1.1.2" caption="Generic Clock Generator">
      <register-group name="GCLK" caption="Generic Clock Generator">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy bit" mask="0x1"/>
          <bitfield name="GENCTRL0" caption="Generic Clock Generator Control 0 Synchronization Busy bit" mask="0x4"/>
          <bitfield name="GENCTRL1" caption="Generic Clock Generator Control 1 Synchronization Busy bit" mask="0x8"/>
          <bitfield name="GENCTRL2" caption="Generic Clock Generator Control 2 Synchronization Busy bit" mask="0x10"/>
          <bitfield name="GENCTRL3" caption="Generic Clock Generator Control 3 Synchronization Busy bit" mask="0x20"/>
          <bitfield name="GENCTRL4" caption="Generic Clock Generator Control 4 Synchronization Busy bit" mask="0x40"/>
          <bitfield name="GENCTRL5" caption="Generic Clock Generator Control 5 Synchronization Busy bit" mask="0x80"/>
          <bitfield name="GENCTRL6" caption="Generic Clock Generator Control 6 Synchronization Busy bit" mask="0x100"/>
          <bitfield name="GENCTRL7" caption="Generic Clock Generator Control 7 Synchronization Busy bit" mask="0x200"/>
        </register>
        <register name="GENCTRL" offset="0x20" rw="RW" access="WSYNC" size="4" count="8" initval="0x00000000" caption="Generic Clock Generator Control">
          <bitfield name="SRC" caption="Source Select" mask="0xF" values="GCLK_GENCTRL__SRC"/>
          <bitfield name="GENEN" caption="Generic Clock Generator Enable" mask="0x100"/>
          <bitfield name="IDC" caption="Improve Duty Cycle" mask="0x200"/>
          <bitfield name="OOV" caption="Output Off Value" mask="0x400"/>
          <bitfield name="OE" caption="Output Enable" mask="0x800"/>
          <bitfield name="DIVSEL" caption="Divide Selection" mask="0x1000" values="GCLK_GENCTRL__DIVSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x2000"/>
          <bitfield name="DIV" caption="Division Factor" mask="0xFFFF0000"/>
        </register>
        <register name="PCHCTRL" offset="0x80" rw="RW" size="4" count="35" initval="0x00000000" caption="Peripheral Clock Control">
          <bitfield name="GEN" caption="Generic Clock Generator" mask="0x7" values="GCLK_PCHCTRL__GEN"/>
          <bitfield name="CHEN" caption="Channel Enable" mask="0x40"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="GCLK_GENCTRL__DIVSEL">
        <value name="DIV1" caption="Division by GENCTRLn.DIV" value="0x0"/>
        <value name="DIV2" caption="Division by 2^(GENCTRLn.DIV+1)" value="0x1"/>
      </value-group>
      <value-group name="GCLK_GENCTRL__SRC">
        <value name="XOSC" caption="XOSC oscillator output" value="0"/>
        <value name="GCLKIN" caption="Generator input pad (GCLK_IO)" value="1"/>
        <value name="GCLKGEN1" caption="Generic clock generator 1 output" value="2"/>
        <value name="OSCULP32K" caption="OSCULP32K oscillator output" value="3"/>
        <value name="XOSC32K" caption="XOSC32K oscillator output" value="4"/>
        <value name="OSC16M" caption="OSC16M oscillator output" value="5"/>
        <value name="DFLLULP" caption="DFLLULP output" value="6"/>
        <value name="DFLL48M" caption="DFLL48M output" value="7"/>
        <value name="FDPLL96M" caption="FDPLL96M output" value="8"/>
      </value-group>
      <value-group name="GCLK_PCHCTRL__GEN">
        <value name="GCLK0" caption="Generic clock generator 0" value="0x0"/>
        <value name="GCLK1" caption="Generic clock generator 1" value="0x1"/>
        <value name="GCLK2" caption="Generic clock generator 2" value="0x2"/>
        <value name="GCLK3" caption="Generic clock generator 3" value="0x3"/>
        <value name="GCLK4" caption="Generic clock generator 4" value="0x4"/>
        <value name="GCLK5" caption="Generic clock generator 5" value="0x5"/>
        <value name="GCLK6" caption="Generic clock generator 6" value="0x6"/>
        <value name="GCLK7" caption="Generic clock generator 7" value="0x7"/>
      </value-group>
    </module>
    <module name="I2S" id="U2224" version="2.1.0" caption="Inter-IC Sound Interface">
      <register-group name="I2S" caption="Inter-IC Sound Interface">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="CKEN0" caption="Clock Unit 0 Enable" mask="0x4"/>
          <bitfield name="CKEN1" caption="Clock Unit 1 Enable" mask="0x8"/>
          <bitfield name="TXEN" caption="Tx Serializer Enable" mask="0x10"/>
          <bitfield name="RXEN" caption="Rx Serializer Enable" mask="0x20"/>
        </register>
        <register name="CLKCTRL" offset="0x4" rw="RW" size="4" count="2" initval="0x00000000" caption="Clock Unit n Control">
          <bitfield name="SLOTSIZE" caption="Slot Size" mask="0x3" values="I2S_CLKCTRL__SLOTSIZE"/>
          <bitfield name="NBSLOTS" caption="Number of Slots in Frame" mask="0x1C"/>
          <bitfield name="FSWIDTH" caption="Frame Sync Width" mask="0x60" values="I2S_CLKCTRL__FSWIDTH"/>
          <bitfield name="BITDELAY" caption="Data Delay from Frame Sync" mask="0x80" values="I2S_CLKCTRL__BITDELAY"/>
          <bitfield name="FSSEL" caption="Frame Sync Select" mask="0x100" values="I2S_CLKCTRL__FSSEL"/>
          <bitfield name="FSINV" caption="Frame Sync Invert" mask="0x200"/>
          <bitfield name="FSOUTINV" caption="Frame Sync Output Invert" mask="0x400"/>
          <bitfield name="SCKSEL" caption="Serial Clock Select" mask="0x800" values="I2S_CLKCTRL__SCKSEL"/>
          <bitfield name="SCKOUTINV" caption="Serial Clock Output Invert" mask="0x1000"/>
          <bitfield name="MCKSEL" caption="Master Clock Select" mask="0x2000" values="I2S_CLKCTRL__MCKSEL"/>
          <bitfield name="MCKEN" caption="Master Clock Enable" mask="0x4000"/>
          <bitfield name="MCKOUTINV" caption="Master Clock Output Invert" mask="0x8000"/>
          <bitfield name="MCKDIV" caption="Master Clock Division Factor" mask="0x3F0000"/>
          <bitfield name="MCKOUTDIV" caption="Master Clock Output Division Factor" mask="0x3F000000"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="Interrupt Enable Clear">
          <bitfield name="RXRDY0" caption="Receive Ready 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="RXRDY1" caption="Receive Ready 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="RXOR0" caption="Receive Overrun 0 Interrupt Enable" mask="0x10"/>
          <bitfield name="RXOR1" caption="Receive Overrun 1 Interrupt Enable" mask="0x20"/>
          <bitfield name="TXRDY0" caption="Transmit Ready 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="TXRDY1" caption="Transmit Ready 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TXUR0" caption="Transmit Underrun 0 Interrupt Enable" mask="0x1000"/>
          <bitfield name="TXUR1" caption="Transmit Underrun 1 Interrupt Enable" mask="0x2000"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="Interrupt Enable Set">
          <bitfield name="RXRDY0" caption="Receive Ready 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="RXRDY1" caption="Receive Ready 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="RXOR0" caption="Receive Overrun 0 Interrupt Enable" mask="0x10"/>
          <bitfield name="RXOR1" caption="Receive Overrun 1 Interrupt Enable" mask="0x20"/>
          <bitfield name="TXRDY0" caption="Transmit Ready 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="TXRDY1" caption="Transmit Ready 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TXUR0" caption="Transmit Underrun 0 Interrupt Enable" mask="0x1000"/>
          <bitfield name="TXUR1" caption="Transmit Underrun 1 Interrupt Enable" mask="0x2000"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="Interrupt Flag Status and Clear">
          <bitfield name="RXRDY0" caption="Receive Ready 0" mask="0x1"/>
          <bitfield name="RXRDY1" caption="Receive Ready 1" mask="0x2"/>
          <bitfield name="RXOR0" caption="Receive Overrun 0" mask="0x10"/>
          <bitfield name="RXOR1" caption="Receive Overrun 1" mask="0x20"/>
          <bitfield name="TXRDY0" caption="Transmit Ready 0" mask="0x100"/>
          <bitfield name="TXRDY1" caption="Transmit Ready 1" mask="0x200"/>
          <bitfield name="TXUR0" caption="Transmit Underrun 0" mask="0x1000"/>
          <bitfield name="TXUR1" caption="Transmit Underrun 1" mask="0x2000"/>
        </register>
        <register name="SYNCBUSY" offset="0x18" rw="R" size="2" initval="0x0000" caption="Synchronization Status">
          <bitfield name="SWRST" caption="Software Reset Synchronization Status" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Status" mask="0x2"/>
          <bitfield name="CKEN0" caption="Clock Unit 0 Enable Synchronization Status" mask="0x4"/>
          <bitfield name="CKEN1" caption="Clock Unit 1 Enable Synchronization Status" mask="0x8"/>
          <bitfield name="TXEN" caption="Tx Serializer Enable Synchronization Status" mask="0x10"/>
          <bitfield name="RXEN" caption="Rx Serializer Enable Synchronization Status" mask="0x20"/>
          <bitfield name="TXDATA" caption="Tx Data Synchronization Status" mask="0x100"/>
          <bitfield name="RXDATA" caption="Rx Data Synchronization Status" mask="0x200"/>
        </register>
        <register name="TXCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Tx Serializer Control">
          <bitfield name="TXDEFAULT" caption="Line Default Line when Slot Disabled" mask="0xC" values="I2S_TXCTRL__TXDEFAULT"/>
          <bitfield name="TXSAME" caption="Transmit Data when Underrun" mask="0x10" values="I2S_TXCTRL__TXSAME"/>
          <bitfield name="SLOTADJ" caption="Data Slot Formatting Adjust" mask="0x80" values="I2S_TXCTRL__SLOTADJ"/>
          <bitfield name="DATASIZE" caption="Data Word Size" mask="0x700" values="I2S_TXCTRL__DATASIZE"/>
          <bitfield name="WORDADJ" caption="Data Word Formatting Adjust" mask="0x1000" values="I2S_TXCTRL__WORDADJ"/>
          <bitfield name="EXTEND" caption="Data Formatting Bit Extension" mask="0x6000" values="I2S_TXCTRL__EXTEND"/>
          <bitfield name="BITREV" caption="Data Formatting Bit Reverse" mask="0x8000" values="I2S_TXCTRL__BITREV"/>
          <bitfield name="SLOTDIS0" caption="Slot 0 Disabled for this Serializer" mask="0x10000"/>
          <bitfield name="SLOTDIS1" caption="Slot 1 Disabled for this Serializer" mask="0x20000"/>
          <bitfield name="SLOTDIS2" caption="Slot 2 Disabled for this Serializer" mask="0x40000"/>
          <bitfield name="SLOTDIS3" caption="Slot 3 Disabled for this Serializer" mask="0x80000"/>
          <bitfield name="SLOTDIS4" caption="Slot 4 Disabled for this Serializer" mask="0x100000"/>
          <bitfield name="SLOTDIS5" caption="Slot 5 Disabled for this Serializer" mask="0x200000"/>
          <bitfield name="SLOTDIS6" caption="Slot 6 Disabled for this Serializer" mask="0x400000"/>
          <bitfield name="SLOTDIS7" caption="Slot 7 Disabled for this Serializer" mask="0x800000"/>
          <bitfield name="MONO" caption="Mono Mode" mask="0x1000000" values="I2S_TXCTRL__MONO"/>
          <bitfield name="DMA" caption="Single or Multiple DMA Channels" mask="0x2000000" values="I2S_TXCTRL__DMA"/>
        </register>
        <register name="RXCTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Rx Serializer Control">
          <bitfield name="SERMODE" caption="Serializer Mode" mask="0x3" values="I2S_RXCTRL__SERMODE"/>
          <bitfield name="CLKSEL" caption="Clock Unit Selection" mask="0x20" values="I2S_RXCTRL__CLKSEL"/>
          <bitfield name="SLOTADJ" caption="Data Slot Formatting Adjust" mask="0x80" values="I2S_RXCTRL__SLOTADJ"/>
          <bitfield name="DATASIZE" caption="Data Word Size" mask="0x700" values="I2S_RXCTRL__DATASIZE"/>
          <bitfield name="WORDADJ" caption="Data Word Formatting Adjust" mask="0x1000" values="I2S_RXCTRL__WORDADJ"/>
          <bitfield name="EXTEND" caption="Data Formatting Bit Extension" mask="0x6000" values="I2S_RXCTRL__EXTEND"/>
          <bitfield name="BITREV" caption="Data Formatting Bit Reverse" mask="0x8000" values="I2S_RXCTRL__BITREV"/>
          <bitfield name="SLOTDIS0" caption="Slot 0 Disabled for this Serializer" mask="0x10000"/>
          <bitfield name="SLOTDIS1" caption="Slot 1 Disabled for this Serializer" mask="0x20000"/>
          <bitfield name="SLOTDIS2" caption="Slot 2 Disabled for this Serializer" mask="0x40000"/>
          <bitfield name="SLOTDIS3" caption="Slot 3 Disabled for this Serializer" mask="0x80000"/>
          <bitfield name="SLOTDIS4" caption="Slot 4 Disabled for this Serializer" mask="0x100000"/>
          <bitfield name="SLOTDIS5" caption="Slot 5 Disabled for this Serializer" mask="0x200000"/>
          <bitfield name="SLOTDIS6" caption="Slot 6 Disabled for this Serializer" mask="0x400000"/>
          <bitfield name="SLOTDIS7" caption="Slot 7 Disabled for this Serializer" mask="0x800000"/>
          <bitfield name="MONO" caption="Mono Mode" mask="0x1000000" values="I2S_RXCTRL__MONO"/>
          <bitfield name="DMA" caption="Single or Multiple DMA Channels" mask="0x2000000" values="I2S_RXCTRL__DMA"/>
          <bitfield name="RXLOOP" caption="Loop-back Test Mode" mask="0x4000000"/>
        </register>
        <register name="TXDATA" offset="0x30" rw="W" access="WSYNC" size="4" initval="0x00000000" caption="Tx Data">
          <bitfield name="DATA" caption="Sample Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="RXDATA" offset="0x34" rw="R" access="RSYNC" size="4" initval="0x00000000" caption="Rx Data">
          <bitfield name="DATA" caption="Sample Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="I2S_CLKCTRL__BITDELAY">
        <value name="LJ" caption="Left Justified (0 Bit Delay)" value="0x0"/>
        <value name="I2S" caption="I2S (1 Bit Delay)" value="0x1"/>
      </value-group>
      <value-group name="I2S_CLKCTRL__FSSEL">
        <value name="SCKDIV" caption="Divided Serial Clock n is used as Frame Sync n source" value="0x0"/>
        <value name="FSPIN" caption="FSn input pin is used as Frame Sync n source" value="0x1"/>
      </value-group>
      <value-group name="I2S_CLKCTRL__FSWIDTH">
        <value name="SLOT" caption="Frame Sync Pulse is 1 Slot wide (default for I2S protocol)" value="0x0"/>
        <value name="HALF" caption="Frame Sync Pulse is half a Frame wide" value="0x1"/>
        <value name="BIT" caption="Frame Sync Pulse is 1 Bit wide" value="0x2"/>
        <value name="BURST" caption="Clock Unit n operates in Burst mode, with a 1-bit wide Frame Sync pulse per Data sample, only when Data transfer is requested" value="0x3"/>
      </value-group>
      <value-group name="I2S_CLKCTRL__MCKSEL">
        <value name="GCLK" caption="GCLK_I2S_n is used as Master Clock n source" value="0x0"/>
        <value name="MCKPIN" caption="MCKn input pin is used as Master Clock n source" value="0x1"/>
      </value-group>
      <value-group name="I2S_CLKCTRL__SCKSEL">
        <value name="MCKDIV" caption="Divided Master Clock n is used as Serial Clock n source" value="0x0"/>
        <value name="SCKPIN" caption="SCKn input pin is used as Serial Clock n source" value="0x1"/>
      </value-group>
      <value-group name="I2S_CLKCTRL__SLOTSIZE">
        <value name="8" caption="8-bit Slot for Clock Unit n" value="0x0"/>
        <value name="16" caption="16-bit Slot for Clock Unit n" value="0x1"/>
        <value name="24" caption="24-bit Slot for Clock Unit n" value="0x2"/>
        <value name="32" caption="32-bit Slot for Clock Unit n" value="0x3"/>
      </value-group>
      <value-group name="I2S_TXCTRL__BITREV">
        <value name="MSBIT" caption="Transfer Data Most Significant Bit (MSB) first (default for I2S protocol)" value="0x0"/>
        <value name="LSBIT" caption="Transfer Data Least Significant Bit (LSB) first" value="0x1"/>
      </value-group>
      <value-group name="I2S_TXCTRL__DATASIZE">
        <value name="32" caption="32 bits" value="0x0"/>
        <value name="24" caption="24 bits" value="0x1"/>
        <value name="20" caption="20 bits" value="0x2"/>
        <value name="18" caption="18 bits" value="0x3"/>
        <value name="16" caption="16 bits" value="0x4"/>
        <value name="16C" caption="16 bits compact stereo" value="0x5"/>
        <value name="8" caption="8 bits" value="0x6"/>
        <value name="8C" caption="8 bits compact stereo" value="0x7"/>
      </value-group>
      <value-group name="I2S_TXCTRL__DMA">
        <value name="SINGLE" caption="Single DMA channel" value="0x0"/>
        <value name="MULTIPLE" caption="One DMA channel per data channel" value="0x1"/>
      </value-group>
      <value-group name="I2S_TXCTRL__EXTEND">
        <value name="ZERO" caption="Extend with zeroes" value="0x0"/>
        <value name="ONE" caption="Extend with ones" value="0x1"/>
        <value name="MSBIT" caption="Extend with Most Significant Bit" value="0x2"/>
        <value name="LSBIT" caption="Extend with Least Significant Bit" value="0x3"/>
      </value-group>
      <value-group name="I2S_TXCTRL__MONO">
        <value name="STEREO" caption="Normal mode" value="0x0"/>
        <value name="MONO" caption="Left channel data is duplicated to right channel" value="0x1"/>
      </value-group>
      <value-group name="I2S_TXCTRL__SLOTADJ">
        <value name="RIGHT" caption="Data is right adjusted in slot" value="0x0"/>
        <value name="LEFT" caption="Data is left adjusted in slot" value="0x1"/>
      </value-group>
      <value-group name="I2S_TXCTRL__TXDEFAULT">
        <value name="ZERO" caption="Output Default Value is 0" value="0x0"/>
        <value name="ONE" caption="Output Default Value is 1" value="0x1"/>
        <value name="HIZ" caption="Output Default Value is high impedance" value="0x3"/>
      </value-group>
      <value-group name="I2S_TXCTRL__TXSAME">
        <value name="ZERO" caption="Zero data transmitted in case of underrun" value="0x0"/>
        <value name="SAME" caption="Last data transmitted in case of underrun" value="0x1"/>
      </value-group>
      <value-group name="I2S_TXCTRL__WORDADJ">
        <value name="RIGHT" caption="Data is right adjusted in word" value="0x0"/>
        <value name="LEFT" caption="Data is left adjusted in word" value="0x1"/>
      </value-group>
      <value-group name="I2S_RXCTRL__BITREV">
        <value name="MSBIT" caption="Transfer Data Most Significant Bit (MSB) first (default for I2S protocol)" value="0x0"/>
        <value name="LSBIT" caption="Transfer Data Least Significant Bit (LSB) first" value="0x1"/>
      </value-group>
      <value-group name="I2S_RXCTRL__CLKSEL">
        <value name="CLK0" caption="Use Clock Unit 0" value="0x0"/>
        <value name="CLK1" caption="Use Clock Unit 1" value="0x1"/>
      </value-group>
      <value-group name="I2S_RXCTRL__DATASIZE">
        <value name="32" caption="32 bits" value="0x0"/>
        <value name="24" caption="24 bits" value="0x1"/>
        <value name="20" caption="20 bits" value="0x2"/>
        <value name="18" caption="18 bits" value="0x3"/>
        <value name="16" caption="16 bits" value="0x4"/>
        <value name="16C" caption="16 bits compact stereo" value="0x5"/>
        <value name="8" caption="8 bits" value="0x6"/>
        <value name="8C" caption="8 bits compact stereo" value="0x7"/>
      </value-group>
      <value-group name="I2S_RXCTRL__DMA">
        <value name="SINGLE" caption="Single DMA channel" value="0x0"/>
        <value name="MULTIPLE" caption="One DMA channel per data channel" value="0x1"/>
      </value-group>
      <value-group name="I2S_RXCTRL__EXTEND">
        <value name="ZERO" caption="Extend with zeroes" value="0x0"/>
        <value name="ONE" caption="Extend with ones" value="0x1"/>
        <value name="MSBIT" caption="Extend with Most Significant Bit" value="0x2"/>
        <value name="LSBIT" caption="Extend with Least Significant Bit" value="0x3"/>
      </value-group>
      <value-group name="I2S_RXCTRL__MONO">
        <value name="STEREO" caption="Normal mode" value="0x0"/>
        <value name="MONO" caption="Left channel data is duplicated to right channel" value="0x1"/>
      </value-group>
      <value-group name="I2S_RXCTRL__SERMODE">
        <value name="RX" caption="Receive" value="0x0"/>
        <value name="PDM2" caption="Receive one PDM data on each serial clock edge" value="0x2"/>
      </value-group>
      <value-group name="I2S_RXCTRL__SLOTADJ">
        <value name="RIGHT" caption="Data is right adjusted in slot" value="0x0"/>
        <value name="LEFT" caption="Data is left adjusted in slot" value="0x1"/>
      </value-group>
      <value-group name="I2S_RXCTRL__WORDADJ">
        <value name="RIGHT" caption="Data is right adjusted in word" value="0x0"/>
        <value name="LEFT" caption="Data is left adjusted in word" value="0x1"/>
      </value-group>
    </module>
    <module name="ICB" version="1.0.0" caption="Implementation Control Block">
      <register-group name="ICB" caption="Implementation Control Block">
        <register name="ICTR" offset="0x4" rw="R" size="4" access-size="4" caption="Interrupt Controller Type Register">
          <bitfield name="INTLINESNUM" caption="Interrupt line set number" mask="0xF"/>
        </register>
        <register name="ACTLR" offset="0x8" rw="RW" size="4" access-size="4" caption="Auxiliary Control Register">
        </register>
      </register-group>
    </module>
    <module name="IDAU" id="03710" version="2a0" caption="Implementation Defined Attribution Unit">
      <register-group name="IDAU" caption="Implementation Defined Attribution Unit">
        <register name="CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
        </register>
        <register name="SECCTRL" offset="0x1" rw="RW" size="1" initval="0x03" caption="SECCTRL">
          <bitfield name="SCFGWEN" caption="Security Configuration Write Enable" mask="0x1"/>
          <bitfield name="RXN" caption="SRAM eXecute Never" mask="0x4"/>
        </register>
        <register name="SCFGB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="SCFGB">
          <bitfield name="BNSC" caption="Non-Secure Callable (NSC) Flash (BNSC region) size" mask="0xFF800"/>
          <bitfield name="BOOTPROT" caption="Secure Flash (BOOTPROT/BS region) size" mask="0x7FF00000"/>
        </register>
        <register name="SCFGA" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SCFGA">
          <bitfield name="AS" caption="Secure Flash (AS region) size" mask="0x7FF"/>
          <bitfield name="ANSC" caption="Non-Secure Callable (NSC) Flash (ANSC region) size" mask="0xFF800"/>
          <bitfield name="DS" caption="Secure Data Flash (DS region) size" mask="0x7F00000"/>
        </register>
        <register name="SCFGR" offset="0xC" rw="RW" size="2" initval="0x0000" caption="SCFGR">
          <bitfield name="RS" caption="Secure SRAM (RS region) Size" mask="0x1FF"/>
        </register>
      </register-group>
    </module>
    <module name="MCLK" id="U2234" version="3.1.0" caption="Main Clock">
      <register-group name="MCLK" caption="Main Clock">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control">
          <bitfield name="CKSEL" caption="Clock Select" mask="0x4"/>
        </register>
        <register name="INTENCLR" offset="0x1" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x2" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="CKRDY" caption="Clock Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x3" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x01" caption="Interrupt Flag Status and Clear">
          <bitfield name="CKRDY" caption="Clock Ready" mask="0x1"/>
        </register>
        <register name="CPUDIV" offset="0x4" rw="RW" size="1" initval="0x01" caption="CPU Clock Division">
          <bitfield name="CPUDIV" caption="CPU Clock Division Factor" mask="0xFF" values="MCLK_CPUDIV__CPUDIV"/>
        </register>
        <register name="AHBMASK" offset="0x10" rw="RW" size="4" initval="0x00003FFF" caption="AHB Mask">
          <bitfield name="APBA_" caption="APBA AHB Clock Mask" mask="0x1"/>
          <bitfield name="APBB_" caption="APBB AHB Clock Mask" mask="0x2"/>
          <bitfield name="APBC_" caption="APBC AHB Clock Mask" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC AHB Clock Mask" mask="0x8"/>
          <bitfield name="DSU_" caption="DSU AHB Clock Mask" mask="0x10"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS AHB Clock Mask" mask="0x20"/>
          <bitfield name="PAC_" caption="PAC AHB Clock Mask" mask="0x40"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL AHB Clock Mask" mask="0x80"/>
          <bitfield name="TRAM_" caption="TRAM AHB Clock Mask" mask="0x1000"/>
          <bitfield name="USB_" caption="USB AHB Clock Mask" mask="0x2000"/>
        </register>
        <register name="APBAMASK" offset="0x14" rw="RW" size="4" initval="0x00007FFF" caption="APBA Mask">
          <bitfield name="PAC_" caption="PAC APB Clock Enable" mask="0x1"/>
          <bitfield name="PM_" caption="PM APB Clock Enable" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK APB Clock Enable" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC APB Clock Enable" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL APB Clock Enable" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL APB Clock Enable" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC APB Clock Enable" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK APB Clock Enable" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT APB Clock Enable" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC APB Clock Enable" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC APB Clock Enable" mask="0x400"/>
          <bitfield name="FREQM_" caption="FREQM APB Clock Enable" mask="0x800"/>
          <bitfield name="PORT_" caption="PORT APB Clock Enable" mask="0x1000"/>
          <bitfield name="AC_" caption="AC APB Clock Enable" mask="0x2000"/>
        </register>
        <register name="APBBMASK" offset="0x18" rw="RW" size="4" initval="0x00000037" caption="APBB Mask">
          <bitfield name="IDAU_" caption="IDAU APB Clock Enable" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU APB Clock Enable" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL APB Clock Enable" mask="0x4"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS APB Clock Enable" mask="0x10"/>
          <bitfield name="USB_" caption="USB APB Clock Enable" mask="0x20"/>
        </register>
        <register name="APBCMASK" offset="0x1C" rw="RW" size="4" initval="0x001FFFFF" caption="APBC Mask">
          <bitfield name="EVSYS_" caption="EVSYS APB Clock Enable" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 APB Clock Enable" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 APB Clock Enable" mask="0x4"/>
          <bitfield name="SERCOM2_" caption="SERCOM2 APB Clock Enable" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3 APB Clock Enable" mask="0x10"/>
          <bitfield name="SERCOM4_" caption="SERCOM4 APB Clock Enable" mask="0x20"/>
          <bitfield name="SERCOM5_" caption="SERCOM5 APB Clock Enable" mask="0x40"/>
          <bitfield name="TC0_" caption="TC0 APB Clock Enable" mask="0x80"/>
          <bitfield name="TC1_" caption="TC1 APB Clock Enable" mask="0x100"/>
          <bitfield name="TC2_" caption="TC2 APB Clock Enable" mask="0x200"/>
          <bitfield name="TCC0_" caption="TCC0 APB Clock Enable" mask="0x400"/>
          <bitfield name="TCC1_" caption="TCC1 APB Clock Enable" mask="0x800"/>
          <bitfield name="TCC2_" caption="TCC2 APB Clock Enable" mask="0x1000"/>
          <bitfield name="TCC3_" caption="TCC3 APB Clock Enable" mask="0x2000"/>
          <bitfield name="ADC_" caption="ADC APB Clock Enable" mask="0x4000"/>
          <bitfield name="DAC_" caption="DAC APB Clock Enable" mask="0x8000"/>
          <bitfield name="PTC_" caption="PTC APB Clock Enable" mask="0x10000"/>
          <bitfield name="TRNG_" caption="TRNG APB Clock Enable" mask="0x20000"/>
          <bitfield name="CCL_" caption="CCL APB Clock Enable" mask="0x40000"/>
          <bitfield name="I2S_" caption="I2S APB Clock Enable" mask="0x80000"/>
          <bitfield name="OPAMP_" caption="OPAMP APB Clock Enable" mask="0x100000"/>
        </register>
      </register-group>
      <value-group name="MCLK_CPUDIV__CPUDIV">
        <value name="DIV1" caption="Divide by 1" value="0x01"/>
        <value name="DIV2" caption="Divide by 2" value="0x02"/>
        <value name="DIV4" caption="Divide by 4" value="0x04"/>
        <value name="DIV8" caption="Divide by 8" value="0x08"/>
        <value name="DIV16" caption="Divide by 16" value="0x10"/>
        <value name="DIV32" caption="Divide by 32" value="0x20"/>
        <value name="DIV64" caption="Divide by 64" value="0x40"/>
        <value name="DIV128" caption="Divide by 128" value="0x80"/>
      </value-group>
    </module>
    <module name="MPU" version="1.0.0" caption="Memory Protection Unit">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register name="MPU_TYPE" offset="0x0" rw="R" size="4" access-size="4" caption="MPU Type Register">
          <bitfield name="SEPARATE" caption="Separate instructions and data address regions" mask="0x1"/>
          <bitfield name="DREGION" caption="Number of MPU data regions" mask="0xFF00"/>
        </register>
        <register name="MPU_CTRL" offset="0x4" rw="RW" size="4" access-size="4" caption="MPU Control Register">
          <bitfield name="ENABLE" caption="MPU enable" mask="0x1"/>
          <bitfield name="HFNMIENA" caption="HardFault, NMI enable" mask="0x2"/>
          <bitfield name="PRIVDEFENA" caption="Privileged default enable" mask="0x4"/>
        </register>
        <register name="MPU_RNR" offset="0x8" rw="RW" size="4" access-size="4" caption="MPU Region Number Register">
          <bitfield name="REGION" caption="Selected region number" mask="0xFF"/>
        </register>
        <register name="MPU_RBAR" offset="0xC" rw="RW" size="4" access-size="4" caption="MPU Region Base Address Register">
          <bitfield name="XN" caption="Execute Never" mask="0x1"/>
          <bitfield name="AP" caption="Access permissions" mask="0x6" values="MPU_RBAR__AP"/>
          <bitfield name="SH" caption="Shareability" mask="0x18" values="MPU_RBAR__SH"/>
          <bitfield name="BASE" caption="Base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="MPU_RLAR" offset="0x10" rw="RW" size="4" access-size="4" caption="MPU Region Limit Address Register">
          <bitfield name="EN" caption="Region enable" mask="0x1"/>
          <bitfield name="AttrInd" caption="Attribute Index" mask="0xE"/>
          <bitfield name="LIMIT" caption="Limit address" mask="0xFFFFFFE0"/>
        </register>
        <register name="MPU_MAIR0" offset="0x30" rw="RW" size="4" access-size="4" caption="MPU Memory Attribute Indirection Register 0">
          <bitfield name="Attr0" caption="Attribute of MPU region 0" mask="0xFF"/>
          <bitfield name="Attr1" caption="Attribute of MPU region 1" mask="0xFF00"/>
          <bitfield name="Attr2" caption="Attribute of MPU region 2" mask="0xFF0000"/>
          <bitfield name="Attr3" caption="Attribute of MPU region 3" mask="0xFF000000"/>
        </register>
        <register name="MPU_MAIR1" offset="0x34" rw="RW" size="4" access-size="4" caption="MPU Memory Attribute Indirection Register 1">
          <bitfield name="Attr4" caption="Attribute of MPU region 4" mask="0xFF"/>
          <bitfield name="Attr5" caption="Attribute of MPU region 5" mask="0xFF00"/>
          <bitfield name="Attr6" caption="Attribute of MPU region 6" mask="0xFF0000"/>
          <bitfield name="Attr7" caption="Attribute of MPU region 7" mask="0xFF000000"/>
        </register>
      </register-group>
      <value-group name="MPU_RBAR__AP">
        <value name="RWPRIV" caption="Read/write by privileged code only" value="0"/>
        <value name="RWANY" caption="Read/write by any privilege level" value="1"/>
        <value name="RPRIV" caption="Read-only by privileged code only" value="2"/>
        <value name="RANY" caption="Read-only by any privilege level" value="3"/>
      </value-group>
      <value-group name="MPU_RBAR__SH">
        <value name="NO" caption="Non-shareable" value="0"/>
        <value name="OUTER" caption="Outer shareable" value="2"/>
        <value name="INNER" caption="Inner shareable" value="3"/>
      </value-group>
    </module>
    <module name="NVIC" version="1.0.0" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register name="NVIC_ISER" offset="0x0" rw="RW" size="4" access-size="4" count="3" caption="Interrupt Set Enable Register n">
          <bitfield name="SETENA" caption="Set enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ICER" offset="0x80" rw="RW" size="4" access-size="4" count="3" caption="Interrupt Clear Enable Register n">
          <bitfield name="CLRENA" caption="Clear enable" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ISPR" offset="0x100" rw="RW" size="4" access-size="4" count="3" caption="Interrupt Set Pending Register n">
          <bitfield name="SETPEND" caption="Set pending" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ICPR" offset="0x180" rw="RW" size="4" access-size="4" count="3" caption="Interrupt Clear Pending Register n">
          <bitfield name="CLRPEND" caption="Clear pending" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_IABR" offset="0x200" rw="R" size="4" access-size="4" count="3" caption="Interrupt Active Bit Register n">
          <bitfield name="ACTIVE" caption="Active state" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_ITNS" offset="0x280" rw="RW" size="4" access-size="4" count="3" caption="Interrupt Target Non-secure Register n">
          <bitfield name="ITNS" caption="Interrupt Targets Non-secure" mask="0xFFFFFFFF"/>
        </register>
        <register name="NVIC_IPR" offset="0x300" rw="RW" size="4" access-size="4" count="18" caption="Interrupt Priority Register n">
          <bitfield name="PRI_N0" caption="Priority of interrupt number 4n+0" mask="0xFF"/>
          <bitfield name="PRI_N1" caption="Priority of interrupt number 4n+1" mask="0xFF00"/>
          <bitfield name="PRI_N2" caption="Priority of interrupt number 4n+2" mask="0xFF0000"/>
          <bitfield name="PRI_N3" caption="Priority of interrupt number 4n+3" mask="0xFF000000"/>
        </register>
      </register-group>
    </module>
    <module name="NVMCTRL" id="U2802" version="1.1.0" caption="Non-Volatile Memory Controller">
      <register-group name="NVMCTRL" caption="Non-Volatile Memory Controller">
        <register name="CTRLA" offset="0x0" rw="W" size="2" initval="0x0000" caption="Control A">
          <bitfield name="CMD" caption="Command" mask="0x7F" values="NVMCTRL_CTRLA__CMD"/>
          <bitfield name="CMDEX" caption="Command Execution" mask="0xFF00" values="NVMCTRL_CTRLA__CMDEX"/>
        </register>
        <register name="CTRLB" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Control B">
          <bitfield name="RWS" caption="NVM Read Wait States" mask="0x1E"/>
          <bitfield name="SLEEPPRM" caption="Power Reduction Mode during Sleep" mask="0x300" values="NVMCTRL_CTRLB__SLEEPPRM"/>
          <bitfield name="FWUP" caption="fast wake-up" mask="0x800"/>
          <bitfield name="READMODE" caption="NVMCTRL Read Mode" mask="0x30000" values="NVMCTRL_CTRLB__READMODE"/>
          <bitfield name="CACHEDIS" caption="Cache Disable" mask="0x40000"/>
        </register>
        <register name="CTRLC" offset="0x8" rw="RW" size="1" initval="0x01" caption="Control C">
          <bitfield name="MANW" caption="Manual Write" mask="0x1"/>
        </register>
        <register name="EVCTRL" offset="0xA" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="AUTOWEI" caption="Auto Write Event Enable" mask="0x1"/>
          <bitfield name="AUTOWINV" caption="Auto Write Event Polarity Inverted" mask="0x2"/>
        </register>
        <register name="INTENCLR" offset="0xC" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="DONE" caption="NVM Done Interrupt Clear" mask="0x1"/>
          <bitfield name="PROGE" caption="Programming Error Status Interrupt Clear" mask="0x2"/>
          <bitfield name="LOCKE" caption="Lock Error Status Interrupt Clear" mask="0x4"/>
          <bitfield name="NVME" caption="NVM Error Interrupt Clear" mask="0x8"/>
          <bitfield name="KEYE" caption="Key Write Error Interrupt Clear" mask="0x10"/>
          <bitfield name="NSCHK" caption="NS configuration change detected Interrupt Clear" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x10" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="DONE" caption="NVM Done Interrupt Enable" mask="0x1"/>
          <bitfield name="PROGE" caption="Programming Error Status Interrupt Enable" mask="0x2"/>
          <bitfield name="LOCKE" caption="Lock Error Status Interrupt Enable" mask="0x4"/>
          <bitfield name="NVME" caption="NVM Error Interrupt Enable" mask="0x8"/>
          <bitfield name="KEYE" caption="Key Write Error Interrupt Enable" mask="0x10"/>
          <bitfield name="NSCHK" caption="NS configuration change detected Interrupt Enable" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0x14" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="DONE" caption="NVM Done" mask="0x1"/>
          <bitfield name="PROGE" caption="Programming Error Status" mask="0x2"/>
          <bitfield name="LOCKE" caption="Lock Error Status" mask="0x4"/>
          <bitfield name="NVME" caption="NVM Error" mask="0x8"/>
          <bitfield name="KEYE" caption="KEY Write Error" mask="0x10"/>
          <bitfield name="NSCHK" caption="NS configuration change detected" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0x18" rw="R" size="2" initval="0x0000" caption="Status">
          <bitfield name="PRM" caption="Power Reduction Mode" mask="0x1"/>
          <bitfield name="LOAD" caption="NVM Page Buffer Active Loading" mask="0x2"/>
          <bitfield name="READY" caption="NVM Ready" mask="0x4"/>
          <bitfield name="DALFUSE" caption="Debug Access Level Fuse" mask="0x18" values="NVMCTRL_STATUS__DALFUSE"/>
        </register>
        <register name="ADDR" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Address">
          <bitfield name="AOFFSET" caption="NVM Address Offset In The Selected Array" mask="0xFFFF"/>
          <bitfield name="ARRAY" caption="Array Select" mask="0xC00000" values="NVMCTRL_ADDR__ARRAY"/>
        </register>
        <register name="SULCK" offset="0x20" rw="RW" size="2" caption="Secure Unlock Register">
          <bitfield name="BS" caption="Secure Flash (BOOTPROT/BS Region)" mask="0x1"/>
          <bitfield name="AS" caption="Secure Flash (AS Region)" mask="0x2"/>
          <bitfield name="DS" caption="Secure Data Flash (DS Region)" mask="0x4"/>
          <bitfield name="SLKEY" caption="Write Key" mask="0xFF00" values="NVMCTRL_SULCK__SLKEY"/>
        </register>
        <register name="NSULCK" offset="0x22" rw="RW" size="2" caption="Non-Secure Unlock Register">
          <bitfield name="ANS" caption="Non-Secure Flash (ANS Region)" mask="0x2"/>
          <bitfield name="DNS" caption="Non-Secure Data Flash (DNS Region)" mask="0x4"/>
          <bitfield name="NSLKEY" caption="Write Key" mask="0xFF00" values="NVMCTRL_NSULCK__NSLKEY"/>
        </register>
        <register name="PARAM" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="NVM Parameter">
          <bitfield name="FLASHP" caption="FLASH Pages" mask="0xFFFF"/>
          <bitfield name="PSZ" caption="Page Size" mask="0x70000" values="NVMCTRL_PARAM__PSZ"/>
          <bitfield name="DFLASHP" caption="DATAFLASH Pages" mask="0xFFF00000"/>
        </register>
        <register name="DSCC" offset="0x30" rw="W" size="4" initval="0x00000000" caption="Data Scramble Configuration">
          <bitfield name="DSCKEY" caption="Data Scramble Key" mask="0x3FFFFFFF"/>
        </register>
        <register name="SECCTRL" offset="0x34" rw="RW" size="4" initval="0x00000030" caption="Security Control">
          <bitfield name="TAMPEEN" caption="Tamper Erase Enable" mask="0x1"/>
          <bitfield name="SILACC" caption="Silent Access" mask="0x4"/>
          <bitfield name="DSCEN" caption="Data Scramble Enable" mask="0x8"/>
          <bitfield name="SCFGWEN" caption="Security Configuration Write Enable" mask="0x10"/>
          <bitfield name="DALUN" caption="DAL unlock" mask="0x20"/>
          <bitfield name="DXN" caption="Data Flash is eXecute Never" mask="0x40"/>
          <bitfield name="TEROW" caption="Tamper Rease Row" mask="0x700"/>
          <bitfield name="KEY" caption="Write Key" mask="0xFF000000" values="NVMCTRL_SECCTRL__KEY"/>
        </register>
        <register name="SCFGB" offset="0x38" rw="RW" size="4" initval="0x00000003" caption="Secure Boot Configuration">
          <bitfield name="BCREN" caption="Boot Configuration Row Read Enable" mask="0x1"/>
          <bitfield name="BCWEN" caption="Boot Configuration Row Write Enable" mask="0x2"/>
        </register>
        <register name="SCFGAD" offset="0x3C" rw="RW" size="4" initval="0x00000001" caption="Secure Application and Data Configuration">
          <bitfield name="URWEN" caption="User Row Write Enable" mask="0x1"/>
        </register>
        <register name="NONSEC" offset="0x40" rw="RW" size="4" initval="0x00000001" caption="Non-secure Write Enable">
          <bitfield name="WRITE" caption="Non-secure APB alias write enable, non-secure AHB writes to non-secure regions enable" mask="0x1"/>
        </register>
        <register name="NSCHK" offset="0x44" rw="RW" size="4" initval="0x00000001" caption="Non-secure Write Reference Value">
          <bitfield name="WRITE" caption="Reference value to be checked against NONSEC.WRITE" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="NVMCTRL_CTRLA__CMD">
        <value name="ER" caption="Erase Row - Erases the row addressed by the ADDR register." value="0x02"/>
        <value name="WP" caption="Write Page - Writes the contents of the page buffer to the page addressed by the ADDR register." value="0x04"/>
        <value name="SPRM" caption="Sets the power reduction mode." value="0x42"/>
        <value name="CPRM" caption="Clears the power reduction mode." value="0x43"/>
        <value name="PBC" caption="Page Buffer Clear - Clears the page buffer." value="0x44"/>
        <value name="INVALL" caption="Invalidate all cache lines." value="0x46"/>
        <value name="SDAL0" caption="Set DAL=0" value="0x4B"/>
        <value name="SDAL1" caption="Set DAL=1" value="0x4C"/>
        <value name="SDAL2" caption="Set DAL=2" value="0x4D"/>
      </value-group>
      <value-group name="NVMCTRL_CTRLA__CMDEX">
        <value name="KEY" caption="Execution Key" value="0xA5"/>
      </value-group>
      <value-group name="NVMCTRL_CTRLB__READMODE">
        <value name="NO_MISS_PENALTY" caption="The NVM Controller (cache system) does not insert wait states on a cache miss. Gives the best system performance." value="0x0"/>
        <value name="LOW_POWER" caption="Reduces power consumption of the cache system, but inserts a wait state each time there is a cache miss. This mode may not be relevant if CPU performance is required, as the application will be stalled and may lead to increase run time." value="0x1"/>
        <value name="DETERMINISTIC" caption="The cache system ensures that a cache hit or miss takes the same amount of time, determined by the number of programmed flash wait states. This mode can be used for real-time applications that require deterministic execution timings." value="0x2"/>
      </value-group>
      <value-group name="NVMCTRL_CTRLB__SLEEPPRM">
        <value name="WAKEONACCESS" caption="NVM block enters low-power mode when entering sleep.NVM block exits low-power mode upon first access." value="0"/>
        <value name="WAKEUPINSTANT" caption="NVM block enters low-power mode when entering sleep.NVM block exits low-power mode when exiting sleep." value="1"/>
        <value name="DISABLED" caption="Auto power reduction disabled." value="3"/>
      </value-group>
      <value-group name="NVMCTRL_STATUS__DALFUSE">
        <value name="DAL0" caption="Access to very limited features" value="0x0"/>
        <value name="DAL1" caption="Access to all non-secure memory. Can debug non-secure CPU code" value="0x1"/>
        <value name="DAL2" caption="Access to all memory. Can debug secure and non-secure CPU code" value="0x2"/>
      </value-group>
      <value-group name="NVMCTRL_ADDR__ARRAY">
        <value name="FLASH" caption="FLASH" value="0x0"/>
        <value name="DATAFLASH" caption="DATA FLASH" value="0x1"/>
        <value name="NVMROWS" caption="NVM Configuration Rows" value="0x2"/>
      </value-group>
      <value-group name="NVMCTRL_SULCK__SLKEY">
        <value name="KEY" caption="Write Key" value="0xA5"/>
      </value-group>
      <value-group name="NVMCTRL_NSULCK__NSLKEY">
        <value name="KEY" caption="Write Key" value="0xA5"/>
      </value-group>
      <value-group name="NVMCTRL_PARAM__PSZ">
        <value name="8" caption="8 bytes" value="0x0"/>
        <value name="16" caption="16 bytes" value="0x1"/>
        <value name="32" caption="32 bytes" value="0x2"/>
        <value name="64" caption="64 bytes" value="0x3"/>
        <value name="128" caption="128 bytes" value="0x4"/>
        <value name="256" caption="256 bytes" value="0x5"/>
        <value name="512" caption="512 bytes" value="0x6"/>
        <value name="1024" caption="1024 bytes" value="0x7"/>
      </value-group>
      <value-group name="NVMCTRL_SECCTRL__KEY">
        <value name="KEY" caption="Write Key" value="0xA5"/>
      </value-group>
    </module>
    <module name="FUSES" id="U2802" version="1.1.0" caption="Non-Volatile Fuses">
      <register-group name="BOCOR_FUSES">
        <register name="BOCOR_WORD_0" offset="0x0" rw="RW" size="4" initval="0xF007FFFF" caption="BOCOR Page Word 0">
          <bitfield name="IDAU_BNSC" caption="Boot Non-Secure Callable" mask="0xFF80000"/>
        </register>
        <register name="BOCOR_WORD_1" offset="0x4" rw="RW" size="4" initval="0xFFE80000" caption="BOCOR Page Word 1">
          <bitfield name="BOOTROM_BOOTOPT" caption="Boot Option" mask="0xFF"/>
          <bitfield name="IDAU_BOOTPROT" caption="Boot Protection" mask="0x7FF00"/>
          <bitfield name="BOOTROM_SECCFGLOCK" caption="Security Configuration Lock" mask="0x80000"/>
          <bitfield name="BOOTROM_DICEEN" caption="DICE Enable" mask="0x100000"/>
          <bitfield name="NVMCTRL_BCWEN" caption="Boot Configuration Write Enable" mask="0x1000000"/>
          <bitfield name="NVMCTRL_BCREN" caption="Boot Configuration Read Enable" mask="0x2000000"/>
        </register>
        <register name="BOCOR_WORD_2" offset="0x8" rw="RW" size="4" initval="0xC0349ACC" caption="BOCOR Page Word 2">
          <bitfield name="BOOTROM_BOCORCRC" caption="CRC for BOCOR0 DWORD" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_4" offset="0x10" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 4">
          <bitfield name="BOOTROM_CEKEY0_0" caption="Chip Erase Key 0 bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_5" offset="0x14" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 5">
          <bitfield name="BOOTROM_CEKEY0_1" caption="Chip Erase Key 0 bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_6" offset="0x18" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 6">
          <bitfield name="BOOTROM_CEKEY0_2" caption="Chip Erase Key 0 bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_7" offset="0x1C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 7">
          <bitfield name="BOOTROM_CEKEY0_3" caption="Chip Erase Key 0 bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_8" offset="0x20" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 8">
          <bitfield name="BOOTROM_CEKEY1_0" caption="Chip Erase Key 1 bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_9" offset="0x24" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 9">
          <bitfield name="BOOTROM_CEKEY1_1" caption="Chip Erase Key 1 bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_10" offset="0x28" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 10">
          <bitfield name="BOOTROM_CEKEY1_2" caption="Chip Erase Key 1 bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_11" offset="0x2C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 11">
          <bitfield name="BOOTROM_CEKEY1_3" caption="Chip Erase Key 1 bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_12" offset="0x30" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 12">
          <bitfield name="BOOTROM_CEKEY2_0" caption="Chip Erase Key 2 bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_13" offset="0x34" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 13">
          <bitfield name="BOOTROM_CEKEY2_1" caption="Chip Erase Key 2 bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_14" offset="0x38" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 14">
          <bitfield name="BOOTROM_CEKEY2_2" caption="Chip Erase Key 2 bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_15" offset="0x3C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 15">
          <bitfield name="BOOTROM_CEKEY2_3" caption="Chip Erase Key 2 bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_16" offset="0x40" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 16">
          <bitfield name="BOOTROM_CRCKEY_0" caption="Crc Key bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_17" offset="0x44" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 17">
          <bitfield name="BOOTROM_CRCKEY_1" caption="Crc Key bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_18" offset="0x48" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 18">
          <bitfield name="BOOTROM_CRCKEY_2" caption="Crc Key bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_19" offset="0x4C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 19">
          <bitfield name="BOOTROM_CRCKEY_3" caption="Crc Key bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_20" offset="0x50" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 20">
          <bitfield name="BOOTROM_BOOTKEY_0" caption="Secure Boot Key bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_21" offset="0x54" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 21">
          <bitfield name="BOOTROM_BOOTKEY_1" caption="Secure Boot Key bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_22" offset="0x58" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 22">
          <bitfield name="BOOTROM_BOOTKEY_2" caption="Secure Boot Key bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_23" offset="0x5C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 23">
          <bitfield name="BOOTROM_BOOTKEY_3" caption="Secure Boot Key bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_24" offset="0x60" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 24">
          <bitfield name="BOOTROM_BOOTKEY_4" caption="Secure Boot Key bits 159:128" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_25" offset="0x64" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 25">
          <bitfield name="BOOTROM_BOOTKEY_5" caption="Secure Boot Key bits 191:160" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_26" offset="0x68" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 26">
          <bitfield name="BOOTROM_BOOTKEY_6" caption="Secure Boot Key bits 223:192" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_27" offset="0x6C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 27">
          <bitfield name="BOOTROM_BOOTKEY_7" caption="Secure Boot Key bits 255:224" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_28" offset="0x70" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 28">
          <bitfield name="BOOTROM_UDS_0" caption="DICE UDS Key bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_29" offset="0x74" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 29">
          <bitfield name="BOOTROM_UDS_1" caption="DICE UDS Key bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_30" offset="0x78" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 30">
          <bitfield name="BOOTROM_UDS_2" caption="DICE UDS Key bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_31" offset="0x7C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 31">
          <bitfield name="BOOTROM_UDS_3" caption="DICE UDS Key bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_32" offset="0x80" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 32">
          <bitfield name="BOOTROM_UDS_4" caption="DICE UDS Key bits 159:128" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_33" offset="0x84" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 33">
          <bitfield name="BOOTROM_UDS_5" caption="DICE UDS Key bits 191:160" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_34" offset="0x88" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 34">
          <bitfield name="BOOTROM_UDS_6" caption="DICE UDS Key bits 223:192" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_35" offset="0x8C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 35">
          <bitfield name="BOOTROM_UDS_7" caption="DICE UDS Key bits 255:224" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_36" offset="0x90" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 36">
          <bitfield name="BOOTROM_IOPROTKEY_0" caption="ECC608 IO Protection Key bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_37" offset="0x94" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 37">
          <bitfield name="BOOTROM_IOPROTKEY_1" caption="ECC608 IO Protection Key bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_38" offset="0x98" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 38">
          <bitfield name="BOOTROM_IOPROTKEY_2" caption="ECC608 IO Protection Key bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_39" offset="0x9C" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 39">
          <bitfield name="BOOTROM_IOPROTKEY_3" caption="ECC608 IO Protection Key bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_40" offset="0xA0" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 40">
          <bitfield name="BOOTROM_IOPROTKEY_4" caption="ECC608 IO Protection Key bits 159:128" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_41" offset="0xA4" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 41">
          <bitfield name="BOOTROM_IOPROTKEY_5" caption="ECC608 IO Protection Key bits 191:160" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_42" offset="0xA8" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 42">
          <bitfield name="BOOTROM_IOPROTKEY_6" caption="ECC608 IO Protection Key bits 223:192" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_43" offset="0xAC" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 43">
          <bitfield name="BOOTROM_IOPROTKEY_7" caption="ECC608 IO Protection Key bits 255:224" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_56" offset="0xE0" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 56">
          <bitfield name="BOOTROM_BOCORHASH_0" caption="Boot Configuration Row Hash bits 31:0" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_57" offset="0xE4" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 57">
          <bitfield name="BOOTROM_BOCORHASH_1" caption="Boot Configuration Row Hash bits 63:32" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_58" offset="0xE8" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 58">
          <bitfield name="BOOTROM_BOCORHASH_2" caption="Boot Configuration Row Hash bits 95:64" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_59" offset="0xEC" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 59">
          <bitfield name="BOOTROM_BOCORHASH_3" caption="Boot Configuration Row Hash bits 127:96" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_60" offset="0xF0" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 60">
          <bitfield name="BOOTROM_BOCORHASH_4" caption="Boot Configuration Row Hash bits 159:128" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_61" offset="0xF4" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 61">
          <bitfield name="BOOTROM_BOCORHASH_5" caption="Boot Configuration Row Hash bits 191:160" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_62" offset="0xF8" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 62">
          <bitfield name="BOOTROM_BOCORHASH_6" caption="Boot Configuration Row Hash bits 223:192" mask="0xFFFFFFFF"/>
        </register>
        <register name="BOCOR_WORD_63" offset="0xFC" rw="RW" size="4" initval="0xFFFFFFFF" caption="BOCOR Page Word 63">
          <bitfield name="BOOTROM_BOCORHASH_7" caption="Boot Configuration Row Hash bits 255:224" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="OTP1_FUSES">
        <register name="OTP1_WORD_0" offset="0x0" rw="R" size="4" caption="OTP1 Page Word 0">
          <bitfield name="BOOTROM_SECEN" caption="Security Enable Fuse" mask="0x400"/>
        </register>
        <register name="OTP1_WORD_1" offset="0x4" rw="R" size="4" caption="OTP1 Page Word 1">
          <bitfield name="BOOTROM_NVMCRC" caption="CRC for NVM DWORD" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="OTP2_FUSES">
        <register name="OTP2_WORD_1" offset="0x4" rw="R" size="4" caption="OTP2 Page Word 1">
          <bitfield name="PM_NVM3VSWDIS" caption="3V NVM switch disable" mask="0x8000"/>
        </register>
      </register-group>
      <register-group name="SW_CALIB_FUSES">
        <register name="SW_CALIB_WORD_0" offset="0x0" rw="R" size="4" caption="SW_CALIB Page Word 0">
          <bitfield name="ADC_BIASREFBUF" caption="ADC Bias Reference Buffer Scaling" mask="0x7"/>
          <bitfield name="ADC_BIASCOMP" caption="ADC Comparator Scaling" mask="0x38"/>
          <bitfield name="DFLLULP_DIV_PL0" caption="DFLLULP DIV at PL0" mask="0x1C0"/>
          <bitfield name="DFLLULP_DIV_PL2" caption="DFLLULP DIV at PL2" mask="0xE00"/>
          <bitfield name="USB_TRANSN" caption="USB pad Transn calibration" mask="0x1F000"/>
          <bitfield name="USB_TRANSP" caption="USB pad Transp calibration" mask="0x3E0000"/>
          <bitfield name="USB_TRIM" caption="USB pad Trim calibration" mask="0x1C00000"/>
          <bitfield name="DFLL48M_COARSE_CAL" caption="DFLL48M Coarse Calibration" mask="0x7E000000"/>
        </register>
      </register-group>
      <register-group name="USER_FUSES">
        <register name="USER_WORD_0" offset="0x0" rw="RW" size="4" initval="0xB08F4377" caption="USER Page Word 0">
          <bitfield name="NVMCTRL_SULCK" caption="NVM Secure Region Locks" mask="0x7"/>
          <bitfield name="NVMCTRL_NSULCK" caption="NVM Non-Secure Region Locks" mask="0x38"/>
          <bitfield name="BOD33USERLEVEL" caption="BOD33 User Level" mask="0x1F80"/>
          <bitfield name="BOD33_DIS" caption="BOD33 Disable" mask="0x2000"/>
          <bitfield name="BOD33_ACTION" caption="BOD33 Action" mask="0xC000"/>
          <bitfield name="WDT_RUNSTDBY" caption="WDT Run During Standby" mask="0x2000000"/>
          <bitfield name="WDT_ENABLE" caption="WDT Enable" mask="0x4000000"/>
          <bitfield name="WDT_ALWAYSON" caption="WDT Always On" mask="0x8000000"/>
          <bitfield name="WDT_PER" caption="WDT Period" mask="0xF0000000"/>
        </register>
        <register name="USER_WORD_1" offset="0x4" rw="RW" size="4" initval="0xFFFFF0BB" caption="USER Page Word 1">
          <bitfield name="WDT_WINDOW" caption="WDT Window" mask="0xF"/>
          <bitfield name="WDT_EWOFFSET" caption="WDT Early Warning Offset" mask="0xF0"/>
          <bitfield name="WDT_WEN" caption="WDT Window Mode Enable" mask="0x100"/>
          <bitfield name="BOD33_HYST" caption="BOD33 Hysteresis" mask="0x200"/>
          <bitfield name="IDAU_RXN" caption="RAM is eXecute Never" mask="0x800"/>
          <bitfield name="NVMCTRL_DXN" caption="DATA FLASH is eXecute Never" mask="0x1000"/>
        </register>
        <register name="USER_WORD_2" offset="0x8" rw="RW" size="4" initval="0xF03007FF" caption="USER Page Word 2">
          <bitfield name="IDAU_AS" caption="Application Secure" mask="0x7FF"/>
          <bitfield name="IDAU_ANSC" caption="Application Non-Secure Callable" mask="0xFF800"/>
          <bitfield name="IDAU_DS" caption="Data Secure" mask="0x1FC00000"/>
        </register>
        <register name="USER_WORD_3" offset="0xC" rw="RW" size="4" initval="0xFFFFFFFF" caption="USER Page Word 3">
          <bitfield name="IDAU_RS" caption="RAM Secure" mask="0x1FF"/>
          <bitfield name="NVMCTRL_URWEN" caption="User Row Write Enable" mask="0x400"/>
        </register>
        <register name="USER_WORD_4" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="USER Page Word 4">
          <bitfield name="NONSECA_PAC" caption="PAC Non-Secure" mask="0x1"/>
          <bitfield name="NONSECA_PM" caption="PM Non-Secure" mask="0x2"/>
          <bitfield name="NONSECA_MCLK" caption="MCLK Non-Secure" mask="0x4"/>
          <bitfield name="NONSECA_RSTC" caption="RSTC Non-Secure" mask="0x8"/>
          <bitfield name="NONSECA_OSCCTRL" caption="OSCCTRL Non-Secure" mask="0x10"/>
          <bitfield name="NONSECA_OSC32KCTRL" caption="OSC32KCTRL Non-Secure" mask="0x20"/>
          <bitfield name="NONSECA_SUPC" caption="SUPC Non-Secure" mask="0x40"/>
          <bitfield name="NONSECA_GCLK" caption="GCLK Non-Secure" mask="0x80"/>
          <bitfield name="NONSECA_WDT" caption="WDT Non-Secure" mask="0x100"/>
          <bitfield name="NONSECA_RTC" caption="RTC Non-Secure" mask="0x200"/>
          <bitfield name="NONSECA_EIC" caption="EIC Non-Secure" mask="0x400"/>
          <bitfield name="NONSECA_FREQM" caption="FREQM Non-Secure" mask="0x800"/>
          <bitfield name="NONSECA_PORT" caption="PORT Non-Secure" mask="0x1000"/>
          <bitfield name="NONSECA_AC" caption="AC Non-Secure" mask="0x2000"/>
        </register>
        <register name="USER_WORD_5" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="USER Page Word 5">
          <bitfield name="NONSECB_IDAU" caption="IDAU Non-Secure" mask="0x1"/>
          <bitfield name="NONSECB_DSU" caption="DSU Non-Secure" mask="0x2"/>
          <bitfield name="NONSECB_NVMCTRL" caption="NVMCTRL Non-Secure" mask="0x4"/>
          <bitfield name="NONSECB_DMAC" caption="DMAC Non-Secure" mask="0x8"/>
          <bitfield name="NONSECB_USB" caption="USB Non-Secure" mask="0x20"/>
        </register>
        <register name="USER_WORD_6" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="USER Page Word 6">
          <bitfield name="NONSECC_EVSYS" caption="EVSYS Non-Secure" mask="0x1"/>
          <bitfield name="NONSECC_SERCOM0" caption="SERCOM0 Non-Secure" mask="0x2"/>
          <bitfield name="NONSECC_SERCOM1" caption="SERCOM1 Non-Secure" mask="0x4"/>
          <bitfield name="NONSECC_SERCOM2" caption="SERCOM2 Non-Secure" mask="0x8"/>
          <bitfield name="NONSECC_SERCOM3" caption="SERCOM3 Non-Secure" mask="0x10"/>
          <bitfield name="NONSECC_SERCOM4" caption="SERCOM4 Non-Secure" mask="0x20"/>
          <bitfield name="NONSECC_SERCOM5" caption="SERCOM5 Non-Secure" mask="0x40"/>
          <bitfield name="NONSECC_TC0" caption="TC0 Non-Secure" mask="0x80"/>
          <bitfield name="NONSECC_TC1" caption="TC1 Non-Secure" mask="0x100"/>
          <bitfield name="NONSECC_TC2" caption="TC2 Non-Secure" mask="0x200"/>
          <bitfield name="NONSECC_TCC0" caption="TCC0 Non-Secure" mask="0x400"/>
          <bitfield name="NONSECC_TCC1" caption="TCC1 Non-Secure" mask="0x800"/>
          <bitfield name="NONSECC_TCC2" caption="TCC2 Non-Secure" mask="0x1000"/>
          <bitfield name="NONSECC_TCC3" caption="TCC3 Non-Secure" mask="0x2000"/>
          <bitfield name="NONSECC_ADC" caption="ADC Non-Secure" mask="0x4000"/>
          <bitfield name="NONSECC_DAC" caption="DAC Non-Secure" mask="0x8000"/>
          <bitfield name="NONSECC_PTC" caption="PTC Non-Secure" mask="0x10000"/>
          <bitfield name="NONSECC_TRNG" caption="TRNG Non-Secure" mask="0x20000"/>
          <bitfield name="NONSECC_CCL" caption="CCL Non-Secure" mask="0x40000"/>
          <bitfield name="NONSECC_I2S" caption="I2S Non-Secure" mask="0x80000"/>
          <bitfield name="NONSECC_OPAMP" caption="OPAMP Non-Secure" mask="0x100000"/>
          <bitfield name="NONSECC_TRAM" caption="TRAM Non-Secure" mask="0x200000"/>
        </register>
        <register name="USER_WORD_7" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="USER Page Word 7">
          <bitfield name="BOOTROM_CDIROFFSET" caption="Location of CDI value when DICE is programmed" mask="0xFFFFFFFF"/>
        </register>
        <register name="USER_WORD_8" offset="0x20" rw="RW" size="4" initval="0xE87673B6" caption="USER Page Word 8">
          <bitfield name="BOOTROM_USERCRC" caption="CRC for USER[1,2,3] DWORDS" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="OPAMP" id="U2237" version="2.0.0" caption="Operational Amplifier">
      <register-group name="OPAMP" caption="Operational Amplifier">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="LPMUX" caption="Low-Power Mux" mask="0x80"/>
        </register>
        <register name="STATUS" offset="0x2" rw="R" size="1" initval="0x00" caption="Status">
          <bitfield name="READY0" caption="OPAMP 0 Ready" mask="0x1"/>
          <bitfield name="READY1" caption="OPAMP 1 Ready" mask="0x2"/>
          <bitfield name="READY2" caption="OPAMP 2 Ready" mask="0x4"/>
        </register>
        <register name="OPAMPCTRL0" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="OPAMP0 Control">
          <bitfield name="ENABLE" caption="Operational Amplifier Enable" mask="0x2"/>
          <bitfield name="ANAOUT" caption="Analog Output" mask="0x4"/>
          <bitfield name="BIAS" caption="Bias Selection" mask="0x18" values="OPAMP_OPAMPCTRL__BIAS"/>
          <bitfield name="RES2VCC" caption="Resistor ladder To VCC" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="RES2OUT" caption="Resistor ladder To Output" mask="0x100"/>
          <bitfield name="RES1EN" caption="Resistor 1 Enable" mask="0x200"/>
          <bitfield name="RES1MUX" caption="Resistor 1 Mux" mask="0x1C00" values="OPAMP_OPAMPCTRL0__RES1MUX"/>
          <bitfield name="POTMUX" caption="Potentiometer Selection" mask="0xE000" values="OPAMP_OPAMPCTRL__POTMUX"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0xF0000" values="OPAMP_OPAMPCTRL0__MUXPOS"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0xF00000" values="OPAMP_OPAMPCTRL0__MUXNEG"/>
        </register>
        <register name="OPAMPCTRL1" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="OPAMP1 Control">
          <bitfield name="ENABLE" caption="Operational Amplifier Enable" mask="0x2"/>
          <bitfield name="ANAOUT" caption="Analog Output" mask="0x4"/>
          <bitfield name="BIAS" caption="Bias Selection" mask="0x18" values="OPAMP_OPAMPCTRL__BIAS"/>
          <bitfield name="RES2VCC" caption="Resistor ladder To VCC" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="RES2OUT" caption="Resistor ladder To Output" mask="0x100"/>
          <bitfield name="RES1EN" caption="Resistor 1 Enable" mask="0x200"/>
          <bitfield name="RES1MUX" caption="Resistor 1 Mux" mask="0x1C00" values="OPAMP_OPAMPCTRL1__RES1MUX"/>
          <bitfield name="POTMUX" caption="Potentiometer Selection" mask="0xE000" values="OPAMP_OPAMPCTRL__POTMUX"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0xF0000" values="OPAMP_OPAMPCTRL1__MUXPOS"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0xF00000" values="OPAMP_OPAMPCTRL0__MUXNEG"/>
        </register>
        <register name="OPAMPCTRL2" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="OPAMP2 Control">
          <bitfield name="ENABLE" caption="Operational Amplifier Enable" mask="0x2"/>
          <bitfield name="ANAOUT" caption="Analog Output" mask="0x4"/>
          <bitfield name="BIAS" caption="Bias Selection" mask="0x18" values="OPAMP_OPAMPCTRL__BIAS"/>
          <bitfield name="RES2VCC" caption="Resistor ladder To VCC" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="RES2OUT" caption="Resistor ladder To Output" mask="0x100"/>
          <bitfield name="RES1EN" caption="Resistor 1 Enable" mask="0x200"/>
          <bitfield name="RES1MUX" caption="Resistor 1 Mux" mask="0x1C00" values="OPAMP_OPAMPCTRL2__RES1MUX"/>
          <bitfield name="POTMUX" caption="Potentiometer Selection" mask="0xE000" values="OPAMP_OPAMPCTRL__POTMUX"/>
          <bitfield name="MUXPOS" caption="Positive Input Mux Selection" mask="0xF0000" values="OPAMP_OPAMPCTRL2__MUXPOS"/>
          <bitfield name="MUXNEG" caption="Negative Input Mux Selection" mask="0xF00000" values="OPAMP_OPAMPCTRL0__MUXNEG"/>
        </register>
        <register name="RESCTRL" offset="0x10" rw="RW" size="1" initval="0x00" caption="Resister Control">
          <bitfield name="RES2OUT" caption="Resistor ladder To Output" mask="0x1"/>
          <bitfield name="RES1EN" caption="Resistor 1 Enable" mask="0x2"/>
          <bitfield name="RES1MUX" caption="Resistor 1 Mux" mask="0x4" values="OPAMP_RESCTRL__RES1MUX"/>
          <bitfield name="POTMUX" caption="Potentiometer Selection" mask="0x38" values="OPAMP_RESCTRL__POTMUX"/>
          <bitfield name="REFBUFLEVEL" caption="Reference output voltage level select" mask="0xC0" values="OPAMP_RESCTRL__REFBUFLEVEL"/>
        </register>
      </register-group>
      <value-group name="OPAMP_OPAMPCTRL__BIAS">
        <value name="MODE0" caption="Minimum current consumption, but the slowest mode" value="0x0"/>
        <value name="MODE1" caption="Low current consumption, slow speed" value="0x1"/>
        <value name="MODE2" caption="High current consumption, fast speed" value="0x2"/>
        <value name="MODE3" caption="Maximum current consumption, but the fastest mode" value="0x3"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL0__RES1MUX">
        <value name="OA0POS" caption="OPAMP0 Positive Input" value="0x0"/>
        <value name="OA0NEG" caption="OPAMP0 Negative Input" value="0x1"/>
        <value name="DAC_REFBUF" caption="DAC VOUT0 or OPAMP Reference Output Voltage (REFBUF)" value="0x2"/>
        <value name="AVSS" caption="Ground" value="0x3"/>
        <value name="RG_CONN" caption="RG_CONN" value="0x4"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL1__RES1MUX">
        <value name="OA1POS" caption="OPAMP1 Positive Input" value="0x0"/>
        <value name="OA1NEG" caption="OPAMP1 Negative Input" value="0x1"/>
        <value name="OA0OUT" caption="OPAMP0 Output" value="0x2"/>
        <value name="AVSS" caption="Ground" value="0x3"/>
        <value name="RG_CONN" caption="RG_CONN" value="0x4"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL2__RES1MUX">
        <value name="OA2POS" caption="OPAMP2 Positive Input" value="0x0"/>
        <value name="OA2NEG" caption="OPAMP2 Negative Input" value="0x1"/>
        <value name="OA1OUT" caption="OPAMP1 Output" value="0x2"/>
        <value name="AVSS" caption="Ground" value="0x3"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL__POTMUX">
        <value name="14R_2R" caption="R1 = 14R, R2 = 2R" value="0x0"/>
        <value name="12R_4R" caption="R1 = 12R, R2 = 4R" value="0x1"/>
        <value name="8R_8R" caption="R1 = 8R, R2 = 8R" value="0x2"/>
        <value name="6R_10R" caption="R1 = 6R, R2 = 10R" value="0x3"/>
        <value name="4R_12R" caption="R1 = 4R, R2 = 12R" value="0x4"/>
        <value name="3R_13R" caption="R1 = 3R, R2 = 13R" value="0x5"/>
        <value name="2R_14R" caption="R1 = 2R, R2 = 14R" value="0x6"/>
        <value name="R_15R" caption="R1 = 1R, R2 = 15R" value="0x7"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL0__MUXPOS">
        <value name="OA0POS" caption="OPAMP0 Positive Input" value="0x0"/>
        <value name="OA0TAP" caption="OPAMP0 Resistor ladder taps" value="0x1"/>
        <value name="DAC_REFBUF" caption="REFERENCE or DAC VOUT0 Output" value="0x2"/>
        <value name="AVSS" caption="Ground" value="0x3"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL1__MUXPOS">
        <value name="OA1POS" caption="OPAMP1 Positive Input" value="0x0"/>
        <value name="OA1TAP" caption="OPAMP1 Resistor ladder taps" value="0x1"/>
        <value name="DAC_REFBUF" caption="REFERENCE or DAC VOUT0 Output" value="0x2"/>
        <value name="AVSS" caption="Ground" value="0x3"/>
        <value name="OA0OUT" caption="OPAMP0 output" value="0x4"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL2__MUXPOS">
        <value name="OA2POS" caption="OPAMP2 Positive Input" value="0x0"/>
        <value name="OA2TAP" caption="OPAMP2 Resistor ladder taps" value="0x1"/>
        <value name="DAC_REFBUF" caption="REFERENCE or DAC VOUT0 Output" value="0x2"/>
        <value name="AVSS" caption="Ground" value="0x3"/>
        <value name="OA1OUT" caption="OPAMP1 Output" value="0x4"/>
        <value name="OA0POS" caption="OPAMP0 Positive Input" value="0x5"/>
        <value name="OA1POS" caption="OPAMP1 Positive Input" value="0x6"/>
        <value name="OA0TAP" caption="OPAMP0 Resistor Ladder Taps" value="0x7"/>
        <value name="RES3TAP" caption="RES3TAP Potentiometer" value="0x8"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL0__MUXNEG">
        <value name="OA0NEG" caption="OPAMP0 Negative Input" value="0x0"/>
        <value name="OA0TAP" caption="OPAMP0 Resistor ladder taps" value="0x1"/>
        <value name="DAC_REFBUF" caption="DAC VOUT0 or OPAMP Reference Output Voltage (REFBUF)" value="0x2"/>
        <value name="OA0OUT" caption="OPAMP0 Output" value="0x3"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL1__MUXNEG">
        <value name="OA1NEG" caption="OPAMP1 Negative Input" value="0x0"/>
        <value name="OA1TAP" caption="OPAMP1 Resistor ladder taps" value="0x1"/>
        <value name="DAC_REFBUF" caption="DAC VOUT0 or OPAMP Reference Output Voltage (REFBUF)" value="0x2"/>
        <value name="OA1OUT" caption="OPAMP1 Output" value="0x3"/>
      </value-group>
      <value-group name="OPAMP_OPAMPCTRL2__MUXNEG">
        <value name="OA2NEG" caption="OPAMP2 Negative Input" value="0x0"/>
        <value name="OA2TAP" caption="OPAMP2 Resistor ladder taps" value="0x1"/>
        <value name="DAC_REFBUF" caption="DAC VOUT0 or OPAMP Reference Output Voltage (REFBUF)" value="0x2"/>
        <value name="OA2OUT" caption="OPAMP2 Output" value="0x3"/>
        <value name="OA0NEG" caption="OPAMP0 Negative Input" value="0x4"/>
        <value name="OA1NEG" caption="OPAMP1 Negative Input" value="0x5"/>
      </value-group>
      <value-group name="OPAMP_RESCTRL__REFBUFLEVEL">
        <value name="1_1V" caption="1.1V" value="0x0"/>
        <value name="1_25V" caption="1.25V" value="0x1"/>
        <value name="1_6V" caption="1.6V" value="0x2"/>
      </value-group>
      <value-group name="OPAMP_RESCTRL__POTMUX">
        <value name="14R_2R" caption="Gain = 0.14" value="0x0"/>
        <value name="12R_4R" caption="Gain = 0.33" value="0x1"/>
        <value name="8R_8R" caption="Gain = 1" value="0x2"/>
        <value name="6R_10R" caption="Gain = 1.67" value="0x3"/>
        <value name="4R_12R" caption="Gain = 3" value="0x4"/>
        <value name="3R_13R" caption="Gain = 4.33" value="0x5"/>
        <value name="2R_14R" caption="Gain = 7" value="0x6"/>
        <value name="R_15R" caption="Gain = 15" value="0x7"/>
      </value-group>
      <value-group name="OPAMP_RESCTRL__RES1MUX">
        <value name="DAC" caption="DAC VOUT0 Output" value="0x0"/>
        <value name="REFBUF" caption="OPAMP Reference Buffer Output" value="0x1"/>
      </value-group>
    </module>
    <module name="OSC32KCTRL" id="U2246" version="4.0.0" caption="32k Oscillators Control">
      <register-group name="OSC32KCTRL" caption="32k Oscillators Control">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detector Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detector Interrupt Enable" mask="0x4"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detector" mask="0x4"/>
        </register>
        <register name="STATUS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Power and Clocks Status">
          <bitfield name="XOSC32KRDY" caption="XOSC32K Ready" mask="0x1"/>
          <bitfield name="CLKFAIL" caption="XOSC32K Clock Failure Detector" mask="0x4"/>
          <bitfield name="CLKSW" caption="XOSC32K Clock switch" mask="0x8"/>
          <bitfield name="ULP32KSW" caption="OSCULP32K Clock Switch" mask="0x10"/>
        </register>
        <register name="RTCCTRL" offset="0x10" rw="RW" size="1" initval="0x00" caption="RTC Clock Selection">
          <bitfield name="RTCSEL" caption="RTC Clock Selection" mask="0x7" values="OSC32KCTRL_RTCCTRL__RTCSEL"/>
        </register>
        <register name="XOSC32K" offset="0x14" rw="RW" size="2" initval="0x0080" caption="32kHz External Crystal Oscillator (XOSC32K) Control">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="XTALEN" caption="Crystal Oscillator Enable" mask="0x4"/>
          <bitfield name="EN32K" caption="32kHz Output Enable" mask="0x8"/>
          <bitfield name="EN1K" caption="1kHz Output Enable" mask="0x10"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="STARTUP" caption="Oscillator Start-Up Time" mask="0x700" values="OSC32KCTRL_XOSC32K__STARTUP"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x1000"/>
        </register>
        <register name="CFDCTRL" offset="0x16" rw="RW" size="1" initval="0x00" caption="Clock Failure Detector Control">
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x1"/>
          <bitfield name="SWBACK" caption="Clock Switch Back Enable" mask="0x2"/>
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x17" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
        </register>
        <register name="OSCULP32K" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control">
          <bitfield name="ULP32KSW" caption="OSCULP32K Clock Switch Enable" mask="0x20"/>
          <bitfield name="WRTLOCK" caption="Write Lock" mask="0x8000"/>
        </register>
      </register-group>
      <value-group name="OSC32KCTRL_RTCCTRL__RTCSEL">
        <value name="ULP1K" caption="1.024kHz from 32kHz internal ULP oscillator" value="0"/>
        <value name="ULP32K" caption="32.768kHz from 32kHz internal ULP oscillator" value="1"/>
        <value name="XOSC1K" caption="1.024kHz from 32.768kHz external crystal oscillator" value="4"/>
        <value name="XOSC32K" caption="32.768kHz from 32.768kHz external crystal oscillator" value="5"/>
      </value-group>
      <value-group name="OSC32KCTRL_XOSC32K__STARTUP">
        <value name="CYCLE2048" caption="62.5 ms" value="0"/>
        <value name="CYCLE4096" caption="125 ms" value="1"/>
        <value name="CYCLE16384" caption="500 ms" value="2"/>
        <value name="CYCLE32768" caption="1000 ms" value="3"/>
        <value name="CYCLE65536" caption="2000 ms" value="4"/>
        <value name="CYCLE131072" caption="4000 ms" value="5"/>
        <value name="CYCLE262144" caption="8000 ms" value="6"/>
      </value-group>
    </module>
    <module name="OSCCTRL" id="U2119" version="5.0.0" caption="Oscillators Control">
      <register-group name="OSCCTRL" caption="Oscillators Control">
        <register name="EVCTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="CFDEO" caption="Clock Failure Detector Event Output Enable" mask="0x1"/>
          <bitfield name="TUNEEI" caption="Tune Event Input Enable" mask="0x2"/>
          <bitfield name="TUNEINV" caption="Tune Event Input Invert" mask="0x4"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="XOSCRDY" caption="XOSC Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Clock Failure Detector Interrupt Enable" mask="0x2"/>
          <bitfield name="OSC16MRDY" caption="OSC16M Ready Interrupt Enable" mask="0x10"/>
          <bitfield name="DFLLULPRDY" caption="DFLLULP Ready interrupt Enable" mask="0x100"/>
          <bitfield name="DFLLULPLOCK" caption="DFLLULP Lock Interrupt Enable" mask="0x200"/>
          <bitfield name="DFLLULPNOLOCK" caption="DFLLULP No Lock Interrupt Enable" mask="0x400"/>
          <bitfield name="DPLLLCKR" caption="DPLL Lock Rise Interrupt Enable" mask="0x10000"/>
          <bitfield name="DPLLLCKF" caption="DPLL Lock Fall Interrupt Enable" mask="0x20000"/>
          <bitfield name="DPLLLTO" caption="DPLL Lock Timeout Interrupt Enable" mask="0x40000"/>
          <bitfield name="DPLLLDRTO" caption="DPLL Loop Divider Ratio Update Complete Interrupt Enable" mask="0x80000"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x1000000"/>
          <bitfield name="DFLLOOB" caption="DFLL Out Of Bounds Interrupt Enable" mask="0x2000000"/>
          <bitfield name="DFLLLCKF" caption="DFLL Lock Fine Interrupt Enable" mask="0x4000000"/>
          <bitfield name="DFLLLCKC" caption="DFLL Lock Coarse Interrupt Enable" mask="0x8000000"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x10000000"/>
        </register>
        <register name="INTENSET" offset="0x8" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="XOSCRDY" caption="XOSC Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Clock Failure Detector Interrupt Enable" mask="0x2"/>
          <bitfield name="OSC16MRDY" caption="OSC16M Ready Interrupt Enable" mask="0x10"/>
          <bitfield name="DFLLULPRDY" caption="DFLLULP Ready interrupt Enable" mask="0x100"/>
          <bitfield name="DFLLULPLOCK" caption="DFLLULP Lock Interrupt Enable" mask="0x200"/>
          <bitfield name="DFLLULPNOLOCK" caption="DFLLULP No Lock Interrupt Enable" mask="0x400"/>
          <bitfield name="DPLLLCKR" caption="DPLL Lock Rise Interrupt Enable" mask="0x10000"/>
          <bitfield name="DPLLLCKF" caption="DPLL Lock Fall Interrupt Enable" mask="0x20000"/>
          <bitfield name="DPLLLTO" caption="DPLL Lock Timeout Interrupt Enable" mask="0x40000"/>
          <bitfield name="DPLLLDRTO" caption="DPLL Loop Divider Ratio Update Complete Interrupt Enable" mask="0x80000"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x1000000"/>
          <bitfield name="DFLLOOB" caption="DFLL Out Of Bounds Interrupt Enable" mask="0x2000000"/>
          <bitfield name="DFLLLCKF" caption="DFLL Lock Fine Interrupt Enable" mask="0x4000000"/>
          <bitfield name="DFLLLCKC" caption="DFLL Lock Coarse Interrupt Enable" mask="0x8000000"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x10000000"/>
        </register>
        <register name="INTFLAG" offset="0xC" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="XOSCRDY" caption="XOSC Ready" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Clock Failure Detector" mask="0x2"/>
          <bitfield name="OSC16MRDY" caption="OSC16M Ready" mask="0x10"/>
          <bitfield name="DFLLULPRDY" caption="DFLLULP Ready" mask="0x100"/>
          <bitfield name="DFLLULPLOCK" caption="DFLLULP Lock" mask="0x200"/>
          <bitfield name="DFLLULPNOLOCK" caption="DFLLULP No Lock" mask="0x400"/>
          <bitfield name="DPLLLCKR" caption="DPLL Lock Rise" mask="0x10000"/>
          <bitfield name="DPLLLCKF" caption="DPLL Lock Fall" mask="0x20000"/>
          <bitfield name="DPLLLTO" caption="DPLL Lock Timeout" mask="0x40000"/>
          <bitfield name="DPLLLDRTO" caption="DPLL Loop Divider Ratio Update Complete" mask="0x80000"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready Interrupt Enable" mask="0x1000000"/>
          <bitfield name="DFLLOOB" caption="DFLL Out Of Bounds Interrupt Enable" mask="0x2000000"/>
          <bitfield name="DFLLLCKF" caption="DFLL Lock Fine Interrupt Enable" mask="0x4000000"/>
          <bitfield name="DFLLLCKC" caption="DFLL Lock Coarse Interrupt Enable" mask="0x8000000"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped Interrupt Enable" mask="0x10000000"/>
        </register>
        <register name="STATUS" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Status">
          <bitfield name="XOSCRDY" caption="XOSC Ready" mask="0x1"/>
          <bitfield name="XOSCFAIL" caption="XOSC Clock Failure Detector" mask="0x2"/>
          <bitfield name="XOSCCKSW" caption="XOSC Clock Switch" mask="0x4"/>
          <bitfield name="OSC16MRDY" caption="OSC16M Ready" mask="0x10"/>
          <bitfield name="DFLLULPRDY" caption="DFLLULP Ready" mask="0x100"/>
          <bitfield name="DFLLULPLOCK" caption="DFLLULP Lock" mask="0x200"/>
          <bitfield name="DFLLULPNOLOCK" caption="DFLLULP No Lock" mask="0x400"/>
          <bitfield name="DPLLLCKR" caption="DPLL Lock Rise" mask="0x10000"/>
          <bitfield name="DPLLLCKF" caption="DPLL Lock Fall" mask="0x20000"/>
          <bitfield name="DPLLLTO" caption="DPLL Lock Timeout" mask="0x40000"/>
          <bitfield name="DPLLLDRTO" caption="DPLL Loop Divider Ratio Update Complete" mask="0x80000"/>
          <bitfield name="DFLLRDY" caption="DFLL Ready" mask="0x1000000"/>
          <bitfield name="DFLLOOB" caption="DFLL Out Of Bounds" mask="0x2000000"/>
          <bitfield name="DFLLLCKF" caption="DFLL Lock Fine" mask="0x4000000"/>
          <bitfield name="DFLLLCKC" caption="DFLL Lock Coarse" mask="0x8000000"/>
          <bitfield name="DFLLRCS" caption="DFLL Reference Clock Stopped" mask="0x10000000"/>
        </register>
        <register name="XOSCCTRL" offset="0x14" rw="RW" size="2" initval="0x0080" caption="External Multipurpose Crystal Oscillator (XOSC) Control">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="XTALEN" caption="Crystal Oscillator Enable" mask="0x4"/>
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x8"/>
          <bitfield name="SWBEN" caption="Clock Switch Back Enable" mask="0x10"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="GAIN" caption="Oscillator Gain" mask="0x700" values="OSCCTRL_XOSCCTRL__GAIN"/>
          <bitfield name="AMPGC" caption="Automatic Amplitude Gain Control" mask="0x800"/>
          <bitfield name="STARTUP" caption="Start-Up Time" mask="0xF000" values="OSCCTRL_XOSCCTRL__STARTUP"/>
        </register>
        <register name="CFDPRESC" offset="0x16" rw="RW" size="1" initval="0x00" caption="Clock Failure Detector Prescaler">
          <bitfield name="CFDPRESC" caption="Clock Failure Detector Prescaler" mask="0x7" values="OSCCTRL_CFDPRESC__CFDPRESC"/>
        </register>
        <register name="OSC16MCTRL" offset="0x18" rw="RW" size="1" initval="0x82" caption="16MHz Internal Oscillator (OSC16M) Control">
          <bitfield name="ENABLE" caption="Oscillator Enable" mask="0x2"/>
          <bitfield name="FSEL" caption="Oscillator Frequency Selection" mask="0xC" values="OSCCTRL_OSC16MCTRL__FSEL"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
        </register>
        <register name="DFLLULPCTRL" offset="0x1C" rw="RW" access="WSYNC" size="2" initval="0x0504" caption="DFLLULP Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="BINSE" caption="Binary Search Enable" mask="0x8"/>
          <bitfield name="SAFE" caption="Tuner Safe Mode" mask="0x10"/>
          <bitfield name="DITHER" caption="Tuner Dither Mode" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand" mask="0x80"/>
          <bitfield name="DIV" caption="Division Factor" mask="0x700" values="OSCCTRL_DFLLULPCTRL__DIV"/>
        </register>
        <register name="DFLLULPDITHER" offset="0x1E" rw="RW" size="1" initval="0x00" caption="DFLLULP Dither Control">
          <bitfield name="STEP" caption="Dither Step" mask="0x7" values="OSCCTRL_DFLLULPDITHER__STEP"/>
          <bitfield name="PER" caption="Dither Period" mask="0x70" values="OSCCTRL_DFLLULPDITHER__PER"/>
        </register>
        <register name="DFLLULPRREQ" offset="0x1F" rw="RW" size="1" initval="0x00" caption="DFLLULP Read Request">
          <bitfield name="RREQ" caption="Read Request" mask="0x80"/>
        </register>
        <register name="DFLLULPDLY" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000080" caption="DFLLULP Delay Value">
          <bitfield name="DELAY" caption="Delay Value" mask="0xFF"/>
        </register>
        <register name="DFLLULPRATIO" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="DFLLULP Target Ratio">
          <bitfield name="RATIO" caption="Target Tuner Ratio" mask="0x7FF"/>
        </register>
        <register name="DFLLULPSYNCBUSY" offset="0x28" rw="R" size="4" initval="0x00000000" caption="DFLLULP Synchronization Busy">
          <bitfield name="ENABLE" caption="Enable Bit Synchronization Busy" mask="0x2"/>
          <bitfield name="DELAY" caption="Delay Register Synchronization Busy" mask="0x8"/>
        </register>
        <register name="DFLLCTRL" offset="0x30" rw="RW" access="WSYNC" size="2" initval="0x0080" caption="DFLL48M Control">
          <bitfield name="ENABLE" caption="DFLL Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode Selection" mask="0x4"/>
          <bitfield name="STABLE" caption="Stable DFLL Frequency" mask="0x8"/>
          <bitfield name="LLAW" caption="Lose Lock After Wake" mask="0x10"/>
          <bitfield name="USBCRM" caption="USB Clock Recovery Mode" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="CCDIS" caption="Chill Cycle Disable" mask="0x100"/>
          <bitfield name="QLDIS" caption="Quick Lock Disable" mask="0x200"/>
          <bitfield name="BPLCKC" caption="Bypass Coarse Lock" mask="0x400"/>
          <bitfield name="WAITLOCK" caption="Wait Lock" mask="0x800"/>
        </register>
        <register name="DFLLVAL" offset="0x34" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="DFLL48M Value">
          <bitfield name="FINE" caption="Fine Value" mask="0x3FF"/>
          <bitfield name="COARSE" caption="Coarse Value" mask="0xFC00"/>
          <bitfield name="DIFF" caption="Multiplication Ratio Difference" mask="0xFFFF0000"/>
        </register>
        <register name="DFLLMUL" offset="0x38" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="DFLL48M Multiplier">
          <bitfield name="MUL" caption="DFLL Multiply Factor" mask="0xFFFF"/>
          <bitfield name="FSTEP" caption="Fine Maximum Step" mask="0x3FF0000"/>
          <bitfield name="CSTEP" caption="Coarse Maximum Step" mask="0xFC000000"/>
        </register>
        <register name="DFLLSYNC" offset="0x3C" rw="RW" size="1" initval="0x00" caption="DFLL48M Synchronization">
          <bitfield name="READREQ" caption="Read Request" mask="0x80"/>
        </register>
        <register name="DPLLCTRLA" offset="0x40" rw="RW" access="WSYNC" size="1" initval="0x80" caption="DPLL Control A">
          <bitfield name="ENABLE" caption="DPLL Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Clock Activation" mask="0x80"/>
        </register>
        <register name="DPLLRATIO" offset="0x44" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="DPLL Ratio Control">
          <bitfield name="LDR" caption="Loop Divider Ratio" mask="0xFFF"/>
          <bitfield name="LDRFRAC" caption="Loop Divider Ratio Fractional Part" mask="0xF0000"/>
        </register>
        <register name="DPLLCTRLB" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="DPLL Control B">
          <bitfield name="FILTER" caption="Proportional Integral Filter Selection" mask="0x3" values="OSCCTRL_DPLLCTRLB__FILTER"/>
          <bitfield name="LPEN" caption="Low-Power Enable" mask="0x4"/>
          <bitfield name="WUF" caption="Wake Up Fast" mask="0x8"/>
          <bitfield name="REFCLK" caption="Reference Clock Selection" mask="0x30" values="OSCCTRL_DPLLCTRLB__REFCLK"/>
          <bitfield name="LTIME" caption="Lock Time" mask="0x700" values="OSCCTRL_DPLLCTRLB__LTIME"/>
          <bitfield name="LBYPASS" caption="Lock Bypass" mask="0x1000"/>
          <bitfield name="DIV" caption="Clock Divider" mask="0x7FF0000"/>
        </register>
        <register name="DPLLPRESC" offset="0x4C" rw="RW" access="WSYNC" size="1" initval="0x00" caption="DPLL Prescaler">
          <bitfield name="PRESC" caption="Output Clock Prescaler" mask="0x3" values="OSCCTRL_DPLLPRESC__PRESC"/>
        </register>
        <register name="DPLLSYNCBUSY" offset="0x50" rw="R" size="1" initval="0x00" caption="DPLL Synchronization Busy">
          <bitfield name="ENABLE" caption="DPLL Enable Synchronization Status" mask="0x2"/>
          <bitfield name="DPLLRATIO" caption="DPLL Loop Divider Ratio Synchronization Status" mask="0x4"/>
          <bitfield name="DPLLPRESC" caption="DPLL Prescaler Synchronization Status" mask="0x8"/>
        </register>
        <register name="DPLLSTATUS" offset="0x54" rw="R" size="1" initval="0x00" caption="DPLL Status">
          <bitfield name="LOCK" caption="DPLL Lock" mask="0x1"/>
          <bitfield name="CLKRDY" caption="DPLL Clock Ready" mask="0x2"/>
        </register>
      </register-group>
      <value-group name="OSCCTRL_XOSCCTRL__GAIN">
        <value name="GAIN2" caption="2MHz max" value="0x0"/>
        <value name="GAIN4" caption="4MHz max" value="0x1"/>
        <value name="GAIN8" caption="8MHz max" value="0x2"/>
        <value name="GAIN16" caption="16MHz max" value="0x3"/>
        <value name="GAIN30" caption="30MHz max" value="0x4"/>
      </value-group>
      <value-group name="OSCCTRL_XOSCCTRL__STARTUP">
        <value name="CYCLE1" caption="1 cycle" value="0x0"/>
        <value name="CYCLE2" caption="2 cycles" value="0x1"/>
        <value name="CYCLE4" caption="4 cycles" value="0x2"/>
        <value name="CYCLE8" caption="8 cycles" value="0x3"/>
        <value name="CYCLE16" caption="16 cycles" value="0x4"/>
        <value name="CYCLE32" caption="32 cycles" value="0x5"/>
        <value name="CYCLE64" caption="64 cycles" value="0x6"/>
        <value name="CYCLE128" caption="128 cycles" value="0x7"/>
        <value name="CYCLE256" caption="256 cycles" value="0x8"/>
        <value name="CYCLE512" caption="512 cycles" value="0x9"/>
        <value name="CYCLE1024" caption="1024 cycles" value="0xA"/>
        <value name="CYCLE2048" caption="2048 cycles" value="0xB"/>
        <value name="CYCLE4096" caption="4096 cycles" value="0xC"/>
        <value name="CYCLE8192" caption="8192 cycles" value="0xD"/>
        <value name="CYCLE16384" caption="16384 cycles" value="0xE"/>
        <value name="CYCLE32768" caption="32768 cycles" value="0xF"/>
      </value-group>
      <value-group name="OSCCTRL_CFDPRESC__CFDPRESC">
        <value name="DIV1" caption="OSC16M/1" value="0"/>
        <value name="DIV2" caption="OSC16M/2" value="1"/>
        <value name="DIV4" caption="OSC16M/4" value="2"/>
        <value name="DIV8" caption="OSC16M/8" value="3"/>
        <value name="DIV16" caption="OSC16M/16" value="4"/>
        <value name="DIV32" caption="OSC16M/32" value="5"/>
        <value name="DIV64" caption="OSC16M/64" value="6"/>
        <value name="DIV128" caption="OSC16M/128" value="7"/>
      </value-group>
      <value-group name="OSCCTRL_OSC16MCTRL__FSEL">
        <value name="4MHZ" caption="4MHz" value="0x0"/>
        <value name="8MHZ" caption="8MHz" value="0x1"/>
        <value name="12MHZ" caption="12MHz" value="0x2"/>
        <value name="16MHZ" caption="16MHz" value="0x3"/>
      </value-group>
      <value-group name="OSCCTRL_DFLLULPCTRL__DIV">
        <value name="DIV1" caption="Frequency Divided by 1" value="0x0"/>
        <value name="DIV2" caption="Frequency Divided by 2" value="0x1"/>
        <value name="DIV4" caption="Frequency Divided by 4" value="0x2"/>
        <value name="DIV8" caption="Frequency Divided by 8" value="0x3"/>
        <value name="DIV16" caption="Frequency Divided by 16" value="0x4"/>
        <value name="DIV32" caption="Frequency Divided by 32" value="0x5"/>
      </value-group>
      <value-group name="OSCCTRL_DFLLULPDITHER__PER">
        <value name="PER1" caption="Dither Over 1 Reference Clock Period" value="0x0"/>
        <value name="PER2" caption="Dither Over 2 Reference Clock Period" value="0x1"/>
        <value name="PER4" caption="Dither Over 4 Reference Clock Period" value="0x2"/>
        <value name="PER8" caption="Dither Over 8 Reference Clock Period" value="0x3"/>
        <value name="PER16" caption="Dither Over 16 Reference Clock Period" value="0x4"/>
        <value name="PER32" caption="Dither Over 32 Reference Clock Period" value="0x5"/>
      </value-group>
      <value-group name="OSCCTRL_DFLLULPDITHER__STEP">
        <value name="STEP1" caption="Dither Step = 1" value="0x0"/>
        <value name="STEP2" caption="Dither Step = 2" value="0x1"/>
        <value name="STEP4" caption="Dither Step = 4" value="0x2"/>
        <value name="STEP8" caption="Dither Step = 8" value="0x3"/>
      </value-group>
      <value-group name="OSCCTRL_DPLLCTRLB__FILTER">
        <value name="DEFAULT" caption="Default Filter Mode" value="0"/>
        <value name="LBFILT" caption="Low Bandwidth Filter" value="1"/>
        <value name="HBFILT" caption="High Bandwidth Filter" value="2"/>
        <value name="HDFILT" caption="High Damping Filter" value="3"/>
      </value-group>
      <value-group name="OSCCTRL_DPLLCTRLB__LTIME">
        <value name="DEFAULT" caption="No time-out. Automatic lock" value="0"/>
        <value name="8MS" caption="Time-out if no lock within 8 ms" value="4"/>
        <value name="9MS" caption="Time-out if no lock within 9 ms" value="5"/>
        <value name="10MS" caption="Time-out if no lock within 10 ms" value="6"/>
        <value name="11MS" caption="Time-out if no lock within 11 ms" value="7"/>
      </value-group>
      <value-group name="OSCCTRL_DPLLCTRLB__REFCLK">
        <value name="XOSC32K" caption="XOSC32K Clock Reference" value="0"/>
        <value name="XOSC" caption="XOSC Clock Reference" value="1"/>
        <value name="GCLK" caption="GCLK Clock Reference" value="2"/>
      </value-group>
      <value-group name="OSCCTRL_DPLLPRESC__PRESC">
        <value name="DIV1" caption="DPLL output is divided by 1" value="0"/>
        <value name="DIV2" caption="DPLL output is divided by 2" value="1"/>
        <value name="DIV4" caption="DPLL output is divided by 4" value="2"/>
      </value-group>
    </module>
    <module name="PAC" id="U2120" version="2.0.0" caption="Peripheral Access Controller">
      <register-group name="PAC" caption="Peripheral Access Controller">
        <register name="WRCTRL" offset="0x0" rw="RW" size="4" initval="0x00020021" caption="Write control">
          <bitfield name="PERID" caption="Peripheral identifier" mask="0xFFFF"/>
          <bitfield name="KEY" caption="Peripheral access control key" mask="0xFF0000" values="PAC_WRCTRL__KEY"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event control">
          <bitfield name="ERREO" caption="Peripheral acess error event output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt enable clear">
          <bitfield name="ERR" caption="Peripheral access error interrupt disable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt enable set">
          <bitfield name="ERR" caption="Peripheral access error interrupt enable" mask="0x1"/>
        </register>
        <register name="INTFLAGAHB" offset="0x10" rw="RW" size="4" atomic-op="clear:INTFLAGAHB" initval="0x00000000" caption="Bridge interrupt flag status">
          <bitfield name="FLASH_" caption="FLASH" mask="0x1"/>
          <bitfield name="APBA_" caption="APBA" mask="0x2"/>
          <bitfield name="APBB_" caption="APBB" mask="0x4"/>
          <bitfield name="APBC_" caption="APBC" mask="0x8"/>
          <bitfield name="HSRAMCPU_" caption="HSRAMCPU" mask="0x10"/>
          <bitfield name="HSRAMDMAC_" caption="HSRAMDMAC" mask="0x20"/>
          <bitfield name="HSRAMDSU_" caption="HSRAMDSU" mask="0x40"/>
          <bitfield name="BROM_" caption="BROM" mask="0x80"/>
        </register>
        <register name="INTFLAGA" offset="0x14" rw="RW" size="4" atomic-op="clear:INTFLAGA" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge A">
          <bitfield name="PAC_" caption="PAC" mask="0x1"/>
          <bitfield name="PM_" caption="PM" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC" mask="0x400"/>
          <bitfield name="FREQM_" caption="FREQM" mask="0x800"/>
          <bitfield name="PORT_" caption="PORT" mask="0x1000"/>
          <bitfield name="AC_" caption="AC" mask="0x2000"/>
        </register>
        <register name="INTFLAGB" offset="0x18" rw="RW" size="4" atomic-op="clear:INTFLAGB" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge B">
          <bitfield name="IDAU_" caption="IDAU" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC" mask="0x8"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS" mask="0x10"/>
          <bitfield name="USB_" caption="USB" mask="0x20"/>
        </register>
        <register name="INTFLAGC" offset="0x1C" rw="RW" size="4" atomic-op="clear:INTFLAGC" initval="0x00000000" caption="Peripheral interrupt flag status - Bridge C">
          <bitfield name="EVSYS_" caption="EVSYS" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1" mask="0x4"/>
          <bitfield name="SERCOM2_" caption="SERCOM2" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3" mask="0x10"/>
          <bitfield name="SERCOM4_" caption="SERCOM4" mask="0x20"/>
          <bitfield name="SERCOM5_" caption="SERCOM5" mask="0x40"/>
          <bitfield name="TC0_" caption="TC0" mask="0x80"/>
          <bitfield name="TC1_" caption="TC1" mask="0x100"/>
          <bitfield name="TC2_" caption="TC2" mask="0x200"/>
          <bitfield name="TCC0_" caption="TCC0" mask="0x400"/>
          <bitfield name="TCC1_" caption="TCC1" mask="0x800"/>
          <bitfield name="TCC2_" caption="TCC2" mask="0x1000"/>
          <bitfield name="TCC3_" caption="TCC3" mask="0x2000"/>
          <bitfield name="ADC_" caption="ADC" mask="0x4000"/>
          <bitfield name="DAC_" caption="DAC" mask="0x8000"/>
          <bitfield name="PTC_" caption="PTC" mask="0x10000"/>
          <bitfield name="TRNG_" caption="TRNG" mask="0x20000"/>
          <bitfield name="CCL_" caption="CCL" mask="0x40000"/>
          <bitfield name="I2S_" caption="I2S" mask="0x80000"/>
          <bitfield name="OPAMP_" caption="OPAMP" mask="0x100000"/>
          <bitfield name="TRAM_" caption="TRAM" mask="0x200000"/>
        </register>
        <register name="STATUSA" offset="0x34" rw="R" size="4" initval="0x0000C000" caption="Peripheral write protection status - Bridge A">
          <bitfield name="PAC_" caption="PAC APB Protect Enable" mask="0x1"/>
          <bitfield name="PM_" caption="PM APB Protect Enable" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK APB Protect Enable" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC APB Protect Enable" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL APB Protect Enable" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL APB Protect Enable" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC APB Protect Enable" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK APB Protect Enable" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT APB Protect Enable" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC APB Protect Enable" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC APB Protect Enable" mask="0x400"/>
          <bitfield name="FREQM_" caption="FREQM APB Protect Enable" mask="0x800"/>
          <bitfield name="PORT_" caption="PORT APB Protect Enable" mask="0x1000"/>
          <bitfield name="AC_" caption="AC APB Protect Enable" mask="0x2000"/>
        </register>
        <register name="STATUSB" offset="0x38" rw="R" size="4" initval="0x00000002" caption="Peripheral write protection status - Bridge B">
          <bitfield name="IDAU_" caption="IDAU APB Protect Enable" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU APB Protect Enable" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL APB Protect Enable" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC APB Protect Enable" mask="0x8"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS APB Protect Enable" mask="0x10"/>
          <bitfield name="USB_" caption="USB APB Protect Enable" mask="0x20"/>
        </register>
        <register name="STATUSC" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Peripheral write protection status - Bridge C">
          <bitfield name="EVSYS_" caption="EVSYS APB Protect Enable" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 APB Protect Enable" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 APB Protect Enable" mask="0x4"/>
          <bitfield name="SERCOM2_" caption="SERCOM2 APB Protect Enable" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3 APB Protect Enable" mask="0x10"/>
          <bitfield name="SERCOM4_" caption="SERCOM4 APB Protect Enable" mask="0x20"/>
          <bitfield name="SERCOM5_" caption="SERCOM5 APB Protect Enable" mask="0x40"/>
          <bitfield name="TC0_" caption="TC0 APB Protect Enable" mask="0x80"/>
          <bitfield name="TC1_" caption="TC1 APB Protect Enable" mask="0x100"/>
          <bitfield name="TC2_" caption="TC2 APB Protect Enable" mask="0x200"/>
          <bitfield name="TCC0_" caption="TCC0 APB Protect Enable" mask="0x400"/>
          <bitfield name="TCC1_" caption="TCC1 APB Protect Enable" mask="0x800"/>
          <bitfield name="TCC2_" caption="TCC2 APB Protect Enable" mask="0x1000"/>
          <bitfield name="TCC3_" caption="TCC3 APB Protect Enable" mask="0x2000"/>
          <bitfield name="ADC_" caption="ADC APB Protect Enable" mask="0x4000"/>
          <bitfield name="DAC_" caption="DAC APB Protect Enable" mask="0x8000"/>
          <bitfield name="PTC_" caption="PTC APB Protect Enable" mask="0x10000"/>
          <bitfield name="TRNG_" caption="TRNG APB Protect Enable" mask="0x20000"/>
          <bitfield name="CCL_" caption="CCL APB Protect Enable" mask="0x40000"/>
          <bitfield name="I2S_" caption="I2S APB Protect Enable" mask="0x80000"/>
          <bitfield name="OPAMP_" caption="OPAMP APB Protect Enable" mask="0x100000"/>
          <bitfield name="TRAM_" caption="TRAM APB Protect Enable" mask="0x200000"/>
        </register>
        <register name="NONSECA" offset="0x54" rw="R" size="4" initval="0x00000000" caption="Peripheral non-secure status - Bridge A">
          <bitfield name="PAC_" caption="PAC Non-Secure" mask="0x1"/>
          <bitfield name="PM_" caption="PM Non-Secure" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK Non-Secure" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC Non-Secure" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL Non-Secure" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL Non-Secure" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC Non-Secure" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK Non-Secure" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT Non-Secure" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC Non-Secure" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC Non-Secure" mask="0x400"/>
          <bitfield name="FREQM_" caption="FREQM Non-Secure" mask="0x800"/>
          <bitfield name="PORT_" caption="PORT Non-Secure" mask="0x1000"/>
          <bitfield name="AC_" caption="AC Non-Secure" mask="0x2000"/>
        </register>
        <register name="NONSECB" offset="0x58" rw="R" size="4" initval="0x00000002" caption="Peripheral non-secure status - Bridge B">
          <bitfield name="IDAU_" caption="IDAU Non-Secure" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU Non-Secure" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL Non-Secure" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC Non-Secure" mask="0x8"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS Non-Secure" mask="0x10"/>
          <bitfield name="USB_" caption="USB Non-Secure" mask="0x20"/>
        </register>
        <register name="NONSECC" offset="0x5C" rw="R" size="4" initval="0x00000000" caption="Peripheral non-secure status - Bridge C">
          <bitfield name="EVSYS_" caption="EVSYS Non-Secure" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 Non-Secure" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 Non-Secure" mask="0x4"/>
          <bitfield name="SERCOM2_" caption="SERCOM2 Non-Secure" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3 Non-Secure" mask="0x10"/>
          <bitfield name="SERCOM4_" caption="SERCOM4 Non-Secure" mask="0x20"/>
          <bitfield name="SERCOM5_" caption="SERCOM5 Non-Secure" mask="0x40"/>
          <bitfield name="TC0_" caption="TC0 Non-Secure" mask="0x80"/>
          <bitfield name="TC1_" caption="TC1 Non-Secure" mask="0x100"/>
          <bitfield name="TC2_" caption="TC2 Non-Secure" mask="0x200"/>
          <bitfield name="TCC0_" caption="TCC0 Non-Secure" mask="0x400"/>
          <bitfield name="TCC1_" caption="TCC1 Non-Secure" mask="0x800"/>
          <bitfield name="TCC2_" caption="TCC2 Non-Secure" mask="0x1000"/>
          <bitfield name="TCC3_" caption="TCC3 Non-Secure" mask="0x2000"/>
          <bitfield name="ADC_" caption="ADC Non-Secure" mask="0x4000"/>
          <bitfield name="DAC_" caption="DAC Non-Secure" mask="0x8000"/>
          <bitfield name="PTC_" caption="PTC Non-Secure" mask="0x10000"/>
          <bitfield name="TRNG_" caption="TRNG Non-Secure" mask="0x20000"/>
          <bitfield name="CCL_" caption="CCL Non-Secure" mask="0x40000"/>
          <bitfield name="I2S_" caption="I2S Non-Secure" mask="0x80000"/>
          <bitfield name="OPAMP_" caption="OPAMP Non-Secure" mask="0x100000"/>
          <bitfield name="TRAM_" caption="TRAM Non-Secure" mask="0x200000"/>
        </register>
        <register name="SECLOCKA" offset="0x74" rw="R" size="4" initval="0x00000000" caption="Peripheral secure status locked - Bridge A">
          <bitfield name="PAC_" caption="PAC Secure Status Locked" mask="0x1"/>
          <bitfield name="PM_" caption="PM Secure Status Locked" mask="0x2"/>
          <bitfield name="MCLK_" caption="MCLK Secure Status Locked" mask="0x4"/>
          <bitfield name="RSTC_" caption="RSTC Secure Status Locked" mask="0x8"/>
          <bitfield name="OSCCTRL_" caption="OSCCTRL Secure Status Locked" mask="0x10"/>
          <bitfield name="OSC32KCTRL_" caption="OSC32KCTRL Secure Status Locked" mask="0x20"/>
          <bitfield name="SUPC_" caption="SUPC Secure Status Locked" mask="0x40"/>
          <bitfield name="GCLK_" caption="GCLK Secure Status Locked" mask="0x80"/>
          <bitfield name="WDT_" caption="WDT Secure Status Locked" mask="0x100"/>
          <bitfield name="RTC_" caption="RTC Secure Status Locked" mask="0x200"/>
          <bitfield name="EIC_" caption="EIC Secure Status Locked" mask="0x400"/>
          <bitfield name="FREQM_" caption="FREQM Secure Status Locked" mask="0x800"/>
          <bitfield name="PORT_" caption="PORT Secure Status Locked" mask="0x1000"/>
          <bitfield name="AC_" caption="AC Secure Status Locked" mask="0x2000"/>
        </register>
        <register name="SECLOCKB" offset="0x78" rw="R" size="4" initval="0x00000003" caption="Peripheral secure status locked - Bridge B">
          <bitfield name="IDAU_" caption="IDAU Secure Status Locked" mask="0x1"/>
          <bitfield name="DSU_" caption="DSU Secure Status Locked" mask="0x2"/>
          <bitfield name="NVMCTRL_" caption="NVMCTRL Secure Status Locked" mask="0x4"/>
          <bitfield name="DMAC_" caption="DMAC Secure Status Locked" mask="0x8"/>
          <bitfield name="HMATRIXHS_" caption="HMATRIXHS Secure Status Locked" mask="0x10"/>
          <bitfield name="USB_" caption="USB Secure Status Locked" mask="0x20"/>
        </register>
        <register name="SECLOCKC" offset="0x7C" rw="R" size="4" initval="0x00000000" caption="Peripheral secure status locked - Bridge C">
          <bitfield name="EVSYS_" caption="EVSYS Secure Status Locked" mask="0x1"/>
          <bitfield name="SERCOM0_" caption="SERCOM0 Secure Status Locked" mask="0x2"/>
          <bitfield name="SERCOM1_" caption="SERCOM1 Secure Status Locked" mask="0x4"/>
          <bitfield name="SERCOM2_" caption="SERCOM2 Secure Status Locked" mask="0x8"/>
          <bitfield name="SERCOM3_" caption="SERCOM3 Secure Status Locked" mask="0x10"/>
          <bitfield name="SERCOM4_" caption="SERCOM4 Secure Status Locked" mask="0x20"/>
          <bitfield name="SERCOM5_" caption="SERCOM5 Secure Status Locked" mask="0x40"/>
          <bitfield name="TC0_" caption="TC0 Secure Status Locked" mask="0x80"/>
          <bitfield name="TC1_" caption="TC1 Secure Status Locked" mask="0x100"/>
          <bitfield name="TC2_" caption="TC2 Secure Status Locked" mask="0x200"/>
          <bitfield name="TCC0_" caption="TCC0 Secure Status Locked" mask="0x400"/>
          <bitfield name="TCC1_" caption="TCC1 Secure Status Locked" mask="0x800"/>
          <bitfield name="TCC2_" caption="TCC2 Secure Status Locked" mask="0x1000"/>
          <bitfield name="TCC3_" caption="TCC3 Secure Status Locked" mask="0x2000"/>
          <bitfield name="ADC_" caption="ADC Secure Status Locked" mask="0x4000"/>
          <bitfield name="DAC_" caption="DAC Secure Status Locked" mask="0x8000"/>
          <bitfield name="PTC_" caption="PTC Secure Status Locked" mask="0x10000"/>
          <bitfield name="TRNG_" caption="TRNG Secure Status Locked" mask="0x20000"/>
          <bitfield name="CCL_" caption="CCL Secure Status Locked" mask="0x40000"/>
          <bitfield name="I2S_" caption="I2S Secure Status Locked" mask="0x80000"/>
          <bitfield name="OPAMP_" caption="OPAMP Secure Status Locked" mask="0x100000"/>
          <bitfield name="TRAM_" caption="TRAM Secure Status Locked" mask="0x200000"/>
        </register>
      </register-group>
      <value-group name="PAC_WRCTRL__KEY">
        <value name="OFF" caption="No action" value="0"/>
        <value name="CLR" caption="Clear protection" value="1"/>
        <value name="SET" caption="Set protection" value="2"/>
        <value name="SETLCK" caption="Set and lock protection" value="3"/>
        <value name="SETSEC" caption="Set IP secure" value="4"/>
        <value name="SETNONSEC" caption="Set IP non-secure" value="5"/>
        <value name="SECLOCK" caption="Lock IP security value" value="6"/>
      </value-group>
    </module>
    <module name="PM" id="U2240" version="3c0" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register name="SLEEPCFG" offset="0x1" rw="RW" size="1" initval="0x02" caption="Sleep Configuration">
          <bitfield name="SLEEPMODE" caption="Sleep Mode" mask="0x7" values="PM_SLEEPCFG__SLEEPMODE"/>
        </register>
        <register name="PLCFG" offset="0x2" rw="RW" size="1" initval="0x00" caption="Performance Level Configuration">
          <bitfield name="PLSEL" caption="Performance Level Select" mask="0x3" values="PM_PLCFG__PLSEL"/>
          <bitfield name="PLDIS" caption="Performance Level Disable" mask="0x80"/>
        </register>
        <register name="PWCFG" offset="0x3" rw="RW" size="1" initval="0x00" caption="Power Configuration">
          <bitfield name="RAMPSWC" caption="RAM Power Switch Configuration" mask="0x3" values="PM_PWCFG__RAMPSWC"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="PLRDY" caption="Performance Level Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="PLRDY" caption="Performance Level Ready interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="PLRDY" caption="Performance Level Ready" mask="0x1"/>
        </register>
        <register name="STDBYCFG" offset="0x8" rw="RW" size="2" initval="0x0000" caption="Standby Configuration">
          <bitfield name="PDCFG" caption="Power Domain Configuration" mask="0x1" values="PM_STDBYCFG__PDCFG"/>
          <bitfield name="DPGPDSW" caption="Dynamic Power Gating for PDSW" mask="0x10" values="PM_STDBYCFG__DPGPDSW"/>
          <bitfield name="VREGSMOD" caption="Voltage Regulator Standby mode" mask="0xC0" values="PM_STDBYCFG__VREGSMOD"/>
          <bitfield name="BBIASHS" caption="Back Bias for SRAM" mask="0x400"/>
          <bitfield name="BBIASTR" caption="Back Bias for Trust RAM" mask="0x1000"/>
        </register>
      </register-group>
      <value-group name="PM_SLEEPCFG__SLEEPMODE">
        <value name="IDLE" caption="CPU, AHBx, and APBx clocks are OFF" value="2"/>
        <value name="STANDBY" caption="ALL clocks are OFF, unless requested by sleepwalking peripheral" value="4"/>
        <value name="OFF" caption="All power domains are powered OFF" value="6"/>
      </value-group>
      <value-group name="PM_PLCFG__PLSEL">
        <value name="PL0" caption="Performance Level 0" value="0x0"/>
        <value name="PL2" caption="Performance Level 2" value="0x2"/>
      </value-group>
      <value-group name="PM_PWCFG__RAMPSWC">
        <value name="SIZE0" caption="SRAM Retention: 64KB (512KB Flash), 32KB (256KB Flash), 16KB (128KB Flash)" value="0x0"/>
        <value name="SIZE1" caption="SRAM Retention: 48KB (512KB Flash), 32KB (256KB Flash), 12KB (128KB Flash)" value="0x1"/>
        <value name="SIZE2" caption="SRAM Retention: 32KB (512KB Flash), 32KB (256KB Flash), 8KB (128KB Flash)" value="0x2"/>
        <value name="SIZE3" caption="SRAM Retention: 16KB (512KB Flash), 16KB (256KB Flash), 4KB (128KB Flash)" value="0x3"/>
      </value-group>
      <value-group name="PM_STDBYCFG__DPGPDSW">
        <value name="DISABLED" caption="Dynamic Power Gating disabled" value="0"/>
        <value name="ENABLED" caption="Dynamic Power Gating enabled" value="1"/>
      </value-group>
      <value-group name="PM_STDBYCFG__PDCFG">
        <value name="DEFAULT" caption="PDSW power domain switching is handled by hardware." value="0"/>
        <value name="PDSW" caption="PDSW is forced ACTIVE." value="1"/>
      </value-group>
      <value-group name="PM_STDBYCFG__VREGSMOD">
        <value name="AUTO" caption="Automatic mode" value="0"/>
        <value name="PERFORMANCE" caption="Performance oriented" value="1"/>
        <value name="LP" caption="Low Power oriented" value="2"/>
      </value-group>
    </module>
    <module name="PORT" id="U2210" version="3.1.0" caption="Port Module">
      <register-group name="GROUP" size="0x80">
        <register name="DIR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Data Direction">
          <bitfield name="DIR" caption="Port Data Direction" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:DIR" initval="0x00000000" caption="Data Direction Clear">
          <bitfield name="DIRCLR" caption="Port Data Direction Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRSET" offset="0x8" rw="RW" size="4" atomic-op="set:DIR" initval="0x00000000" caption="Data Direction Set">
          <bitfield name="DIRSET" caption="Port Data Direction Set" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRTGL" offset="0xC" rw="RW" size="4" atomic-op="toggle:DIR" initval="0x00000000" caption="Data Direction Toggle">
          <bitfield name="DIRTGL" caption="Port Data Direction Toggle" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUT" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Data Output Value">
          <bitfield name="OUT" caption="PORT Data Output Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTCLR" offset="0x14" rw="RW" size="4" atomic-op="clear:OUT" initval="0x00000000" caption="Data Output Value Clear">
          <bitfield name="OUTCLR" caption="PORT Data Output Value Clear" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTSET" offset="0x18" rw="RW" size="4" atomic-op="set:OUT" initval="0x00000000" caption="Data Output Value Set">
          <bitfield name="OUTSET" caption="PORT Data Output Value Set" mask="0xFFFFFFFF"/>
        </register>
        <register name="OUTTGL" offset="0x1C" rw="RW" size="4" atomic-op="toggle:OUT" initval="0x00000000" caption="Data Output Value Toggle">
          <bitfield name="OUTTGL" caption="PORT Data Output Value Toggle" mask="0xFFFFFFFF"/>
        </register>
        <register name="IN" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Data Input Value">
          <bitfield name="IN" caption="PORT Data Input Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CTRL" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Control">
          <bitfield name="SAMPLING" caption="Input Sampling Mode" mask="0xFFFFFFFF"/>
        </register>
        <register name="WRCONFIG" offset="0x28" rw="W" size="4" access-size="4" initval="0x00000000" caption="Write Configuration">
          <bitfield name="PINMASK" caption="Pin Mask for Multiple Pin Configuration" mask="0xFFFF"/>
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x10000"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x20000"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x40000"/>
          <bitfield name="DRVSTR" caption="Output Driver Strength Selection" mask="0x400000"/>
          <bitfield name="PMUX" caption="Peripheral Multiplexing" mask="0xF000000"/>
          <bitfield name="WRPMUX" caption="Write PMUX" mask="0x10000000"/>
          <bitfield name="WRPINCFG" caption="Write PINCFG" mask="0x40000000"/>
          <bitfield name="HWSEL" caption="Half-Word Select" mask="0x80000000"/>
        </register>
        <register name="EVCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Event Input Control">
          <bitfield name="PID0" caption="PORT Event Pin Identifier 0" mask="0x1F"/>
          <bitfield name="EVACT0" caption="PORT Event Action 0" mask="0x60" values="PORT_EVCTRL__EVACT0"/>
          <bitfield name="PORTEI0" caption="PORT Event Input Enable 0" mask="0x80"/>
          <bitfield name="PID1" caption="PORT Event Pin Identifier 1" mask="0x1F00"/>
          <bitfield name="EVACT1" caption="PORT Event Action 1" mask="0x6000"/>
          <bitfield name="PORTEI1" caption="PORT Event Input Enable 1" mask="0x8000"/>
          <bitfield name="PID2" caption="PORT Event Pin Identifier 2" mask="0x1F0000"/>
          <bitfield name="EVACT2" caption="PORT Event Action 2" mask="0x600000"/>
          <bitfield name="PORTEI2" caption="PORT Event Input Enable 2" mask="0x800000"/>
          <bitfield name="PID3" caption="PORT Event Pin Identifier 3" mask="0x1F000000"/>
          <bitfield name="EVACT3" caption="PORT Event Action 3" mask="0x60000000"/>
          <bitfield name="PORTEI3" caption="PORT Event Input Enable 3" mask="0x80000000"/>
        </register>
        <register name="PMUX" offset="0x30" rw="RW" size="1" count="16" initval="0x00" caption="Peripheral Multiplexing">
          <bitfield name="PMUXE" caption="Peripheral Multiplexing for Even-Numbered Pin" mask="0xF" values="PORT_PMUX__PMUXE"/>
          <bitfield name="PMUXO" caption="Peripheral Multiplexing for Odd-Numbered Pin" mask="0xF0" values="PORT_PMUX__PMUXO"/>
        </register>
        <register name="PINCFG" offset="0x40" rw="RW" size="1" count="32" initval="0x00" caption="Pin Configuration">
          <bitfield name="PMUXEN" caption="Peripheral Multiplexer Enable" mask="0x1"/>
          <bitfield name="INEN" caption="Input Enable" mask="0x2"/>
          <bitfield name="PULLEN" caption="Pull Enable" mask="0x4"/>
          <bitfield name="DRVSTR" caption="Output Driver Strength Selection" mask="0x40"/>
        </register>
        <register name="INTENCLR" offset="0x60" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="NSCHK" caption="Non-Secure Check Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x64" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="NSCHK" caption="Non-Secure Check Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x68" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="NSCHK" caption="Non-Secure Check" mask="0x1"/>
        </register>
        <register name="NONSEC" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Security Attribution">
          <bitfield name="NONSEC" caption="Port Security Attribution" mask="0xFFFFFFFF"/>
        </register>
        <register name="NSCHK" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Security Attribution Check">
          <bitfield name="NSCHK" caption="Port Security Attribution Check" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="PORT" caption="Port Module">
        <register-group name="GROUP" name-in-module="GROUP" offset="0x00" size="0x80" count="3"/>
      </register-group>
      <value-group name="PORT_EVCTRL__EVACT0">
        <value name="OUT" caption="Event output to pin" value="0x0"/>
        <value name="SET" caption="Set output register of pin on event" value="0x1"/>
        <value name="CLR" caption="Clear output register of pin on event" value="0x2"/>
        <value name="TGL" caption="Toggle output register of pin on event" value="0x3"/>
      </value-group>
      <value-group name="PORT_PMUX__PMUXE">
        <value name="A" caption="Peripheral function A selected" value="0x0"/>
        <value name="B" caption="Peripheral function B selected" value="0x1"/>
        <value name="C" caption="Peripheral function C selected" value="0x2"/>
        <value name="D" caption="Peripheral function D selected" value="0x3"/>
        <value name="E" caption="Peripheral function E selected" value="0x4"/>
        <value name="G" caption="Peripheral function G selected" value="0x6"/>
        <value name="H" caption="Peripheral function H selected" value="0x7"/>
        <value name="I" caption="Peripheral function I selected" value="0x8"/>
        <value name="J" caption="Peripheral function J selected" value="0x9"/>
        <value name="K" caption="Peripheral function K selected" value="0xA"/>
      </value-group>
      <value-group name="PORT_PMUX__PMUXO">
        <value name="A" caption="Peripheral function A selected" value="0x0"/>
        <value name="B" caption="Peripheral function B selected" value="0x1"/>
        <value name="C" caption="Peripheral function C selected" value="0x2"/>
        <value name="D" caption="Peripheral function D selected" value="0x3"/>
        <value name="E" caption="Peripheral function E selected" value="0x4"/>
        <value name="G" caption="Peripheral function G selected" value="0x6"/>
        <value name="H" caption="Peripheral function H selected" value="0x7"/>
        <value name="I" caption="Peripheral function I selected" value="0x8"/>
        <value name="J" caption="Peripheral function J selected" value="0x9"/>
        <value name="K" caption="Peripheral function K selected" value="0xA"/>
      </value-group>
    </module>
    <module name="PTC" id="U2215" version="5.0.0" caption="Peripheral Touch Controller">
      <register-group name="PTC" caption="Peripheral Touch Controller"/>
    </module>
    <module name="RSTC" id="U2239" version="3b0" caption="Reset Controller">
      <register-group name="RSTC" caption="Reset Controller">
        <register name="RCAUSE" offset="0x0" rw="R" size="1" caption="Reset Cause">
          <bitfield name="POR" caption="Power On Reset" mask="0x1"/>
          <bitfield name="BOD12" caption="Brown Out VDDCORE Detector Reset" mask="0x2"/>
          <bitfield name="BOD33" caption="Brown Out VDD/AVDD Detector Reset" mask="0x4"/>
          <bitfield name="BOD12PLL" caption="Brown Out VDDPLL Detector Reset" mask="0x8"/>
          <bitfield name="EXT" caption="External Reset" mask="0x10"/>
          <bitfield name="WDT" caption="Watchdog Reset" mask="0x20"/>
          <bitfield name="SYST" caption="System Reset Request" mask="0x40"/>
        </register>
      </register-group>
    </module>
    <module name="RTC" id="03608" version="3a1" caption="Real-Time Counter">
      <register-group name="RTC" caption="Real-Time Counter">
        <mode name="MODE0" qualifier="RTC.MODE0.CTRLA.MODE" value="0" caption="32-bit Counter with Single 32-bit Compare"/>
        <mode name="MODE1" qualifier="RTC.MODE1.CTRLA.MODE" value="1" caption="16-bit Counter with Two 16-bit Compares"/>
        <mode name="MODE2" qualifier="RTC.MODE2.CTRLA.MODE" value="2" caption="Clock/Calendar with Alarm"/>
        <register modes="MODE0" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE0 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE0_CTRLA__MODE"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE0_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE1_CTRLA__MODE"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE1_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="COUNTSYNC" caption="Count Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE2 Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0xC" values="RTC_MODE2_CTRLA__MODE"/>
          <bitfield name="CLKREP" caption="Clock Representation" mask="0x40"/>
          <bitfield name="MATCHCLR" caption="Clear on Match" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0xF00" values="RTC_MODE2_CTRLA__PRESCALER"/>
          <bitfield name="GPTRST" caption="GP Registers Reset On Tamper Enable" mask="0x4000"/>
          <bitfield name="CLOCKSYNC" caption="Clock Read Synchronization Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE0 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="RTC_MODE0_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="RTC_MODE0_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE1 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="RTC_MODE1_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="RTC_MODE1_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="CTRLB" offset="0x2" rw="RW" size="2" initval="0x0000" caption="MODE2 Control B">
          <bitfield name="GP0EN" caption="General Purpose 0 Enable" mask="0x1"/>
          <bitfield name="DEBMAJ" caption="Debouncer Majority Enable" mask="0x10"/>
          <bitfield name="DEBASYNC" caption="Debouncer Asynchronous Enable" mask="0x20"/>
          <bitfield name="RTCOUT" caption="RTC Output Enable" mask="0x40"/>
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x80"/>
          <bitfield name="DEBF" caption="Debounce Frequency" mask="0x700" values="RTC_MODE2_CTRLB__DEBF"/>
          <bitfield name="ACTF" caption="Active Layer Frequency" mask="0x7000" values="RTC_MODE2_CTRLB__ACTF"/>
          <bitfield name="SEPTO" caption="Separate Tamper Outputs" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE0 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE1" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE1 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="CMPEO0" caption="Compare 0 Event Output Enable" mask="0x100"/>
          <bitfield name="CMPEO1" caption="Compare 1 Event Output Enable" mask="0x200"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE2" name="EVCTRL" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="MODE2 Event Control">
          <bitfield name="PEREO0" caption="Periodic Interval 0 Event Output Enable" mask="0x1"/>
          <bitfield name="PEREO1" caption="Periodic Interval 1 Event Output Enable" mask="0x2"/>
          <bitfield name="PEREO2" caption="Periodic Interval 2 Event Output Enable" mask="0x4"/>
          <bitfield name="PEREO3" caption="Periodic Interval 3 Event Output Enable" mask="0x8"/>
          <bitfield name="PEREO4" caption="Periodic Interval 4 Event Output Enable" mask="0x10"/>
          <bitfield name="PEREO5" caption="Periodic Interval 5 Event Output Enable" mask="0x20"/>
          <bitfield name="PEREO6" caption="Periodic Interval 6 Event Output Enable" mask="0x40"/>
          <bitfield name="PEREO7" caption="Periodic Interval 7 Event Output Enable" mask="0x80"/>
          <bitfield name="ALARMEO0" caption="Alarm 0 Event Output Enable" mask="0x100"/>
          <bitfield name="TAMPEREO" caption="Tamper Event Output Enable" mask="0x4000"/>
          <bitfield name="OVFEO" caption="Overflow Event Output Enable" mask="0x8000"/>
          <bitfield name="TAMPEVEI" caption="Tamper Event Input Enable" mask="0x10000"/>
          <bitfield name="PERDEO" caption="Periodic Interval Daily Event Output Enable" mask="0x1000000"/>
        </register>
        <register modes="MODE0" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE0 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE1 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENCLR" offset="0x8" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="MODE2 Interrupt Enable Clear">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE0 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE1 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Interrupt Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Interrupt Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Interrupt Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Interrupt Enable" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTENSET" offset="0xA" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="MODE2 Interrupt Enable Set">
          <bitfield name="PER0" caption="Periodic Interval 0 Enable" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1 Enable" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2 Enable" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3 Enable" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4 Enable" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5 Enable" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6 Enable" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7 Enable" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="TAMPER" caption="Tamper Enable" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x8000"/>
        </register>
        <register modes="MODE0" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE0 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE1" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE1 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="CMP0" caption="Compare 0" mask="0x100"/>
          <bitfield name="CMP1" caption="Compare 1" mask="0x200"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register modes="MODE2" name="INTFLAG" offset="0xC" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="MODE2 Interrupt Flag Status and Clear">
          <bitfield name="PER0" caption="Periodic Interval 0" mask="0x1"/>
          <bitfield name="PER1" caption="Periodic Interval 1" mask="0x2"/>
          <bitfield name="PER2" caption="Periodic Interval 2" mask="0x4"/>
          <bitfield name="PER3" caption="Periodic Interval 3" mask="0x8"/>
          <bitfield name="PER4" caption="Periodic Interval 4" mask="0x10"/>
          <bitfield name="PER5" caption="Periodic Interval 5" mask="0x20"/>
          <bitfield name="PER6" caption="Periodic Interval 6" mask="0x40"/>
          <bitfield name="PER7" caption="Periodic Interval 7" mask="0x80"/>
          <bitfield name="ALARM0" caption="Alarm 0" mask="0x100"/>
          <bitfield name="TAMPER" caption="Tamper" mask="0x4000"/>
          <bitfield name="OVF" caption="Overflow" mask="0x8000"/>
        </register>
        <register name="DBGCTRL" offset="0xE" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run During Debug" mask="0x1"/>
        </register>
        <register modes="MODE0" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE0 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
        </register>
        <register modes="MODE1" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE1 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="COUNT" caption="COUNT Register Busy" mask="0x8"/>
          <bitfield name="PER" caption="PER Register Busy" mask="0x10"/>
          <bitfield name="COMP0" caption="COMP 0 Register Busy" mask="0x20"/>
          <bitfield name="COMP1" caption="COMP 1 Register Busy" mask="0x40"/>
          <bitfield name="COUNTSYNC" caption="Count Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
        </register>
        <register modes="MODE2" name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="MODE2 Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Bit Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Bit Busy" mask="0x2"/>
          <bitfield name="FREQCORR" caption="FREQCORR Register Busy" mask="0x4"/>
          <bitfield name="CLOCK" caption="CLOCK Register Busy" mask="0x8"/>
          <bitfield name="ALARM0" caption="ALARM Register Busy" mask="0x20"/>
          <bitfield name="MASK0" caption="MASK Register Busy" mask="0x800"/>
          <bitfield name="CLOCKSYNC" caption="Clock Synchronization Enable Bit Busy" mask="0x8000"/>
          <bitfield name="GP0" caption="General Purpose 0 Register Busy" mask="0x10000"/>
          <bitfield name="GP1" caption="General Purpose 1 Register Busy" mask="0x20000"/>
        </register>
        <register name="FREQCORR" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Frequency Correction">
          <bitfield name="VALUE" caption="Correction Value" mask="0x7F"/>
          <bitfield name="SIGN" caption="Correction Sign" mask="0x80"/>
        </register>
        <register modes="MODE0" name="COUNT" offset="0x18" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="MODE0 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COUNT" offset="0x18" rw="RW" access="RWSYNC" size="2" initval="0x0000" caption="MODE1 Counter Value">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="CLOCK" offset="0x18" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="MODE2 Clock Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="RTC_MODE2_CLOCK__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE1" name="PER" offset="0x1C" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="MODE1 Counter Period">
          <bitfield name="PER" caption="Counter Period" mask="0xFFFF"/>
        </register>
        <register modes="MODE0" name="COMP0" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE0 Compare Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="COMP" offset="0x20" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="MODE1 Compare n Value">
          <bitfield name="COMP" caption="Compare Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="ALARM0" offset="0x20" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="MODE2 Alarm Value">
          <bitfield name="SECOND" caption="Second" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour" mask="0x1F000" values="RTC_MODE2_ALARM__HOUR"/>
          <bitfield name="DAY" caption="Day" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year" mask="0xFC000000"/>
        </register>
        <register modes="MODE2" name="MASK0" offset="0x24" rw="RW" access="WSYNC" size="1" initval="0x00" caption="MODE2 Alarm Mask">
          <bitfield name="SEL" caption="Alarm Mask Selection" mask="0x7" values="RTC_MODE2_MASK__SEL"/>
        </register>
        <register name="GP" offset="0x40" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="General Purpose">
          <bitfield name="GP" caption="General Purpose" mask="0xFFFFFFFF"/>
        </register>
        <register name="TAMPCTRL" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Tamper Control">
          <bitfield name="IN0ACT" caption="Tamper Input 0 Action" mask="0x3" values="RTC_TAMPCTRL__IN0ACT"/>
          <bitfield name="IN1ACT" caption="Tamper Input 1 Action" mask="0xC" values="RTC_TAMPCTRL__IN1ACT"/>
          <bitfield name="IN2ACT" caption="Tamper Input 2 Action" mask="0x30" values="RTC_TAMPCTRL__IN2ACT"/>
          <bitfield name="IN3ACT" caption="Tamper Input 3 Action" mask="0xC0" values="RTC_TAMPCTRL__IN3ACT"/>
          <bitfield name="IN4ACT" caption="Tamper Input 4 Action" mask="0x300" values="RTC_TAMPCTRL__IN4ACT"/>
          <bitfield name="IN5ACT" caption="Tamper Input 5 Action" mask="0xC00" values="RTC_TAMPCTRL__IN5ACT"/>
          <bitfield name="IN6ACT" caption="Tamper Input 6 Action" mask="0x3000" values="RTC_TAMPCTRL__IN6ACT"/>
          <bitfield name="IN7ACT" caption="Tamper Input 7 Action" mask="0xC000" values="RTC_TAMPCTRL__IN7ACT"/>
          <bitfield name="TAMLVL0" caption="Tamper Level Select 0" mask="0x10000"/>
          <bitfield name="TAMLVL1" caption="Tamper Level Select 1" mask="0x20000"/>
          <bitfield name="TAMLVL2" caption="Tamper Level Select 2" mask="0x40000"/>
          <bitfield name="TAMLVL3" caption="Tamper Level Select 3" mask="0x80000"/>
          <bitfield name="TAMLVL4" caption="Tamper Level Select 4" mask="0x100000"/>
          <bitfield name="TAMLVL5" caption="Tamper Level Select 5" mask="0x200000"/>
          <bitfield name="TAMLVL6" caption="Tamper Level Select 6" mask="0x400000"/>
          <bitfield name="TAMLVL7" caption="Tamper Level Select 7" mask="0x800000"/>
          <bitfield name="DEBNC0" caption="Debouncer Enable 0" mask="0x1000000"/>
          <bitfield name="DEBNC1" caption="Debouncer Enable 1" mask="0x2000000"/>
          <bitfield name="DEBNC2" caption="Debouncer Enable 2" mask="0x4000000"/>
          <bitfield name="DEBNC3" caption="Debouncer Enable 3" mask="0x8000000"/>
          <bitfield name="DEBNC4" caption="Debouncer Enable 4" mask="0x10000000"/>
          <bitfield name="DEBNC5" caption="Debouncer Enable 5" mask="0x20000000"/>
          <bitfield name="DEBNC6" caption="Debouncer Enable 6" mask="0x40000000"/>
          <bitfield name="DEBNC7" caption="Debouncer Enable 7" mask="0x80000000"/>
        </register>
        <register modes="MODE0" name="TIMESTAMP" offset="0x64" rw="R" size="4" initval="0x00000000" caption="MODE0 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="MODE1" name="TIMESTAMP" offset="0x64" rw="R" size="4" initval="0x00000000" caption="MODE1 Timestamp">
          <bitfield name="COUNT" caption="Count Timestamp Value" mask="0xFFFF"/>
        </register>
        <register modes="MODE2" name="TIMESTAMP" offset="0x64" rw="R" size="4" initval="0x00000000" caption="MODE2 Timestamp">
          <bitfield name="SECOND" caption="Second Timestamp Value" mask="0x3F"/>
          <bitfield name="MINUTE" caption="Minute Timestamp Value" mask="0xFC0"/>
          <bitfield name="HOUR" caption="Hour Timestamp Value" mask="0x1F000"/>
          <bitfield name="DAY" caption="Day Timestamp Value" mask="0x3E0000"/>
          <bitfield name="MONTH" caption="Month Timestamp Value" mask="0x3C00000"/>
          <bitfield name="YEAR" caption="Year Timestamp Value" mask="0xFC000000"/>
        </register>
        <register name="TAMPID" offset="0x68" rw="RW" size="4" atomic-op="clear:TAMPID" initval="0x00000000" caption="Tamper ID">
          <bitfield name="TAMPID0" caption="Tamper Input 0 Detected" mask="0x1"/>
          <bitfield name="TAMPID1" caption="Tamper Input 1 Detected" mask="0x2"/>
          <bitfield name="TAMPID2" caption="Tamper Input 2 Detected" mask="0x4"/>
          <bitfield name="TAMPID3" caption="Tamper Input 3 Detected" mask="0x8"/>
          <bitfield name="TAMPID4" caption="Tamper Input 4 Detected" mask="0x10"/>
          <bitfield name="TAMPID5" caption="Tamper Input 5 Detected" mask="0x20"/>
          <bitfield name="TAMPID6" caption="Tamper Input 6 Detected" mask="0x40"/>
          <bitfield name="TAMPID7" caption="Tamper Input 7 Detected" mask="0x80"/>
          <bitfield name="TAMPEVT" caption="Tamper Event Detected" mask="0x80000000"/>
        </register>
        <register name="TAMPCTRLB" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="Tamper Control B">
          <bitfield name="ALSI0" caption="Active Layer Select Internal 0" mask="0x1"/>
          <bitfield name="ALSI1" caption="Active Layer Select Internal 1" mask="0x2"/>
          <bitfield name="ALSI2" caption="Active Layer Select Internal 2" mask="0x4"/>
          <bitfield name="ALSI3" caption="Active Layer Select Internal 3" mask="0x8"/>
          <bitfield name="ALSI4" caption="Active Layer Select Internal 4" mask="0x10"/>
          <bitfield name="ALSI5" caption="Active Layer Select Internal 5" mask="0x20"/>
          <bitfield name="ALSI6" caption="Active Layer Select Internal 6" mask="0x40"/>
          <bitfield name="ALSI7" caption="Active Layer Select Internal 7" mask="0x80"/>
        </register>
      </register-group>
      <value-group name="RTC_MODE0_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0x0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="0x1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="0x2"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__MODE">
        <value name="COUNT32" caption="Mode 0: 32-bit Counter" value="0"/>
        <value name="COUNT16" caption="Mode 1: 16-bit Counter" value="1"/>
        <value name="CLOCK" caption="Mode 2: Clock/Calendar" value="2"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLA__PRESCALER">
        <value name="OFF" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x0"/>
        <value name="DIV1" caption="CLK_RTC_CNT = GCLK_RTC/1" value="0x1"/>
        <value name="DIV2" caption="CLK_RTC_CNT = GCLK_RTC/2" value="0x2"/>
        <value name="DIV4" caption="CLK_RTC_CNT = GCLK_RTC/4" value="0x3"/>
        <value name="DIV8" caption="CLK_RTC_CNT = GCLK_RTC/8" value="0x4"/>
        <value name="DIV16" caption="CLK_RTC_CNT = GCLK_RTC/16" value="0x5"/>
        <value name="DIV32" caption="CLK_RTC_CNT = GCLK_RTC/32" value="0x6"/>
        <value name="DIV64" caption="CLK_RTC_CNT = GCLK_RTC/64" value="0x7"/>
        <value name="DIV128" caption="CLK_RTC_CNT = GCLK_RTC/128" value="0x8"/>
        <value name="DIV256" caption="CLK_RTC_CNT = GCLK_RTC/256" value="0x9"/>
        <value name="DIV512" caption="CLK_RTC_CNT = GCLK_RTC/512" value="0xA"/>
        <value name="DIV1024" caption="CLK_RTC_CNT = GCLK_RTC/1024" value="0xB"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE0_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE1_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLB__ACTF">
        <value name="DIV2" caption="CLK_RTC_OUT = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_OUT = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_OUT = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_OUT = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_OUT = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_OUT = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_OUT = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_OUT = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CTRLB__DEBF">
        <value name="DIV2" caption="CLK_RTC_DEB = CLK_RTC/2" value="0x0"/>
        <value name="DIV4" caption="CLK_RTC_DEB = CLK_RTC/4" value="0x1"/>
        <value name="DIV8" caption="CLK_RTC_DEB = CLK_RTC/8" value="0x2"/>
        <value name="DIV16" caption="CLK_RTC_DEB = CLK_RTC/16" value="0x3"/>
        <value name="DIV32" caption="CLK_RTC_DEB = CLK_RTC/32" value="0x4"/>
        <value name="DIV64" caption="CLK_RTC_DEB = CLK_RTC/64" value="0x5"/>
        <value name="DIV128" caption="CLK_RTC_DEB = CLK_RTC/128" value="0x6"/>
        <value name="DIV256" caption="CLK_RTC_DEB = CLK_RTC/256" value="0x7"/>
      </value-group>
      <value-group name="RTC_MODE2_CLOCK__HOUR">
        <value name="AM" caption="AM when CTRLA.CLKREP in 12-hour (AM/PM) mode" value="0x00"/>
        <value name="PM" caption="PM when CTRLA.CLKREP in 12-hour (AM/PM) mode" value="0x10"/>
      </value-group>
      <value-group name="RTC_MODE2_ALARM__HOUR">
        <value name="AM" caption="AM when CTRLA.CLKREP in 12-hour (AM/PM) mode" value="0x00"/>
        <value name="PM" caption="PM when CTRLA.CLKREP in 12-hour (AM/PM) mode" value="0x10"/>
      </value-group>
      <value-group name="RTC_MODE2_MASK__SEL">
        <value name="OFF" caption="Alarm Disabled" value="0x0"/>
        <value name="SS" caption="Match seconds only" value="0x1"/>
        <value name="MMSS" caption="Match seconds and minutes only" value="0x2"/>
        <value name="HHMMSS" caption="Match seconds, minutes, and hours only" value="0x3"/>
        <value name="DDHHMMSS" caption="Match seconds, minutes, hours, and days only" value="0x4"/>
        <value name="MMDDHHMMSS" caption="Match seconds, minutes, hours, days, and months only" value="0x5"/>
        <value name="YYMMDDHHMMSS" caption="Match seconds, minutes, hours, days, months, and years" value="0x6"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN0ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN0 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN1ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN1 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN2ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN2 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN3ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN3 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN4ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN4 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN5ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN5 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN6ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN6 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
      <value-group name="RTC_TAMPCTRL__IN7ACT">
        <value name="OFF" caption="Off (Disabled)" value="0x0"/>
        <value name="WAKE" caption="Wake and set Tamper flag" value="0x1"/>
        <value name="CAPTURE" caption="Capture timestamp and set Tamper flag" value="0x2"/>
        <value name="ACTL" caption="Compare IN7 to OUT. When a mismatch occurs, capture timestamp and set Tamper flag" value="0x3"/>
      </value-group>
    </module>
    <module name="SCB" version="1.0.0" caption="System Control Block">
      <register-group name="SCB" caption="System Control Block">
        <register name="CPUID" offset="0x0" rw="R" size="4" access-size="4" caption="CPUID base register">
          <bitfield name="Revision" caption="Revision number" mask="0xF"/>
          <bitfield name="PartNo" caption="Part number, 0xD20=Cortex-M23" mask="0xFFF0"/>
          <bitfield name="Architecture" caption="Architecture version, 0xC=ARMv8-M Base Line, 0xF=ARMv8-M Main Line" mask="0xF0000"/>
          <bitfield name="Variant" caption="Variant number" mask="0xF00000"/>
          <bitfield name="Implementer" caption="Implementer code, ARM=0x41" mask="0xFF000000"/>
        </register>
        <register name="ICSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Interrupt Control and State Register">
          <bitfield name="VECTACTIVE" caption="Vector active" mask="0x1FF"/>
          <bitfield name="RETTOBASE" caption="Return to base" mask="0x800"/>
          <bitfield name="VECTPENDING" caption="Vector pending" mask="0x1FF000"/>
          <bitfield name="ISRPENDING" caption="Interrupt pending" mask="0x400000"/>
          <bitfield name="ISRPREEMPT" caption="Interrupt preempt" mask="0x800000"/>
          <bitfield name="PENDSTCLR" caption="Pend SysTick clear" mask="0x2000000" values="SCB_ICSR__PENDSTCLR"/>
          <bitfield name="PENDSTSET" caption="Pend SysTick set" mask="0x4000000" values="SCB_ICSR__PENDSTSET"/>
          <bitfield name="PENDSVCLR" caption="Pend PendSV clear" mask="0x8000000" values="SCB_ICSR__PENDSVCLR"/>
          <bitfield name="PENDSVSET" caption="Pend PendSV set" mask="0x10000000" values="SCB_ICSR__PENDSVSET"/>
          <bitfield name="PENDNMICLR" caption="Pend NMI clear" mask="0x40000000"/>
          <bitfield name="PENDNMISET" caption="Pend NMI set" mask="0x80000000" values="SCB_ICSR__PENDNMISET"/>
        </register>
        <register name="VTOR" offset="0x8" rw="RW" size="4" access-size="4" caption="Vector Table Offset Register">
          <bitfield name="TBLOFF" caption="Vector table base offset" mask="0xFFFFFF80"/>
        </register>
        <register name="AIRCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTCLRACTIVE" caption="Debug: Clear Active State" mask="0x2" values="SCB_AIRCR__VECTCLRACTIVE"/>
          <bitfield name="SYSRESETREQ" caption="System Reset Request" mask="0x4" values="SCB_AIRCR__SYSRESETREQ"/>
          <bitfield name="SYSRESETREQS" caption="System Reset Request Secure only" mask="0x8" values="SCB_AIRCR__SYSRESETREQS"/>
          <bitfield name="BFHFNMINS" caption="BusFault, HardFault and NMI Non-secure enable" mask="0x2000" values="SCB_AIRCR__BFHFNMINS"/>
          <bitfield name="PRIS" caption="Prioritize Secure Exceptions" mask="0x4000" values="SCB_AIRCR__PRIS"/>
          <bitfield name="ENDIANNESS" caption="Data Endianness, 0=little, 1=big" mask="0x8000" values="SCB_AIRCR__ENDIANNESS"/>
          <bitfield name="VECTKEY" caption="Register Key (0x05FA)" mask="0xFFFF0000"/>
        </register>
        <register name="SCR" offset="0x10" rw="RW" size="4" access-size="4" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" caption="Sleep on exit" mask="0x2" values="SCB_SCR__SLEEPONEXIT"/>
          <bitfield name="SLEEPDEEP" caption="Sleep deep" mask="0x4" values="SCB_SCR__SLEEPDEEP"/>
          <bitfield name="SLEEPDEEPS" caption="Sleep deep secure" mask="0x8"/>
          <bitfield name="SEVONPEND" caption="Send Event on Pending bit" mask="0x10" values="SCB_SCR__SEVONPEND"/>
        </register>
        <register name="CCR" offset="0x14" rw="RW" size="4" access-size="4" caption="Configuration and Control Register">
          <bitfield name="USERSETMPEND" caption="User set main pending" mask="0x2"/>
          <bitfield name="UNALIGN_TRP" caption="Unaligned trap" mask="0x8" values="SCB_CCR__UNALIGN_TRP"/>
          <bitfield name="DIV_0_TRP" caption="Divide by zero trap" mask="0x10"/>
          <bitfield name="BFHFNMIGN" caption="BusFault in HardFault or NMI ignore" mask="0x100"/>
          <bitfield name="STKOFHFNMIGN" caption="Stack overflow in HardFault and NMI ignore" mask="0x400"/>
          <bitfield name="DC" caption="Data cache enable" mask="0x10000"/>
          <bitfield name="IC" caption="Instruction cache enable" mask="0x20000"/>
          <bitfield name="BP" caption="Branch prediction enable" mask="0x40000"/>
        </register>
        <register name="SHPR2" offset="0x1C" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" caption="Priority of system handler 11, SVCall" mask="0xFF000000"/>
        </register>
        <register name="SHPR3" offset="0x20" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 3">
          <bitfield name="PRI_12" caption="Priority of system handler 12, DebugMonitor" mask="0xFF"/>
          <bitfield name="PRI_14" caption="Priority of system handler 14, PendSV" mask="0xFF0000"/>
          <bitfield name="PRI_15" caption="Priority of system handler 15, SysTick" mask="0xFF000000"/>
        </register>
        <register name="SHCSR" offset="0x24" rw="RW" size="4" access-size="4" caption="System Handler Control and State Register">
          <bitfield name="HARDFAULTACT" caption="HardFault exception active state" mask="0x4"/>
          <bitfield name="NMIACT" caption="NMI exception active state" mask="0x20"/>
          <bitfield name="SVCALLACT" caption="SVCall exception active state" mask="0x80"/>
          <bitfield name="PENDSVACT" caption="PendSV exception active state" mask="0x400"/>
          <bitfield name="SYSTICKACT" caption="SysTick exception active state" mask="0x800"/>
          <bitfield name="SVCALLPENDED" caption="SVCall exception pended state" mask="0x8000"/>
          <bitfield name="HARDFAULTPENDED" caption="HardFault exception pended state" mask="0x200000"/>
        </register>
        <register name="DFSR" offset="0x30" rw="RW" size="4" access-size="4" caption="Debug Fault Status Register">
          <bitfield name="HALTED" caption="Halt or step event" mask="0x1"/>
          <bitfield name="BKPT" caption="Breakpoint event" mask="0x2"/>
          <bitfield name="DWTTRAP" caption="Watchpoint event" mask="0x4"/>
          <bitfield name="VCATCH" caption="Vector Catch event" mask="0x8"/>
          <bitfield name="EXTERNAL" caption="External event" mask="0x10"/>
        </register>
        <register name="AFSR" offset="0x3C" rw="RW" size="4" access-size="4" caption="Auxiliary Fault Status Register">
        </register>
        <register name="CLIDR" offset="0x78" rw="R" size="4" access-size="4" caption="Cache Level ID Register">
          <bitfield name="Ctype1" caption="Cache type at level 1" mask="0x7" values="SCB_CLIDR__Ctype"/>
          <bitfield name="Ctype2" caption="Cache type at level 2" mask="0x38" values="SCB_CLIDR__Ctype"/>
          <bitfield name="Ctype3" caption="Cache type at level 3" mask="0x1C0" values="SCB_CLIDR__Ctype"/>
          <bitfield name="Ctype4" caption="Cache type at level 4" mask="0xE00" values="SCB_CLIDR__Ctype"/>
          <bitfield name="Ctype5" caption="Cache type at level 5" mask="0x7000" values="SCB_CLIDR__Ctype"/>
          <bitfield name="Ctype6" caption="Cache type at level 6" mask="0x38000" values="SCB_CLIDR__Ctype"/>
          <bitfield name="Ctype7" caption="Cache type at level 7" mask="0x1C0000" values="SCB_CLIDR__Ctype"/>
          <bitfield name="LoUIS" caption="Level of Unification Inner Shareable" mask="0xE00000"/>
          <bitfield name="LoC" caption="Level of Coherence" mask="0x7000000"/>
          <bitfield name="LoUU" caption="Level of Unification Uniprocessor" mask="0x38000000"/>
          <bitfield name="ICB" caption="Inner cache boundary" mask="0xC0000000" values="SCB_CLIDR__ICB"/>
        </register>
        <register name="CTR" offset="0x7C" rw="R" size="4" access-size="4" caption="Cache Type Register">
          <bitfield name="IminLine" caption="Instruction cache minimum line length" mask="0xF"/>
          <bitfield name="DminLine" caption="Data cache minimum line length" mask="0xF0000"/>
          <bitfield name="ERG" caption="Exclusives Reservation Granule" mask="0xF00000"/>
          <bitfield name="CWG" caption="Cache Write-back Granule" mask="0xF000000"/>
          <bitfield name="Format" caption="Cache Type Register format" mask="0xE0000000" values="SCB_CTR__Format"/>
        </register>
        <register name="CCSIDR" offset="0x80" rw="R" size="4" access-size="4" caption="Current Cache Size ID register">
          <bitfield name="LineSize" caption="log2(number of words per line) - 2" mask="0x7"/>
          <bitfield name="Associativity" caption="Associativity - 1" mask="0x1FF8"/>
          <bitfield name="NumSets" caption="Number of sets - 1" mask="0xFFFE000"/>
          <bitfield name="WA" caption="Write-Allocate" mask="0x10000000"/>
          <bitfield name="RA" caption="Read-Allocate" mask="0x20000000"/>
          <bitfield name="WB" caption="Write-Back" mask="0x40000000"/>
          <bitfield name="WT" caption="Write-Through" mask="0x80000000"/>
        </register>
        <register name="CSSELR" offset="0x84" rw="RW" size="4" access-size="4" caption="Cache Size Selection Register">
          <bitfield name="InD" caption="Instruction not Data" mask="0x1"/>
          <bitfield name="Level" caption="Cache level - 1" mask="0xE"/>
        </register>
      </register-group>
      <value-group name="SCB_ICSR__PENDNMISET">
        <value name="VALUE_0" caption="Write: no effect; read: NMI exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes NMI exception state to pending; read: NMI exception is pending" value="1"/>
      </value-group>
      <value-group name="SCB_ICSR__PENDSTCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the SysTick exception" value="1"/>
      </value-group>
      <value-group name="SCB_ICSR__PENDSTSET">
        <value name="VALUE_0" caption="Write: no effect; read: SysTick exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes SysTick exception state to pending; read: SysTick exception is pending" value="1"/>
      </value-group>
      <value-group name="SCB_ICSR__PENDSVCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the PendSV exception" value="1"/>
      </value-group>
      <value-group name="SCB_ICSR__PENDSVSET">
        <value name="VALUE_0" caption="Write: no effect; read: PendSV exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes PendSV exception state to pending; read: PendSV exception is pending" value="1"/>
      </value-group>
      <value-group name="SCB_AIRCR__BFHFNMINS">
        <value name="SECURE" caption="BusFault, HardFault, and NMI are Secure" value="0x0"/>
        <value name="NON_SECURE" caption="BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault" value="0x1"/>
      </value-group>
      <value-group name="SCB_AIRCR__ENDIANNESS">
        <value name="LITTLE" caption="Little-endian" value="0"/>
        <value name="BIG" caption="Big-endian" value="1"/>
      </value-group>
      <value-group name="SCB_AIRCR__PRIS">
        <value name="SAME" caption="Priority ranges of Secure and Non-secure exceptions are identical" value="0x0"/>
        <value name="NS_DEPRIO" caption="Non-secure exceptions are de-prioritized" value="0x1"/>
      </value-group>
      <value-group name="SCB_AIRCR__SYSRESETREQ">
        <value name="NO" caption="Do not request a system reset" value="0"/>
        <value name="YES" caption="Request a system reset" value="1"/>
      </value-group>
      <value-group name="SCB_AIRCR__SYSRESETREQS">
        <value name="BOTH" caption="SYSRESETREQ functionality is available to both Security states" value="0x0"/>
        <value name="SECURE" caption="SYSRESETREQ functionality is only available to Secure state" value="0x1"/>
      </value-group>
      <value-group name="SCB_AIRCR__VECTCLRACTIVE">
        <value name="NO" caption="Do not clear active state" value="0x0"/>
        <value name="YES" caption="Clear active state" value="0x1"/>
      </value-group>
      <value-group name="SCB_SCR__SEVONPEND">
        <value name="VALUE_0" caption="Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" value="0"/>
        <value name="VALUE_1" caption="Enabled events and all interrupts, including disabled interrupts, can wakeup the processor" value="1"/>
      </value-group>
      <value-group name="SCB_SCR__SLEEPDEEP">
        <value name="VALUE_0" caption="Sleep" value="0"/>
        <value name="VALUE_1" caption="Deep sleep" value="1"/>
      </value-group>
      <value-group name="SCB_SCR__SLEEPONEXIT">
        <value name="VALUE_0" caption="O not sleep when returning to Thread mode" value="0"/>
        <value name="VALUE_1" caption="Enter sleep, or deep sleep, on return from an ISR" value="1"/>
      </value-group>
      <value-group name="SCB_CCR__UNALIGN_TRP">
        <value name="VALUE_0" caption="Do not trap unaligned halfword and word accesses" value="0"/>
        <value name="VALUE_1" caption="Trap unaligned halfword and word accesses" value="1"/>
      </value-group>
      <value-group name="SCB_CLIDR__Ctype">
        <value name="NO" caption="No cache" value="0"/>
        <value name="IC" caption="Instruction cache only" value="1"/>
        <value name="DC" caption="Data cache only" value="2"/>
        <value name="SEPARATE" caption="Separate instruction and data caches" value="3"/>
        <value name="UNIFIED" caption="Unified cache" value="4"/>
      </value-group>
      <value-group name="SCB_CLIDR__ICB">
        <value name="NO" caption="Not disclosed in this mechanism" value="0"/>
        <value name="L1" caption="L1 cache is the highest inner level" value="1"/>
        <value name="L2" caption="L2 cache is the highest inner level" value="2"/>
        <value name="L3" caption="L3 cache is the highest inner level" value="3"/>
      </value-group>
      <value-group name="SCB_CTR__Format">
        <value name="NO" caption="No cache type information provided" value="0"/>
        <value name="YES" caption="Cache type information is provided" value="4"/>
      </value-group>
    </module>
    <module name="SERCOM" id="03715" version="6b0" caption="Serial Communication Interface">
      <register-group name="SERCOM" caption="Serial Communication Interface">
        <mode name="I2CM" qualifier="SERCOM.I2CM_CTRLA.MODE" mask="6" value="5" caption="I2C Master Mode"/>
        <mode name="I2CS" qualifier="SERCOM.I2CS_CTRLA.MODE" mask="6" value="4" caption="I2C Slave Mode"/>
        <mode name="SPIS" qualifier="SERCOM.SPIS_CTRLA.MODE" mask="6" value="2" caption="SPI Slave Mode"/>
        <mode name="SPIM" qualifier="SERCOM.SPIM_CTRLA.MODE" mask="6" value="3" caption="SPI Master Mode"/>
        <mode name="USART_EXT" qualifier="SERCOM.USART_CTRLA.MODE" mask="6" value="0" caption="USART EXTERNAL CLOCK Mode"/>
        <mode name="USART_INT" qualifier="SERCOM.USART_CTRLA.MODE" mask="6" value="1" caption="USART INTERNAL CLOCK Mode"/>
        <register modes="I2CM" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x80"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CM_CTRLA__SDAHOLD"/>
          <bitfield name="MEXTTOEN" caption="Master SCL Low Extend Timeout" mask="0x400000"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CM_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="INACTOUT" caption="Inactive Time-Out" mask="0x30000000" values="SERCOM_I2CM_CTRLA__INACTOUT"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="I2CS" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_I2CS_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="PINOUT" caption="Pin Usage" mask="0x10000"/>
          <bitfield name="SDAHOLD" caption="SDA Hold Time" mask="0x300000" values="SERCOM_I2CS_CTRLA__SDAHOLD"/>
          <bitfield name="SEXTTOEN" caption="Slave SCL Low Extend Timeout" mask="0x800000"/>
          <bitfield name="SPEED" caption="Transfer Speed" mask="0x3000000" values="SERCOM_I2CS_CTRLA__SPEED"/>
          <bitfield name="SCLSM" caption="SCL Clock Stretch Mode" mask="0x8000000"/>
          <bitfield name="LOWTOUTEN" caption="SCL Low Timeout Enable" mask="0x40000000"/>
        </register>
        <register modes="SPIM" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIM Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPIM_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100" values="SERCOM_SPIM_CTRLA__IBON"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPIM_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPIM_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPIM_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPIM_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPIM_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPIM_CTRLA__DORD"/>
        </register>
        <register modes="SPIS" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIS Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_SPIS_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100" values="SERCOM_SPIM_CTRLA__IBON"/>
          <bitfield name="DOPO" caption="Data Out Pinout" mask="0x30000" values="SERCOM_SPIM_CTRLA__DOPO"/>
          <bitfield name="DIPO" caption="Data In Pinout" mask="0x300000" values="SERCOM_SPIM_CTRLA__DIPO"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_SPIM_CTRLA__FORM"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x10000000" values="SERCOM_SPIM_CTRLA__CPHA"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_SPIM_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_SPIM_CTRLA__DORD"/>
        </register>
        <register modes="USART_EXT" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART_EXT Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="TXINV" caption="Transmit Data Invert" mask="0x200" values="SERCOM_USART_CTRLA__TXINV"/>
          <bitfield name="RXINV" caption="Receive Data Invert" mask="0x400" values="SERCOM_USART_CTRLA__RXINV"/>
          <bitfield name="SAMPR" caption="Sample" mask="0xE000" values="SERCOM_USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="SERCOM_USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="SERCOM_USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000" values="SERCOM_USART_CTRLA__SAMPA"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="SERCOM_USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_USART_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_USART_CTRLA__DORD"/>
        </register>
        <register modes="USART_INT" name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART_INT Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x1C" values="SERCOM_USART_CTRLA__MODE"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x80"/>
          <bitfield name="IBON" caption="Immediate Buffer Overflow Notification" mask="0x100"/>
          <bitfield name="TXINV" caption="Transmit Data Invert" mask="0x200" values="SERCOM_USART_CTRLA__TXINV"/>
          <bitfield name="RXINV" caption="Receive Data Invert" mask="0x400" values="SERCOM_USART_CTRLA__RXINV"/>
          <bitfield name="SAMPR" caption="Sample" mask="0xE000" values="SERCOM_USART_CTRLA__SAMPR"/>
          <bitfield name="TXPO" caption="Transmit Data Pinout" mask="0x30000" values="SERCOM_USART_CTRLA__TXPO"/>
          <bitfield name="RXPO" caption="Receive Data Pinout" mask="0x300000" values="SERCOM_USART_CTRLA__RXPO"/>
          <bitfield name="SAMPA" caption="Sample Adjustment" mask="0xC00000" values="SERCOM_USART_CTRLA__SAMPA"/>
          <bitfield name="FORM" caption="Frame Format" mask="0xF000000" values="SERCOM_USART_CTRLA__FORM"/>
          <bitfield name="CMODE" caption="Communication Mode" mask="0x10000000" values="SERCOM_USART_CTRLA__CMODE"/>
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x20000000" values="SERCOM_USART_CTRLA__CPOL"/>
          <bitfield name="DORD" caption="Data Order" mask="0x40000000" values="SERCOM_USART_CTRLA__DORD"/>
        </register>
        <register modes="I2CM" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="QCEN" caption="Quick Command Enable" mask="0x200"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_I2CM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="I2CS" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CS Control B">
          <bitfield name="SMEN" caption="Smart Mode Enable" mask="0x100"/>
          <bitfield name="GCMD" caption="PMBus Group Command" mask="0x200"/>
          <bitfield name="AACKEN" caption="Automatic Address Acknowledge" mask="0x400"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_I2CS_CTRLB__AMODE"/>
          <bitfield name="CMD" caption="Command" mask="0x30000"/>
          <bitfield name="ACKACT" caption="Acknowledge Action" mask="0x40000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_I2CS_CTRLB__FIFOCLR"/>
        </register>
        <register modes="SPIM" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIM Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPIM_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200" values="SERCOM_SPIM_CTRLB__SSDE"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000" values="SERCOM_SPIM_CTRLB__MSSEN"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPIM_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_SPIM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="SPIS" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="SPIS Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_SPIM_CTRLB__CHSIZE"/>
          <bitfield name="PLOADEN" caption="Data Preload Enable" mask="0x40"/>
          <bitfield name="SSDE" caption="Slave Select Low Detect Enable" mask="0x200" values="SERCOM_SPIM_CTRLB__SSDE"/>
          <bitfield name="MSSEN" caption="Master Slave Select Enable" mask="0x2000" values="SERCOM_SPIM_CTRLB__MSSEN"/>
          <bitfield name="AMODE" caption="Address Mode" mask="0xC000" values="SERCOM_SPIM_CTRLB__AMODE"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_SPIM_CTRLB__FIFOCLR"/>
        </register>
        <register modes="USART_EXT" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART_EXT Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="SERCOM_USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400" values="SERCOM_USART_CTRLB__ENC"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="SERCOM_USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_USART_CTRLB__FIFOCLR"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="SERCOM_USART_CTRLB__LINCMD"/>
        </register>
        <register modes="USART_INT" name="CTRLB" offset="0x4" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="USART_INT Control B">
          <bitfield name="CHSIZE" caption="Character Size" mask="0x7" values="SERCOM_USART_CTRLB__CHSIZE"/>
          <bitfield name="SBMODE" caption="Stop Bit Mode" mask="0x40" values="SERCOM_USART_CTRLB__SBMODE"/>
          <bitfield name="COLDEN" caption="Collision Detection Enable" mask="0x100"/>
          <bitfield name="SFDE" caption="Start of Frame Detection Enable" mask="0x200"/>
          <bitfield name="ENC" caption="Encoding Format" mask="0x400" values="SERCOM_USART_CTRLB__ENC"/>
          <bitfield name="PMODE" caption="Parity Mode" mask="0x2000" values="SERCOM_USART_CTRLB__PMODE"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10000"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x20000"/>
          <bitfield name="FIFOCLR" caption="FIFO Clear" mask="0xC00000" values="SERCOM_USART_CTRLB__FIFOCLR"/>
          <bitfield name="LINCMD" caption="LIN Command" mask="0x3000000" values="SERCOM_USART_CTRLB__LINCMD"/>
        </register>
        <register modes="I2CM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CM Control C">
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_I2CM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_I2CM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="I2CS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="I2CS Control C">
          <bitfield name="SDASETUP" caption="SDA Setup Time" mask="0xF"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_I2CS_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_I2CS_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="SPIM" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPIM Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_SPIM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_SPIM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="SPIS" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPIS Control C">
          <bitfield name="ICSPACE" caption="Inter-Character Spacing" mask="0x3F"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x1000000"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_SPIM_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_SPIM_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="USART_EXT" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART_EXT Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Master Break Length" mask="0x300" values="SERCOM_USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Master Header Delay" mask="0xC00" values="SERCOM_USART_CTRLC__HDRDLY"/>
          <bitfield name="INACK" caption="Inhibit Not Acknowledge" mask="0x10000"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x20000"/>
          <bitfield name="MAXITER" caption="Maximum Iterations" mask="0x700000"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x3000000" values="SERCOM_USART_CTRLC__DATA32B"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_USART_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_USART_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="USART_INT" name="CTRLC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="USART_INT Control C">
          <bitfield name="GTIME" caption="Guard Time" mask="0x7"/>
          <bitfield name="BRKLEN" caption="LIN Master Break Length" mask="0x300" values="SERCOM_USART_CTRLC__BRKLEN"/>
          <bitfield name="HDRDLY" caption="LIN Master Header Delay" mask="0xC00" values="SERCOM_USART_CTRLC__HDRDLY"/>
          <bitfield name="INACK" caption="Inhibit Not Acknowledge" mask="0x10000"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x20000"/>
          <bitfield name="MAXITER" caption="Maximum Iterations" mask="0x700000"/>
          <bitfield name="DATA32B" caption="Data 32 Bit" mask="0x3000000" values="SERCOM_USART_CTRLC__DATA32B"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x8000000"/>
          <bitfield name="RXTRHOLD" caption="Receive FIFO Threshold" mask="0x30000000" values="SERCOM_USART_CTRLC__RXTRHOLD"/>
          <bitfield name="TXTRHOLD" caption="Transmit FIFO Threshold" mask="0xC0000000" values="SERCOM_USART_CTRLC__TXTRHOLD"/>
        </register>
        <register modes="I2CM" name="BAUD" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="I2CM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
          <bitfield name="BAUDLOW" caption="Baud Rate Value Low" mask="0xFF00"/>
          <bitfield name="HSBAUD" caption="High Speed Baud Rate Value" mask="0xFF0000"/>
          <bitfield name="HSBAUDLOW" caption="High Speed Baud Rate Value Low" mask="0xFF000000"/>
        </register>
        <register modes="SPIM" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPIM Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="SPIS" name="BAUD" offset="0xC" rw="RW" size="1" initval="0x00" caption="SPIS Baud Rate">
          <bitfield name="BAUD" caption="Baud Rate Value" mask="0xFF"/>
        </register>
        <register modes="USART_EXT" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART_EXT Baud Rate">
          <mode name="DEFAULT"/>
          <mode name="FRAC"/>
          <mode name="FRACFP"/>
          <mode name="USARTFP"/>
          <bitfield modes="FRAC FRACFP" name="BAUD" caption="Baud Rate Value" mask="0x1FFF"/>
          <bitfield modes="FRAC FRACFP" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="DEFAULT USARTFP" name="BAUD" caption="Baud Rate Value" mask="0xFFFF"/>
        </register>
        <register modes="USART_INT" name="BAUD" offset="0xC" rw="RW" size="2" initval="0x0000" caption="USART_INT Baud Rate">
          <mode name="DEFAULT"/>
          <mode name="FRAC"/>
          <mode name="FRACFP"/>
          <mode name="USARTFP"/>
          <bitfield modes="FRAC FRACFP" name="BAUD" caption="Baud Rate Value" mask="0x1FFF"/>
          <bitfield modes="FRAC FRACFP" name="FP" caption="Fractional Part" mask="0xE000"/>
          <bitfield modes="DEFAULT USARTFP" name="BAUD" caption="Baud Rate Value" mask="0xFFFF"/>
        </register>
        <register modes="USART_EXT" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART_EXT Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="USART_INT" name="RXPL" offset="0xE" rw="RW" size="1" initval="0x00" caption="USART_INT Receive Pulse Length">
          <bitfield name="RXPL" caption="Receive Pulse Length" mask="0xFF"/>
        </register>
        <register modes="I2CM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CM Interrupt Enable Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt Disable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Disable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="I2CS Interrupt Enable Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt Disable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Disable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Disable" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Disable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPIM Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="SPIS Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Disable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="USART_EXT" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART_EXT Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Disable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Disable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Disable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTENCLR" offset="0x14" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="USART_INT Interrupt Enable Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Disable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Disable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Disable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Disable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Disable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Disable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Disable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CM Interrupt Enable Set">
          <bitfield name="MB" caption="Master On Bus Interrupt Enable" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Enable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="I2CS Interrupt Enable Set">
          <bitfield name="PREC" caption="Stop Received Interrupt Enable" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt Enable" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt Enable" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt Enable" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPIM Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="SPIS Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Enable" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART_EXT" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART_EXT Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTENSET" offset="0x16" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="USART_INT Interrupt Enable Set">
          <bitfield name="DRE" caption="Data Register Empty Interrupt Enable" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt Enable" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt Enable" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt Enable" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt Enable" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt Enable" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt Enable" mask="0x80"/>
        </register>
        <register modes="I2CM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CM Interrupt Flag Status and Clear">
          <bitfield name="MB" caption="Master On Bus Interrupt" mask="0x1"/>
          <bitfield name="SB" caption="Slave On Bus Interrupt" mask="0x2"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="I2CS Interrupt Flag Status and Clear">
          <bitfield name="PREC" caption="Stop Received Interrupt" mask="0x1"/>
          <bitfield name="AMATCH" caption="Address Match Interrupt" mask="0x2"/>
          <bitfield name="DRDY" caption="Data Interrupt" mask="0x4"/>
          <bitfield name="TXFE" caption="Tx FIFO Empty Interrupt" mask="0x8"/>
          <bitfield name="RXFF" caption="Rx FIFO Full Interrupt" mask="0x10"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPIM" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPIM Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="SPIS" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="SPIS Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="SSL" caption="Slave Select Low Interrupt Flag" mask="0x8"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="USART_EXT" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART_EXT Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="INTFLAG" offset="0x18" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="USART_INT Interrupt Flag Status and Clear">
          <bitfield name="DRE" caption="Data Register Empty Interrupt" mask="0x1"/>
          <bitfield name="TXC" caption="Transmit Complete Interrupt" mask="0x2"/>
          <bitfield name="RXC" caption="Receive Complete Interrupt" mask="0x4"/>
          <bitfield name="RXS" caption="Receive Start Interrupt" mask="0x8"/>
          <bitfield name="CTSIC" caption="Clear To Send Input Change Interrupt" mask="0x10"/>
          <bitfield name="RXBRK" caption="Break Received Interrupt" mask="0x20"/>
          <bitfield name="ERROR" caption="Combined Error Interrupt" mask="0x80"/>
        </register>
        <register modes="I2CM" name="STATUS" offset="0x1A" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CM Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="ARBLOST" caption="Arbitration Lost" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="BUSSTATE" caption="Bus State" mask="0x30" values="SERCOM_I2CM_STATUS__BUSSTATE"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="MEXTTOUT" caption="Master SCL Low Extend Timeout" mask="0x100"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="LENERR" caption="Length Error" mask="0x400"/>
        </register>
        <register modes="I2CS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="I2CS Status">
          <bitfield name="BUSERR" caption="Bus Error" mask="0x1"/>
          <bitfield name="COLL" caption="Transmit Collision" mask="0x2"/>
          <bitfield name="RXNACK" caption="Received Not Acknowledge" mask="0x4"/>
          <bitfield name="DIR" caption="Read/Write Direction" mask="0x8"/>
          <bitfield name="SR" caption="Repeated Start" mask="0x10"/>
          <bitfield name="LOWTOUT" caption="SCL Low Timeout" mask="0x40"/>
          <bitfield name="CLKHOLD" caption="Clock Hold" mask="0x80"/>
          <bitfield name="SEXTTOUT" caption="Slave SCL Low Extend Timeout" mask="0x200"/>
          <bitfield name="HS" caption="High Speed" mask="0x400"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPIM" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPIM Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="SPIS" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="SPIS Status">
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="LENERR" caption="Transaction Length Error" mask="0x800"/>
        </register>
        <register modes="USART_EXT" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART_EXT Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear To Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
          <bitfield name="ITER" caption="Maximum Number of Repetitions Reached" mask="0x80"/>
        </register>
        <register modes="USART_INT" name="STATUS" offset="0x1A" rw="RW" size="2" initval="0x0000" caption="USART_INT Status">
          <bitfield name="PERR" caption="Parity Error" mask="0x1"/>
          <bitfield name="FERR" caption="Frame Error" mask="0x2"/>
          <bitfield name="BUFOVF" caption="Buffer Overflow" mask="0x4"/>
          <bitfield name="CTS" caption="Clear To Send" mask="0x8"/>
          <bitfield name="ISF" caption="Inconsistent Sync Field" mask="0x10"/>
          <bitfield name="COLL" caption="Collision Detected" mask="0x20"/>
          <bitfield name="TXE" caption="Transmitter Empty" mask="0x40"/>
          <bitfield name="ITER" caption="Maximum Number of Repetitions Reached" mask="0x80"/>
        </register>
        <register modes="I2CM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
        </register>
        <register modes="I2CS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="I2CS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="SYSOP" caption="System Operation Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="Length Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPIM" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPIM Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="SPIS" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPIS Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_EXT" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART_EXT Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="RXERRCNT" caption="RXERRCNT Synchronization Busy" mask="0x8"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_INT" name="SYNCBUSY" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="USART_INT Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="SERCOM Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB Synchronization Busy" mask="0x4"/>
          <bitfield name="RXERRCNT" caption="RXERRCNT Synchronization Busy" mask="0x8"/>
          <bitfield name="LENGTH" caption="LENGTH Synchronization Busy" mask="0x10"/>
        </register>
        <register modes="USART_EXT" name="RXERRCNT" offset="0x20" rw="R" access="RSYNC" size="1" initval="0x00" caption="USART_EXT Receive Error Count">
          <bitfield name="RXERRCNT" caption="Receive Error Count" mask="0xFF"/>
        </register>
        <register modes="USART_INT" name="RXERRCNT" offset="0x20" rw="R" access="RSYNC" size="1" initval="0x00" caption="USART_INT Receive Error Count">
          <bitfield name="RXERRCNT" caption="Receive Error Count" mask="0xFF"/>
        </register>
        <register modes="I2CS" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="I2CS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPIM" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="SPIM Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="SPIS" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="SPIS Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x100"/>
        </register>
        <register modes="USART_EXT" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="USART_EXT Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x300" values="SERCOM_USART_LENGTH__LENEN"/>
        </register>
        <register modes="USART_INT" name="LENGTH" offset="0x22" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="USART_INT Length">
          <bitfield name="LEN" caption="Data Length" mask="0xFF"/>
          <bitfield name="LENEN" caption="Data Length Enable" mask="0x300" values="SERCOM_USART_LENGTH__LENEN"/>
        </register>
        <register modes="I2CM" name="ADDR" offset="0x24" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="I2CM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0x7FF"/>
          <bitfield name="LENEN" caption="Length Enable" mask="0x2000"/>
          <bitfield name="HS" caption="High Speed Mode" mask="0x4000"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="LEN" caption="Length" mask="0xFF0000"/>
        </register>
        <register modes="I2CS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="I2CS Address">
          <bitfield name="GENCEN" caption="General Call Address Enable" mask="0x1"/>
          <bitfield name="ADDR" caption="Address Value" mask="0x7FE"/>
          <bitfield name="TENBITEN" caption="Ten Bit Addressing Enable" mask="0x8000"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0x7FE0000"/>
        </register>
        <register modes="SPIM" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPIM Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="SPIS" name="ADDR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="SPIS Address">
          <bitfield name="ADDR" caption="Address Value" mask="0xFF"/>
          <bitfield name="ADDRMASK" caption="Address Mask" mask="0xFF0000"/>
        </register>
        <register modes="I2CM" name="DATA" offset="0x28" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="I2CM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="I2CS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPIM" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPIM Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="SPIS" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="SPIS Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="USART_EXT" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="USART_EXT Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="USART_INT" name="DATA" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="USART_INT Data">
          <bitfield name="DATA" caption="Data Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="I2CM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="I2CM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPIM" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPIM Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="SPIS" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="SPIS Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="USART_EXT" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART_EXT Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="USART_INT" name="DBGCTRL" offset="0x30" rw="RW" size="1" initval="0x00" caption="USART_INT Debug Control">
          <bitfield name="DBGSTOP" caption="Debug Mode" mask="0x1"/>
        </register>
        <register modes="I2CM" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="I2CM FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="I2CS" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="I2CS FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="SPIM" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="SPIM FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="SPIS" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="SPIS FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="USART_EXT" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="USART_EXT FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="USART_INT" name="FIFOSPACE" offset="0x34" rw="R" size="2" initval="0x0000" caption="USART_INT FIFO Space">
          <bitfield name="TXSPACE" caption="Tx FIFO Empty Space" mask="0x1F"/>
          <bitfield name="RXSPACE" caption="Rx FIFO Filled Space" mask="0x1F00"/>
        </register>
        <register modes="I2CM" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="I2CM FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="I2CS" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="I2CS FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="SPIM" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="SPIM FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="SPIS" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="SPIS FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="USART_EXT" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="USART_EXT FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
        <register modes="USART_INT" name="FIFOPTR" offset="0x36" rw="RW" size="2" initval="0x0000" caption="USART_INT FIFO CPU Pointers">
          <bitfield name="CPUWRPTR" caption="CPU FIFO Write Pointer" mask="0xF"/>
          <bitfield name="CPURDPTR" caption="CPU FIFO Read Pointer" mask="0xF00"/>
        </register>
      </register-group>
      <value-group name="SERCOM_I2CM_CTRLA__MODE">
        <value name="I2C_MASTER" caption="I2C master operation" value="0x5"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disabled" value="0x0"/>
        <value name="75NS" caption="50-100ns hold time" value="0x1"/>
        <value name="450NS" caption="300-600ns hold time" value="0x2"/>
        <value name="600NS" caption="400-800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__SPEED">
        <value name="SM" caption="Standard-Mode (SM) and Fast-Mode (FM)" value="0x0"/>
        <value name="FMP" caption="Fast-Mode Plus (FM+)" value="0x1"/>
        <value name="HS" caption="High-Speed Mode" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLA__INACTOUT">
        <value name="DIS" caption="Disable" value="0x0"/>
        <value name="55US" caption="5-6 SCL cycle time-out" value="0x1"/>
        <value name="105US" caption="10-11 SCL cycle time-out" value="0x2"/>
        <value name="205US" caption="20-21 SCL cycle time-out" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__MODE">
        <value name="I2C_SLAVE" caption="I2C slave operation" value="0x4"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SPEED">
        <value name="SM" caption="Standard-Mode (SM) and Fast-Mode (FM)" value="0x0"/>
        <value name="FMP" caption="Fast-Mode Plus (FM+)" value="0x1"/>
        <value name="HS" caption="High-Speed Mode" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLA__SDAHOLD">
        <value name="DIS" caption="Disabled" value="0x0"/>
        <value name="75NS" caption="50-100ns hold time" value="0x1"/>
        <value name="450NS" caption="300-600ns hold time" value="0x2"/>
        <value name="600NS" caption="400-800ns hold time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLB__AMODE">
        <value name="MASK" caption="The slave responds to the address written in ADDR.ADDR masked by the value in ADDR.ADDRMASK" value="0x0"/>
        <value name="2ADDRS" caption="The slave responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__MODE">
        <value name="SPI_MASTER" caption="SPI in master operation" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPIS_CTRLA__MODE">
        <value name="SPI_SLAVE" caption="SPI in slave operation" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__CPHA">
        <value name="LEADING_EDGE" caption="The data is sampled on a leading SCK edge and changed on a trailing SCK edge" value="0x0"/>
        <value name="TRAILING_EDGE" caption="The data is sampled on a trailing SCK edge and changed on a leading SCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="SCK is low when idle" value="0x0"/>
        <value name="IDLE_HIGH" caption="SCK is high when idle" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first" value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DIPO">
        <value name="PAD0" caption="SERCOM PAD[0] is used as data input" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD[1] is used as data input" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD[2] is used as data input" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD[3] is used as data input" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__DOPO">
        <value name="PAD0" caption="DO on PAD[0], SCK on PAD[1] and SS on PAD[2]" value="0x0"/>
        <value name="PAD3" caption="DO on PAD[3], SCK on PAD[1] and SS on PAD[2]" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__FORM">
        <value name="SPI_FRAME" caption="SPI Frame" value="0x0"/>
        <value name="SPI_FRAME_WITH_ADDR" caption="SPI Frame with Addr" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLA__IBON">
        <value name="0x0" caption="STATUS.BUFOVF is set when it occurs in the data stream" value="0x0"/>
        <value name="0x1" caption="STATUS.BUFOVF is set immediately upon buffer overflow" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8 bits" value="0x0"/>
        <value name="9_BIT" caption="9 bits" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__AMODE">
        <value name="MASK" caption="ADDRMASK is used as a mask to the AADR register" value="0x0"/>
        <value name="2ADDRS" caption="The slave responds to the two unique addresses in ADDR and ADDRMASK" value="0x1"/>
        <value name="RANGE" caption="The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__MSSEN">
        <value name="DISABLE" caption="Hardware SS control is disabled" value="0x0"/>
        <value name="ENABLE" caption="Hardware SS control is enabled" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__SSDE">
        <value name="DISABLE" caption="SS low detector is disabled" value="0x0"/>
        <value name="ENABLE" caption="SS low detector is enabled" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__MODE">
        <value name="USART_EXT_CLK" caption="USART with external clock" value="0x0"/>
        <value name="USART_INT_CLK" caption="USART with internal clock" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__CMODE">
        <value name="ASYNC" caption="Asynchronous communication." value="0x0"/>
        <value name="SYNC" caption="Synchronous communication." value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__CPOL">
        <value name="IDLE_LOW" caption="TxD Change:- Rising XCK edge, RxD Sample:- Falling XCK edge" value="0x0"/>
        <value name="IDLE_HIGH" caption="TxD Change:- Falling XCK edge, RxD Sample:- Rising XCK edge" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__DORD">
        <value name="MSB" caption="MSB is transmitted first." value="0x0"/>
        <value name="LSB" caption="LSB is transmitted first." value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__FORM">
        <value name="USART_FRAME_NO_PARITY" caption="USART frame" value="0x0"/>
        <value name="USART_FRAME_WITH_PARITY" caption="USART frame with parity" value="0x1"/>
        <value name="USART_FRAME_LINBRKGEN" caption="LIN Master Break and Sync generation" value="0x2"/>
        <value name="USART_FRAME_AUTO_BAUD_NO_PARITY" caption="Auto-baud (LIN Slave) - break detection and auto-baud" value="0x4"/>
        <value name="USART_FRAME_AUTO_BAUD_WITH_PARITY" caption="Auto-baud - break detection and auto-baud with parity" value="0x5"/>
        <value name="USART_FRAME_ISO_7816" caption="ISO 7816" value="0x7"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__RXINV">
        <value name="DISABLE" caption="RxD is not inverted" value="0x0"/>
        <value name="INV" caption="RxD is inverted" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__TXINV">
        <value name="DISABLE" caption="TxD is not inverted" value="0x0"/>
        <value name="INV" caption="TxD is inverted" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__RXPO">
        <value name="PAD0" caption="SERCOM PAD[0] is used for data reception" value="0x0"/>
        <value name="PAD1" caption="SERCOM PAD[1] is used for data reception" value="0x1"/>
        <value name="PAD2" caption="SERCOM PAD[2] is used for data reception" value="0x2"/>
        <value name="PAD3" caption="SERCOM PAD[3] is used for data reception" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__SAMPA">
        <value name="ADJ0" caption="16x Over-sampling = 7-8-9; 8x Over-sampling = 3-4-5" value="0x0"/>
        <value name="ADJ1" caption="16x Over-sampling = 9-10-11; 8x Over-sampling = 4-5-6" value="0x1"/>
        <value name="ADJ2" caption="16x Over-sampling = 11-12-13; 8x Over-sampling = 5-6-7" value="0x2"/>
        <value name="ADJ3" caption="16x Over-sampling = 13-14-15; 8x Over-sampling = 6-7-8" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__SAMPR">
        <value name="16X_ARITHMETIC" caption="16x over-sampling using arithmetic baudrate generation" value="0x0"/>
        <value name="16X_FRACTIONAL" caption="16x over-sampling using fractional baudrate generation" value="0x1"/>
        <value name="8X_ARITHMETIC" caption="8x over-sampling using arithmetic baudrate generation" value="0x2"/>
        <value name="8X_FRACTIONAL" caption="8x over-sampling using fractional baudrate generation" value="0x3"/>
        <value name="3X_ARITHMETIC" caption="3x over-sampling using arithmetic baudrate generation" value="0x4"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLA__TXPO">
        <value name="PAD0" caption="PAD[0] = TxD; PAD[1] = XCK" value="0x0"/>
        <value name="PAD2" caption="PAD[0] = TxD; PAD[2] = RTS; PAD[3] = CTS" value="0x2"/>
        <value name="PAD3" caption="PAD[0] = TxD; PAD[1] = XCK; PAD[2] = TE" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__CHSIZE">
        <value name="8_BIT" caption="8 Bits" value="0x0"/>
        <value name="9_BIT" caption="9 Bits" value="0x1"/>
        <value name="5_BIT" caption="5 Bits" value="0x5"/>
        <value name="6_BIT" caption="6 Bits" value="0x6"/>
        <value name="7_BIT" caption="7 Bits" value="0x7"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__ENC">
        <value name="DISABLE" caption="Data is not encoded" value="0x0"/>
        <value name="IRDA" caption="Data is IrDA encoded" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__FIFOCLR">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="TXFIFO" caption="Clear TX FIFO" value="0x1"/>
        <value name="RXFIFO" caption="Clear RX FIFO" value="0x2"/>
        <value name="BOTH" caption="Clear both TX and RF FIFOs" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__LINCMD">
        <value name="NONE" caption="Normal USART transmission" value="0x0"/>
        <value name="SOFTWARE_CONTROL_TRANSMIT_CMD" caption="Break field is transmitted when DATA is written" value="0x1"/>
        <value name="AUTO_TRANSMIT_CMD" caption="Break, sync and identifier are automatically transmitted when DATA is written with the identifier" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__PMODE">
        <value name="EVEN" caption="Even Parity" value="0x0"/>
        <value name="ODD" caption="Odd Parity" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLB__SBMODE">
        <value name="1_BIT" caption="One Stop Bit" value="0x0"/>
        <value name="2_BIT" caption="Two Stop Bits" value="0x1"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CM_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CS_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_SPIM_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated as long as the FIFO is empty" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__BRKLEN">
        <value name="13_BIT" caption="Break field transmission is 13 bit times" value="0x0"/>
        <value name="17_BIT" caption="Break field transmission is 17 bit times" value="0x1"/>
        <value name="21_BIT" caption="Break field transmission is 21 bit times" value="0x2"/>
        <value name="26_BIT" caption="Break field transmission is 26 bit times" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__DATA32B">
        <value name="0x0" caption="Reads and writes with CHSIZE" value="0x0"/>
        <value name="0x1" caption="Reads with CHSIZE, writes with 32-bit extension" value="0x1"/>
        <value name="0x2" caption="Reads with 32-bit extension, writes with CHSIZE" value="0x2"/>
        <value name="0x3" caption="Reads and writes with 32-bit extension" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__HDRDLY">
        <value name="DELAY0" caption="Delay between break and sync transmission is 1 bit time; Delay between sync and ID transmission is 1 bit time" value="0x0"/>
        <value name="DELAY1" caption="Delay between break and sync transmission is 4 bit time; Delay between sync and ID transmission is 4 bit time" value="0x1"/>
        <value name="DELAY2" caption="Delay between break and sync transmission is 8 bit time; Delay between sync and ID transmission is 4 bit time" value="0x2"/>
        <value name="DELAY3" caption="Delay between break and sync transmission is 14 bit time; Delay between sync and ID transmission is 4 bit time" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__RXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated when DATA is present in the FIFO" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when FIFO is half-full" value="0x1"/>
        <value name="FULL" caption="Interrupt and DMA triggers are generated when FIFO is full" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_USART_CTRLC__TXTRHOLD">
        <value name="DEFAULT" caption="Interrupt and DMA triggers are generated as long as the FIFO is not full" value="0x0"/>
        <value name="HALF" caption="Interrupt and DMA triggers are generated when half FIFO space is free" value="0x1"/>
        <value name="EMPTY" caption="Interrupt and DMA triggers are generated when the FIFO is empty" value="0x2"/>
      </value-group>
      <value-group name="SERCOM_I2CM_STATUS__BUSSTATE">
        <value name="UNKNOWN" caption="Wait for stop or idle" value="0x0"/>
        <value name="IDLE" caption="Wait for transaction initialization" value="0x1"/>
        <value name="OWNER" caption="I2C master is the current owner of the bus" value="0x2"/>
        <value name="BUSY" caption="Some other I2C master owns the bus" value="0x3"/>
      </value-group>
      <value-group name="SERCOM_USART_LENGTH__LENEN">
        <value name="DISABLE" caption="Length counter is disabled" value="0x0"/>
        <value name="TX" caption="Length counter is enabled for transmit" value="0x1"/>
        <value name="RX" caption="Length counter is enabled for receive" value="0x2"/>
      </value-group>
    </module>
    <module name="SUPC" id="U2117" version="5a0" caption="Supply Controller">
      <register-group name="SUPC" caption="Supply Controller">
        <register name="INTENCLR" offset="0x0" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="BOD33RDY" caption="BOD33 Ready" mask="0x1"/>
          <bitfield name="BOD33DET" caption="BOD33 Detection" mask="0x2"/>
          <bitfield name="B33SRDY" caption="BOD33 Synchronization Ready" mask="0x4"/>
          <bitfield name="VREGRDY" caption="Voltage Regulator Ready" mask="0x100"/>
          <bitfield name="VCORERDY" caption="VDDCORE Ready" mask="0x400"/>
          <bitfield name="ULPVREFRDY" caption="ULPVREF Voltage Reference Ready" mask="0x800"/>
          <bitfield name="VCOREPLLRDY" caption="Voltage Regulator PLL Ready" mask="0x40000"/>
        </register>
        <register name="INTENSET" offset="0x4" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="BOD33RDY" caption="BOD33 Ready" mask="0x1"/>
          <bitfield name="BOD33DET" caption="BOD33 Detection" mask="0x2"/>
          <bitfield name="B33SRDY" caption="BOD33 Synchronization Ready" mask="0x4"/>
          <bitfield name="VREGRDY" caption="Voltage Regulator Ready" mask="0x100"/>
          <bitfield name="VCORERDY" caption="VDDCORE Ready" mask="0x400"/>
          <bitfield name="ULPVREFRDY" caption="ULPVREF Voltage Reference Ready" mask="0x800"/>
          <bitfield name="VCOREPLLRDY" caption="Voltage Regulator PLL Ready" mask="0x40000"/>
        </register>
        <register name="INTFLAG" offset="0x8" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="BOD33RDY" caption="BOD33 Ready" mask="0x1"/>
          <bitfield name="BOD33DET" caption="BOD33 Detection" mask="0x2"/>
          <bitfield name="B33SRDY" caption="BOD33 Synchronization Ready" mask="0x4"/>
          <bitfield name="VREGRDY" caption="Voltage Regulator Ready" mask="0x100"/>
          <bitfield name="VCORERDY" caption="VDDCORE Ready" mask="0x400"/>
          <bitfield name="ULPVREFRDY" caption="ULPVREF Voltage Reference Ready" mask="0x800"/>
          <bitfield name="VCOREPLLRDY" caption="Voltage Regulator PLL Ready" mask="0x40000"/>
        </register>
        <register name="STATUS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Power and Clocks Status">
          <bitfield name="BOD33RDY" caption="BOD33 Ready" mask="0x1"/>
          <bitfield name="BOD33DET" caption="BOD33 Detection" mask="0x2"/>
          <bitfield name="B33SRDY" caption="BOD33 Synchronization Ready" mask="0x4"/>
          <bitfield name="VREGRDY" caption="Voltage Regulator Ready" mask="0x100"/>
          <bitfield name="VCORERDY" caption="VDDCORE Ready" mask="0x400"/>
          <bitfield name="ULPVREFRDY" caption="Low Power Voltage Reference Ready" mask="0x1000"/>
          <bitfield name="VCOREPLLRDY" caption="Voltage Regulator PLL Ready" mask="0x40000"/>
        </register>
        <register name="BOD33" offset="0x10" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="BOD33 Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="HYST" caption="Hysteresis Enable" mask="0x4"/>
          <bitfield name="ACTION" caption="Action when Threshold Crossed" mask="0x18" values="SUPC_BOD33__ACTION"/>
          <bitfield name="STDBYCFG" caption="Configuration in Standby mode" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x40"/>
          <bitfield name="ACTCFG" caption="Configuration in Active mode" mask="0x100"/>
          <bitfield name="VREFSEL" caption="BOD33 Voltage Reference Selection" mask="0x800" values="SUPC_BOD33__VREFSEL"/>
          <bitfield name="PSEL" caption="Prescaler Select" mask="0xF000" values="SUPC_BOD33__PSEL"/>
          <bitfield name="LEVEL" caption="Threshold Level for VDD/AVDD" mask="0x3F0000"/>
        </register>
        <register name="VREG" offset="0x18" rw="RW" size="4" initval="0x00000002" caption="VREG Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="SEL" caption="Voltage Regulator Selection in active mode" mask="0xC" values="SUPC_VREG__SEL"/>
          <bitfield name="STDBYPL0" caption="Standby in PL0" mask="0x20"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x40"/>
          <bitfield name="LPEFF" caption="Low Power efficiency" mask="0x100"/>
          <bitfield name="VREFSEL" caption="Voltage Regulator Voltage Reference Selection" mask="0x200" values="SUPC_VREG__VREFSEL"/>
          <bitfield name="VSVSTEP" caption="Voltage Scaling Voltage Step" mask="0xF0000"/>
          <bitfield name="VSPER" caption="Voltage Scaling Period" mask="0xFF000000"/>
        </register>
        <register name="VREF" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="VREF Control">
          <bitfield name="VREFOE" caption="Voltage Reference Output Enable" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="On Demand Control" mask="0x80"/>
          <bitfield name="SEL" caption="Voltage Reference Selection for ADC/DAC" mask="0xF0000" values="SUPC_VREF__SEL"/>
        </register>
        <register name="VREGPLL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="VREGPLL Control">
          <bitfield name="ENABLE" caption="Vreg PLL Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x40"/>
          <bitfield name="STARTUP" caption="Startup Time" mask="0xF00"/>
        </register>
        <register name="EVCTRL" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="BOD33DETEO" caption="BOD33 Detection Event Output Enable" mask="0x2"/>
        </register>
      </register-group>
      <value-group name="SUPC_BOD33__ACTION">
        <value name="NONE" caption="No action" value="0x0"/>
        <value name="RESET" caption="The BOD33 generates a reset" value="0x1"/>
        <value name="INT" caption="The BOD33 generates an interrupt" value="0x2"/>
      </value-group>
      <value-group name="SUPC_BOD33__PSEL">
        <value name="DIV2" caption="Divide clock by 2" value="0x0"/>
        <value name="DIV4" caption="Divide clock by 4" value="0x1"/>
        <value name="DIV8" caption="Divide clock by 8" value="0x2"/>
        <value name="DIV16" caption="Divide clock by 16" value="0x3"/>
        <value name="DIV32" caption="Divide clock by 32" value="0x4"/>
        <value name="DIV64" caption="Divide clock by 64" value="0x5"/>
        <value name="DIV128" caption="Divide clock by 128" value="0x6"/>
        <value name="DIV256" caption="Divide clock by 256" value="0x7"/>
        <value name="DIV512" caption="Divide clock by 512" value="0x8"/>
        <value name="DIV1024" caption="Divide clock by 1024" value="0x9"/>
        <value name="DIV2048" caption="Divide clock by 2048" value="0xA"/>
        <value name="DIV4096" caption="Divide clock by 4096" value="0xB"/>
        <value name="DIV8192" caption="Divide clock by 8192" value="0xC"/>
        <value name="DIV16384" caption="Divide clock by 16384" value="0xD"/>
        <value name="DIV32768" caption="Divide clock by 32768" value="0xE"/>
        <value name="DIV65536" caption="Divide clock by 65536" value="0xF"/>
      </value-group>
      <value-group name="SUPC_BOD33__VREFSEL">
        <value name="SEL_VREF" caption="Selects VREF for the BOD33" value="0"/>
        <value name="SEL_ULPVREF" caption="Selects ULPVREF for the BOD33" value="1"/>
      </value-group>
      <value-group name="SUPC_VREG__VREFSEL">
        <value name="SEL_VREF" caption="Selects VREF for the VREG" value="0"/>
        <value name="SEL_ULPVREF" caption="Selects ULPVREF for the VREG" value="1"/>
      </value-group>
      <value-group name="SUPC_VREG__SEL">
        <value name="LDO" caption="LDO selection" value="0x0"/>
        <value name="BUCK" caption="Buck selection" value="0x1"/>
      </value-group>
      <value-group name="SUPC_VREF__SEL">
        <value name="2V4" caption="2.4V voltage reference typical value" value="0x6"/>
        <value name="2V5" caption="2.5V voltage reference typical value" value="0x7"/>
      </value-group>
    </module>
    <module name="SysTick" version="1.0.0" caption="SysTick Timer">
      <register-group name="SysTick" caption="SysTick Timer">
        <register name="CSR" offset="0x0" rw="RW" size="4" access-size="4" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" caption="SysTick enable" mask="0x1"/>
          <bitfield name="TICKINT" caption="Tick interrupt" mask="0x2"/>
          <bitfield name="CLKSOURCE" caption="Clock source" mask="0x4"/>
          <bitfield name="COUNTFLAG" caption="Count flag" mask="0x10000"/>
        </register>
        <register name="RVR" offset="0x4" rw="RW" size="4" access-size="4" caption="SysTick Reload Value Register">
          <bitfield name="RELOAD" caption="Counter reload value" mask="0x1000000"/>
        </register>
        <register name="CVR" offset="0x8" rw="RW" size="4" access-size="4" caption="SysTick Current Value Register">
          <bitfield name="CURRENT" caption="Current counter value" mask="0x1000000"/>
        </register>
        <register name="CALIB" offset="0xC" rw="R" size="4" access-size="4" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" caption="Ten milliseconds" mask="0xFFFFFF"/>
          <bitfield name="SKEW" caption="Skew" mask="0x40000000"/>
          <bitfield name="NOREF" caption="No reference" mask="0x80000000"/>
        </register>
      </register-group>
    </module>
    <module name="TC" id="03609" version="3.c.0" caption="Basic Timer Counter">
      <register-group name="TC" caption="Basic Timer Counter">
        <mode name="COUNT8" qualifier="TC.CTRLA.MODE" value="1" caption="8-bit Counter Mode"/>
        <mode name="COUNT16" qualifier="TC.CTRLA.MODE" value="0" caption="16-bit Counter Mode"/>
        <mode name="COUNT32" qualifier="TC.CTRLA.MODE" value="2" caption="32-bit Counter Mode"/>
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="MODE" caption="Timer Counter Mode" mask="0xC" values="TC_CTRLA__MODE"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization" mask="0x30" values="TC_CTRLA__PRESCSYNC"/>
          <bitfield name="RUNSTDBY" caption="Run during Standby" mask="0x40"/>
          <bitfield name="ONDEMAND" caption="Clock On Demand" mask="0x80"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TC_CTRLA__PRESCALER"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x800"/>
          <bitfield name="CAPTEN0" caption="Capture Channel 0 Enable" mask="0x10000"/>
          <bitfield name="CAPTEN1" caption="Capture Channel 1 Enable" mask="0x20000"/>
          <bitfield name="COPEN0" caption="Capture On Pin 0 Enable" mask="0x100000"/>
          <bitfield name="COPEN1" caption="Capture On Pin 1 Enable" mask="0x200000"/>
          <bitfield name="CAPTMODE0" caption="Capture Mode Channel 0" mask="0x3000000" values="TC_CTRLA__CAPTMODE0"/>
          <bitfield name="CAPTMODE1" caption="Capture mode Channel 1" mask="0x18000000" values="TC_CTRLA__CAPTMODE1"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot on Counter" mask="0x4"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="TC_CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot on Counter" mask="0x4"/>
          <bitfield name="CMD" caption="Command" mask="0xE0" values="TC_CTRLBSET__CMD"/>
        </register>
        <register name="EVCTRL" offset="0x6" rw="RW" size="2" initval="0x0000" caption="Event Control">
          <bitfield name="EVACT" caption="Event Action" mask="0x7" values="TC_EVCTRL__EVACT"/>
          <bitfield name="TCINV" caption="TC Event Input Polarity" mask="0x10"/>
          <bitfield name="TCEI" caption="TC Event Enable" mask="0x20"/>
          <bitfield name="OVFEO" caption="Event Output Enable" mask="0x100"/>
          <bitfield name="MCEO0" caption="MC Event Output Enable 0" mask="0x1000"/>
          <bitfield name="MCEO1" caption="MC Event Output Enable 1" mask="0x2000"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="OVF Interrupt Disable" mask="0x1"/>
          <bitfield name="ERR" caption="ERR Interrupt Disable" mask="0x2"/>
          <bitfield name="MC0" caption="MC Interrupt Disable 0" mask="0x10"/>
          <bitfield name="MC1" caption="MC Interrupt Disable 1" mask="0x20"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="OVF Interrupt Enable" mask="0x1"/>
          <bitfield name="ERR" caption="ERR Interrupt Enable" mask="0x2"/>
          <bitfield name="MC0" caption="MC Interrupt Enable 0" mask="0x10"/>
          <bitfield name="MC1" caption="MC Interrupt Enable 1" mask="0x20"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="OVF Interrupt Flag" mask="0x1"/>
          <bitfield name="ERR" caption="ERR Interrupt Flag" mask="0x2"/>
          <bitfield name="MC0" caption="MC Interrupt Flag 0" mask="0x10"/>
          <bitfield name="MC1" caption="MC Interrupt Flag 1" mask="0x20"/>
        </register>
        <register name="STATUS" offset="0xB" rw="RW" access="RWSYNC" size="1" initval="0x01" caption="Status">
          <bitfield name="STOP" caption="Stop Status Flag" mask="0x1"/>
          <bitfield name="SLAVE" caption="Slave Status Flag" mask="0x2"/>
          <bitfield name="PERBUFV" caption="Synchronization Busy Status" mask="0x8"/>
          <bitfield name="CCBUFV0" caption="Compare channel buffer 0 valid" mask="0x10"/>
          <bitfield name="CCBUFV1" caption="Compare channel buffer 1 valid" mask="0x20"/>
        </register>
        <register name="WAVE" offset="0xC" rw="RW" size="1" initval="0x00" caption="Waveform Generation Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation Mode" mask="0x3" values="TC_WAVE__WAVEGEN"/>
        </register>
        <register name="DRVCTRL" offset="0xD" rw="RW" size="1" initval="0x00" caption="Control C">
          <bitfield name="INVEN0" caption="Output Waveform Invert Enable 0" mask="0x1"/>
          <bitfield name="INVEN1" caption="Output Waveform Invert Enable 1" mask="0x2"/>
        </register>
        <register name="DBGCTRL" offset="0xF" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Run During Debug" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Synchronization Status">
          <bitfield name="SWRST" caption="swrst" mask="0x1"/>
          <bitfield name="ENABLE" caption="enable" mask="0x2"/>
          <bitfield name="CTRLB" caption="CTRLB" mask="0x4"/>
          <bitfield name="STATUS" caption="STATUS" mask="0x8"/>
          <bitfield name="COUNT" caption="Counter" mask="0x10"/>
          <bitfield name="PER" caption="Period" mask="0x20"/>
          <bitfield name="CC0" caption="Compare Channel 0" mask="0x40"/>
          <bitfield name="CC1" caption="Compare Channel 1" mask="0x80"/>
        </register>
        <register modes="COUNT8" name="COUNT" offset="0x14" rw="RW" access="WSYNC" size="1" initval="0x00" caption="COUNT8 Count">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="COUNT" offset="0x14" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="COUNT16 Count">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="COUNT" offset="0x14" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="COUNT32 Count">
          <bitfield name="COUNT" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT32" name="PER" offset="0x18" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="COUNT32 Period">
          <bitfield name="PER" caption="Period Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT16" name="PER" offset="0x1A" rw="RW" access="WSYNC" size="2" initval="0xFFFF" caption="COUNT16 Period">
          <bitfield name="PER" caption="Period Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT8" name="PER" offset="0x1B" rw="RW" access="WSYNC" size="1" initval="0xFF" caption="COUNT8 Period">
          <bitfield name="PER" caption="Period Value" mask="0xFF"/>
        </register>
        <register modes="COUNT8" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="1" count="2" initval="0x00" caption="COUNT8 Compare and Capture">
          <bitfield name="CC" caption="Counter/Compare Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="COUNT16 Compare and Capture">
          <bitfield name="CC" caption="Counter/Compare Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="CC" offset="0x1C" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="COUNT32 Compare and Capture">
          <bitfield name="CC" caption="Counter/Compare Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT32" name="PERBUF" offset="0x2C" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="COUNT32 Period Buffer">
          <bitfield name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFFFF"/>
        </register>
        <register modes="COUNT16" name="PERBUF" offset="0x2E" rw="RW" access="WSYNC" size="2" initval="0xFFFF" caption="COUNT16 Period Buffer">
          <bitfield name="PERBUF" caption="Period Buffer Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT8" name="PERBUF" offset="0x2F" rw="RW" access="WSYNC" size="1" initval="0xFF" caption="COUNT8 Period Buffer">
          <bitfield name="PERBUF" caption="Period Buffer Value" mask="0xFF"/>
        </register>
        <register modes="COUNT8" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="1" count="2" initval="0x00" caption="COUNT8 Compare and Capture Buffer">
          <bitfield name="CCBUF" caption="Counter/Compare Buffer Value" mask="0xFF"/>
        </register>
        <register modes="COUNT16" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="2" count="2" initval="0x0000" caption="COUNT16 Compare and Capture Buffer">
          <bitfield name="CCBUF" caption="Counter/Compare Buffer Value" mask="0xFFFF"/>
        </register>
        <register modes="COUNT32" name="CCBUF" offset="0x30" rw="RW" access="WSYNC" size="4" count="2" initval="0x00000000" caption="COUNT32 Compare and Capture Buffer">
          <bitfield name="CCBUF" caption="Counter/Compare Buffer Value" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="TC_CTRLA__CAPTMODE0">
        <value name="DEFAULT" caption="Default capture" value="0"/>
        <value name="CAPTMIN" caption="Minimum capture" value="1"/>
        <value name="CAPTMAX" caption="Maximum capture" value="2"/>
      </value-group>
      <value-group name="TC_CTRLA__CAPTMODE1">
        <value name="DEFAULT" caption="Default capture" value="0"/>
        <value name="CAPTMIN" caption="Minimum capture" value="1"/>
        <value name="CAPTMAX" caption="Maximum capture" value="2"/>
      </value-group>
      <value-group name="TC_CTRLA__MODE">
        <value name="COUNT16" caption="Counter in 16-bit mode" value="0"/>
        <value name="COUNT8" caption="Counter in 8-bit mode" value="1"/>
        <value name="COUNT32" caption="Counter in 32-bit mode" value="2"/>
      </value-group>
      <value-group name="TC_CTRLA__PRESCALER">
        <value name="DIV1" caption="Prescaler: GCLK_TC" value="0"/>
        <value name="DIV2" caption="Prescaler: GCLK_TC/2" value="1"/>
        <value name="DIV4" caption="Prescaler: GCLK_TC/4" value="2"/>
        <value name="DIV8" caption="Prescaler: GCLK_TC/8" value="3"/>
        <value name="DIV16" caption="Prescaler: GCLK_TC/16" value="4"/>
        <value name="DIV64" caption="Prescaler: GCLK_TC/64" value="5"/>
        <value name="DIV256" caption="Prescaler: GCLK_TC/256" value="6"/>
        <value name="DIV1024" caption="Prescaler: GCLK_TC/1024" value="7"/>
      </value-group>
      <value-group name="TC_CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset the counter on next generic clock" value="0"/>
        <value name="PRESC" caption="Reload or reset the counter on next prescaler clock" value="1"/>
        <value name="RESYNC" caption="Reload or reset the counter on next generic clock and reset the prescaler counter" value="2"/>
      </value-group>
      <value-group name="TC_CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Force a start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force a stop" value="2"/>
        <value name="UPDATE" caption="Force update of double-buffered register" value="3"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="4"/>
      </value-group>
      <value-group name="TC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Force a start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force a stop" value="2"/>
        <value name="UPDATE" caption="Force update of double-buffered register" value="3"/>
        <value name="READSYNC" caption="Force a read synchronization of COUNT" value="4"/>
      </value-group>
      <value-group name="TC_EVCTRL__EVACT">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or retrigger TC on event" value="1"/>
        <value name="COUNT" caption="Count on event" value="2"/>
        <value name="START" caption="Start TC on event" value="3"/>
        <value name="STAMP" caption="Time stamp capture" value="4"/>
        <value name="PPW" caption="Period catured in CC0, pulse width in CC1" value="5"/>
        <value name="PWP" caption="Period catured in CC1, pulse width in CC0" value="6"/>
        <value name="PW" caption="Pulse width capture" value="7"/>
      </value-group>
      <value-group name="TC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal frequency" value="0"/>
        <value name="MFRQ" caption="Match frequency" value="1"/>
        <value name="NPWM" caption="Normal PWM" value="2"/>
        <value name="MPWM" caption="Match PWM" value="3"/>
      </value-group>
    </module>
    <module name="TCC" id="03610" version="4a0" caption="Timer Counter for Control Applications">
      <register-group name="TCC" caption="Timer Counter for Control Applications">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RESOLUTION" caption="Enhanced Resolution" mask="0x60" values="TCC_CTRLA__RESOLUTION"/>
          <bitfield name="PRESCALER" caption="Prescaler" mask="0x700" values="TCC_CTRLA__PRESCALER"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x800"/>
          <bitfield name="PRESCSYNC" caption="Prescaler and Counter Synchronization Selection" mask="0x3000" values="TCC_CTRLA__PRESCSYNC"/>
          <bitfield name="ALOCK" caption="Auto Lock" mask="0x4000"/>
          <bitfield name="MSYNC" caption="Master Synchronization (only for TCC Slave Instance)" mask="0x8000"/>
          <bitfield name="FCYCLE" caption="Full Cycle" mask="0x10000"/>
          <bitfield name="DMAOS" caption="DMA One-shot Trigger Mode" mask="0x800000"/>
          <bitfield name="CPTEN0" caption="Capture Channel 0 Enable" mask="0x1000000"/>
          <bitfield name="CPTEN1" caption="Capture Channel 1 Enable" mask="0x2000000"/>
          <bitfield name="CPTEN2" caption="Capture Channel 2 Enable" mask="0x4000000"/>
          <bitfield name="CPTEN3" caption="Capture Channel 3 Enable" mask="0x8000000"/>
        </register>
        <register name="CTRLBCLR" offset="0x4" rw="RW" access="RWSYNC" size="1" atomic-op="clear:CTRLBCLR" initval="0x00" caption="Control B Clear">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="TCC_CTRLBCLR__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="TCC_CTRLBCLR__CMD"/>
        </register>
        <register name="CTRLBSET" offset="0x5" rw="RW" access="RWSYNC" size="1" atomic-op="set:CTRLBSET" initval="0x00" caption="Control B Set">
          <bitfield name="DIR" caption="Counter Direction" mask="0x1"/>
          <bitfield name="LUPD" caption="Lock Update" mask="0x2"/>
          <bitfield name="ONESHOT" caption="One-Shot" mask="0x4"/>
          <bitfield name="IDXCMD" caption="Ramp Index Command" mask="0x18" values="TCC_CTRLBSET__IDXCMD"/>
          <bitfield name="CMD" caption="TCC Command" mask="0xE0" values="TCC_CTRLBSET__CMD"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Swrst Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Busy" mask="0x2"/>
          <bitfield name="CTRLB" caption="Ctrlb Busy" mask="0x4"/>
          <bitfield name="STATUS" caption="Status Busy" mask="0x8"/>
          <bitfield name="COUNT" caption="Count Busy" mask="0x10"/>
          <bitfield name="PATT" caption="Pattern Busy" mask="0x20"/>
          <bitfield name="WAVE" caption="Wave Busy" mask="0x40"/>
          <bitfield name="PER" caption="Period Busy" mask="0x80"/>
          <bitfield name="CC0" caption="Compare Channel 0 Busy" mask="0x100"/>
          <bitfield name="CC1" caption="Compare Channel 1 Busy" mask="0x200"/>
          <bitfield name="CC2" caption="Compare Channel 2 Busy" mask="0x400"/>
          <bitfield name="CC3" caption="Compare Channel 3 Busy" mask="0x800"/>
        </register>
        <register name="FCTRLA" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault A Configuration">
          <bitfield name="SRC" caption="Fault A Source" mask="0x3" values="TCC_FCTRLA__SRC"/>
          <bitfield name="KEEP" caption="Fault A Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault A Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault A Blanking Mode" mask="0x60" values="TCC_FCTRLA__BLANK"/>
          <bitfield name="RESTART" caption="Fault A Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault A Halt Mode" mask="0x300" values="TCC_FCTRLA__HALT"/>
          <bitfield name="CHSEL" caption="Fault A Capture Channel" mask="0xC00" values="TCC_FCTRLA__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault A Capture Action" mask="0x7000" values="TCC_FCTRLA__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault A Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault A Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault A Filter Value" mask="0xF000000"/>
        </register>
        <register name="FCTRLB" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Recoverable Fault B Configuration">
          <bitfield name="SRC" caption="Fault B Source" mask="0x3" values="TCC_FCTRLB__SRC"/>
          <bitfield name="KEEP" caption="Fault B Keeper" mask="0x8"/>
          <bitfield name="QUAL" caption="Fault B Qualification" mask="0x10"/>
          <bitfield name="BLANK" caption="Fault B Blanking Mode" mask="0x60" values="TCC_FCTRLB__BLANK"/>
          <bitfield name="RESTART" caption="Fault B Restart" mask="0x80"/>
          <bitfield name="HALT" caption="Fault B Halt Mode" mask="0x300" values="TCC_FCTRLB__HALT"/>
          <bitfield name="CHSEL" caption="Fault B Capture Channel" mask="0xC00" values="TCC_FCTRLB__CHSEL"/>
          <bitfield name="CAPTURE" caption="Fault B Capture Action" mask="0x7000" values="TCC_FCTRLB__CAPTURE"/>
          <bitfield name="BLANKPRESC" caption="Fault B Blanking Prescaler" mask="0x8000"/>
          <bitfield name="BLANKVAL" caption="Fault B Blanking Time" mask="0xFF0000"/>
          <bitfield name="FILTERVAL" caption="Fault B Filter Value" mask="0xF000000"/>
        </register>
        <register name="WEXCTRL" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Waveform Extension Configuration">
          <bitfield name="OTMX" caption="Output Matrix" mask="0x3"/>
          <bitfield name="DTIEN0" caption="Dead-time Insertion Generator 0 Enable" mask="0x100"/>
          <bitfield name="DTIEN1" caption="Dead-time Insertion Generator 1 Enable" mask="0x200"/>
          <bitfield name="DTIEN2" caption="Dead-time Insertion Generator 2 Enable" mask="0x400"/>
          <bitfield name="DTIEN3" caption="Dead-time Insertion Generator 3 Enable" mask="0x800"/>
          <bitfield name="DTLS" caption="Dead-time Low Side Outputs Value" mask="0xFF0000"/>
          <bitfield name="DTHS" caption="Dead-time High Side Outputs Value" mask="0xFF000000"/>
        </register>
        <register name="DRVCTRL" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Driver Control">
          <bitfield name="NRE0" caption="Non-Recoverable State 0 Output Enable" mask="0x1"/>
          <bitfield name="NRE1" caption="Non-Recoverable State 1 Output Enable" mask="0x2"/>
          <bitfield name="NRE2" caption="Non-Recoverable State 2 Output Enable" mask="0x4"/>
          <bitfield name="NRE3" caption="Non-Recoverable State 3 Output Enable" mask="0x8"/>
          <bitfield name="NRE4" caption="Non-Recoverable State 4 Output Enable" mask="0x10"/>
          <bitfield name="NRE5" caption="Non-Recoverable State 5 Output Enable" mask="0x20"/>
          <bitfield name="NRE6" caption="Non-Recoverable State 6 Output Enable" mask="0x40"/>
          <bitfield name="NRE7" caption="Non-Recoverable State 7 Output Enable" mask="0x80"/>
          <bitfield name="NRV0" caption="Non-Recoverable State 0 Output Value" mask="0x100"/>
          <bitfield name="NRV1" caption="Non-Recoverable State 1 Output Value" mask="0x200"/>
          <bitfield name="NRV2" caption="Non-Recoverable State 2 Output Value" mask="0x400"/>
          <bitfield name="NRV3" caption="Non-Recoverable State 3 Output Value" mask="0x800"/>
          <bitfield name="NRV4" caption="Non-Recoverable State 4 Output Value" mask="0x1000"/>
          <bitfield name="NRV5" caption="Non-Recoverable State 5 Output Value" mask="0x2000"/>
          <bitfield name="NRV6" caption="Non-Recoverable State 6 Output Value" mask="0x4000"/>
          <bitfield name="NRV7" caption="Non-Recoverable State 7 Output Value" mask="0x8000"/>
          <bitfield name="INVEN0" caption="Output Waveform 0 Inversion" mask="0x10000"/>
          <bitfield name="INVEN1" caption="Output Waveform 1 Inversion" mask="0x20000"/>
          <bitfield name="INVEN2" caption="Output Waveform 2 Inversion" mask="0x40000"/>
          <bitfield name="INVEN3" caption="Output Waveform 3 Inversion" mask="0x80000"/>
          <bitfield name="INVEN4" caption="Output Waveform 4 Inversion" mask="0x100000"/>
          <bitfield name="INVEN5" caption="Output Waveform 5 Inversion" mask="0x200000"/>
          <bitfield name="INVEN6" caption="Output Waveform 6 Inversion" mask="0x400000"/>
          <bitfield name="INVEN7" caption="Output Waveform 7 Inversion" mask="0x800000"/>
          <bitfield name="FILTERVAL0" caption="Non-Recoverable Fault Input 0 Filter Value" mask="0xF000000"/>
          <bitfield name="FILTERVAL1" caption="Non-Recoverable Fault Input 1 Filter Value" mask="0xF0000000"/>
        </register>
        <register name="DBGCTRL" offset="0x1E" rw="RW" size="1" initval="0x00" caption="Debug Control">
          <bitfield name="DBGRUN" caption="Debug Running Mode" mask="0x1"/>
          <bitfield name="FDDBD" caption="Fault Detection on Debug Break Detection" mask="0x4"/>
        </register>
        <register name="EVCTRL" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Event Control">
          <bitfield name="EVACT0" caption="Timer/counter Input Event0 Action" mask="0x7" values="TCC_EVCTRL__EVACT0"/>
          <bitfield name="EVACT1" caption="Timer/counter Input Event1 Action" mask="0x38" values="TCC_EVCTRL__EVACT1"/>
          <bitfield name="CNTSEL" caption="Timer/counter Output Event Mode" mask="0xC0" values="TCC_EVCTRL__CNTSEL"/>
          <bitfield name="OVFEO" caption="Overflow/Underflow Output Event Enable" mask="0x100"/>
          <bitfield name="TRGEO" caption="Retrigger Output Event Enable" mask="0x200"/>
          <bitfield name="CNTEO" caption="Timer/counter Output Event Enable" mask="0x400"/>
          <bitfield name="TCINV0" caption="Inverted Event 0 Input Enable" mask="0x1000"/>
          <bitfield name="TCINV1" caption="Inverted Event 1 Input Enable" mask="0x2000"/>
          <bitfield name="TCEI0" caption="Timer/counter Event 0 Input Enable" mask="0x4000"/>
          <bitfield name="TCEI1" caption="Timer/counter Event 1 Input Enable" mask="0x8000"/>
          <bitfield name="MCEI0" caption="Match or Capture Channel 0 Event Input Enable" mask="0x10000"/>
          <bitfield name="MCEI1" caption="Match or Capture Channel 1 Event Input Enable" mask="0x20000"/>
          <bitfield name="MCEI2" caption="Match or Capture Channel 2 Event Input Enable" mask="0x40000"/>
          <bitfield name="MCEI3" caption="Match or Capture Channel 3 Event Input Enable" mask="0x80000"/>
          <bitfield name="MCEO0" caption="Match or Capture Channel 0 Event Output Enable" mask="0x1000000"/>
          <bitfield name="MCEO1" caption="Match or Capture Channel 1 Event Output Enable" mask="0x2000000"/>
          <bitfield name="MCEO2" caption="Match or Capture Channel 2 Event Output Enable" mask="0x4000000"/>
          <bitfield name="MCEO3" caption="Match or Capture Channel 3 Event Output Enable" mask="0x8000000"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="4" atomic-op="clear:INTENCLR" initval="0x00000000" caption="Interrupt Enable Clear">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="INTENSET" offset="0x28" rw="RW" size="4" atomic-op="set:INTENSET" initval="0x00000000" caption="Interrupt Enable Set">
          <bitfield name="OVF" caption="Overflow Interrupt Enable" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger Interrupt Enable" mask="0x2"/>
          <bitfield name="CNT" caption="Counter Interrupt Enable" mask="0x4"/>
          <bitfield name="ERR" caption="Error Interrupt Enable" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault Interrupt Enable" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault Interrupt Enable" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A Interrupt Enable" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B Interrupt Enable" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 Interrupt Enable" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="INTFLAG" offset="0x2C" rw="RW" size="4" atomic-op="clear:INTFLAG" initval="0x00000000" caption="Interrupt Flag Status and Clear">
          <bitfield name="OVF" caption="Overflow" mask="0x1"/>
          <bitfield name="TRG" caption="Retrigger" mask="0x2"/>
          <bitfield name="CNT" caption="Counter" mask="0x4"/>
          <bitfield name="ERR" caption="Error" mask="0x8"/>
          <bitfield name="UFS" caption="Non-Recoverable Update Fault" mask="0x400"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1" mask="0x8000"/>
          <bitfield name="MC0" caption="Match or Capture 0" mask="0x10000"/>
          <bitfield name="MC1" caption="Match or Capture 1" mask="0x20000"/>
          <bitfield name="MC2" caption="Match or Capture 2" mask="0x40000"/>
          <bitfield name="MC3" caption="Match or Capture 3" mask="0x80000"/>
        </register>
        <register name="STATUS" offset="0x30" rw="RW" access="RWSYNC" size="4" initval="0x00000001" caption="Status">
          <bitfield name="STOP" caption="Stop" mask="0x1"/>
          <bitfield name="IDX" caption="Ramp" mask="0x2"/>
          <bitfield name="UFS" caption="Non-recoverable Update Fault State" mask="0x4"/>
          <bitfield name="DFS" caption="Non-Recoverable Debug Fault State" mask="0x8"/>
          <bitfield name="SLAVE" caption="Slave" mask="0x10"/>
          <bitfield name="PATTBUFV" caption="Pattern Buffer Valid" mask="0x20"/>
          <bitfield name="PERBUFV" caption="Period Buffer Valid" mask="0x80"/>
          <bitfield name="FAULTAIN" caption="Recoverable Fault A Input" mask="0x100"/>
          <bitfield name="FAULTBIN" caption="Recoverable Fault B Input" mask="0x200"/>
          <bitfield name="FAULT0IN" caption="Non-Recoverable Fault0 Input" mask="0x400"/>
          <bitfield name="FAULT1IN" caption="Non-Recoverable Fault1 Input" mask="0x800"/>
          <bitfield name="FAULTA" caption="Recoverable Fault A State" mask="0x1000"/>
          <bitfield name="FAULTB" caption="Recoverable Fault B State" mask="0x2000"/>
          <bitfield name="FAULT0" caption="Non-Recoverable Fault 0 State" mask="0x4000"/>
          <bitfield name="FAULT1" caption="Non-Recoverable Fault 1 State" mask="0x8000"/>
          <bitfield name="CCBUFV0" caption="Compare Channel 0 Buffer Valid" mask="0x10000"/>
          <bitfield name="CCBUFV1" caption="Compare Channel 1 Buffer Valid" mask="0x20000"/>
          <bitfield name="CCBUFV2" caption="Compare Channel 2 Buffer Valid" mask="0x40000"/>
          <bitfield name="CCBUFV3" caption="Compare Channel 3 Buffer Valid" mask="0x80000"/>
          <bitfield name="CMP0" caption="Compare Channel 0 Value" mask="0x1000000"/>
          <bitfield name="CMP1" caption="Compare Channel 1 Value" mask="0x2000000"/>
          <bitfield name="CMP2" caption="Compare Channel 2 Value" mask="0x4000000"/>
          <bitfield name="CMP3" caption="Compare Channel 3 Value" mask="0x8000000"/>
        </register>
        <register name="COUNT" offset="0x34" rw="RW" access="RWSYNC" size="4" initval="0x00000000" caption="Count">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH6" name="COUNT" caption="Counter Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="COUNT" caption="Counter Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="COUNT" caption="Counter Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="COUNT" caption="Counter Value" mask="0xFFFFFF"/>
        </register>
        <register name="PATT" offset="0x38" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern">
          <bitfield name="PGE0" caption="Pattern Generator 0 Output Enable" mask="0x1"/>
          <bitfield name="PGE1" caption="Pattern Generator 1 Output Enable" mask="0x2"/>
          <bitfield name="PGE2" caption="Pattern Generator 2 Output Enable" mask="0x4"/>
          <bitfield name="PGE3" caption="Pattern Generator 3 Output Enable" mask="0x8"/>
          <bitfield name="PGE4" caption="Pattern Generator 4 Output Enable" mask="0x10"/>
          <bitfield name="PGE5" caption="Pattern Generator 5 Output Enable" mask="0x20"/>
          <bitfield name="PGE6" caption="Pattern Generator 6 Output Enable" mask="0x40"/>
          <bitfield name="PGE7" caption="Pattern Generator 7 Output Enable" mask="0x80"/>
          <bitfield name="PGV0" caption="Pattern Generator 0 Output Value" mask="0x100"/>
          <bitfield name="PGV1" caption="Pattern Generator 1 Output Value" mask="0x200"/>
          <bitfield name="PGV2" caption="Pattern Generator 2 Output Value" mask="0x400"/>
          <bitfield name="PGV3" caption="Pattern Generator 3 Output Value" mask="0x800"/>
          <bitfield name="PGV4" caption="Pattern Generator 4 Output Value" mask="0x1000"/>
          <bitfield name="PGV5" caption="Pattern Generator 5 Output Value" mask="0x2000"/>
          <bitfield name="PGV6" caption="Pattern Generator 6 Output Value" mask="0x4000"/>
          <bitfield name="PGV7" caption="Pattern Generator 7 Output Value" mask="0x8000"/>
        </register>
        <register name="WAVE" offset="0x3C" rw="RW" access="WSYNC" size="4" initval="0x00000000" caption="Waveform Control">
          <bitfield name="WAVEGEN" caption="Waveform Generation" mask="0x7" values="TCC_WAVE__WAVEGEN"/>
          <bitfield name="RAMP" caption="Ramp Mode" mask="0x70" values="TCC_WAVE__RAMP"/>
          <bitfield name="CIPEREN" caption="Circular period Enable" mask="0x80"/>
          <bitfield name="CICCEN0" caption="Circular Channel 0 Enable" mask="0x100"/>
          <bitfield name="CICCEN1" caption="Circular Channel 1 Enable" mask="0x200"/>
          <bitfield name="CICCEN2" caption="Circular Channel 2 Enable" mask="0x400"/>
          <bitfield name="CICCEN3" caption="Circular Channel 3 Enable" mask="0x800"/>
          <bitfield name="POL0" caption="Channel 0 Polarity" mask="0x10000" values="TCC_WAVE__POL"/>
          <bitfield name="POL1" caption="Channel 1 Polarity" mask="0x20000" values="TCC_WAVE__POL"/>
          <bitfield name="POL2" caption="Channel 2 Polarity" mask="0x40000" values="TCC_WAVE__POL"/>
          <bitfield name="POL3" caption="Channel 3 Polarity" mask="0x80000" values="TCC_WAVE__POL"/>
          <bitfield name="SWAP0" caption="Swap DTI Output Pair 0" mask="0x1000000"/>
          <bitfield name="SWAP1" caption="Swap DTI Output Pair 1" mask="0x2000000"/>
          <bitfield name="SWAP2" caption="Swap DTI Output Pair 2" mask="0x4000000"/>
          <bitfield name="SWAP3" caption="Swap DTI Output Pair 3" mask="0x8000000"/>
        </register>
        <register name="PER" offset="0x40" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PER" caption="Period Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="PER" caption="Period Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="PER" caption="Period Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="PER" caption="Period Value" mask="0xFFFFFF"/>
        </register>
        <register name="CC" offset="0x44" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="Compare and Capture">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHER" caption="Dithering Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHER" caption="Dithering Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHER" caption="Dithering Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="CC" caption="Channel Compare/Capture Value" mask="0xFFFFFF"/>
        </register>
        <register name="PATTBUF" offset="0x64" rw="RW" access="WSYNC" size="2" initval="0x0000" caption="Pattern Buffer">
          <bitfield name="PGEB0" caption="Pattern Generation 0 Output Enable Buffer" mask="0x1"/>
          <bitfield name="PGEB1" caption="Pattern Generation 1 Output Enable Buffer" mask="0x2"/>
          <bitfield name="PGEB2" caption="Pattern Generation 2 Output Enable Buffer" mask="0x4"/>
          <bitfield name="PGEB3" caption="Pattern Generation 3 Output Enable Buffer" mask="0x8"/>
          <bitfield name="PGEB4" caption="Pattern Generation 4 Output Enable Buffer" mask="0x10"/>
          <bitfield name="PGEB5" caption="Pattern Generation 5 Output Enable Buffer" mask="0x20"/>
          <bitfield name="PGEB6" caption="Pattern Generation 6 Output Enable Buffer" mask="0x40"/>
          <bitfield name="PGEB7" caption="Pattern Generation 7 Output Enable Buffer" mask="0x80"/>
          <bitfield name="PGVB0" caption="Pattern Generation 0 Output Value Buffer" mask="0x100"/>
          <bitfield name="PGVB1" caption="Pattern Generation 1 Output Value Buffer" mask="0x200"/>
          <bitfield name="PGVB2" caption="Pattern Generation 2 Output Value Buffer" mask="0x400"/>
          <bitfield name="PGVB3" caption="Pattern Generation 3 Output Value Buffer" mask="0x800"/>
          <bitfield name="PGVB4" caption="Pattern Generation 4 Output Value Buffer" mask="0x1000"/>
          <bitfield name="PGVB5" caption="Pattern Generation 5 Output Value Buffer" mask="0x2000"/>
          <bitfield name="PGVB6" caption="Pattern Generation 6 Output Value Buffer" mask="0x4000"/>
          <bitfield name="PGVB7" caption="Pattern Generation 7 Output Value Buffer" mask="0x8000"/>
        </register>
        <register name="PERBUF" offset="0x6C" rw="RW" access="WSYNC" size="4" initval="0xFFFFFFFF" caption="Period Buffer">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="PERBUF" caption="Period Buffer Value" mask="0xFFFFFF"/>
        </register>
        <register name="CCBUF" offset="0x70" rw="RW" access="WSYNC" size="4" count="4" initval="0x00000000" caption="Compare and Capture Buffer">
          <mode name="DITH4"/>
          <mode name="DITH5"/>
          <mode name="DITH6"/>
          <mode name="DEFAULT"/>
          <bitfield modes="DITH4" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0xF"/>
          <bitfield modes="DITH5" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x1F"/>
          <bitfield modes="DITH6" name="DITHERBUF" caption="Dithering Buffer Cycle Number" mask="0x3F"/>
          <bitfield modes="DITH6" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFC0"/>
          <bitfield modes="DITH5" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFE0"/>
          <bitfield modes="DITH4" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFF0"/>
          <bitfield modes="DEFAULT" name="CCBUF" caption="Channel Compare/Capture Buffer Value" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <value-group name="TCC_CTRLA__PRESCALER">
        <value name="DIV1" caption="No division" value="0"/>
        <value name="DIV2" caption="Divide by 2" value="1"/>
        <value name="DIV4" caption="Divide by 4" value="2"/>
        <value name="DIV8" caption="Divide by 8" value="3"/>
        <value name="DIV16" caption="Divide by 16" value="4"/>
        <value name="DIV64" caption="Divide by 64" value="5"/>
        <value name="DIV256" caption="Divide by 256" value="6"/>
        <value name="DIV1024" caption="Divide by 1024" value="7"/>
      </value-group>
      <value-group name="TCC_CTRLA__PRESCSYNC">
        <value name="GCLK" caption="Reload or reset counter on next GCLK" value="0"/>
        <value name="PRESC" caption="Reload or reset counter on next prescaler clock" value="1"/>
        <value name="RESYNC" caption="Reload or reset counter on next GCLK and reset prescaler counter" value="2"/>
      </value-group>
      <value-group name="TCC_CTRLA__RESOLUTION">
        <value name="NONE" caption="Dithering is disabled" value="0"/>
        <value name="DITH4" caption="Dithering is done every 16 PWM frames" value="1"/>
        <value name="DITH5" caption="Dithering is done every 32 PWM frames" value="2"/>
        <value name="DITH6" caption="Dithering is done every 64 PWM frames" value="3"/>
      </value-group>
      <value-group name="TCC_CTRLBCLR__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="TCC_CTRLBCLR__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="TCC_CTRLBSET__CMD">
        <value name="NONE" caption="No action" value="0"/>
        <value name="RETRIGGER" caption="Clear start, restart or retrigger" value="1"/>
        <value name="STOP" caption="Force stop" value="2"/>
        <value name="UPDATE" caption="Force update or double buffered registers" value="3"/>
        <value name="READSYNC" caption="Force COUNT read synchronization" value="4"/>
        <value name="DMAOS" caption="One-shot DMA trigger" value="5"/>
      </value-group>
      <value-group name="TCC_CTRLBSET__IDXCMD">
        <value name="DISABLE" caption="Command disabled: Index toggles between cycles A and B" value="0"/>
        <value name="SET" caption="Set index: cycle B will be forced in the next cycle" value="1"/>
        <value name="CLEAR" caption="Clear index: cycle A will be forced in the next cycle" value="2"/>
        <value name="HOLD" caption="Hold index: the next cycle will be the same as the current cycle" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="TCC_FCTRLA__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLA__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__BLANK">
        <value name="START" caption="Blanking applied from start of the ramp" value="0"/>
        <value name="RISE" caption="Blanking applied from rising edge of the output waveform" value="1"/>
        <value name="FALL" caption="Blanking applied from falling edge of the output waveform" value="2"/>
        <value name="BOTH" caption="Blanking applied from each toggle of the output waveform" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__CAPTURE">
        <value name="DISABLE" caption="No capture" value="0"/>
        <value name="CAPT" caption="Capture on fault" value="1"/>
        <value name="CAPTMIN" caption="Minimum capture" value="2"/>
        <value name="CAPTMAX" caption="Maximum capture" value="3"/>
        <value name="LOCMIN" caption="Minimum local detection" value="4"/>
        <value name="LOCMAX" caption="Maximum local detection" value="5"/>
        <value name="DERIV0" caption="Minimum and maximum local detection" value="6"/>
        <value name="CAPTMARK" caption="Capture with ramp index as MSB value" value="7"/>
      </value-group>
      <value-group name="TCC_FCTRLB__CHSEL">
        <value name="CC0" caption="Capture value stored in channel 0" value="0"/>
        <value name="CC1" caption="Capture value stored in channel 1" value="1"/>
        <value name="CC2" caption="Capture value stored in channel 2" value="2"/>
        <value name="CC3" caption="Capture value stored in channel 3" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__HALT">
        <value name="DISABLE" caption="Halt action disabled" value="0"/>
        <value name="HW" caption="Hardware halt action" value="1"/>
        <value name="SW" caption="Software halt action" value="2"/>
        <value name="NR" caption="Non-recoverable fault" value="3"/>
      </value-group>
      <value-group name="TCC_FCTRLB__SRC">
        <value name="DISABLE" caption="Fault input disabled" value="0"/>
        <value name="ENABLE" caption="MCEx (x=0,1) event input" value="1"/>
        <value name="INVERT" caption="Inverted MCEx (x=0,1) event input" value="2"/>
        <value name="ALTFAULT" caption="Alternate fault (A or B) state at the end of the previous period" value="3"/>
      </value-group>
      <value-group name="TCC_EVCTRL__CNTSEL">
        <value name="START" caption="An interrupt/event is generated when a new counter cycle starts" value="0"/>
        <value name="END" caption="An interrupt/event is generated when a counter cycle ends" value="1"/>
        <value name="BOUNDARY" caption="An interrupt/event is generated when a new counter cycle starts or a counter cycle ends" value="3"/>
      </value-group>
      <value-group name="TCC_EVCTRL__EVACT0">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Start, restart or re-trigger counter on event" value="1"/>
        <value name="COUNTEV" caption="Count on event" value="2"/>
        <value name="START" caption="Start counter on event" value="3"/>
        <value name="INC" caption="Increment counter on event" value="4"/>
        <value name="COUNT" caption="Count on active state of asynchronous event" value="5"/>
        <value name="STAMP" caption="Stamp capture" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="TCC_EVCTRL__EVACT1">
        <value name="OFF" caption="Event action disabled" value="0"/>
        <value name="RETRIGGER" caption="Re-trigger counter on event" value="1"/>
        <value name="DIR" caption="Direction control" value="2"/>
        <value name="STOP" caption="Stop counter on event" value="3"/>
        <value name="DEC" caption="Decrement counter on event" value="4"/>
        <value name="PWP" caption="Period capture value in CC1 register, pulse width capture value in CC0 register" value="6"/>
        <value name="FAULT" caption="Non-recoverable fault" value="7"/>
      </value-group>
      <value-group name="TCC_WAVE__RAMP">
        <value name="RAMP1" caption="RAMP1 operation" value="0"/>
        <value name="RAMP2A" caption="Alternative RAMP2 operation" value="1"/>
        <value name="RAMP2" caption="RAMP2 operation" value="2"/>
        <value name="RAMP2C" caption="Critical RAMP2 operation" value="3"/>
        <value name="RAMP2CS" caption="Critical Swapped RAMP2 operation" value="4"/>
      </value-group>
      <value-group name="TCC_WAVE__WAVEGEN">
        <value name="NFRQ" caption="Normal frequency" value="0"/>
        <value name="MFRQ" caption="Match frequency" value="1"/>
        <value name="NPWM" caption="Normal PWM" value="2"/>
        <value name="DPWM" caption="Dual compare PWM" value="3"/>
        <value name="DSCRITICAL" caption="Dual-slope critical" value="4"/>
        <value name="DSBOTTOM" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO" value="5"/>
        <value name="DSBOTH" caption="Dual-slope with interrupt/event condition when COUNT reaches ZERO or TOP" value="6"/>
        <value name="DSTOP" caption="Dual-slope with interrupt/event condition when COUNT reaches TOP" value="7"/>
      </value-group>
      <value-group name="TCC_WAVE__POL">
        <value name="SINGLESLOPEPOL0" caption="Single-slope PWM waveform generation Channel Polarity 0" value="0"/>
        <value name="SINGLESLOPEPOL1" caption="Single-slope PWM waveform generation Channel Polarity 1" value="1"/>
        <value name="DUALSLOPEPOL0" caption="Dual-slope PWM waveform generation Channel Polarity 0" value="0"/>
        <value name="DUALSLOPEPOL1" caption="Dual-slope PWM waveform generation Channel Polarity 1" value="1"/>
        <value name="DUALCOMPAREPOL0" caption="Dual Compare PWM waveform generation Channel Polarity 0" value="0"/>
        <value name="DUALCOMPAREPOL1" caption="Dual Compare PWM waveform generation Channel Polarity 1" value="1"/>
      </value-group>
    </module>
    <module name="TRAM" id="U2801" version="2.0.0" caption="TrustRAM">
      <register-group name="TRAM" caption="TrustRAM">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="TAMPERS" caption="Tamper Erase" mask="0x10"/>
          <bitfield name="DRP" caption="Data Remanence Prevention" mask="0x40"/>
          <bitfield name="SILACC" caption="Silent Access" mask="0x80"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="ERR" caption="TrustRAM Readout Error Interrupt Enable" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ended Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="ERR" caption="TrustRAM Readout Error Interrupt Enable" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ended Interrupt Enable" mask="0x2"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="ERR" caption="TrustRAM Readout Error" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ended" mask="0x2"/>
        </register>
        <register name="STATUS" offset="0x7" rw="R" size="1" initval="0x00" caption="Status">
          <bitfield name="RAMINV" caption="RAM Inversion Bit" mask="0x1"/>
          <bitfield name="DRP" caption="Data Remanence Prevention Ongoing" mask="0x2"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy Status">
          <bitfield name="SWRST" caption="Software Reset Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Busy" mask="0x2"/>
        </register>
        <register name="DSCC" offset="0xC" rw="W" size="4" initval="0x00000000" caption="Data Scramble Control">
          <bitfield name="DSCKEY" caption="Data Scramble Key" mask="0x3FFFFFFF"/>
          <bitfield name="DSCEN" caption="Data Scramble Enable" mask="0x80000000"/>
        </register>
        <register name="RAM" offset="0x200" rw="RW" size="4" count="128" initval="0x00000000" caption="TrustRAM">
          <mode name="DEFAULT"/>
          <mode name="BYTE"/>
          <mode name="HALFWORD"/>
          <bitfield modes="BYTE" name="BYTE0" caption="Trust RAM Data" mask="0xFF"/>
          <bitfield modes="BYTE" name="BYTE1" caption="Trust RAM Data" mask="0xFF00"/>
          <bitfield modes="HALFWORD" name="HWORD0" caption="Trust RAM Halfword Data" mask="0xFFFF"/>
          <bitfield modes="BYTE" name="BYTE2" caption="Trust RAM Data" mask="0xFF0000"/>
          <bitfield modes="BYTE" name="BYTE3" caption="Trust RAM Data" mask="0xFF000000"/>
          <bitfield modes="HALFWORD" name="HWORD1" caption="Trust RAM Halfword Data" mask="0xFFFF0000"/>
          <bitfield modes="DEFAULT" name="DATA" caption="Trust RAM Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="TRNG" id="03597" version="1d0" caption="True Random Generator">
      <register-group name="TRNG" caption="True Random Generator">
        <register name="CTRLA" offset="0x0" rw="RW" size="1" initval="0x00" caption="Control A">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby" mask="0x40"/>
        </register>
        <register name="EVCTRL" offset="0x4" rw="RW" size="1" initval="0x00" caption="Event Control">
          <bitfield name="DATARDYEO" caption="Data Ready Event Output" mask="0x1"/>
        </register>
        <register name="INTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0xA" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="DATARDY" caption="Data Ready Interrupt Flag" mask="0x1"/>
        </register>
        <register name="DATA" offset="0x20" rw="R" size="4" caption="Output Data">
          <bitfield name="DATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="USB" id="U2222" version="1.2.0" caption="Universal Serial Bus">
      <register-group name="DEVICE_DESC_BANK" size="0x10">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <register modes="DEVICE" name="ADDR" offset="0x0" rw="RW" size="4" caption="DEVICE_DESC_BANK Endpoint Bank, Adress of Data Buffer">
          <bitfield name="ADDR" caption="Adress of data buffer" mask="0xFFFFFFFF"/>
        </register>
        <register modes="DEVICE" name="PCKSIZE" offset="0x4" rw="RW" size="4" caption="DEVICE_DESC_BANK Endpoint Bank, Packet Size">
          <bitfield name="BYTE_COUNT" caption="Byte Count" mask="0x3FFF"/>
          <bitfield name="MULTI_PACKET_SIZE" caption="Multi Packet In or Out size" mask="0xFFFC000"/>
          <bitfield name="SIZE" caption="Enpoint size" mask="0x70000000"/>
          <bitfield name="AUTO_ZLP" caption="Automatic Zero Length Packet" mask="0x80000000"/>
        </register>
        <register modes="DEVICE" name="EXTREG" offset="0x8" rw="RW" size="2" caption="DEVICE_DESC_BANK Endpoint Bank, Extended">
          <bitfield name="SUBPID" caption="SUBPID field send with extended token" mask="0xF"/>
          <bitfield name="VARIABLE" caption="Variable field send with extended token" mask="0x7FF0"/>
        </register>
        <register modes="DEVICE" name="STATUS_BK" offset="0xA" rw="RW" size="1" caption="DEVICE_DESC_BANK Enpoint Bank, Status of Bank">
          <bitfield name="CRCERR" caption="CRC Error Status" mask="0x1"/>
          <bitfield name="ERRORFLOW" caption="Error Flow Status" mask="0x2"/>
        </register>
      </register-group>
      <register-group name="HOST_DESC_BANK" size="0x10">
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register modes="HOST" name="ADDR" offset="0x0" rw="RW" size="4" caption="HOST_DESC_BANK Host Bank, Adress of Data Buffer">
          <bitfield name="ADDR" caption="Adress of data buffer" mask="0xFFFFFFFF"/>
        </register>
        <register modes="HOST" name="PCKSIZE" offset="0x4" rw="RW" size="4" caption="HOST_DESC_BANK Host Bank, Packet Size">
          <bitfield name="BYTE_COUNT" caption="Byte Count" mask="0x3FFF"/>
          <bitfield name="MULTI_PACKET_SIZE" caption="Multi Packet In or Out size" mask="0xFFFC000"/>
          <bitfield name="SIZE" caption="Pipe size" mask="0x70000000"/>
          <bitfield name="AUTO_ZLP" caption="Automatic Zero Length Packet" mask="0x80000000"/>
        </register>
        <register modes="HOST" name="EXTREG" offset="0x8" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Extended">
          <bitfield name="SUBPID" caption="SUBPID field send with extended token" mask="0xF"/>
          <bitfield name="VARIABLE" caption="Variable field send with extended token" mask="0x7FF0"/>
        </register>
        <register modes="HOST" name="STATUS_BK" offset="0xA" rw="RW" size="1" caption="HOST_DESC_BANK Host Bank, Status of Bank">
          <bitfield name="CRCERR" caption="CRC Error Status" mask="0x1"/>
          <bitfield name="ERRORFLOW" caption="Error Flow Status" mask="0x2"/>
        </register>
        <register modes="HOST" name="CTRL_PIPE" offset="0xC" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Host Control Pipe">
          <bitfield name="PDADDR" caption="Pipe Device Adress" mask="0x7F"/>
          <bitfield name="PEPNUM" caption="Pipe Endpoint Number" mask="0xF00"/>
          <bitfield name="PERMAX" caption="Pipe Error Max Number" mask="0xF000"/>
        </register>
        <register modes="HOST" name="STATUS_PIPE" offset="0xE" rw="RW" size="2" caption="HOST_DESC_BANK Host Bank, Host Status Pipe">
          <bitfield name="DTGLER" caption="Data Toggle Error" mask="0x1"/>
          <bitfield name="DAPIDER" caption="Data PID Error" mask="0x2"/>
          <bitfield name="PIDER" caption="PID Error" mask="0x4"/>
          <bitfield name="TOUTER" caption="Time Out Error" mask="0x8"/>
          <bitfield name="CRC16ER" caption="CRC16 Error" mask="0x10"/>
          <bitfield name="ERCNT" caption="Pipe Error Count" mask="0xE0"/>
        </register>
      </register-group>
      <register-group name="DEVICE_ENDPOINT" size="0x20">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <register modes="DEVICE" name="EPCFG" offset="0x0" rw="RW" size="1" initval="0x00" caption="DEVICE_ENDPOINT End Point Configuration">
          <bitfield name="EPTYPE0" caption="End Point Type0" mask="0x7"/>
          <bitfield name="EPTYPE1" caption="End Point Type1" mask="0x70"/>
        </register>
        <register modes="DEVICE" name="EPSTATUSCLR" offset="0x4" rw="W" size="1" atomic-op="clear:EPSTATUS" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status Clear">
          <bitfield name="DTGLOUT" caption="Data Toggle OUT Clear" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle IN Clear" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank Clear" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request Clear" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request Clear" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Clear" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Clear" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUSSET" offset="0x5" rw="W" size="1" atomic-op="set:EPSTATUS" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status Set">
          <bitfield name="DTGLOUT" caption="Data Toggle OUT Set" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle IN Set" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank Set" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request Set" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request Set" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Set" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Set" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPSTATUS" offset="0x6" rw="R" size="1" initval="0x00" caption="DEVICE_ENDPOINT End Point Pipe Status">
          <bitfield name="DTGLOUT" caption="Data Toggle Out" mask="0x1"/>
          <bitfield name="DTGLIN" caption="Data Toggle In" mask="0x2"/>
          <bitfield name="CURBK" caption="Current Bank" mask="0x4"/>
          <bitfield name="STALLRQ0" caption="Stall 0 Request" mask="0x10"/>
          <bitfield name="STALLRQ1" caption="Stall 1 Request" mask="0x20"/>
          <bitfield name="BK0RDY" caption="Bank 0 ready" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 ready" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="EPINTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:EPINTFLAG" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/out" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/out" mask="0x40"/>
        </register>
        <register modes="DEVICE" name="EPINTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:EPINTENCLR" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Clear Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Disable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Disable" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0 Interrupt Disable" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1 Interrupt Disable" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup Interrupt Disable" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/Out Interrupt Disable" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/Out Interrupt Disable" mask="0x40"/>
        </register>
        <register modes="DEVICE" name="EPINTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:EPINTENSET" initval="0x00" caption="DEVICE_ENDPOINT End Point Interrupt Set Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="TRFAIL0" caption="Error Flow 0 Interrupt Enable" mask="0x4"/>
          <bitfield name="TRFAIL1" caption="Error Flow 1 Interrupt Enable" mask="0x8"/>
          <bitfield name="RXSTP" caption="Received Setup Interrupt Enable" mask="0x10"/>
          <bitfield name="STALL0" caption="Stall 0 In/out Interrupt enable" mask="0x20"/>
          <bitfield name="STALL1" caption="Stall 1 In/out Interrupt enable" mask="0x40"/>
        </register>
      </register-group>
      <register-group name="HOST_PIPE" size="0x20">
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register modes="HOST" name="PCFG" offset="0x0" rw="RW" size="1" initval="0x00" caption="HOST_PIPE End Point Configuration">
          <bitfield name="PTOKEN" caption="Pipe Token" mask="0x3"/>
          <bitfield name="BK" caption="Pipe Bank" mask="0x4"/>
          <bitfield name="PTYPE" caption="Pipe Type" mask="0x38"/>
        </register>
        <register modes="HOST" name="BINTERVAL" offset="0x3" rw="RW" size="1" initval="0x00" caption="HOST_PIPE Bus Access Period of Pipe">
          <bitfield name="BINTERVAL" caption="Bit Interval" mask="0xFF"/>
        </register>
        <register modes="HOST" name="PSTATUSCLR" offset="0x4" rw="W" size="1" atomic-op="clear:PSTATUS" initval="0x00" caption="HOST_PIPE End Point Pipe Status Clear">
          <bitfield name="DTGL" caption="Data Toggle clear" mask="0x1"/>
          <bitfield name="CURBK" caption="Curren Bank clear" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze Clear" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Clear" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Clear" mask="0x80"/>
        </register>
        <register modes="HOST" name="PSTATUSSET" offset="0x5" rw="W" size="1" atomic-op="set:PSTATUS" initval="0x00" caption="HOST_PIPE End Point Pipe Status Set">
          <bitfield name="DTGL" caption="Data Toggle Set" mask="0x1"/>
          <bitfield name="CURBK" caption="Current Bank Set" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze Set" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 Ready Set" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 Ready Set" mask="0x80"/>
        </register>
        <register modes="HOST" name="PSTATUS" offset="0x6" rw="R" size="1" initval="0x00" caption="HOST_PIPE End Point Pipe Status">
          <bitfield name="DTGL" caption="Data Toggle" mask="0x1"/>
          <bitfield name="CURBK" caption="Current Bank" mask="0x4"/>
          <bitfield name="PFREEZE" caption="Pipe Freeze" mask="0x10"/>
          <bitfield name="BK0RDY" caption="Bank 0 ready" mask="0x40"/>
          <bitfield name="BK1RDY" caption="Bank 1 ready" mask="0x80"/>
        </register>
        <register modes="HOST" name="PINTFLAG" offset="0x7" rw="RW" size="1" atomic-op="clear:PINTFLAG" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Flag" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Flag" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Flag" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Flag" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit  Setup Interrupt Flag" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Interrupt Flag" mask="0x20"/>
        </register>
        <register modes="HOST" name="PINTENCLR" offset="0x8" rw="RW" size="1" atomic-op="clear:PINTENCLR" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag Clear">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Disable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Disable" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Disable" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Disable" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit Setup Interrupt Disable" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Inetrrupt Disable" mask="0x20"/>
        </register>
        <register modes="HOST" name="PINTENSET" offset="0x9" rw="RW" size="1" atomic-op="set:PINTENSET" initval="0x00" caption="HOST_PIPE Pipe Interrupt Flag Set">
          <bitfield name="TRCPT0" caption="Transfer Complete 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="TRCPT1" caption="Transfer Complete 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="TRFAIL" caption="Error Flow Interrupt Enable" mask="0x4"/>
          <bitfield name="PERR" caption="Pipe Error Interrupt Enable" mask="0x8"/>
          <bitfield name="TXSTP" caption="Transmit  Setup Interrupt Enable" mask="0x10"/>
          <bitfield name="STALL" caption="Stall Interrupt Enable" mask="0x20"/>
        </register>
      </register-group>
      <register-group name="USB" caption="Universal Serial Bus">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control A">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="RUNSTDBY" caption="Run in Standby Mode" mask="0x4"/>
          <bitfield name="MODE" caption="Operating Mode" mask="0x80" values="USB_CTRLA__MODE"/>
        </register>
        <register name="SYNCBUSY" offset="0x2" rw="R" size="1" initval="0x00" caption="Synchronization Busy">
          <bitfield name="SWRST" caption="Software Reset Synchronization Busy" mask="0x1"/>
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
        </register>
        <register name="QOSCTRL" offset="0x3" rw="RW" size="1" initval="0x0F" caption="USB Quality Of Service">
          <bitfield name="CQOS" caption="Configuration Quality of Service" mask="0x3"/>
          <bitfield name="DQOS" caption="Data Quality of Service" mask="0xC"/>
        </register>
        <register modes="DEVICE" name="CTRLB" offset="0x8" rw="RW" size="2" initval="0x0001" caption="DEVICE Control B">
          <bitfield name="DETACH" caption="Detach" mask="0x1"/>
          <bitfield name="UPRSM" caption="Upstream Resume" mask="0x2"/>
          <bitfield name="SPDCONF" caption="Speed Configuration" mask="0xC" values="CTRLB_DEVICE__SPDCONF"/>
          <bitfield name="NREPLY" caption="No Reply" mask="0x10"/>
          <bitfield name="GNAK" caption="Global NAK" mask="0x200"/>
          <bitfield name="LPMHDSK" caption="Link Power Management Handshake" mask="0xC00" values="CTRLB_DEVICE__LPMHDSK"/>
        </register>
        <register modes="HOST" name="CTRLB" offset="0x8" rw="RW" size="2" initval="0x0000" caption="HOST Control B">
          <bitfield name="RESUME" caption="Send USB Resume" mask="0x2"/>
          <bitfield name="SPDCONF" caption="Speed Configuration for Host" mask="0xC" values="CTRLB_HOST__SPDCONF"/>
          <bitfield name="AUTORESUME" caption="Auto Resume Enable" mask="0x10"/>
          <bitfield name="SOFE" caption="Start of Frame Generation Enable" mask="0x100"/>
          <bitfield name="BUSRESET" caption="Send USB Reset" mask="0x200"/>
          <bitfield name="VBUSOK" caption="VBUS is OK" mask="0x400"/>
          <bitfield name="L1RESUME" caption="Send L1 Resume" mask="0x800"/>
        </register>
        <register modes="DEVICE" name="DADD" offset="0xA" rw="RW" size="1" initval="0x00" caption="DEVICE Device Address">
          <bitfield name="DADD" caption="Device Address" mask="0x7F"/>
          <bitfield name="ADDEN" caption="Device Address Enable" mask="0x80"/>
        </register>
        <register modes="HOST" name="HSOFC" offset="0xA" rw="RW" size="1" initval="0x00" caption="HOST Host Start Of Frame Control">
          <bitfield name="FLENC" caption="Frame Length Control" mask="0xF"/>
          <bitfield name="FLENCE" caption="Frame Length Control Enable" mask="0x80"/>
        </register>
        <register modes="DEVICE" name="STATUS" offset="0xC" rw="R" size="1" initval="0x40" caption="DEVICE Status">
          <bitfield name="SPEED" caption="Speed Status" mask="0xC" values="STATUS_DEVICE__SPEED"/>
          <bitfield name="LINESTATE" caption="USB Line State Status" mask="0xC0" values="STATUS_DEVICE__LINESTATE"/>
        </register>
        <register modes="HOST" name="STATUS" offset="0xC" rw="R" size="1" initval="0x00" caption="HOST Status">
          <bitfield name="SPEED" caption="Speed Status" mask="0xC" values="STATUS_HOST__SPEED"/>
          <bitfield name="LINESTATE" caption="USB Line State Status" mask="0xC0" values="STATUS_HOST__LINESTATE"/>
        </register>
        <register name="FSMSTATUS" offset="0xD" rw="R" size="1" initval="0x01" caption="Finite State Machine Status">
          <bitfield name="FSMSTATE" caption="Fine State Machine Status" mask="0x7F" values="USB_FSMSTATUS__FSMSTATE"/>
        </register>
        <register modes="DEVICE" name="FNUM" offset="0x10" rw="RW" size="2" initval="0x0000" caption="DEVICE Device Frame Number">
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
          <bitfield name="FNCERR" caption="Frame Number CRC Error" mask="0x8000"/>
        </register>
        <register modes="HOST" name="FNUM" offset="0x10" rw="RW" size="2" initval="0x0000" caption="HOST Host Frame Number">
          <bitfield name="FNUM" caption="Frame Number" mask="0x3FF8"/>
        </register>
        <register modes="HOST" name="FLENHIGH" offset="0x12" rw="R" size="1" initval="0x00" caption="HOST Host Frame Length">
          <bitfield name="FLENHIGH" caption="Frame Length" mask="0xFF"/>
        </register>
        <register modes="DEVICE" name="INTENCLR" offset="0x14" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="DEVICE Device Interrupt Enable Clear">
          <bitfield name="SUSPEND" caption="Suspend Interrupt Enable" mask="0x1"/>
          <bitfield name="SOF" caption="Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet Interrupt Enable" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTENCLR" offset="0x14" rw="RW" size="2" atomic-op="clear:INTENCLR" initval="0x0000" caption="HOST Host Interrupt Enable Clear">
          <bitfield name="HSOF" caption="Host Start Of Frame Interrupt Disable" mask="0x4"/>
          <bitfield name="RST" caption="BUS Reset Interrupt Disable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Disable" mask="0x10"/>
          <bitfield name="DNRSM" caption="DownStream to Device Interrupt Disable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume from Device Interrupt Disable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Disable" mask="0x80"/>
          <bitfield name="DCONN" caption="Device Connection Interrupt Disable" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection Interrupt Disable" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="INTENSET" offset="0x18" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="DEVICE Device Interrupt Enable Set">
          <bitfield name="SUSPEND" caption="Suspend Interrupt Enable" mask="0x1"/>
          <bitfield name="SOF" caption="Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet Interrupt Enable" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTENSET" offset="0x18" rw="RW" size="2" atomic-op="set:INTENSET" initval="0x0000" caption="HOST Host Interrupt Enable Set">
          <bitfield name="HSOF" caption="Host Start Of Frame Interrupt Enable" mask="0x4"/>
          <bitfield name="RST" caption="Bus Reset Interrupt Enable" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up Interrupt Enable" mask="0x10"/>
          <bitfield name="DNRSM" caption="DownStream to the Device Interrupt Enable" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume fromthe device Interrupt Enable" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access Interrupt Enable" mask="0x80"/>
          <bitfield name="DCONN" caption="Link Power Management Interrupt Enable" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection Interrupt Enable" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="INTFLAG" offset="0x1C" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="DEVICE Device Interrupt Flag">
          <bitfield name="SUSPEND" caption="Suspend" mask="0x1"/>
          <bitfield name="SOF" caption="Start Of Frame" mask="0x4"/>
          <bitfield name="EORST" caption="End of Reset" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up" mask="0x10"/>
          <bitfield name="EORSM" caption="End Of Resume" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access" mask="0x80"/>
          <bitfield name="LPMNYET" caption="Link Power Management Not Yet" mask="0x100"/>
          <bitfield name="LPMSUSP" caption="Link Power Management Suspend" mask="0x200"/>
        </register>
        <register modes="HOST" name="INTFLAG" offset="0x1C" rw="RW" size="2" atomic-op="clear:INTFLAG" initval="0x0000" caption="HOST Host Interrupt Flag">
          <bitfield name="HSOF" caption="Host Start Of Frame" mask="0x4"/>
          <bitfield name="RST" caption="Bus Reset" mask="0x8"/>
          <bitfield name="WAKEUP" caption="Wake Up" mask="0x10"/>
          <bitfield name="DNRSM" caption="Downstream" mask="0x20"/>
          <bitfield name="UPRSM" caption="Upstream Resume from the Device" mask="0x40"/>
          <bitfield name="RAMACER" caption="Ram Access" mask="0x80"/>
          <bitfield name="DCONN" caption="Device Connection" mask="0x100"/>
          <bitfield name="DDISC" caption="Device Disconnection" mask="0x200"/>
        </register>
        <register modes="DEVICE" name="EPINTSMRY" offset="0x20" rw="R" size="2" initval="0x0000" caption="DEVICE End Point Interrupt Summary">
          <bitfield name="EPINT0" caption="End Point 0 Interrupt" mask="0x1"/>
          <bitfield name="EPINT1" caption="End Point 1 Interrupt" mask="0x2"/>
          <bitfield name="EPINT2" caption="End Point 2 Interrupt" mask="0x4"/>
          <bitfield name="EPINT3" caption="End Point 3 Interrupt" mask="0x8"/>
          <bitfield name="EPINT4" caption="End Point 4 Interrupt" mask="0x10"/>
          <bitfield name="EPINT5" caption="End Point 5 Interrupt" mask="0x20"/>
          <bitfield name="EPINT6" caption="End Point 6 Interrupt" mask="0x40"/>
          <bitfield name="EPINT7" caption="End Point 7 Interrupt" mask="0x80"/>
        </register>
        <register modes="HOST" name="PINTSMRY" offset="0x20" rw="R" size="2" initval="0x0000" caption="HOST Pipe Interrupt Summary">
          <bitfield name="PINT0" caption="Pipe 0 Interrupt" mask="0x1"/>
          <bitfield name="PINT1" caption="Pipe 1 Interrupt" mask="0x2"/>
          <bitfield name="PINT2" caption="Pipe 2 Interrupt" mask="0x4"/>
          <bitfield name="PINT3" caption="Pipe 3 Interrupt" mask="0x8"/>
          <bitfield name="PINT4" caption="Pipe 4 Interrupt" mask="0x10"/>
          <bitfield name="PINT5" caption="Pipe 5 Interrupt" mask="0x20"/>
          <bitfield name="PINT6" caption="Pipe 6 Interrupt" mask="0x40"/>
          <bitfield name="PINT7" caption="Pipe 7 Interrupt" mask="0x80"/>
        </register>
        <register name="DESCADD" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Descriptor Address">
          <bitfield name="DESCADD" caption="Descriptor Address Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="PADCAL" offset="0x28" rw="RW" size="2" initval="0x0000" caption="USB PAD Calibration">
          <bitfield name="TRANSP" caption="USB Pad Transp calibration" mask="0x1F"/>
          <bitfield name="TRANSN" caption="USB Pad Transn calibration" mask="0x7C0"/>
          <bitfield name="TRIM" caption="USB Pad Trim calibration" mask="0x7000"/>
        </register>
        <register-group modes="DEVICE" name="DEVICE_ENDPOINT" name-in-module="DEVICE_ENDPOINT" offset="0x100" size="0x20" count="8"/>
        <register-group modes="HOST" name="HOST_PIPE" name-in-module="HOST_PIPE" offset="0x100" size="0x20" count="8"/>
      </register-group>
      <register-group name="USB_DESCRIPTOR" caption="Universal Serial Bus">
        <mode name="DEVICE" qualifier="USB.CTRLA.MODE" value="0" caption="USB is Device"/>
        <mode name="HOST" qualifier="USB.CTRLA.MODE" value="1" caption="USB is Host"/>
        <register-group modes="DEVICE" name="DEVICE_DESC_BANK" name-in-module="DEVICE_DESC_BANK" offset="0x000" size="0x10" count="2"/>
        <register-group modes="HOST" name="HOST_DESC_BANK" name-in-module="HOST_DESC_BANK" offset="0x000" size="0x10" count="2"/>
      </register-group>
      <value-group name="USB_CTRLA__MODE">
        <value name="DEVICE" caption="Device Mode" value="0"/>
        <value name="HOST" caption="Host Mode" value="1"/>
      </value-group>
      <value-group name="CTRLB_DEVICE__LPMHDSK">
        <value name="NO" caption="No handshake. LPM is not supported" value="0"/>
        <value name="ACK" caption="ACK" value="1"/>
        <value name="NYET" caption="NYET" value="2"/>
      </value-group>
      <value-group name="CTRLB_DEVICE__SPDCONF">
        <value name="FS" caption="FS : Full Speed" value="0x0"/>
        <value name="LS" caption="LS : Low Speed" value="0x1"/>
      </value-group>
      <value-group name="CTRLB_HOST__SPDCONF">
        <value name="NORMAL" caption="Normal mode: Low and Full speed capable" value="0x0"/>
      </value-group>
      <value-group name="STATUS_DEVICE__LINESTATE">
        <value name="0" caption="SE0/RESET" value="0x0"/>
        <value name="1" caption="FS-J or LS-K State" value="0x1"/>
        <value name="2" caption="FS-K or LS-J State" value="0x2"/>
      </value-group>
      <value-group name="STATUS_DEVICE__SPEED">
        <value name="FS" caption="Full-speed mode" value="0x0"/>
        <value name="LS" caption="Low-speed mode" value="0x1"/>
      </value-group>
      <value-group name="STATUS_HOST__LINESTATE">
        <value name="0" caption="SE0/RESET" value="0x0"/>
        <value name="1" caption="FS-J or LS-K State" value="0x1"/>
        <value name="2" caption="FS-K or LS-J State" value="0x2"/>
      </value-group>
      <value-group name="STATUS_HOST__SPEED">
        <value name="FS" caption="Full-speed mode" value="0x0"/>
        <value name="LS" caption="Low-speed mode" value="0x1"/>
      </value-group>
      <value-group name="USB_FSMSTATUS__FSMSTATE">
        <value name="OFF" caption="OFF (L3). It corresponds to the powered-off, disconnected, and disabled state" value="0x1"/>
        <value name="ON" caption="ON (L0). It corresponds to the Idle and Active states" value="0x2"/>
        <value name="SUSPEND" caption="SUSPEND (L2)" value="0x4"/>
        <value name="SLEEP" caption="SLEEP (L1)" value="0x8"/>
        <value name="DNRESUME" caption="DNRESUME. Down Stream Resume." value="0x10"/>
        <value name="UPRESUME" caption="UPRESUME. Up Stream Resume." value="0x20"/>
        <value name="RESET" caption="RESET. USB lines Reset." value="0x40"/>
      </value-group>
    </module>
    <module name="WDT" id="U2251" version="2.0.0" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register name="CTRLA" offset="0x0" rw="RW" access="WSYNC" size="1" initval="0x00" caption="Control">
          <bitfield name="ENABLE" caption="Enable" mask="0x2"/>
          <bitfield name="WEN" caption="Watchdog Timer Window Mode Enable" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby" mask="0x40"/>
          <bitfield name="ALWAYSON" caption="Always-On" mask="0x80"/>
        </register>
        <register name="CONFIG" offset="0x1" rw="RW" size="1" initval="0xBB" caption="Configuration">
          <bitfield name="PER" caption="Time-Out Period" mask="0xF" values="WDT_CONFIG__PER"/>
          <bitfield name="WINDOW" caption="Window Mode Time-Out Period" mask="0xF0" values="WDT_CONFIG__WINDOW"/>
        </register>
        <register name="EWCTRL" offset="0x2" rw="RW" size="1" initval="0x0B" caption="Early Warning Interrupt Control">
          <bitfield name="EWOFFSET" caption="Early Warning Interrupt Time Offset" mask="0xF" values="WDT_EWCTRL__EWOFFSET"/>
        </register>
        <register name="INTENCLR" offset="0x4" rw="RW" size="1" atomic-op="clear:INTENCLR" initval="0x00" caption="Interrupt Enable Clear">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTENSET" offset="0x5" rw="RW" size="1" atomic-op="set:INTENSET" initval="0x00" caption="Interrupt Enable Set">
          <bitfield name="EW" caption="Early Warning Interrupt Enable" mask="0x1"/>
        </register>
        <register name="INTFLAG" offset="0x6" rw="RW" size="1" atomic-op="clear:INTFLAG" initval="0x00" caption="Interrupt Flag Status and Clear">
          <bitfield name="EW" caption="Early Warning" mask="0x1"/>
        </register>
        <register name="SYNCBUSY" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Synchronization Busy">
          <bitfield name="ENABLE" caption="Enable Synchronization Busy" mask="0x2"/>
          <bitfield name="WEN" caption="Window Enable Synchronization Busy" mask="0x4"/>
          <bitfield name="RUNSTDBY" caption="Run During Standby Synchronization Busy" mask="0x8"/>
          <bitfield name="ALWAYSON" caption="Always-On Synchronization Busy" mask="0x10"/>
          <bitfield name="CLEAR" caption="Clear Synchronization Busy" mask="0x20"/>
        </register>
        <register name="CLEAR" offset="0xC" rw="W" access="WSYNC" size="1" initval="0x00" caption="Clear">
          <bitfield name="CLEAR" caption="Watchdog Clear" mask="0xFF" values="WDT_CLEAR__CLEAR"/>
        </register>
      </register-group>
      <value-group name="WDT_CONFIG__PER">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="WDT_CONFIG__WINDOW">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
        <value name="CYC16384" caption="16384 clock cycles" value="0xB"/>
      </value-group>
      <value-group name="WDT_EWCTRL__EWOFFSET">
        <value name="CYC8" caption="8 clock cycles" value="0x0"/>
        <value name="CYC16" caption="16 clock cycles" value="0x1"/>
        <value name="CYC32" caption="32 clock cycles" value="0x2"/>
        <value name="CYC64" caption="64 clock cycles" value="0x3"/>
        <value name="CYC128" caption="128 clock cycles" value="0x4"/>
        <value name="CYC256" caption="256 clock cycles" value="0x5"/>
        <value name="CYC512" caption="512 clock cycles" value="0x6"/>
        <value name="CYC1024" caption="1024 clock cycles" value="0x7"/>
        <value name="CYC2048" caption="2048 clock cycles" value="0x8"/>
        <value name="CYC4096" caption="4096 clock cycles" value="0x9"/>
        <value name="CYC8192" caption="8192 clock cycles" value="0xA"/>
      </value-group>
      <value-group name="WDT_CLEAR__CLEAR">
        <value name="KEY" caption="Clear Key" value="0xA5"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="TQFP100_EC" caption="TQFP100_EC">
      <pin position="1" pad="PA00"/>
      <pin position="2" pad="PA01"/>
      <pin position="3" pad="PC00"/>
      <pin position="4" pad="PC01"/>
      <pin position="5" pad="PC02"/>
      <pin position="6" pad="PC03"/>
      <pin position="7" pad="PA02"/>
      <pin position="8" pad="PA03"/>
      <pin position="9" pad="PB04"/>
      <pin position="10" pad="PB05"/>
      <pin position="11" pad="AVSS"/>
      <pin position="12" pad="AVDD"/>
      <pin position="13" pad="PB06"/>
      <pin position="14" pad="PB07"/>
      <pin position="15" pad="PB08"/>
      <pin position="16" pad="PB09"/>
      <pin position="17" pad="PA04"/>
      <pin position="18" pad="PA05"/>
      <pin position="19" pad="PA06"/>
      <pin position="20" pad="PA07"/>
      <pin position="21" pad="PC05"/>
      <pin position="22" pad="PC06"/>
      <pin position="23" pad="PC07"/>
      <pin position="24" pad="AVSS"/>
      <pin position="25" pad="AVDD"/>
      <pin position="26" pad="PA08"/>
      <pin position="27" pad="PA09"/>
      <pin position="28" pad="PA10"/>
      <pin position="29" pad="PA11"/>
      <pin position="30" pad="PC08"/>
      <pin position="31" pad="PC09"/>
      <pin position="32" pad="PC10"/>
      <pin position="33" pad="PC11"/>
      <pin position="34" pad="PC12"/>
      <pin position="35" pad="PC13"/>
      <pin position="36" pad="AVSSPLL"/>
      <pin position="37" pad="VDD"/>
      <pin position="38" pad="VSS"/>
      <pin position="39" pad="VDDPLL"/>
      <pin position="40" pad="PB12"/>
      <pin position="41" pad="PB13"/>
      <pin position="42" pad="PB14"/>
      <pin position="43" pad="PB15"/>
      <pin position="44" pad="PC14"/>
      <pin position="45" pad="PC15"/>
      <pin position="46" pad="PA12"/>
      <pin position="47" pad="PA13"/>
      <pin position="48" pad="PA14"/>
      <pin position="49" pad="PA15"/>
      <pin position="50" pad="VSS"/>
      <pin position="51" pad="VDD"/>
      <pin position="52" pad="PA16"/>
      <pin position="53" pad="PA17"/>
      <pin position="54" pad="PA18"/>
      <pin position="55" pad="PA19"/>
      <pin position="56" pad="PC16"/>
      <pin position="57" pad="PC17"/>
      <pin position="58" pad="PC18"/>
      <pin position="59" pad="PC19"/>
      <pin position="60" pad="PC20"/>
      <pin position="61" pad="PC21"/>
      <pin position="62" pad="VSS"/>
      <pin position="63" pad="VDD"/>
      <pin position="64" pad="PB16"/>
      <pin position="65" pad="PB17"/>
      <pin position="66" pad="PB18"/>
      <pin position="67" pad="PB19"/>
      <pin position="68" pad="PB20"/>
      <pin position="69" pad="PB21"/>
      <pin position="70" pad="PA20"/>
      <pin position="71" pad="PA21"/>
      <pin position="72" pad="PA22"/>
      <pin position="73" pad="PA23"/>
      <pin position="74" pad="PA24"/>
      <pin position="75" pad="PA25"/>
      <pin position="76" pad="VSS"/>
      <pin position="77" pad="VDD"/>
      <pin position="78" pad="PB22"/>
      <pin position="79" pad="PB23"/>
      <pin position="80" pad="PB24"/>
      <pin position="81" pad="PB25"/>
      <pin position="82" pad="PC24"/>
      <pin position="83" pad="PC25"/>
      <pin position="84" pad="PC26"/>
      <pin position="85" pad="PC27"/>
      <pin position="86" pad="PC28"/>
      <pin position="87" pad="VSS"/>
      <pin position="88" pad="RESET_N"/>
      <pin position="89" pad="VDDCORE"/>
      <pin position="90" pad="VSSCORE"/>
      <pin position="91" pad="VDDOUT"/>
      <pin position="92" pad="VDD"/>
      <pin position="93" pad="PA30"/>
      <pin position="94" pad="PA31"/>
      <pin position="95" pad="PB30"/>
      <pin position="96" pad="PB31"/>
      <pin position="97" pad="PB00"/>
      <pin position="98" pad="PB01"/>
      <pin position="99" pad="PB02"/>
      <pin position="100" pad="PB03"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
