{"Source Block": ["oh/elink/dv/elink_e16_model.v@1370:1384@HdlStmProcess", "\n   assign rxi_assemble_cnt_next[2:0] = burst_tran           ? 3'b100 :\n\t\t\t\t       tran_assembled       ? 3'b000 :\n\t\t\t\t       read_jump            ? 3'b101 :\n\t\t\t\t                              rxi_assemble_cnt_inc[2:0];\n   always @ (posedge rxi_lclk or posedge reset)\n     if (reset)\n       rxi_assemble_cnt[2:0] <= 3'b000;\n     else if(fifo_data_val)\n       rxi_assemble_cnt[2:0] <= rxi_assemble_cnt_next[2:0];\n\n   //# single write transaction completion\n//   assign single_write = access & write & ~(&(datamode[1:0]));\n   assign single_write = 1'b0; // no special treatment for single writes\n   assign single_write_complete = single_write & (rxi_assemble_cnt[2:0] == 3'b100);\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1366:1379", "   assign srcaddr_1500_en  = (rxi_assemble_cnt[2:0] == 3'b110);\n\n   //# Assemble counter\n   assign rxi_assemble_cnt_inc[2:0]  = rxi_assemble_cnt[2:0] + 3'b001;\n\n   assign rxi_assemble_cnt_next[2:0] = burst_tran           ? 3'b100 :\n\t\t\t\t       tran_assembled       ? 3'b000 :\n\t\t\t\t       read_jump            ? 3'b101 :\n\t\t\t\t                              rxi_assemble_cnt_inc[2:0];\n   always @ (posedge rxi_lclk or posedge reset)\n     if (reset)\n       rxi_assemble_cnt[2:0] <= 3'b000;\n     else if(fifo_data_val)\n       rxi_assemble_cnt[2:0] <= rxi_assemble_cnt_next[2:0];\n"]], "Diff Content": {"Delete": [[1375, "   always @ (posedge rxi_lclk or posedge reset)\n"], [1376, "     if (reset)\n"], [1377, "       rxi_assemble_cnt[2:0] <= 3'b000;\n"], [1378, "     else if(fifo_data_val)\n"], [1379, "       rxi_assemble_cnt[2:0] <= rxi_assemble_cnt_next[2:0];\n"]], "Add": [[1379, "   reg [DW-1:0] sync_reg0;\n"], [1379, "   reg [DW-1:0] sync_reg1;\n"], [1379, "   reg [DW-1:0] out;\n"], [1379, "   always @ (posedge clk or posedge reset)\n"], [1379, "     if(reset)\n"], [1379, "       begin\n"], [1379, "\t  sync_reg0[DW-1:0] <= {(DW){1'b0}};\n"], [1379, "\t  sync_reg1[DW-1:0] <= {(DW){1'b0}};\n"], [1379, "\t  out[DW-1:0]       <= {(DW){1'b0}};\n"], [1379, "       end\n"], [1379, "     else\n"], [1379, "       begin\n"], [1379, "\t  sync_reg0[DW-1:0] <= in[DW-1:0];\n"], [1379, "\t  sync_reg1[DW-1:0] <= sync_reg0[DW-1:0];\n"], [1379, "\t  out[DW-1:0]       <= sync_reg1[DW-1:0];\n"], [1379, "       end\n"]]}}