// Seed: 3973515241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wor id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1'd0;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1
    , id_4,
    output logic id_2
);
  assign id_4 = id_1;
  initial if (1) id_2 <= id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout reg id_12;
  inout wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_10,
      id_4,
      id_10,
      id_9
  );
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_14 = -1'b0;
  assign id_14 = {1 + id_6, -1'b0, id_13, 1'b0} ? -1 : -1;
  always @(posedge -1'h0) begin : LABEL_0
    if (-1 >= -1) begin : LABEL_1
      id_12 <= id_1 < 1;
    end else begin : LABEL_2
      id_12 = 1;
    end
  end
endmodule
