/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = !(celloutsig_0_11z[1] ? celloutsig_0_3z[4] : celloutsig_0_6z);
  assign celloutsig_0_22z = ~(celloutsig_0_12z[4] | celloutsig_0_16z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[5] | celloutsig_0_1z[1]) & celloutsig_0_0z[6]);
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_9z) & (in_data[49] | celloutsig_0_12z[3]));
  assign celloutsig_1_4z = ~((in_data[138] | in_data[182]) & (in_data[119] | celloutsig_1_0z));
  assign celloutsig_1_9z = celloutsig_1_4z | in_data[130];
  assign celloutsig_1_18z = celloutsig_1_11z | celloutsig_1_6z[0];
  assign celloutsig_0_19z = celloutsig_0_18z | celloutsig_0_16z[4];
  assign celloutsig_1_14z = celloutsig_1_8z[3] ^ celloutsig_1_11z;
  assign celloutsig_1_11z = ~(celloutsig_1_7z[4] ^ celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_6z[4:0] + { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[190:178], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } + { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_6z[2:1], celloutsig_1_0z } + { celloutsig_1_1z[2], celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_16z } + { celloutsig_1_3z[1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:0] + in_data[9:3];
  assign celloutsig_1_12z = { celloutsig_1_1z[1:0], celloutsig_1_3z } == { celloutsig_1_10z[0], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_23z = celloutsig_0_0z[14:9] && { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[158:156] && in_data[136:134];
  assign celloutsig_0_6z = celloutsig_0_0z[9:0] || { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_8z = celloutsig_1_7z[1] ? { in_data[105:104], celloutsig_1_2z } : { celloutsig_1_6z[4], celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_7z[2] ? celloutsig_0_3z[6:2] : celloutsig_0_8z[5:1];
  assign celloutsig_0_16z = celloutsig_0_9z ? { celloutsig_0_0z[12:10], 2'h3, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z } : { celloutsig_0_10z[11:8], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_5z = celloutsig_0_4z[2:1] !== celloutsig_0_3z[3:2];
  assign celloutsig_0_9z = celloutsig_0_3z[5:3] !== { celloutsig_0_1z[5:4], celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_3z[6:1], celloutsig_0_11z } !== { celloutsig_0_7z[4:3], celloutsig_0_7z };
  assign celloutsig_0_3z = ~ in_data[80:74];
  assign celloutsig_0_4z = ~ { in_data[78:77], celloutsig_0_2z };
  assign celloutsig_0_8z = ~ { in_data[8:5], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_10z = ~ { in_data[36:31], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_2z = ~ celloutsig_1_1z;
  assign celloutsig_1_5z = ~^ { in_data[106], celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[137:132], celloutsig_1_5z } << { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_6z } <<< { celloutsig_1_1z[1:0], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_4z - celloutsig_0_4z;
  assign celloutsig_1_3z = in_data[178:175] ~^ { celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[86:71];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_3z;
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
