#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 05:55:55 2026
# Process ID: 3626316
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3750.823 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
validate_bd_design
regenerate_bd_layout
generate_target all [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1
wait_on_run design_1_axi_smc_2_synth_1
launch_runs design_1_axi_gpio_0_1_synth_1
wait_on_run design_1_axi_gpio_0_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
report_utilization -name utilization_2
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets rv_pl_0_done]
startgroup
make_bd_pins_external  [get_bd_pins rv_pl_0/done]
endgroup
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
validate_bd_design
current_design rtl_1
reset_run design_1_axi_smc_2_synth_1
launch_runs design_1_axi_smc_2_synth_1
wait_on_run design_1_axi_smc_2_synth_1
refresh_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run design_1_axi_smc_2_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 64
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_runs impl_1 -jobs 64
wait_on_run impl_1
close_design
open_run impl_1
