Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/abhinavsen2002/coa Lab/KGP-RISC/CPU_test_isim_beh.exe -prj /home/abhinavsen2002/coa Lab/KGP-RISC/CPU_test_beh.prj work.CPU_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/Xor32.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/Shifter32.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/diff.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/And32.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/Adder32.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/SignExtend.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/RegFile.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/PC.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/MUX3_1.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/MUX3x1_5.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/MUX2_1.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/ipcore_dir/rom.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/ipcore_dir/bram.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/DFF.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/Controller.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/BranchController.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/ALUController.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/ALU.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/CPU.v" into library work
Analyzing Verilog file "/home/abhinavsen2002/coa Lab/KGP-RISC/CPU_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85272 KB
Fuse CPU Usage: 490 ms
Compiling module PC
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module rom
Compiling module MUX3x1_5
Compiling module RegFile
Compiling module Controller
Compiling module ALUController
Compiling module SignExtend
Compiling module MUX2_1
Compiling module Adder32
Compiling module And32
Compiling module Xor32
Compiling module Shifter
Compiling module diff
Compiling module ALU
Compiling module DFF
Compiling module BranchController
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bram
Compiling module MUX3_1
Compiling module CPU
Compiling module CPU_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 28 Verilog Units
Built simulation executable /home/abhinavsen2002/coa Lab/KGP-RISC/CPU_test_isim_beh.exe
Fuse Memory Usage: 2228116 KB
Fuse CPU Usage: 690 ms
GCC CPU Usage: 5100 ms
