# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Divide_By_Two.srcs/sources_1/new/Divide_by_Two.v" \
"../../../../Divide_By_Two.srcs/sim_1/new/Divide_by_Two_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
