# Language of the HDL files
TOPLEVEL_LANG = verilog

# Path to the Verilog source file(s)
VERILOG_SOURCES = adder.v

# Top-level module name in the Verilog file
TOPLEVEL = adder

# Python test file name (without .py)
MODULE = test_adder

# HDL simulator to use (e.g., icarus, verilator, etc.)
SIM = icarus

# Load cocotb's default make rules
include $(shell cocotb-config --makefiles)/Makefile.sim
