ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM3_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM3_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM3_Init:
  28              	.LFB242:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8DB0     		sub	sp, sp, #52
  37              		.cfi_def_cfa_offset 56
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
  49 0012 0293     		str	r3, [sp, #8]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  50              		.loc 1 43 3 is_stmt 1 view .LVU5
  51              		.loc 1 43 18 is_stmt 0 view .LVU6
  52 0014 1248     		ldr	r0, .L7
  53 0016 134A     		ldr	r2, .L7+4
  54 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  55              		.loc 1 44 3 is_stmt 1 view .LVU7
  56              		.loc 1 44 24 is_stmt 0 view .LVU8
  57 001a 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 45 3 is_stmt 1 view .LVU9
  59              		.loc 1 45 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  61              		.loc 1 46 3 is_stmt 1 view .LVU11
  62              		.loc 1 46 21 is_stmt 0 view .LVU12
  63 001e 4FF6FF72 		movw	r2, #65535
  64 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 47 3 is_stmt 1 view .LVU13
  66              		.loc 1 47 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU15
  69              		.loc 1 48 32 is_stmt 0 view .LVU16
  70 0026 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  71              		.loc 1 49 3 is_stmt 1 view .LVU17
  72              		.loc 1 49 23 is_stmt 0 view .LVU18
  73 0028 0323     		movs	r3, #3
  74 002a 0393     		str	r3, [sp, #12]
  50:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  75              		.loc 1 50 3 is_stmt 1 view .LVU19
  51:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  76              		.loc 1 51 3 view .LVU20
  77              		.loc 1 51 24 is_stmt 0 view .LVU21
  78 002c 0123     		movs	r3, #1
  79 002e 0593     		str	r3, [sp, #20]
  52:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 52 3 is_stmt 1 view .LVU22
  53:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 53 3 view .LVU23
  54:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 54 3 view .LVU24
  55:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 55 3 view .LVU25
  84              		.loc 1 55 24 is_stmt 0 view .LVU26
  85 0030 0993     		str	r3, [sp, #36]
  56:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 56 3 is_stmt 1 view .LVU27
  57:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 57 3 view .LVU28
  58:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  88              		.loc 1 58 3 view .LVU29
  89              		.loc 1 58 7 is_stmt 0 view .LVU30
  90 0032 03A9     		add	r1, sp, #12
  91 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 58 6 discriminator 1 view .LVU31
  94 0038 58B9     		cbnz	r0, .L5
  95              	.L2:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  96              		.loc 1 62 3 is_stmt 1 view .LVU32
  97              		.loc 1 62 37 is_stmt 0 view .LVU33
  98 003a 2023     		movs	r3, #32
  99 003c 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 63 3 is_stmt 1 view .LVU34
 101              		.loc 1 63 33 is_stmt 0 view .LVU35
 102 003e 0023     		movs	r3, #0
 103 0040 0293     		str	r3, [sp, #8]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 104              		.loc 1 64 3 is_stmt 1 view .LVU36
 105              		.loc 1 64 7 is_stmt 0 view .LVU37
 106 0042 01A9     		add	r1, sp, #4
 107 0044 0648     		ldr	r0, .L7
 108 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 4


 109              	.LVL2:
 110              		.loc 1 64 6 discriminator 1 view .LVU38
 111 004a 28B9     		cbnz	r0, .L6
 112              	.L1:
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 113              		.loc 1 72 1 view .LVU39
 114 004c 0DB0     		add	sp, sp, #52
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 004e 5DF804FB 		ldr	pc, [sp], #4
 119              	.L5:
 120              		.cfi_restore_state
  60:Core/Src/tim.c ****   }
 121              		.loc 1 60 5 is_stmt 1 view .LVU40
 122 0052 FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 0056 F0E7     		b	.L2
 125              	.L6:
  66:Core/Src/tim.c ****   }
 126              		.loc 1 66 5 view .LVU41
 127 0058 FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129              		.loc 1 72 1 is_stmt 0 view .LVU42
 130 005c F6E7     		b	.L1
 131              	.L8:
 132 005e 00BF     		.align	2
 133              	.L7:
 134 0060 00000000 		.word	htim3
 135 0064 00040040 		.word	1073742848
 136              		.cfi_endproc
 137              	.LFE242:
 139              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_TIM_Encoder_MspInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	HAL_TIM_Encoder_MspInit:
 147              	.LVL5:
 148              	.LFB243:
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
  75:Core/Src/tim.c **** {
 149              		.loc 1 75 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 32
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		.loc 1 75 1 is_stmt 0 view .LVU44
 154 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 5


 155              		.cfi_def_cfa_offset 8
 156              		.cfi_offset 4, -8
 157              		.cfi_offset 14, -4
 158 0002 88B0     		sub	sp, sp, #32
 159              		.cfi_def_cfa_offset 40
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 160              		.loc 1 77 3 is_stmt 1 view .LVU45
 161              		.loc 1 77 20 is_stmt 0 view .LVU46
 162 0004 0023     		movs	r3, #0
 163 0006 0393     		str	r3, [sp, #12]
 164 0008 0493     		str	r3, [sp, #16]
 165 000a 0593     		str	r3, [sp, #20]
 166 000c 0693     		str	r3, [sp, #24]
 167 000e 0793     		str	r3, [sp, #28]
  78:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 168              		.loc 1 78 3 is_stmt 1 view .LVU47
 169              		.loc 1 78 23 is_stmt 0 view .LVU48
 170 0010 0268     		ldr	r2, [r0]
 171              		.loc 1 78 5 view .LVU49
 172 0012 184B     		ldr	r3, .L13
 173 0014 9A42     		cmp	r2, r3
 174 0016 01D0     		beq	.L12
 175              	.LVL6:
 176              	.L9:
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  83:Core/Src/tim.c ****     /* TIM3 clock enable */
  84:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  87:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
  88:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
  89:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
  90:Core/Src/tim.c ****     */
  91:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
  92:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  94:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
  96:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****     /* TIM3 interrupt Init */
  99:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 100:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c **** }
 177              		.loc 1 105 1 view .LVU50
 178 0018 08B0     		add	sp, sp, #32
 179              		.cfi_remember_state
 180              		.cfi_def_cfa_offset 8
 181              		@ sp needed
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 6


 182 001a 10BD     		pop	{r4, pc}
 183              	.LVL7:
 184              	.L12:
 185              		.cfi_restore_state
  84:Core/Src/tim.c **** 
 186              		.loc 1 84 5 is_stmt 1 view .LVU51
 187              	.LBB2:
  84:Core/Src/tim.c **** 
 188              		.loc 1 84 5 view .LVU52
 189 001c 0024     		movs	r4, #0
 190 001e 0194     		str	r4, [sp, #4]
  84:Core/Src/tim.c **** 
 191              		.loc 1 84 5 view .LVU53
 192 0020 03F50D33 		add	r3, r3, #144384
 193 0024 1A6C     		ldr	r2, [r3, #64]
 194 0026 42F00202 		orr	r2, r2, #2
 195 002a 1A64     		str	r2, [r3, #64]
  84:Core/Src/tim.c **** 
 196              		.loc 1 84 5 view .LVU54
 197 002c 1A6C     		ldr	r2, [r3, #64]
 198 002e 02F00202 		and	r2, r2, #2
 199 0032 0192     		str	r2, [sp, #4]
  84:Core/Src/tim.c **** 
 200              		.loc 1 84 5 view .LVU55
 201 0034 019A     		ldr	r2, [sp, #4]
 202              	.LBE2:
  84:Core/Src/tim.c **** 
 203              		.loc 1 84 5 view .LVU56
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 204              		.loc 1 86 5 view .LVU57
 205              	.LBB3:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 206              		.loc 1 86 5 view .LVU58
 207 0036 0294     		str	r4, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 208              		.loc 1 86 5 view .LVU59
 209 0038 1A6B     		ldr	r2, [r3, #48]
 210 003a 42F00202 		orr	r2, r2, #2
 211 003e 1A63     		str	r2, [r3, #48]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 212              		.loc 1 86 5 view .LVU60
 213 0040 1B6B     		ldr	r3, [r3, #48]
 214 0042 03F00203 		and	r3, r3, #2
 215 0046 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 216              		.loc 1 86 5 view .LVU61
 217 0048 029B     		ldr	r3, [sp, #8]
 218              	.LBE3:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 219              		.loc 1 86 5 view .LVU62
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 91 5 view .LVU63
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221              		.loc 1 91 25 is_stmt 0 view .LVU64
 222 004a 3023     		movs	r3, #48
 223 004c 0393     		str	r3, [sp, #12]
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 7


 224              		.loc 1 92 5 is_stmt 1 view .LVU65
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 225              		.loc 1 92 26 is_stmt 0 view .LVU66
 226 004e 0223     		movs	r3, #2
 227 0050 0493     		str	r3, [sp, #16]
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 93 5 is_stmt 1 view .LVU67
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229              		.loc 1 93 26 is_stmt 0 view .LVU68
 230 0052 0122     		movs	r2, #1
 231 0054 0592     		str	r2, [sp, #20]
  94:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 232              		.loc 1 94 5 is_stmt 1 view .LVU69
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 233              		.loc 1 95 5 view .LVU70
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 234              		.loc 1 95 31 is_stmt 0 view .LVU71
 235 0056 0793     		str	r3, [sp, #28]
  96:Core/Src/tim.c **** 
 236              		.loc 1 96 5 is_stmt 1 view .LVU72
 237 0058 03A9     		add	r1, sp, #12
 238 005a 0748     		ldr	r0, .L13+4
 239              	.LVL8:
  96:Core/Src/tim.c **** 
 240              		.loc 1 96 5 is_stmt 0 view .LVU73
 241 005c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL9:
  99:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 243              		.loc 1 99 5 is_stmt 1 view .LVU74
 244 0060 2246     		mov	r2, r4
 245 0062 2146     		mov	r1, r4
 246 0064 1D20     		movs	r0, #29
 247 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 248              	.LVL10:
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 249              		.loc 1 100 5 view .LVU75
 250 006a 1D20     		movs	r0, #29
 251 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 252              	.LVL11:
 253              		.loc 1 105 1 is_stmt 0 view .LVU76
 254 0070 D2E7     		b	.L9
 255              	.L14:
 256 0072 00BF     		.align	2
 257              	.L13:
 258 0074 00040040 		.word	1073742848
 259 0078 00040240 		.word	1073873920
 260              		.cfi_endproc
 261              	.LFE243:
 263              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_TIM_Encoder_MspDeInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	HAL_TIM_Encoder_MspDeInit:
 271              	.LVL12:
 272              	.LFB244:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 8


 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 108:Core/Src/tim.c **** {
 273              		.loc 1 108 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 108 1 is_stmt 0 view .LVU78
 278 0000 08B5     		push	{r3, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 282              		.loc 1 110 3 is_stmt 1 view .LVU79
 283              		.loc 1 110 23 is_stmt 0 view .LVU80
 284 0002 0268     		ldr	r2, [r0]
 285              		.loc 1 110 5 view .LVU81
 286 0004 084B     		ldr	r3, .L19
 287 0006 9A42     		cmp	r2, r3
 288 0008 00D0     		beq	.L18
 289              	.LVL13:
 290              	.L15:
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 115:Core/Src/tim.c ****     /* Peripheral clock disable */
 116:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 119:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 120:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 121:Core/Src/tim.c ****     */
 122:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_5);
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 125:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c **** }
 291              		.loc 1 130 1 view .LVU82
 292 000a 08BD     		pop	{r3, pc}
 293              	.LVL14:
 294              	.L18:
 116:Core/Src/tim.c **** 
 295              		.loc 1 116 5 is_stmt 1 view .LVU83
 296 000c 074A     		ldr	r2, .L19+4
 297 000e 136C     		ldr	r3, [r2, #64]
 298 0010 23F00203 		bic	r3, r3, #2
 299 0014 1364     		str	r3, [r2, #64]
 122:Core/Src/tim.c **** 
 300              		.loc 1 122 5 view .LVU84
 301 0016 3021     		movs	r1, #48
 302 0018 0548     		ldr	r0, .L19+8
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 9


 303              	.LVL15:
 122:Core/Src/tim.c **** 
 304              		.loc 1 122 5 is_stmt 0 view .LVU85
 305 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 306              	.LVL16:
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 307              		.loc 1 125 5 is_stmt 1 view .LVU86
 308 001e 1D20     		movs	r0, #29
 309 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 310              	.LVL17:
 311              		.loc 1 130 1 is_stmt 0 view .LVU87
 312 0024 F1E7     		b	.L15
 313              	.L20:
 314 0026 00BF     		.align	2
 315              	.L19:
 316 0028 00040040 		.word	1073742848
 317 002c 00380240 		.word	1073887232
 318 0030 00040240 		.word	1073873920
 319              		.cfi_endproc
 320              	.LFE244:
 322              		.global	htim3
 323              		.section	.bss.htim3,"aw",%nobits
 324              		.align	2
 327              	htim3:
 328 0000 00000000 		.space	72
 328      00000000 
 328      00000000 
 328      00000000 
 328      00000000 
 329              		.text
 330              	.Letext0:
 331              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 332              		.file 3 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 333              		.file 4 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 334              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 335              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 336              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 337              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 338              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 339              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 340              		.file 11 "Core/Inc/tim.h"
 341              		.file 12 "Core/Inc/main.h"
 342              		.file 13 "<built-in>"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:21     .text.MX_TIM3_Init:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:27     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:134    .text.MX_TIM3_Init:00000060 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:327    .bss.htim3:00000000 htim3
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:140    .text.HAL_TIM_Encoder_MspInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:146    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:258    .text.HAL_TIM_Encoder_MspInit:00000074 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:264    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:270    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:316    .text.HAL_TIM_Encoder_MspDeInit:00000028 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccq4kPGY.s:324    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
