Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Aug 15 23:10:06 2020
| Host         : dereck running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/test_pattern1_timing_synth.rpt
| Design       : test_pattern1
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.962ns (22.456%)  route 3.322ns (77.544%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
                         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, unplaced)        0.835     2.037    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.269 f  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_14/O
                         net (fo=3, unplaced)         0.600     2.869    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_14_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     2.974 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_6/O
                         net (fo=2, unplaced)         0.949     3.923    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     4.028 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_2/O
                         net (fo=1, unplaced)         0.938     4.966    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     5.071 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_1/O
                         net (fo=1, unplaced)         0.000     5.071    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125[6]_i_1_n_0
                         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
                         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.058    10.770    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_4_reg_125_reg[6]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  5.699    




