\doxysection{Référence de la structure FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}
\hypertarget{struct_f_m_c___bank1___type_def}{}\label{struct_f_m_c___bank1___type_def}\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}


Flexible Memory Controller.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsubsection*{Attributs publics}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1___type_def_a161ea3265a8e17e5c7ef12f7ea19ff52}{BTCR}} \mbox{[}8\mbox{]}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1___type_def_aa0701158a9d65df29628839619b8dc1b}{PCSCNTR}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
Flexible Memory Controller. 

\doxysubsection{Documentation des données membres}
\Hypertarget{struct_f_m_c___bank1___type_def_a161ea3265a8e17e5c7ef12f7ea19ff52}\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BTCR}{BTCR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank1___type_def_a161ea3265a8e17e5c7ef12f7ea19ff52} 
\+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+BTCR\mbox{[}8\mbox{]}}

NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C \Hypertarget{struct_f_m_c___bank1___type_def_aa0701158a9d65df29628839619b8dc1b}\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}!PCSCNTR@{PCSCNTR}}
\index{PCSCNTR@{PCSCNTR}!FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCSCNTR}{PCSCNTR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank1___type_def_aa0701158a9d65df29628839619b8dc1b} 
\+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+PCSCNTR}

PSRAM chip-\/select counter register, Address offset\+: 0x20 