{"sha": "edf1fd6defa3ed02f1079376b0eecd51cbcb3e44", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWRmMWZkNmRlZmEzZWQwMmYxMDc5Mzc2YjBlZWNkNTFjYmNiM2U0NA==", "commit": {"author": {"name": "Venkataramanan Kumar", "email": "venkataramanan.kumar@amd.com", "date": "2015-06-05T06:38:32Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "vekumar@gcc.gnu.org", "date": "2015-06-05T06:38:32Z"}, "message": "sse.md (sse3_mwait): Swap the operand constriants.\n\n2015-06-05  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n\n        * config/i386/sse.md (sse3_mwait): Swap the operand constriants.\n\nFrom-SVN: r224146", "tree": {"sha": "6613818f014f228c282637b0c4bf5889fdf609be", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6613818f014f228c282637b0c4bf5889fdf609be"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44", "html_url": "https://github.com/Rust-GCC/gccrs/commit/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44/comments", "author": null, "committer": null, "parents": [{"sha": "14ae1d88b337dcd79f6bfe29263b8a8ae07c38b3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/14ae1d88b337dcd79f6bfe29263b8a8ae07c38b3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/14ae1d88b337dcd79f6bfe29263b8a8ae07c38b3"}], "stats": {"total": 12, "additions": 9, "deletions": 3}, "files": [{"sha": "5eb2f40239e69007ac18208d998a7ec738fa41ab", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=edf1fd6defa3ed02f1079376b0eecd51cbcb3e44", "patch": "@@ -1,3 +1,7 @@\n+2015-06-05  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n+\n+\t* config/i386/sse.md (sse3_mwait): Swap the operand constriants.\n+\n 2015-06-04  DJ Delorie  <dj@redhat.com>\n \n \t* config/msp430/msp430.md (movsi_s): New.  Special case for"}, {"sha": "4ef51d668034a6ed6c5a5ac6c4a9cf1d9ac70f31", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 5, "deletions": 3, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/edf1fd6defa3ed02f1079376b0eecd51cbcb3e44/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=edf1fd6defa3ed02f1079376b0eecd51cbcb3e44", "patch": "@@ -13218,10 +13218,12 @@\n    (set_attr \"atom_sse_attr\" \"fence\")\n    (set_attr \"memory\" \"unknown\")])\n \n-\n+;; As per AMD and Intel ISA manuals, the first operand is extensions\n+;; and it goes to %ecx. The second operand received is hints and it goes\n+;; to %eax.\n (define_insn \"sse3_mwait\"\n-  [(unspec_volatile [(match_operand:SI 0 \"register_operand\" \"a\")\n-\t\t     (match_operand:SI 1 \"register_operand\" \"c\")]\n+  [(unspec_volatile [(match_operand:SI 0 \"register_operand\" \"c\")\n+\t\t     (match_operand:SI 1 \"register_operand\" \"a\")]\n \t\t    UNSPECV_MWAIT)]\n   \"TARGET_SSE3\"\n ;; 64bit version is \"mwait %rax,%rcx\". But only lower 32bits are used."}]}