INSTANCE_TOGGLE_RATE {
peu_sub/ios_top0/link0_axi_interleaving_sram/ram_2p_1024x144_0 0.7
peu_sub/ios_top0/link0_axi_interleaving_sram/ram_2p_1024x144_1 0.7
peu_sub/ios_top0/link0_axi_master_rfifo/ram_2p_32x80_0 0.7
peu_sub/ios_top0/link0_axi_master_rfifo/ram_2p_32x80_1 0.7
peu_sub/ios_top0/link0_axi_master_rfifo/ram_2p_32x80_2 0.7
peu_sub/ios_top0/link0_axi_master_rfifo/ram_2p_32x80_3 0.7
peu_sub/ios_top0/link0_axi_slave_rd_reorder_ram/ram_2p_1024x144_0 0.7
peu_sub/ios_top0/link0_axi_slave_rd_reorder_ram/ram_2p_1024x144_1 0.7
peu_sub/ios_top0/link0_axi_slave_rfifo/ram_2p_32x80_0 0.7
peu_sub/ios_top0/link0_axi_slave_rfifo/ram_2p_32x80_1 0.7
peu_sub/ios_top0/link0_axi_slave_rfifo/ram_2p_32x80_2 0.7
peu_sub/ios_top0/link0_axi_slave_rfifo/ram_2p_32x84 0.7
peu_sub/ios_top0/link0_cpl_fifo_ram/ram_2p_1048x144_0 0.7
peu_sub/ios_top0/link0_cpl_fifo_ram/ram_2p_1048x144_1 0.7
peu_sub/ios_top0/link0_inbound_dma_ram/ram_2p_512x72_0 0.7
peu_sub/ios_top0/link0_inbound_dma_ram/ram_2p_512x72_1 0.7
peu_sub/ios_top0/link0_inbound_dma_ram/ram_2p_512x72_2 0.7
peu_sub/ios_top0/link0_inbound_dma_ram/ram_2p_512x72_3 0.7
peu_sub/ios_top0/link0_np_fifo_ram/ram_2p_127x144_0 0.7
peu_sub/ios_top0/link0_np_fifo_ram/ram_2p_127x144_1 0.7
peu_sub/ios_top0/link0_outbound_dma_fifo/ram_2p_512x72_0 0.7
peu_sub/ios_top0/link0_outbound_dma_fifo/ram_2p_512x72_1 0.7
peu_sub/ios_top0/link0_outbound_dma_fifo/ram_2p_512x72_2 0.7
peu_sub/ios_top0/link0_outbound_dma_fifo/ram_2p_512x72_3 0.7
peu_sub/ios_top0/link0_p_fifo_ram/ram_2p_273x144_0 0.7
peu_sub/ios_top0/link0_p_fifo_ram/ram_2p_273x144_1 0.7
peu_sub/ios_top0/link0_replay_buffer_ram/ram_1p_273x144_0 0.7
peu_sub/ios_top0/link0_replay_buffer_ram/ram_1p_273x144_1 0.7
peu_sub/ios_top0/link0_split_cpl_table_byte_cnt_ram/ram_2p_64x13 0.7
peu_sub/ios_top0/link0_split_cpl_table_state/ram_2p_64x102 0.7
peu_sub/ios_top0/link0_split_cpl_table_timer_ram/ram_2p_64x16 0.7
peu_sub/ios_top0/link1_axi_interleaving_sram/ram_2p_1024x144_0 0.7
peu_sub/ios_top0/link1_axi_interleaving_sram/ram_2p_1024x144_1 0.7
peu_sub/ios_top0/link1_axi_master_rfifo/ram_2p_32x80_0 0.7
peu_sub/ios_top0/link1_axi_master_rfifo/ram_2p_32x80_1 0.7
peu_sub/ios_top0/link1_axi_master_rfifo/ram_2p_32x80_2 0.7
peu_sub/ios_top0/link1_axi_master_rfifo/ram_2p_32x80_3 0.7
peu_sub/ios_top0/link1_axi_slave_rd_reorder_ram/ram_2p_2048x72_0 0.7
peu_sub/ios_top0/link1_axi_slave_rd_reorder_ram/ram_2p_2048x72_1 0.7
peu_sub/ios_top0/link1_axi_slave_rfifo/ram_2p_32x80_0 0.7
peu_sub/ios_top0/link1_axi_slave_rfifo/ram_2p_32x80_1 0.7
peu_sub/ios_top0/link1_axi_slave_rfifo/ram_2p_32x80_2 0.7
peu_sub/ios_top0/link1_axi_slave_rfifo/ram_2p_32x80_3 0.7
peu_sub/ios_top0/link1_cpl_fifo_ram/ram_2p_2096x72_0 0.7
peu_sub/ios_top0/link1_cpl_fifo_ram/ram_2p_2096x72_1 0.7
peu_sub/ios_top0/link1_inbound_dma_ram/ram_2p_512x24 0.7
peu_sub/ios_top0/link1_inbound_dma_ram/ram_2p_512x72_0 0.7
peu_sub/ios_top0/link1_inbound_dma_ram/ram_2p_512x72_1 0.7
peu_sub/ios_top0/link1_inbound_dma_ram/ram_2p_512x72_2 0.7
peu_sub/ios_top0/link1_inbound_dma_ram/ram_2p_512x72_3 0.7
peu_sub/ios_top0/link1_outbound_dma_fifo/ram_2p_512x24 0.7
peu_sub/ios_top0/link1_outbound_dma_fifo/ram_2p_512x72_0 0.7
peu_sub/ios_top0/link1_outbound_dma_fifo/ram_2p_512x72_1 0.7
peu_sub/ios_top0/link1_outbound_dma_fifo/ram_2p_512x72_2 0.7
peu_sub/ios_top0/link1_outbound_dma_fifo/ram_2p_512x72_3 0.7
peu_sub/ios_top0/link1_pnp_fifo_ram/ram_2p_384x144 0.7
peu_sub/ios_top0/link1_replay_buffer_ram/ram_1p_320x144 0.7
peu_sub/ios_top0/link1_split_cpl_table_byte_cnt_ram/ram_2p_64x13 0.7
peu_sub/ios_top0/link1_split_cpl_table_state/ram_2p_64x102 0.7
peu_sub/ios_top0/link1_split_cpl_table_timer_ram/ram_2p_64x16 0.7
peu_sub/ios_top1_inst_ios_top1/axi_interleaving_sram/ram_2p_1024x144_0 0.7
peu_sub/ios_top1_inst_ios_top1/axi_interleaving_sram/ram_2p_1024x144_1 0.7
peu_sub/ios_top1_inst_ios_top1/axi_master_rfifo/ram_2p_32x80_0 0.7
peu_sub/ios_top1_inst_ios_top1/axi_master_rfifo/ram_2p_32x80_1 0.7
peu_sub/ios_top1_inst_ios_top1/axi_master_rfifo/ram_2p_32x80_2 0.7
peu_sub/ios_top1_inst_ios_top1/axi_master_rfifo/ram_2p_32x80_3 0.7
peu_sub/ios_top1_inst_ios_top1/axi_slave_rd_reorder_ram/ram_2p_4096x39_0 0.7
peu_sub/ios_top1_inst_ios_top1/axi_slave_rd_reorder_ram/ram_2p_4096x39_1 0.7
peu_sub/ios_top1_inst_ios_top1/axi_slave_rfifo/ram_2p_32x80_0 0.7
peu_sub/ios_top1_inst_ios_top1/axi_slave_rfifo/ram_2p_32x80_1 0.7
peu_sub/ios_top1_inst_ios_top1/axi_slave_rfifo/ram_2p_32x80_2 0.7
peu_sub/ios_top1_inst_ios_top1/axi_slave_rfifo/ram_2p_32x80_3 0.7
peu_sub/ios_top1_inst_ios_top1/cpl_fifo_ram/ram_2p_192x39 0.7
peu_sub/ios_top1_inst_ios_top1/cpl_fifo_ram/ram_2p_4096x39_0 0.7
peu_sub/ios_top1_inst_ios_top1/cpl_fifo_ram/ram_2p_4096x39_1 0.7
peu_sub/ios_top1_inst_ios_top1/inbound_dma_ram/ram_2p_512x24 0.7
peu_sub/ios_top1_inst_ios_top1/inbound_dma_ram/ram_2p_512x72_0 0.7
peu_sub/ios_top1_inst_ios_top1/inbound_dma_ram/ram_2p_512x72_1 0.7
peu_sub/ios_top1_inst_ios_top1/inbound_dma_ram/ram_2p_512x72_2 0.7
peu_sub/ios_top1_inst_ios_top1/inbound_dma_ram/ram_2p_512x72_3 0.7
peu_sub/ios_top1_inst_ios_top1/outbound_dma_fifo/ram_2p_512x24 0.7
peu_sub/ios_top1_inst_ios_top1/outbound_dma_fifo/ram_2p_512x72_0 0.7
peu_sub/ios_top1_inst_ios_top1/outbound_dma_fifo/ram_2p_512x72_1 0.7
peu_sub/ios_top1_inst_ios_top1/outbound_dma_fifo/ram_2p_512x72_2 0.7
peu_sub/ios_top1_inst_ios_top1/outbound_dma_fifo/ram_2p_512x72_3 0.7
peu_sub/ios_top1_inst_ios_top1/pnp_fifo_ram/ram_2p_1280x39 0.7
peu_sub/ios_top1_inst_ios_top1/replay_buffer_ram/ram_1p_1152x39 0.7
peu_sub/ios_top1_inst_ios_top1/split_cpl_table_byte_cnt_ram/ram_2p_64x13 0.7
peu_sub/ios_top1_inst_ios_top1/split_cpl_table_state/ram_2p_64x102 0.7
peu_sub/ios_top1_inst_ios_top1/split_cpl_table_timer_ram/ram_2p_64x16 0.7
peu_sub/mmu/u_tbuone_1_wrap/u_tbu_one_rf_wrap/ram_1p_128x75 0.7
peu_sub/mmu/u_tbuzero_0_wrap/u_tbu_zero_rf_wrap/ram_1p_128x75 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_mtlb_wc_way0/ram_1p_544x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_mtlb_wc_way1/ram_1p_544x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_mtlb_wc_way2/ram_1p_544x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_mtlb_wc_way3/ram_1p_544x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_pfb_ip2p_way0/ram_1p_64x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_pfb_ip2p_way1/ram_1p_64x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_pfb_ip2p_way2/ram_1p_64x128 0.7
peu_sub/mmu/u_tcu_wrap/u_tcu_rf_wrap/u_smmu_rf_wrap_tcu_pfb_ip2p_way3/ram_1p_64x128 0.7
peu_sub/state_monitor_inst_peu0_c0_ltssm_monitor/rf_wrapper/ram_2p_128x32 0.7
}
