INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/ALUDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/EXTEND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXTEND
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/EX_M_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_M_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/HazardUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/ID_EX_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/IF_ID_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/InstMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/M_W_PipeReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W_PipeReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/OTTER_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/ThreeByOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeByOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/TwoByOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoByOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopReset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PCTargetE' is already implicitly declared on line 107 [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:205]
WARNING: [VRFC 10-2938] 'ALUResultM' is already implicitly declared on line 213 [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:228]
WARNING: [VRFC 10-2938] 'RdW' is already implicitly declared on line 160 [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:256]
WARNING: [VRFC 10-2938] 'ResultW' is already implicitly declared on line 161 [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:257]
WARNING: [VRFC 10-2938] 'ForwardAE' is already implicitly declared on line 213 [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:263]
WARNING: [VRFC 10-2938] 'StallF' is already implicitly declared on line 266 [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:270]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:111]
WARNING: [VRFC 10-3380] identifier 'StallD' is used before its declaration [C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rmleo/Desktop/CPE333/Pipeline/Pipeline.srcs/sim_1/new/OTTER_MCU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU_tb
