# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../audio_1.gen/sources_1/ip/fifo_buffer/sim/fifo_buffer.v" \
"../../../../audio_1.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../audio_1.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../../audio_1.srcs/sources_1/imports/Downloads/pdm_demodulator.v" \
"../../../../audio_1.srcs/sources_1/imports/Downloads/pdm_modulator.v" \

sv xil_defaultlib  \
"../../../../audio_1.srcs/sources_1/new/audio_toplevel.sv" \
"../../../../audio_1.srcs/sources_1/new/diff_clk.sv" \
"../../../../audio_1.srcs/sources_1/imports/audio_2/down_sampling.sv" \
"../../../../audio_1.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
