# vsim -debugDB -l test_edge_detector.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 18:53:07 on Oct 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# Loading work.edge_detector(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# t=15 PASS: Reset behavior is correct
# t=50 PASS: Rising edge detection is correct
# t=110 PASS: Falling edge detection is correct
# t=130 Testing stability (no edges)
# t=170 PASS: No spurious pulses detected
# t=370 PASS: No spurious pulses detected during extended stability
# t=370 Testing reset during operation
# t=450 PASS: Mid-operation reset handled correctly
# t=450 All tests completed
# ** Note: $finish    : ../tb/test_bench.v(109)
#    Time: 450 ns  Iteration: 1  Instance: /test_bench
# End time: 18:53:07 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
