

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Fri Dec  6 14:23:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1737|     1737| 17.370 us | 17.370 us |  1737|  1737|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     1736|     1736|       434|          -|          -|     4|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      432|      432|        18|          -|          -|    24|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       16|       16|        11|          -|          -|     1|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.13ns)   --->   "%icmp_ln236 = icmp eq i3 %i_0, -4" [./layer.h:236]   --->   Operation 17 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:236]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %3, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_81 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:241]   --->   Operation 22 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %tmp_81 to i8" [./layer.h:241]   --->   Operation 23 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i6 %tmp_81 to i7" [./layer.h:241]   --->   Operation 24 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:241]   --->   Operation 25 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i4 %tmp_82 to i7" [./layer.h:241]   --->   Operation 26 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln1116 = sub i7 %zext_ln1116_5, %zext_ln1116_6" [./layer.h:241]   --->   Operation 27 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %sub_ln1116 to i8" [./layer.h:241]   --->   Operation 28 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln1116 = add i8 3, %sext_ln1116" [./layer.h:241]   --->   Operation 29 'add' 'add_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 30 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_3 = getelementptr [24 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 31 'getelementptr' 'input_1_0_V_addr_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i8 %add_ln1116 to i6" [./layer.h:241]   --->   Operation 32 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln1117, i5 0)" [./layer.h:241]   --->   Operation 33 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1116, i3 0)" [./layer.h:241]   --->   Operation 34 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%sub_ln1117 = sub i11 %p_shl2_cast, %p_shl3_cast" [./layer.h:241]   --->   Operation 35 'sub' 'sub_ln1117' <Predicate = (!icmp_ln236)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_0, i5 0)" [./layer.h:239]   --->   Operation 36 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i8 %tmp_83, %zext_ln1116" [./layer.h:239]   --->   Operation 37 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 39 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 40 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%k_0_0 = phi i5 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:238]   --->   Operation 41 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln238 = icmp eq i5 %k_0_0, -8" [./layer.h:238]   --->   Operation 42 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 43 'speclooptripcount' 'empty_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln238 = add i5 %k_0_0, 1" [./layer.h:238]   --->   Operation 44 'add' 'add_ln238' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:238]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [./layer.h:238]   --->   Operation 47 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i5 %k_0_0 to i8" [./layer.h:241]   --->   Operation 48 'zext' 'zext_ln1117' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i5 %k_0_0 to i11" [./layer.h:241]   --->   Operation 49 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln1117 = add i11 %sub_ln1117, %zext_ln1117_1" [./layer.h:241]   --->   Operation 50 'add' 'add_ln1117' <Predicate = (!icmp_ln238)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i11 %add_ln1117 to i64" [./layer.h:241]   --->   Operation 51 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%input_2_V_addr_3 = getelementptr [576 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_2" [./layer.h:241]   --->   Operation 52 'getelementptr' 'input_2_V_addr_3' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.91ns)   --->   "%add_ln203 = add i8 %sub_ln203, %zext_ln1117" [./layer.h:239]   --->   Operation 53 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %add_ln203 to i64" [./layer.h:239]   --->   Operation 54 'sext' 'sext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [96 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 55 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "store i40 0, i40* %output_0_V_addr, align 8" [./layer.h:239]   --->   Operation 56 'store' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 57 'br' <Predicate = (!icmp_ln238)> <Delay = 1.76>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 58 'specregionend' 'empty_474' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 59 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%l_0_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %xor_ln240, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2 ]" [./layer.h:240]   --->   Operation 60 'phi' 'l_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i3 %l_0_0_0 to i8" [./layer.h:241]   --->   Operation 61 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.87ns)   --->   "%add_ln1116_1 = add i8 %zext_ln1116_7, %sext_ln1116" [./layer.h:241]   --->   Operation 62 'add' 'add_ln1116_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1117_1 = trunc i8 %add_ln1116_1 to i6" [./layer.h:241]   --->   Operation 63 'trunc' 'trunc_ln1117_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i8 %add_ln1116_1 to i64" [./layer.h:241]   --->   Operation 64 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [24 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_3" [./layer.h:241]   --->   Operation 65 'getelementptr' 'input_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln1117_1, i5 0)" [./layer.h:241]   --->   Operation 66 'bitconcatenate' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1116_1, i3 0)" [./layer.h:241]   --->   Operation 67 'bitconcatenate' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_1 = sub i11 %p_shl8_cast, %p_shl9_cast" [./layer.h:241]   --->   Operation 68 'sub' 'sub_ln1117_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i11 %zext_ln1117_1, %sub_ln1117_1" [./layer.h:241]   --->   Operation 69 'add' 'add_ln1117_1' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [./layer.h:241]   --->   Operation 70 'zext' 'zext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [576 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_3" [./layer.h:241]   --->   Operation 71 'getelementptr' 'input_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (2.32ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 72 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 73 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%or_ln240 = or i3 %l_0_0_0, 1" [./layer.h:240]   --->   Operation 74 'or' 'or_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%zext_ln1116_8 = zext i3 %or_ln240 to i8" [./layer.h:241]   --->   Operation 75 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln1116_2 = add i8 %zext_ln1116_8, %sext_ln1116" [./layer.h:241]   --->   Operation 76 'add' 'add_ln1116_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1117_2 = trunc i8 %add_ln1116_2 to i6" [./layer.h:241]   --->   Operation 77 'trunc' 'trunc_ln1117_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 78 [1/2] (2.32ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 78 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 79 [1/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 79 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i8 %add_ln1116_2 to i64" [./layer.h:241]   --->   Operation 80 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_1 = getelementptr [24 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_4" [./layer.h:241]   --->   Operation 81 'getelementptr' 'input_1_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln1117_2, i5 0)" [./layer.h:241]   --->   Operation 82 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1116_2, i3 0)" [./layer.h:241]   --->   Operation 83 'bitconcatenate' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_2 = sub i11 %p_shl6_cast, %p_shl7_cast" [./layer.h:241]   --->   Operation 84 'sub' 'sub_ln1117_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_2 = add i11 %zext_ln1117_1, %sub_ln1117_2" [./layer.h:241]   --->   Operation 85 'add' 'add_ln1117_2' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i11 %add_ln1117_2 to i64" [./layer.h:241]   --->   Operation 86 'zext' 'zext_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input_2_V_addr_1 = getelementptr [576 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_4" [./layer.h:241]   --->   Operation 87 'getelementptr' 'input_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (2.32ns)   --->   "%input_1_0_V_load_1 = load i40* %input_1_0_V_addr_1, align 8" [./layer.h:241]   --->   Operation 88 'load' 'input_1_0_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%input_2_V_load_1 = load i40* %input_2_V_addr_1, align 8" [./layer.h:241]   --->   Operation 89 'load' 'input_2_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_V_load to i56" [./layer.h:241]   --->   Operation 90 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_V_load to i56" [./layer.h:241]   --->   Operation 91 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192, %sext_ln1192_1" [./layer.h:241]   --->   Operation 92 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 93 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 94 [1/2] (2.32ns)   --->   "%input_1_0_V_load_1 = load i40* %input_1_0_V_addr_1, align 8" [./layer.h:241]   --->   Operation 94 'load' 'input_1_0_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%input_2_V_load_1 = load i40* %input_2_V_addr_1, align 8" [./layer.h:241]   --->   Operation 95 'load' 'input_2_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 96 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 96 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %output_0_V_load, i16 0)" [./layer.h:241]   --->   Operation 97 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %shl_ln, %mul_ln1192" [./layer.h:241]   --->   Operation 98 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i40 %input_1_0_V_load_1 to i56" [./layer.h:241]   --->   Operation 99 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i40 %input_2_V_load_1 to i56" [./layer.h:241]   --->   Operation 100 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (8.51ns)   --->   "%mul_ln1192_1 = mul i56 %sext_ln1192_2, %sext_ln1192_3" [./layer.h:241]   --->   Operation 101 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_84 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:241]   --->   Operation 102 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.56>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind" [./layer.h:241]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_84, i16 0)" [./layer.h:241]   --->   Operation 104 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (3.31ns)   --->   "%add_ln1192_2 = add i56 %shl_ln728_1, %mul_ln1192_1" [./layer.h:241]   --->   Operation 105 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_2, i32 16, i32 55)" [./layer.h:241]   --->   Operation 106 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_s, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 107 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln240_1 = or i3 %l_0_0_0, 2" [./layer.h:240]   --->   Operation 108 'or' 'or_ln240_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.13ns)   --->   "%icmp_ln240 = icmp eq i3 %or_ln240_1, -2" [./layer.h:240]   --->   Operation 109 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 110 'speclooptripcount' 'empty_476' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2" [./layer.h:240]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i3 %or_ln240_1 to i8" [./layer.h:241]   --->   Operation 112 'zext' 'zext_ln1116_9' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.87ns)   --->   "%add_ln1116_3 = add i8 %zext_ln1116_9, %sext_ln1116" [./layer.h:241]   --->   Operation 113 'add' 'add_ln1116_3' <Predicate = (!icmp_ln240)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1117_3 = trunc i8 %add_ln1116_3 to i6" [./layer.h:241]   --->   Operation 114 'trunc' 'trunc_ln1117_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln1117_3, i5 0)" [./layer.h:241]   --->   Operation 115 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1116_3, i3 0)" [./layer.h:241]   --->   Operation 116 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_3 = sub i11 %p_shl_cast, %p_shl1_cast" [./layer.h:241]   --->   Operation 117 'sub' 'sub_ln1117_3' <Predicate = (!icmp_ln240)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 118 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_3 = add i11 %zext_ln1117_1, %sub_ln1117_3" [./layer.h:241]   --->   Operation 118 'add' 'add_ln1117_3' <Predicate = (!icmp_ln240)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 119 [1/1] (0.96ns)   --->   "%xor_ln240 = xor i3 %l_0_0_0, -4" [./layer.h:240]   --->   Operation 119 'xor' 'xor_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%empty_477 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [./layer.h:242]   --->   Operation 120 'specregionend' 'empty_477' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 121 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i8 %add_ln1116_3 to i64" [./layer.h:241]   --->   Operation 122 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_2 = getelementptr [24 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_5" [./layer.h:241]   --->   Operation 123 'getelementptr' 'input_1_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i11 %add_ln1117_3 to i64" [./layer.h:241]   --->   Operation 124 'zext' 'zext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%input_2_V_addr_2 = getelementptr [576 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_5" [./layer.h:241]   --->   Operation 125 'getelementptr' 'input_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (2.32ns)   --->   "%input_1_0_V_load_2 = load i40* %input_1_0_V_addr_2, align 8" [./layer.h:241]   --->   Operation 126 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%input_2_V_load_2 = load i40* %input_2_V_addr_2, align 8" [./layer.h:241]   --->   Operation 127 'load' 'input_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 128 [2/2] (2.32ns)   --->   "%input_1_0_V_load_3 = load i40* %input_1_0_V_addr_3, align 8" [./layer.h:241]   --->   Operation 128 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_10 : Operation 129 [2/2] (3.25ns)   --->   "%input_2_V_load_3 = load i40* %input_2_V_addr_3, align 8" [./layer.h:241]   --->   Operation 129 'load' 'input_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 130 [1/2] (2.32ns)   --->   "%input_1_0_V_load_2 = load i40* %input_1_0_V_addr_2, align 8" [./layer.h:241]   --->   Operation 130 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%input_2_V_load_2 = load i40* %input_2_V_addr_2, align 8" [./layer.h:241]   --->   Operation 131 'load' 'input_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 132 [1/2] (2.32ns)   --->   "%input_1_0_V_load_3 = load i40* %input_1_0_V_addr_3, align 8" [./layer.h:241]   --->   Operation 132 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%input_2_V_load_3 = load i40* %input_2_V_addr_3, align 8" [./layer.h:241]   --->   Operation 133 'load' 'input_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i40 %input_1_0_V_load_2 to i56" [./layer.h:241]   --->   Operation 134 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i40 %input_2_V_load_2 to i56" [./layer.h:241]   --->   Operation 135 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (8.51ns)   --->   "%mul_ln1192_2 = mul i56 %sext_ln1192_4, %sext_ln1192_5" [./layer.h:241]   --->   Operation 136 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i40 %input_1_0_V_load_3 to i56" [./layer.h:241]   --->   Operation 137 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i40 %input_2_V_load_3 to i56" [./layer.h:241]   --->   Operation 138 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (8.51ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_6, %sext_ln1192_7" [./layer.h:241]   --->   Operation 139 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.62>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %trunc_ln708_s, i16 0)" [./layer.h:241]   --->   Operation 140 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (3.31ns)   --->   "%add_ln1192_3 = add i56 %shl_ln728_2, %mul_ln1192_2" [./layer.h:241]   --->   Operation 141 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_85 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_3, i32 16, i32 55)" [./layer.h:241]   --->   Operation 142 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_85, i16 0)" [./layer.h:241]   --->   Operation 143 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (3.31ns)   --->   "%add_ln1192_4 = add i56 %shl_ln728_3, %mul_ln1192_3" [./layer.h:241]   --->   Operation 144 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_4, i32 16, i32 55)" [./layer.h:241]   --->   Operation 145 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 146 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_29, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln236           (br               ) [ 011111111111111]
i_0                (phi              ) [ 001000000000000]
icmp_ln236         (icmp             ) [ 001111111111111]
empty              (speclooptripcount) [ 000000000000000]
i                  (add              ) [ 011111111111111]
br_ln236           (br               ) [ 000000000000000]
specloopname_ln236 (specloopname     ) [ 000000000000000]
tmp_81             (bitconcatenate   ) [ 000000000000000]
zext_ln1116        (zext             ) [ 000000000000000]
zext_ln1116_5      (zext             ) [ 000000000000000]
tmp_82             (bitconcatenate   ) [ 000000000000000]
zext_ln1116_6      (zext             ) [ 000000000000000]
sub_ln1116         (sub              ) [ 000000000000000]
sext_ln1116        (sext             ) [ 000111111111111]
add_ln1116         (add              ) [ 000000000000000]
sext_ln1116_2      (sext             ) [ 000000000000000]
input_1_0_V_addr_3 (getelementptr    ) [ 000111111111111]
trunc_ln1117       (trunc            ) [ 000000000000000]
p_shl2_cast        (bitconcatenate   ) [ 000000000000000]
p_shl3_cast        (bitconcatenate   ) [ 000000000000000]
sub_ln1117         (sub              ) [ 000111111111111]
tmp_83             (bitconcatenate   ) [ 000000000000000]
sub_ln203          (sub              ) [ 000111111111111]
tmp                (specregionbegin  ) [ 000111111111111]
br_ln238           (br               ) [ 001111111111111]
ret_ln245          (ret              ) [ 000000000000000]
k_0_0              (phi              ) [ 000100000000000]
icmp_ln238         (icmp             ) [ 001111111111111]
empty_475          (speclooptripcount) [ 000000000000000]
add_ln238          (add              ) [ 001111111111111]
br_ln238           (br               ) [ 000000000000000]
specloopname_ln238 (specloopname     ) [ 000000000000000]
tmp_s              (specregionbegin  ) [ 000011111111111]
zext_ln1117        (zext             ) [ 000000000000000]
zext_ln1117_1      (zext             ) [ 000011111111111]
add_ln1117         (add              ) [ 000000000000000]
zext_ln1117_2      (zext             ) [ 000000000000000]
input_2_V_addr_3   (getelementptr    ) [ 000011111111111]
add_ln203          (add              ) [ 000000000000000]
sext_ln203         (sext             ) [ 000000000000000]
output_0_V_addr    (getelementptr    ) [ 000011111111111]
store_ln239        (store            ) [ 000000000000000]
br_ln240           (br               ) [ 001111111111111]
empty_474          (specregionend    ) [ 000000000000000]
br_ln236           (br               ) [ 011111111111111]
l_0_0_0            (phi              ) [ 000011111100000]
zext_ln1116_7      (zext             ) [ 000000000000000]
add_ln1116_1       (add              ) [ 000001000000000]
trunc_ln1117_1     (trunc            ) [ 000001000000000]
sext_ln1116_3      (sext             ) [ 000000000000000]
input_1_0_V_addr   (getelementptr    ) [ 000000100000000]
p_shl8_cast        (bitconcatenate   ) [ 000000000000000]
p_shl9_cast        (bitconcatenate   ) [ 000000000000000]
sub_ln1117_1       (sub              ) [ 000000000000000]
add_ln1117_1       (add              ) [ 000000000000000]
zext_ln1117_3      (zext             ) [ 000000000000000]
input_2_V_addr     (getelementptr    ) [ 000000100000000]
or_ln240           (or               ) [ 000000000000000]
zext_ln1116_8      (zext             ) [ 000000000000000]
add_ln1116_2       (add              ) [ 000000100000000]
trunc_ln1117_2     (trunc            ) [ 000000100000000]
input_1_0_V_load   (load             ) [ 000000010000000]
input_2_V_load     (load             ) [ 000000010000000]
sext_ln1116_4      (sext             ) [ 000000000000000]
input_1_0_V_addr_1 (getelementptr    ) [ 000000010000000]
p_shl6_cast        (bitconcatenate   ) [ 000000000000000]
p_shl7_cast        (bitconcatenate   ) [ 000000000000000]
sub_ln1117_2       (sub              ) [ 000000000000000]
add_ln1117_2       (add              ) [ 000000000000000]
zext_ln1117_4      (zext             ) [ 000000000000000]
input_2_V_addr_1   (getelementptr    ) [ 000000010000000]
sext_ln1192        (sext             ) [ 000000000000000]
sext_ln1192_1      (sext             ) [ 000000000000000]
mul_ln1192         (mul              ) [ 000000001000000]
input_1_0_V_load_1 (load             ) [ 000000001000000]
input_2_V_load_1   (load             ) [ 000000001000000]
output_0_V_load    (load             ) [ 000000000000000]
shl_ln             (bitconcatenate   ) [ 000000000000000]
add_ln1192         (add              ) [ 000000000000000]
sext_ln1192_2      (sext             ) [ 000000000000000]
sext_ln1192_3      (sext             ) [ 000000000000000]
mul_ln1192_1       (mul              ) [ 000000000100000]
tmp_84             (partselect       ) [ 000000000100000]
specloopname_ln241 (specloopname     ) [ 000000000000000]
shl_ln728_1        (bitconcatenate   ) [ 000000000000000]
add_ln1192_2       (add              ) [ 000000000000000]
trunc_ln708_s      (partselect       ) [ 000000000011110]
store_ln241        (store            ) [ 000000000000000]
or_ln240_1         (or               ) [ 000000000000000]
icmp_ln240         (icmp             ) [ 001111111111111]
empty_476          (speclooptripcount) [ 000000000000000]
br_ln240           (br               ) [ 000000000000000]
zext_ln1116_9      (zext             ) [ 000000000000000]
add_ln1116_3       (add              ) [ 000000000010000]
trunc_ln1117_3     (trunc            ) [ 000000000000000]
p_shl_cast         (bitconcatenate   ) [ 000000000000000]
p_shl1_cast        (bitconcatenate   ) [ 000000000000000]
sub_ln1117_3       (sub              ) [ 000000000000000]
add_ln1117_3       (add              ) [ 000000000010000]
xor_ln240          (xor              ) [ 001110000011111]
empty_477          (specregionend    ) [ 000000000000000]
br_ln238           (br               ) [ 001111111111111]
sext_ln1116_5      (sext             ) [ 000000000000000]
input_1_0_V_addr_2 (getelementptr    ) [ 000000000001000]
zext_ln1117_5      (zext             ) [ 000000000000000]
input_2_V_addr_2   (getelementptr    ) [ 000000000001000]
input_1_0_V_load_2 (load             ) [ 000000000000100]
input_2_V_load_2   (load             ) [ 000000000000100]
input_1_0_V_load_3 (load             ) [ 000000000000100]
input_2_V_load_3   (load             ) [ 000000000000100]
sext_ln1192_4      (sext             ) [ 000000000000000]
sext_ln1192_5      (sext             ) [ 000000000000000]
mul_ln1192_2       (mul              ) [ 000000000000010]
sext_ln1192_6      (sext             ) [ 000000000000000]
sext_ln1192_7      (sext             ) [ 000000000000000]
mul_ln1192_3       (mul              ) [ 000000000000010]
shl_ln728_2        (bitconcatenate   ) [ 000000000000000]
add_ln1192_3       (add              ) [ 000000000000000]
tmp_85             (partselect       ) [ 000000000000000]
shl_ln728_3        (bitconcatenate   ) [ 000000000000000]
add_ln1192_4       (add              ) [ 000000000000000]
trunc_ln708_29     (partselect       ) [ 000000000000001]
store_ln241        (store            ) [ 000000000000000]
br_ln240           (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_1_0_V_addr_3_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="40" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_3/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="input_2_V_addr_3_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="40" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_3/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_0_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="40" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="40" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln239/3 output_0_V_load/7 store_ln241/9 store_ln241/14 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_1_0_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="40" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_2_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="40" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="8"/>
<pin id="158" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="40" slack="1"/>
<pin id="161" dir="1" index="7" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_V_load/5 input_1_0_V_load_1/6 input_1_0_V_load_2/10 input_1_0_V_load_3/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="7"/>
<pin id="162" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="40" slack="1"/>
<pin id="165" dir="1" index="7" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/5 input_2_V_load_1/6 input_2_V_load_2/10 input_2_V_load_3/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_1_0_V_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="40" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_1/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="input_2_V_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="40" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_1/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_1_0_V_addr_2_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="40" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr_2/10 "/>
</bind>
</comp>

<comp id="149" class="1004" name="input_2_V_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="40" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr_2/10 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="1"/>
<pin id="168" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="k_0_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="k_0_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="l_0_0_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="l_0_0_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="3" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0_0/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="40" slack="1"/>
<pin id="202" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load input_1_0_V_load_1 input_1_0_V_load_2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="40" slack="1"/>
<pin id="206" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load input_2_V_load_1 input_2_V_load_2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln236_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_81_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln1116_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln1116_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_82_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln1116_6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln1116_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1116_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln1116_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1116_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln1117_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_shl2_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_shl3_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sub_ln1117_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_83_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln203_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln238_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln238_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln1117_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln1117_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln1117_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln1117_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln203_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln203_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln1116_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_7/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln1116_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="2"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln1117_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln1116_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_shl8_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="6" slack="1"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_shl9_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="1"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sub_ln1117_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln1117_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="2"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln1117_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln240_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln240/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln1116_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_8/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln1116_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="3"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln1117_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_2/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln1116_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_shl6_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="1"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_shl7_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="1"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sub_ln1117_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="0" index="1" bw="11" slack="0"/>
<pin id="436" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_2/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln1117_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="3"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_2/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln1117_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln1192_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="40" slack="1"/>
<pin id="451" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln1192_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="40" slack="1"/>
<pin id="455" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mul_ln1192_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="40" slack="0"/>
<pin id="459" dir="0" index="1" bw="40" slack="0"/>
<pin id="460" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="56" slack="0"/>
<pin id="465" dir="0" index="1" bw="40" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln1192_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="56" slack="0"/>
<pin id="473" dir="0" index="1" bw="56" slack="1"/>
<pin id="474" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln1192_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="40" slack="1"/>
<pin id="478" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln1192_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="40" slack="1"/>
<pin id="482" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mul_ln1192_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="40" slack="0"/>
<pin id="486" dir="0" index="1" bw="40" slack="0"/>
<pin id="487" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_84_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="40" slack="0"/>
<pin id="492" dir="0" index="1" bw="56" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="0" index="3" bw="7" slack="0"/>
<pin id="495" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="shl_ln728_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="56" slack="0"/>
<pin id="502" dir="0" index="1" bw="40" slack="1"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln1192_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="56" slack="0"/>
<pin id="509" dir="0" index="1" bw="56" slack="1"/>
<pin id="510" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln708_s_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="40" slack="0"/>
<pin id="514" dir="0" index="1" bw="56" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="0" index="3" bw="7" slack="0"/>
<pin id="517" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln240_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="5"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln240_1/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln240_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln1116_9_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_9/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln1116_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="7" slack="7"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_3/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln1117_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117_3/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_shl_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_shl1_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sub_ln1117_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_3/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln1117_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="6"/>
<pin id="572" dir="0" index="1" bw="11" slack="0"/>
<pin id="573" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_3/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln240_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="5"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln1116_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln1117_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1192_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="40" slack="1"/>
<pin id="591" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/12 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln1192_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="40" slack="1"/>
<pin id="595" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mul_ln1192_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="40" slack="0"/>
<pin id="599" dir="0" index="1" bw="40" slack="0"/>
<pin id="600" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln1192_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="40" slack="1"/>
<pin id="605" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln1192_7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="40" slack="1"/>
<pin id="608" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mul_ln1192_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="40" slack="0"/>
<pin id="611" dir="0" index="1" bw="40" slack="0"/>
<pin id="612" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln728_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="56" slack="0"/>
<pin id="617" dir="0" index="1" bw="40" slack="4"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln1192_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="56" slack="0"/>
<pin id="624" dir="0" index="1" bw="56" slack="1"/>
<pin id="625" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_85_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="40" slack="0"/>
<pin id="629" dir="0" index="1" bw="56" slack="0"/>
<pin id="630" dir="0" index="2" bw="6" slack="0"/>
<pin id="631" dir="0" index="3" bw="7" slack="0"/>
<pin id="632" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/13 "/>
</bind>
</comp>

<comp id="637" class="1004" name="shl_ln728_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="56" slack="0"/>
<pin id="639" dir="0" index="1" bw="40" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/13 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln1192_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="56" slack="0"/>
<pin id="647" dir="0" index="1" bw="56" slack="1"/>
<pin id="648" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln708_29_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="40" slack="0"/>
<pin id="652" dir="0" index="1" bw="56" slack="0"/>
<pin id="653" dir="0" index="2" bw="6" slack="0"/>
<pin id="654" dir="0" index="3" bw="7" slack="0"/>
<pin id="655" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_29/13 "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="668" class="1005" name="sext_ln1116_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="2"/>
<pin id="670" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="675" class="1005" name="input_1_0_V_addr_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="8"/>
<pin id="677" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="sub_ln1117_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="685" class="1005" name="sub_ln203_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="693" class="1005" name="add_ln238_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln238 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln1117_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="2"/>
<pin id="700" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1117_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="input_2_V_addr_3_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="7"/>
<pin id="707" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="input_2_V_addr_3 "/>
</bind>
</comp>

<comp id="710" class="1005" name="output_0_V_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="4"/>
<pin id="712" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="add_ln1116_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln1117_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="1"/>
<pin id="723" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1117_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="input_1_0_V_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="input_2_V_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="1"/>
<pin id="733" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln1116_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="trunc_ln1117_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="1"/>
<pin id="744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1117_2 "/>
</bind>
</comp>

<comp id="747" class="1005" name="input_1_0_V_addr_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="1"/>
<pin id="749" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="input_2_V_addr_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="1"/>
<pin id="754" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_ln1192_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="56" slack="1"/>
<pin id="759" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="762" class="1005" name="mul_ln1192_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="56" slack="1"/>
<pin id="764" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_84_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="40" slack="1"/>
<pin id="769" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="772" class="1005" name="trunc_ln708_s_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="40" slack="4"/>
<pin id="774" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="780" class="1005" name="add_ln1116_3_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="1"/>
<pin id="782" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116_3 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln1117_3_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="1"/>
<pin id="787" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117_3 "/>
</bind>
</comp>

<comp id="790" class="1005" name="xor_ln240_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="1"/>
<pin id="792" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln240 "/>
</bind>
</comp>

<comp id="795" class="1005" name="input_1_0_V_addr_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="1"/>
<pin id="797" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr_2 "/>
</bind>
</comp>

<comp id="800" class="1005" name="input_2_V_addr_2_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr_2 "/>
</bind>
</comp>

<comp id="805" class="1005" name="input_1_0_V_load_3_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="40" slack="1"/>
<pin id="807" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load_3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="input_2_V_load_3_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="40" slack="1"/>
<pin id="812" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load_3 "/>
</bind>
</comp>

<comp id="815" class="1005" name="mul_ln1192_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="56" slack="1"/>
<pin id="817" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="mul_ln1192_3_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="56" slack="1"/>
<pin id="822" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln708_29_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="40" slack="1"/>
<pin id="827" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="107" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="126" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="142" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="114" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="120" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="170" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="170" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="170" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="220" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="170" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="272"><net_src comp="258" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="258" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="273" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="281" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="170" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="228" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="181" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="181" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="181" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="181" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="343"><net_src comp="321" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="352"><net_src comp="192" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="34" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="6" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="366" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="400"><net_src comp="188" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="6" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="419" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="452"><net_src comp="200" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="204" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="449" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="93" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="56" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="200" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="204" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="471" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="60" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="522"><net_src comp="512" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="527"><net_src comp="188" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="523" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="30" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="32" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="34" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="539" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="6" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="548" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="188" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="8" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="592"><net_src comp="200" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="204" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="589" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="56" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="58" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="60" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="627" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="656"><net_src comp="58" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="62" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="666"><net_src comp="214" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="671"><net_src comp="254" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="678"><net_src comp="72" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="683"><net_src comp="289" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="688"><net_src comp="303" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="696"><net_src comp="315" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="701"><net_src comp="325" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="708"><net_src comp="79" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="713"><net_src comp="86" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="718"><net_src comp="353" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="724"><net_src comp="358" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="729"><net_src comp="100" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="734"><net_src comp="107" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="739"><net_src comp="406" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="745"><net_src comp="411" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="750"><net_src comp="126" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="755"><net_src comp="133" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="760"><net_src comp="457" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="765"><net_src comp="484" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="770"><net_src comp="490" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="775"><net_src comp="512" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="783"><net_src comp="539" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="788"><net_src comp="570" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="793"><net_src comp="575" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="798"><net_src comp="142" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="803"><net_src comp="149" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="808"><net_src comp="114" pin="7"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="813"><net_src comp="120" pin="7"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="818"><net_src comp="597" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="823"><net_src comp="609" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="828"><net_src comp="650" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {3 9 14 }
 - Input state : 
	Port: GEMM_3D_float : input_1_0_V | {5 6 7 10 11 }
	Port: GEMM_3D_float : input_2_V | {5 6 7 10 11 }
	Port: GEMM_3D_float : output_0_V | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln236 : 1
		i : 1
		br_ln236 : 2
		tmp_81 : 1
		zext_ln1116 : 2
		zext_ln1116_5 : 2
		tmp_82 : 1
		zext_ln1116_6 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln1116 : 5
		sext_ln1116_2 : 6
		input_1_0_V_addr_3 : 7
		trunc_ln1117 : 6
		p_shl2_cast : 7
		p_shl3_cast : 6
		sub_ln1117 : 8
		tmp_83 : 1
		sub_ln203 : 3
	State 3
		icmp_ln238 : 1
		add_ln238 : 1
		br_ln238 : 2
		zext_ln1117 : 1
		zext_ln1117_1 : 1
		add_ln1117 : 2
		zext_ln1117_2 : 3
		input_2_V_addr_3 : 4
		add_ln203 : 2
		sext_ln203 : 3
		output_0_V_addr : 4
		store_ln239 : 5
	State 4
		zext_ln1116_7 : 1
		add_ln1116_1 : 2
		trunc_ln1117_1 : 3
	State 5
		input_1_0_V_addr : 1
		sub_ln1117_1 : 1
		add_ln1117_1 : 2
		zext_ln1117_3 : 3
		input_2_V_addr : 4
		input_1_0_V_load : 2
		input_2_V_load : 5
		add_ln1116_2 : 1
		trunc_ln1117_2 : 2
	State 6
		input_1_0_V_addr_1 : 1
		sub_ln1117_2 : 1
		add_ln1117_2 : 2
		zext_ln1117_4 : 3
		input_2_V_addr_1 : 4
		input_1_0_V_load_1 : 2
		input_2_V_load_1 : 5
	State 7
		mul_ln1192 : 1
	State 8
		shl_ln : 1
		add_ln1192 : 2
		mul_ln1192_1 : 1
		tmp_84 : 3
	State 9
		add_ln1192_2 : 1
		trunc_ln708_s : 2
		store_ln241 : 3
		br_ln240 : 1
		add_ln1116_3 : 1
		trunc_ln1117_3 : 2
		p_shl_cast : 3
		p_shl1_cast : 2
		sub_ln1117_3 : 4
		add_ln1117_3 : 5
	State 10
		input_1_0_V_addr_2 : 1
		input_2_V_addr_2 : 1
		input_1_0_V_load_2 : 2
		input_2_V_load_2 : 2
	State 11
	State 12
		mul_ln1192_2 : 1
		mul_ln1192_3 : 1
	State 13
		add_ln1192_3 : 1
		tmp_85 : 2
		shl_ln728_3 : 3
		add_ln1192_4 : 4
		trunc_ln708_29 : 5
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_214       |    0    |    0    |    12   |
|          |   add_ln1116_fu_258   |    0    |    0    |    15   |
|          |    add_ln238_fu_315   |    0    |    0    |    15   |
|          |   add_ln1117_fu_329   |    0    |    0    |    13   |
|          |    add_ln203_fu_339   |    0    |    0    |    15   |
|          |  add_ln1116_1_fu_353  |    0    |    0    |    15   |
|          |  add_ln1117_1_fu_386  |    0    |    0    |    11   |
|    add   |  add_ln1116_2_fu_406  |    0    |    0    |    15   |
|          |  add_ln1117_2_fu_439  |    0    |    0    |    11   |
|          |   add_ln1192_fu_471   |    0    |    0    |    63   |
|          |  add_ln1192_2_fu_507  |    0    |    0    |    63   |
|          |  add_ln1116_3_fu_539  |    0    |    0    |    15   |
|          |  add_ln1117_3_fu_570  |    0    |    0    |    11   |
|          |  add_ln1192_3_fu_622  |    0    |    0    |    63   |
|          |  add_ln1192_4_fu_645  |    0    |    0    |    63   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1192_fu_457   |    5    |    0    |    29   |
|    mul   |  mul_ln1192_1_fu_484  |    5    |    0    |    29   |
|          |  mul_ln1192_2_fu_597  |    5    |    0    |    29   |
|          |  mul_ln1192_3_fu_609  |    5    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_248   |    0    |    0    |    15   |
|          |   sub_ln1117_fu_289   |    0    |    0    |    13   |
|    sub   |    sub_ln203_fu_303   |    0    |    0    |    15   |
|          |  sub_ln1117_1_fu_380  |    0    |    0    |    11   |
|          |  sub_ln1117_2_fu_433  |    0    |    0    |    11   |
|          |  sub_ln1117_3_fu_564  |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln236_fu_208   |    0    |    0    |    9    |
|   icmp   |   icmp_ln238_fu_309   |    0    |    0    |    11   |
|          |   icmp_ln240_fu_529   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln240_fu_575   |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_81_fu_220     |    0    |    0    |    0    |
|          |     tmp_82_fu_236     |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_273  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_281  |    0    |    0    |    0    |
|          |     tmp_83_fu_295     |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_366  |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_373  |    0    |    0    |    0    |
|bitconcatenate|   p_shl6_cast_fu_419  |    0    |    0    |    0    |
|          |   p_shl7_cast_fu_426  |    0    |    0    |    0    |
|          |     shl_ln_fu_463     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_500  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_548   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_556  |    0    |    0    |    0    |
|          |   shl_ln728_2_fu_615  |    0    |    0    |    0    |
|          |   shl_ln728_3_fu_637  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln1116_fu_228  |    0    |    0    |    0    |
|          |  zext_ln1116_5_fu_232 |    0    |    0    |    0    |
|          |  zext_ln1116_6_fu_244 |    0    |    0    |    0    |
|          |   zext_ln1117_fu_321  |    0    |    0    |    0    |
|          |  zext_ln1117_1_fu_325 |    0    |    0    |    0    |
|   zext   |  zext_ln1117_2_fu_334 |    0    |    0    |    0    |
|          |  zext_ln1116_7_fu_349 |    0    |    0    |    0    |
|          |  zext_ln1117_3_fu_391 |    0    |    0    |    0    |
|          |  zext_ln1116_8_fu_402 |    0    |    0    |    0    |
|          |  zext_ln1117_4_fu_444 |    0    |    0    |    0    |
|          |  zext_ln1116_9_fu_535 |    0    |    0    |    0    |
|          |  zext_ln1117_5_fu_585 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1116_fu_254  |    0    |    0    |    0    |
|          |  sext_ln1116_2_fu_264 |    0    |    0    |    0    |
|          |   sext_ln203_fu_344   |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_362 |    0    |    0    |    0    |
|          |  sext_ln1116_4_fu_415 |    0    |    0    |    0    |
|          |   sext_ln1192_fu_449  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_1_fu_453 |    0    |    0    |    0    |
|          |  sext_ln1192_2_fu_476 |    0    |    0    |    0    |
|          |  sext_ln1192_3_fu_480 |    0    |    0    |    0    |
|          |  sext_ln1116_5_fu_581 |    0    |    0    |    0    |
|          |  sext_ln1192_4_fu_589 |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_593 |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_603 |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_606 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln1117_fu_269  |    0    |    0    |    0    |
|   trunc  | trunc_ln1117_1_fu_358 |    0    |    0    |    0    |
|          | trunc_ln1117_2_fu_411 |    0    |    0    |    0    |
|          | trunc_ln1117_3_fu_544 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln240_fu_396    |    0    |    0    |    0    |
|          |   or_ln240_1_fu_523   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_84_fu_490     |    0    |    0    |    0    |
|partselect|  trunc_ln708_s_fu_512 |    0    |    0    |    0    |
|          |     tmp_85_fu_627     |    0    |    0    |    0    |
|          | trunc_ln708_29_fu_650 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    20   |    0    |   624   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln1116_1_reg_715   |    8   |
|   add_ln1116_2_reg_736   |    8   |
|   add_ln1116_3_reg_780   |    8   |
|   add_ln1117_3_reg_785   |   11   |
|     add_ln238_reg_693    |    5   |
|        i_0_reg_166       |    3   |
|         i_reg_663        |    3   |
|input_1_0_V_addr_1_reg_747|    5   |
|input_1_0_V_addr_2_reg_795|    5   |
|input_1_0_V_addr_3_reg_675|    5   |
| input_1_0_V_addr_reg_726 |    5   |
|input_1_0_V_load_3_reg_805|   40   |
| input_2_V_addr_1_reg_752 |   10   |
| input_2_V_addr_2_reg_800 |   10   |
| input_2_V_addr_3_reg_705 |   10   |
|  input_2_V_addr_reg_731  |   10   |
| input_2_V_load_3_reg_810 |   40   |
|       k_0_0_reg_177      |    5   |
|      l_0_0_0_reg_188     |    3   |
|   mul_ln1192_1_reg_762   |   56   |
|   mul_ln1192_2_reg_815   |   56   |
|   mul_ln1192_3_reg_820   |   56   |
|    mul_ln1192_reg_757    |   56   |
|  output_0_V_addr_reg_710 |    7   |
|          reg_200         |   40   |
|          reg_204         |   40   |
|    sext_ln1116_reg_668   |    8   |
|    sub_ln1117_reg_680    |   11   |
|     sub_ln203_reg_685    |    8   |
|      tmp_84_reg_767      |   40   |
|  trunc_ln1117_1_reg_721  |    6   |
|  trunc_ln1117_2_reg_742  |    6   |
|  trunc_ln708_29_reg_825  |   40   |
|   trunc_ln708_s_reg_772  |   40   |
|     xor_ln240_reg_790    |    3   |
|   zext_ln1117_1_reg_698  |   11   |
+--------------------------+--------+
|           Total          |   678  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_93 |  p1  |   3  |  40  |   120  ||    15   |
| grp_access_fu_114 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_120 |  p0  |   6  |  10  |   60   ||    33   |
|  l_0_0_0_reg_188  |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   230  || 9.25675 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |   624  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   99   |
|  Register |    -   |    -   |   678  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    9   |   678  |   723  |
+-----------+--------+--------+--------+--------+
