Library and Example code for use of the Jefferson Lab VME Based 250MHz Flash ADC 250 V3 Module

*   Requires: FADC V3
- Linux >=2.6.18
  - GE kernel module with jvme library

**  LINUX library and readout lists:
| libfaV3.so          | Shared Library object for std FADC Lib             |
| rol/fav3_list.c     | CODA Readout list for 1 FADC                       |
| rol/fav3_vxs_list.c | CODA Readout list for multiple FADC in a VXS crate |

** Source files and headers:
  | faV3Lib.{c,h}       | Library                                    |
  | faV3Itrig.c         | Library extensions for Internal trigger    |
  | faV3FirmwareTools.c | Library extensions for firmware updates    |
  | faV3Config.{c,h}    | Library extensions for configuration files |

** Programs:
| firmware/faV3FirmwareUpdate  | Program to update firmware for a single FADC           |
| firmware/faV3GFirmwareUpdate | Program to update firmware for an entire crate of FADC |
| test/faV3GStatus             | Show the status of all FADC in crate                   |
| test/faV3GReloadFpga         | Reload FPGA for all FADC in crate                      |
| test/faV3ReloadFpga          | Reload FPGA for FADC at specified address              |

* Basics:

  #+begin_src C
  faV3Init(addr, addr_inc, num, iFlag)
  #+end_src

- =addr=: A24 VME address set by micro switches on the FADC

- =addr_inc=: With multiple boards this is the value that the A24 address is incremented between the base addresses of each board (typically ~0x080000~)

- =num=: Number of FADCs to initialize

- =iFlag=: 16 bit integer
  - =Low 6 bits= - Specifies the default Signal distribution (clock,trigger) sources for the board (INTernal, FrontPanel, VXS, VME(Soft))
    - =bit 0=:  defines Sync Reset source
         ~0~  VME (Software Sync-Reset)
         ~1~  Front Panel/VXS/P2 (Depends on Clk/Trig source selection)
    - =bits 3-1=:  defines Trigger source
      ~0 0 0~  VME (Software Triggers)
      ~0 0 1~  Front Panel Input
      ~0 1 0~  VXS (P0) 
      ~1 0 0~  Internal Trigger Logic (HITSUM FPGA)
                (all others Undefined - default to Internal)
    - =bits 5-4=:  defines Clock Source
      ~0 0~  Internal 250MHz Clock
      ~0 1~  Front Panel 
      ~1 0~  VXS (P0)
      ~1 1~  P2 Connector (Blackplane)


   - =High 10bits= - A16 Base address of FADC Signal Distribution Module
     This board can control up to 7 FADC Boards.
     Clock Source must be set to Front Panel (=bit4 = 1=)

   - =bit 16=:  Exit before board initialization
     ~0~  Initialize FADC (default behavior)
     ~1~  Skip initialization (just setup register map pointers)

** Common Modes of Operation:

| iFlag | CLK | TRIG | SYNC | description         |
|-------+-----+------+------+---------------------|
|   0x0 | Int | Soft | Soft | Debug/Test          |
|   0x2 | Int | FP   | Soft | Single Board        |
|   0x3 | Int | FP   | FP   | Single Board        |
|  0x10 | FP  | Soft | Soft | VME SDC, Debug/Test |
|  0x13 | FP  | FP   | FP   | VME SDC             |
|  0x20 | VXS | Soft | Soft | VXS SD, Debug/Test  |
|  0x25 | VXS | VXS  | VXS  | VXS SD              |


** Example:  
Initialize a single FADC at address =0xed0000= in Debug/Test mode (Internal Clock, Front Panel Trigger).

#+begin_src C
faV3Init(0xed0000, 0x0, 1, 0x0);
#+end_src

** Example
Initialize 5 FADC boards at using slot convention for slots 3 - 7
=Address = (slot << 19)=
| Slot |  Address |
|------+----------|
|    3 | 0x180000 |
|    4 | 0x200000 |
|    5 | 0x280000 |
|    6 | 0x300000 |
|    7 | 0x380000 |
FADC SDC Board at =0xed00=
Front Panel Trigger, Sync, and Clock

#+begin_src C
faV3Init(0x180000, 0x080000, 5, 0xed13);
#+end_src
or
#+begin_src C
faV3Init(3 << 19, 1 << 19, 5, 0xed13);
#+end_src
---------------------------------------------
