
---------- Begin Simulation Statistics ----------
final_tick                               2980730144000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227621                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759528                       # Number of bytes of host memory used
host_op_rate                                   383209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8043.91                       # Real time elapsed on the host
host_tick_rate                              370557593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1830959715                       # Number of instructions simulated
sim_ops                                    3082495488                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.980730                       # Number of seconds simulated
sim_ticks                                2980730144000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                   78                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                60                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              78                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               78                       # Number of indirect misses.
system.cpu.branchPred.lookups                     148                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                  1830959715                       # Number of instructions committed
system.cpu.committedOps                    3082495488                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.255921                       # CPI: cycles per instruction
system.cpu.discardedOps                     616173151                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                   608204302                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       5700921                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   287078524                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                       2826698                       # TLB misses on write requests
system.cpu.dtb2.rdAccesses                    5700921                       # TLB accesses on read requests
system.cpu.dtb2.rdMisses                       353975                       # TLB misses on read requests
system.cpu.dtb2.wrAccesses                    2826698                       # TLB accesses on write requests
system.cpu.dtb2.wrMisses                       281381                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  5                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                      1835233231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.307133                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   580765266                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           108                       # TLB misses on write requests
system.cpu.numCycles                       5961460288                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             1880532      0.06%      0.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu              2321748456     75.32%     75.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1912      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1802      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   144      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   192      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    404      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    828      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                   1242      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   996      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  233      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.38% # Class of committed instruction
system.cpu.op_class_0::MemRead              521556332     16.92%     92.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite             234538695      7.61%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           1108714      0.04%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          1655000      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total               3082495488                       # Class of committed instruction
system.cpu.tickCycles                      4126227057                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16784932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33571399                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12885271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6509622                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6322                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10268987                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3901196                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3901196                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12878437                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        19991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        19991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     50337875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total     50337875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50357866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       841984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       841984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port   1490512320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total   1490512320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1491354304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16786468                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000000                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000646                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16786461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16786468                       # Request fanout histogram
system.membus.reqLayer2.occupancy         63456413500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36206500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        91548596000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         437376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1073896512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1074333888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       437376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        437376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    416615808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       416615808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            6834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        16779633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16786467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6509622                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6509622                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            146735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         360279683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             360426418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       146735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           146735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139769717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139769717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139769717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           146735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        360279683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            500196134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   6427532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  16422701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.042517051250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       394323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       394323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            39295504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6039158                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16786468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6515942                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16786468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6515942                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 358547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 88410                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1027273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1070833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1139441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1014252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1055218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1065441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1055093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            924981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            914671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            949026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1077353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           982177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           975238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1033069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1126440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1017415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            383870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            440358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            478849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            363368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            388232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            411386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            440027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            323587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            354098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           465338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           361512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           352281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           411163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           526926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           399287                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 305517001250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                82139605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            613540520000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18597.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37347.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6956923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3085671                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16786468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6515942                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14542374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1885453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  51113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  55909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 276209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 392102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 405175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 413383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 408430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 405897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 404683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 405294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 405365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 411536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 406052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 403647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 398243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 394861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 394400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 394333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12812823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.162497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.348981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   130.945019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9071559     70.80%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2674373     20.87%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       487787      3.81%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       179362      1.40%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       195220      1.52%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46368      0.36%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31119      0.24%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25241      0.20%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101794      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12812823                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       394323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.661057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.732709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.071468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       394224     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           74      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        394323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       394323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.300109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.284072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           336304     85.29%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5103      1.29%     86.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            46386     11.76%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5765      1.46%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              671      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               83      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        394323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1051386944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                22947008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               411360512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1074333952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            417020288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       352.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       138.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    360.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2980730140500                       # Total gap between requests
system.mem_ctrls.avgGap                     127915.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       334080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1051052864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    411360512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 112079.921314742140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352615907.252018630505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 138006626.607255876064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         6835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     16779633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6515942                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    171784250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 613368735750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 71968807469250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25133.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36554.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11045035.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          45205303500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24027169650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         57658277460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        16673682240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     235295870160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1021221923130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     284624019360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1684706245500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.199184                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 730775150500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  99532940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2150422053500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          46278338400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24597493635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         59637078480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16877909520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     235295870160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1029271064130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     277845795360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1689803549685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.909270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 713068161250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  99532940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2168129042750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    580758431                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        580758431                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    580758431                       # number of overall hits
system.cpu.icache.overall_hits::total       580758431                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6835                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6835                       # number of overall misses
system.cpu.icache.overall_misses::total          6835                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    383322000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    383322000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    383322000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    383322000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    580765266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    580765266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    580765266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    580765266                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56082.223848                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56082.223848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56082.223848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56082.223848                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6322                       # number of writebacks
system.cpu.icache.writebacks::total              6322                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         6835                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6835                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6835                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6835                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    376488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    376488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    376488000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    376488000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55082.370154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55082.370154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55082.370154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55082.370154                       # average overall mshr miss latency
system.cpu.icache.replacements                   6322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    580758431                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       580758431                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6835                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    383322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    383322000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    580765266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    580765266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56082.223848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56082.223848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6835                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6835                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    376488000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    376488000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55082.370154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55082.370154                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.739053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           580765265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          84981.747878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.739053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1161537366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1161537366                       # Number of data accesses
system.cpu.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    810038039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        810038039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    810038039                       # number of overall hits
system.cpu.dcache.overall_hits::total       810038039                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     17290406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17290406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     17290406                       # number of overall misses
system.cpu.dcache.overall_misses::total      17290406                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1187676449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1187676449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1187676449000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1187676449000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    827328445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    827328445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    827328445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    827328445                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68689.910983                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68689.910983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68689.910983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68689.910983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6509622                       # number of writebacks
system.cpu.dcache.writebacks::total           6509622                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       510773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       510773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       510773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       510773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16779633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16779633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16779633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16779633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1143765127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1143765127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1143765127000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1143765127000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020282                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020282                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020282                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020282                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68163.894109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68163.894109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68163.894109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68163.894109                       # average overall mshr miss latency
system.cpu.dcache.replacements               16778609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    578252308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       578252308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     12881817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12881817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 866451108500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 866451108500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    591134125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    591134125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67261.560112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67261.560112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     12878437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12878437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 853440880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 853440880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66268.979691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66268.979691                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    231785731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      231785731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4408589                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4408589                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 321225340500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 321225340500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    236194320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    236194320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72863.526289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72863.526289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       507393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       507393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3901196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3901196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 290324247000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 290324247000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74419.292699                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74419.292699                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.970912                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           826817672                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16779633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.275075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.970912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          971                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1671436523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1671436523                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2980730144000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
