Item(by='londons_explore', descendants=None, kids=[24958921], score=None, time=1604231475, title=None, item_type='comment', url=None, parent=24958423, text='When designing an ISA, I assume a basic step is figuring out which instructions to include.<p>For each instruction, I would guess that a &#x27;draft&#x27; compiler is produced that can use that instruction in its code generation steps, and a few &#x27;draft&#x27; CPU designs are made which include support for that instruction.<p>Then cycle accurate simulations can be done on a set of test benches to see how the addition of that instruction affects performance, power, and code size across a wide array of different usecases.<p>In the case of RISC-V, where some CPU extensions might be emulated, I would expect the test to also cover the performance hit of emulation of the extension for those machines without native support.<p>If all of that was done, and still it made sense to add the instruction, then most of these critiques aren&#x27;t valid - since there will be hard data that the approach taken was the best one.<p>Perhaps when RISCV was a young project, too many design decisions were made without the massive compute farm to do all these simulations, or before more complex multi-issue CPU designs were added to it, and therefore some decisions aren&#x27;t optimal?')