TimeQuest Timing Analyzer report for mips_multi
Sun Dec  9 14:35:23 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 64.08 MHz  ; 64.08 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -14.606 ; -1935.379     ;
; clk_rom ; -2.285  ; -153.211      ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.525 ; 0.000         ;
; clk_rom ; 1.166 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -738.480            ;
+---------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                             ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -14.606 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.010     ; 15.632     ;
; -14.591 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 15.618     ;
; -14.536 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.026     ; 15.546     ;
; -14.401 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.010     ; 15.427     ;
; -14.386 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 15.413     ;
; -14.360 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.017     ; 15.379     ;
; -14.358 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.384     ;
; -14.358 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.384     ;
; -14.358 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.384     ;
; -14.352 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.393     ;
; -14.352 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.393     ;
; -14.352 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 15.394     ;
; -14.348 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.016     ; 15.368     ;
; -14.340 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.010     ; 15.366     ;
; -14.332 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.005     ; 15.363     ;
; -14.332 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.005     ; 15.363     ;
; -14.331 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.026     ; 15.341     ;
; -14.327 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 15.366     ;
; -14.325 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 15.352     ;
; -14.321 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 15.361     ;
; -14.317 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.352     ;
; -14.317 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.352     ;
; -14.317 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.352     ;
; -14.317 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.352     ;
; -14.314 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.010     ; 15.340     ;
; -14.304 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.346     ;
; -14.304 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.346     ;
; -14.299 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 15.326     ;
; -14.275 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.314     ;
; -14.273 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.312     ;
; -14.270 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.026     ; 15.280     ;
; -14.244 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.026     ; 15.254     ;
; -14.155 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.017     ; 15.174     ;
; -14.153 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.179     ;
; -14.153 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.179     ;
; -14.153 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.179     ;
; -14.147 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.188     ;
; -14.147 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.188     ;
; -14.147 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 15.189     ;
; -14.143 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.016     ; 15.163     ;
; -14.128 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.019      ; 15.183     ;
; -14.127 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.005     ; 15.158     ;
; -14.127 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.005     ; 15.158     ;
; -14.124 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.010     ; 15.150     ;
; -14.122 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 15.161     ;
; -14.116 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 15.156     ;
; -14.113 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; 0.020      ; 15.169     ;
; -14.112 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.147     ;
; -14.112 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.147     ;
; -14.112 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.147     ;
; -14.112 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.147     ;
; -14.109 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 15.136     ;
; -14.099 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.141     ;
; -14.099 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.141     ;
; -14.094 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.017     ; 15.113     ;
; -14.092 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.118     ;
; -14.092 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.118     ;
; -14.092 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.118     ;
; -14.086 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.127     ;
; -14.086 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.127     ;
; -14.086 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 15.128     ;
; -14.082 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.016     ; 15.102     ;
; -14.070 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.109     ;
; -14.068 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.107     ;
; -14.068 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.017     ; 15.087     ;
; -14.066 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.005     ; 15.097     ;
; -14.066 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.005     ; 15.097     ;
; -14.066 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.092     ;
; -14.066 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.092     ;
; -14.066 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.010     ; 15.092     ;
; -14.061 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 15.100     ;
; -14.060 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.101     ;
; -14.060 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 15.101     ;
; -14.060 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 15.102     ;
; -14.058 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.097     ;
; -14.056 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.016     ; 15.076     ;
; -14.055 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 15.095     ;
; -14.054 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.026     ; 15.064     ;
; -14.051 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.086     ;
; -14.051 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.086     ;
; -14.051 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.086     ;
; -14.051 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.086     ;
; -14.040 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.005     ; 15.071     ;
; -14.040 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.005     ; 15.071     ;
; -14.038 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.080     ;
; -14.038 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.080     ;
; -14.035 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 15.074     ;
; -14.030 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; 0.002      ; 15.068     ;
; -14.030 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.002      ; 15.068     ;
; -14.030 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; 0.002      ; 15.068     ;
; -14.029 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 15.069     ;
; -14.025 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.060     ;
; -14.025 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.060     ;
; -14.025 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 15.060     ;
; -14.025 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 15.060     ;
; -14.017 ; mips_control:ctr_mips|pstate.fetch_st           ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.019      ; 15.072     ;
; -14.012 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.054     ;
; -14.012 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.006      ; 15.054     ;
; -14.009 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.048     ;
; -14.007 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 15.046     ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.285 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 3.308      ;
; -2.175 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 3.199      ;
; -2.151 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.178      ;
; -2.151 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 3.179      ;
; -2.147 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 1.000        ; 0.076      ; 3.188      ;
; -2.146 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 3.169      ;
; -2.120 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 3.144      ;
; -2.096 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 3.124      ;
; -2.047 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.074      ;
; -2.039 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 3.063      ;
; -2.036 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 3.059      ;
; -2.032 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.059      ;
; -2.018 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 3.041      ;
; -2.018 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.045      ;
; -2.015 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 3.043      ;
; -2.014 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.041      ;
; -2.008 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 3.036      ;
; -2.004 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 3.028      ;
; -1.998 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 3.022      ;
; -1.981 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 3.008      ;
; -1.980 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 3.008      ;
; -1.978 ; regbuf:rgB|sr_out[15]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 3.022      ;
; -1.977 ; reg:pc|sr_out[2]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 3.011      ;
; -1.973 ; regbuf:rgB|sr_out[22]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.040      ; 2.978      ;
; -1.973 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 3.001      ;
; -1.963 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.990      ;
; -1.963 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.987      ;
; -1.962 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.990      ;
; -1.954 ; reg:pc|sr_out[2]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 2.984      ;
; -1.954 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.980      ;
; -1.949 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.971      ;
; -1.941 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.965      ;
; -1.938 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 2.982      ;
; -1.938 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.956      ;
; -1.928 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.942      ;
; -1.925 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.949      ;
; -1.923 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.072      ; 2.960      ;
; -1.922 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.072      ; 2.959      ;
; -1.921 ; regbuf:rgB|sr_out[10]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.052      ; 2.938      ;
; -1.914 ; regbuf:rgB|sr_out[20]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.040      ; 2.919      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.908 ; regbuf:rgB|sr_out[5]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 2.920      ;
; -1.907 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.935      ;
; -1.905 ; reg:pc|sr_out[3]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.927      ;
; -1.901 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.929      ;
; -1.891 ; regbuf:rgB|sr_out[1]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.042      ; 2.898      ;
; -1.886 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.910      ;
; -1.884 ; reg:pc|sr_out[3]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.902      ;
; -1.881 ; regbuf:rgB|sr_out[4]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 2.915      ;
; -1.877 ; regbuf:rgB|sr_out[4]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 2.915      ;
; -1.873 ; reg:pc|sr_out[5]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.899      ;
; -1.868 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 1.000        ; 0.075      ; 2.908      ;
; -1.868 ; reg:pc|sr_out[5]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.890      ;
; -1.864 ; regbuf:rgB|sr_out[4]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 2.898      ;
; -1.856 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.884      ;
; -1.855 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.878      ;
; -1.854 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.878      ;
; -1.853 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.881      ;
; -1.852 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.879      ;
; -1.851 ; regbuf:rgB|sr_out[8]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.873      ;
; -1.841 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.868      ;
; -1.840 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.867      ;
; -1.837 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.860      ;
; -1.834 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.858      ;
; -1.830 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.858      ;
; -1.830 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 2.854      ;
; -1.821 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.849      ;
; -1.818 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.846      ;
; -1.812 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.840      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.525 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; breg:bcoreg|breg32_rtl_1_bypass[18]       ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.666 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.932      ;
; 0.675 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.logical_imm_or_st                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.941      ;
; 0.738 ; breg:bcoreg|breg32_rtl_1_bypass[24]       ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 1.001      ;
; 0.787 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.053      ;
; 0.790 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.798 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.064      ;
; 0.803 ; regbuf:regULA|sr_out[15]                  ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.809 ; regbuf:regULA|sr_out[16]                  ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; regbuf:regULA|sr_out[2]                   ; reg:pc|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.077      ;
; 0.815 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.logical_imm_and_st                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.082      ;
; 0.831 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.097      ;
; 0.834 ; breg:bcoreg|breg32_rtl_1_bypass[23]       ; regbuf:rgB|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.840 ; regbuf:regULA|sr_out[18]                  ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.106      ;
; 0.919 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.060      ; 1.213      ;
; 0.954 ; mips_control:ctr_mips|pstate.fetch_st     ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 0.973 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 0.973 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 0.994 ; regbuf:regULA|sr_out[25]                  ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 1.006 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 1.267      ;
; 1.013 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.279      ;
; 1.019 ; regbuf:regULA|sr_out[11]                  ; reg:pc|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.285      ;
; 1.027 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 1.288      ;
; 1.027 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 1.288      ;
; 1.030 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.032 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 1.293      ;
; 1.104 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.371      ;
; 1.117 ; reg:ir|sr_out[8]                          ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.388      ;
; 1.147 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.413      ;
; 1.153 ; reg:ir|sr_out[10]                         ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.422      ;
; 1.168 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; -0.029     ; 1.405      ;
; 1.210 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.063      ; 1.507      ;
; 1.227 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.063      ; 1.524      ;
; 1.230 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.056      ; 1.520      ;
; 1.234 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.065      ; 1.533      ;
; 1.244 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.543      ;
; 1.257 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.523      ;
; 1.258 ; regbuf:regULA|sr_out[21]                  ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.524      ;
; 1.294 ; regbuf:regULA|sr_out[30]                  ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 1.558      ;
; 1.311 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; -0.012     ; 1.565      ;
; 1.337 ; reg:ir|sr_out[16]                         ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 1.588      ;
; 1.347 ; regbuf:regULA|sr_out[0]                   ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 1.620      ;
; 1.357 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.625      ;
; 1.361 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.627      ;
; 1.365 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.028      ; 1.659      ;
; 1.371 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.637      ;
; 1.376 ; breg:bcoreg|breg32_rtl_1_bypass[25]       ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.641      ;
; 1.386 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.681      ;
; 1.395 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.663      ;
; 1.397 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.665      ;
; 1.400 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.008      ; 1.674      ;
; 1.404 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.699      ;
; 1.404 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.699      ;
; 1.404 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.699      ;
; 1.404 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.699      ;
; 1.404 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.699      ;
; 1.404 ; reg:ir|sr_out[25]                         ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; -0.011     ; 1.659      ;
; 1.410 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|breg32_rtl_1_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 1.674      ;
; 1.411 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.029      ; 1.706      ;
; 1.411 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.029      ; 1.706      ;
; 1.411 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.029      ; 1.706      ;
; 1.423 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.005      ; 1.694      ;
; 1.429 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgB|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; -0.005     ; 1.690      ;
; 1.445 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; -0.015     ; 1.696      ;
; 1.449 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.058      ; 1.741      ;
; 1.449 ; reg:ir|sr_out[11]                         ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.701      ;
; 1.462 ; reg:ir|sr_out[11]                         ; reg:pc|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.734      ;
; 1.467 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.756      ;
; 1.468 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgA|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.028      ; 1.762      ;
; 1.470 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.058      ; 1.762      ;
; 1.479 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.771      ;
; 1.480 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 1.747      ;
; 1.491 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.053      ; 1.778      ;
; 1.495 ; regbuf:rdm|sr_out[0]                      ; breg:bcoreg|breg32_rtl_1_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.005      ; 1.766      ;
; 1.513 ; regbuf:regULA|sr_out[8]                   ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 1.776      ;
; 1.513 ; regbuf:regULA|sr_out[10]                  ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.776      ;
; 1.515 ; reg:ir|sr_out[19]                         ; breg:bcoreg|breg32_rtl_1_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 1.766      ;
; 1.521 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.024     ; 1.763      ;
; 1.523 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.004      ; 1.793      ;
; 1.526 ; breg:bcoreg|breg32_rtl_1_bypass[32]       ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 1.796      ;
; 1.527 ; reg:ir|sr_out[14]                         ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; -0.026     ; 1.767      ;
; 1.527 ; regbuf:regULA|sr_out[14]                  ; reg:pc|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.794      ;
; 1.537 ; regbuf:rdm|sr_out[20]                     ; breg:bcoreg|breg32_rtl_1_bypass[31]                                                                ; clk          ; clk         ; 0.000        ; 0.006      ; 1.809      ;
; 1.543 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.809      ;
; 1.543 ; regbuf:regULA|sr_out[4]                   ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 1.816      ;
; 1.563 ; breg:bcoreg|breg32_rtl_1_bypass[36]       ; regbuf:rgA|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.829      ;
; 1.563 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; -0.005     ; 1.824      ;
; 1.591 ; reg:ir|sr_out[17]                         ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 1.842      ;
; 1.600 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgB|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.009      ; 1.875      ;
; 1.612 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.028      ; 1.906      ;
; 1.612 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.028      ; 1.906      ;
; 1.612 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.028      ; 1.906      ;
; 1.612 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.028      ; 1.906      ;
; 1.613 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.063      ; 1.910      ;
; 1.621 ; regbuf:rdm|sr_out[7]                      ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.859      ;
; 1.625 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 1.892      ;
; 1.627 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.895      ;
; 1.627 ; reg:ir|sr_out[20]                         ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.895      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.166 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.458      ;
; 1.218 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 1.504      ;
; 1.234 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 1.514      ;
; 1.364 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 1.677      ;
; 1.461 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.046      ; 1.741      ;
; 1.475 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 1.788      ;
; 1.504 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.789      ;
; 1.529 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.814      ;
; 1.575 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.867      ;
; 1.669 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.954      ;
; 1.682 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.965      ;
; 1.706 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 1.985      ;
; 1.713 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 1.994      ;
; 1.815 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.108      ;
; 1.833 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.126      ;
; 1.835 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.132      ;
; 1.843 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.140      ;
; 1.847 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.140      ;
; 1.867 ; regbuf:rgB|sr_out[19]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.041      ; 2.142      ;
; 1.873 ; regbuf:rgB|sr_out[27]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.042      ; 2.149      ;
; 1.904 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.197      ;
; 1.914 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.211      ;
; 1.918 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.211      ;
; 1.944 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.042      ; 2.220      ;
; 1.955 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.248      ;
; 1.956 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.248      ;
; 1.958 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.254      ;
; 1.965 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.042      ; 2.241      ;
; 1.965 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.262      ;
; 1.969 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.262      ;
; 1.977 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.269      ;
; 1.979 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.272      ;
; 1.982 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.274      ;
; 1.988 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.284      ;
; 1.999 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.292      ;
; 2.002 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.299      ;
; 2.004 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.301      ;
; 2.012 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.304      ;
; 2.016 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.308      ;
; 2.019 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.079      ; 2.332      ;
; 2.022 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 2.329      ;
; 2.065 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.350      ;
; 2.067 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.359      ;
; 2.067 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.352      ;
; 2.070 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 2.379      ;
; 2.079 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.372      ;
; 2.081 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.373      ;
; 2.087 ; regbuf:rgB|sr_out[29]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.040      ; 2.361      ;
; 2.089 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.386      ;
; 2.091 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.384      ;
; 2.093 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.386      ;
; 2.094 ; reg:pc|sr_out[6]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.386      ;
; 2.096 ; regbuf:rgB|sr_out[9]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 2.398      ;
; 2.099 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.392      ;
; 2.099 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.391      ;
; 2.101 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.398      ;
; 2.101 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.393      ;
; 2.102 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.395      ;
; 2.103 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.396      ;
; 2.106 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.394      ;
; 2.108 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.404      ;
; 2.109 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.406      ;
; 2.111 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.403      ;
; 2.113 ; regbuf:regULA|sr_out[6]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.405      ;
; 2.113 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.406      ;
; 2.116 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 2.398      ;
; 2.122 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.414      ;
; 2.123 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.416      ;
; 2.125 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.422      ;
; 2.126 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.423      ;
; 2.128 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.420      ;
; 2.128 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.425      ;
; 2.129 ; regbuf:rgB|sr_out[23]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.043      ; 2.406      ;
; 2.131 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.423      ;
; 2.131 ; regbuf:rgB|sr_out[18]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.040      ; 2.405      ;
; 2.133 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 2.419      ;
; 2.135 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.428      ;
; 2.136 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.433      ;
; 2.136 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.428      ;
; 2.142 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.434      ;
; 2.143 ; reg:pc|sr_out[8]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.426      ;
; 2.146 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.438      ;
; 2.149 ; regbuf:regULA|sr_out[4]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.432      ;
; 2.151 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.444      ;
; 2.153 ; reg:pc|sr_out[8]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.440      ;
; 2.154 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.447      ;
; 2.155 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.447      ;
; 2.155 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.452      ;
; 2.158 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.450      ;
; 2.159 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.447      ;
; 2.162 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.455      ;
; 2.164 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.461      ;
; 2.165 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 2.447      ;
; 2.168 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.461      ;
; 2.172 ; regbuf:regULA|sr_out[4]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.459      ;
; 2.172 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.469      ;
; 2.173 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.466      ;
; 2.174 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.471      ;
; 2.175 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 2.468      ;
; 2.180 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.477      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.630 ; 2.630 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.570 ; -0.570 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 20.895 ; 20.895 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 18.959 ; 18.959 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.744 ; 17.744 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.578 ; 19.578 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 17.756 ; 17.756 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 20.045 ; 20.045 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.374 ; 18.374 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 18.628 ; 18.628 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.782 ; 18.782 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 19.009 ; 19.009 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.197 ; 18.197 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.499 ; 19.499 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.982 ; 18.982 ; Rise       ; clk             ;
;  data[12] ; clk        ; 20.895 ; 20.895 ; Rise       ; clk             ;
;  data[13] ; clk        ; 17.542 ; 17.542 ; Rise       ; clk             ;
;  data[14] ; clk        ; 18.180 ; 18.180 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.045 ; 17.045 ; Rise       ; clk             ;
;  data[16] ; clk        ; 19.200 ; 19.200 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.874 ; 18.874 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.795 ; 18.795 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.609 ; 17.609 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.217 ; 18.217 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.251 ; 18.251 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.721 ; 18.721 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.965 ; 17.965 ; Rise       ; clk             ;
;  data[24] ; clk        ; 20.190 ; 20.190 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.066 ; 19.066 ; Rise       ; clk             ;
;  data[26] ; clk        ; 18.687 ; 18.687 ; Rise       ; clk             ;
;  data[27] ; clk        ; 19.166 ; 19.166 ; Rise       ; clk             ;
;  data[28] ; clk        ; 18.693 ; 18.693 ; Rise       ; clk             ;
;  data[29] ; clk        ; 19.737 ; 19.737 ; Rise       ; clk             ;
;  data[30] ; clk        ; 19.747 ; 19.747 ; Rise       ; clk             ;
;  data[31] ; clk        ; 18.736 ; 18.736 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.193 ; 13.193 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.386 ; 11.386 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.859 ; 11.859 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.870 ; 12.870 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.395 ; 11.395 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 13.034 ; 13.034 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.752 ; 11.752 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.129 ; 12.129 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.266 ; 11.266 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.393 ; 11.393 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.963 ; 11.963 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.886 ; 11.886 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.029 ; 12.029 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 13.193 ; 13.193 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.186 ; 11.186 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.365 ; 11.365 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.508 ; 11.508 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.811 ; 11.811 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.803 ; 11.803 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.387 ; 11.387 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.730 ; 11.730 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.464 ; 11.464 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.445 ; 11.445 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.149 ; 11.149 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 11.352 ; 11.352 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 13.154 ; 13.154 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.371 ; 11.371 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.884 ; 11.884 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.439 ; 11.439 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.320 ; 11.320 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 12.059 ; 12.059 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 11.844 ; 11.844 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 7.986  ; 7.986  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.385  ; 9.385  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 10.470 ; 10.470 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.127  ; 9.127  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.166  ; 9.166  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 10.333 ; 10.333 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 10.220 ; 10.220 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.738  ; 9.738  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.767  ; 9.767  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 7.986  ; 7.986  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.848  ; 8.848  ; Rise       ; clk             ;
;  data[10] ; clk        ; 8.905  ; 8.905  ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.069  ; 9.069  ; Rise       ; clk             ;
;  data[12] ; clk        ; 8.435  ; 8.435  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.691  ; 9.691  ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.059  ; 9.059  ; Rise       ; clk             ;
;  data[15] ; clk        ; 8.844  ; 8.844  ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.818  ; 9.818  ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.783  ; 9.783  ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.587  ; 8.587  ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.287  ; 9.287  ; Rise       ; clk             ;
;  data[20] ; clk        ; 9.149  ; 9.149  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.645  ; 9.645  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.191  ; 8.191  ; Rise       ; clk             ;
;  data[23] ; clk        ; 10.012 ; 10.012 ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.199  ; 9.199  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.872  ; 9.872  ; Rise       ; clk             ;
;  data[26] ; clk        ; 8.837  ; 8.837  ; Rise       ; clk             ;
;  data[27] ; clk        ; 11.080 ; 11.080 ; Rise       ; clk             ;
;  data[28] ; clk        ; 8.681  ; 8.681  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.315  ; 9.315  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.977  ; 8.977  ; Rise       ; clk             ;
;  data[31] ; clk        ; 8.402  ; 8.402  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 11.149 ; 11.149 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.386 ; 11.386 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.859 ; 11.859 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.870 ; 12.870 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.395 ; 11.395 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 13.034 ; 13.034 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.752 ; 11.752 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.129 ; 12.129 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.266 ; 11.266 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.393 ; 11.393 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.963 ; 11.963 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.886 ; 11.886 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.029 ; 12.029 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 13.193 ; 13.193 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.186 ; 11.186 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.365 ; 11.365 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.508 ; 11.508 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.811 ; 11.811 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.803 ; 11.803 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.387 ; 11.387 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.730 ; 11.730 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.464 ; 11.464 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.445 ; 11.445 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.149 ; 11.149 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 11.352 ; 11.352 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 13.154 ; 13.154 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.371 ; 11.371 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.884 ; 11.884 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.439 ; 11.439 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.320 ; 11.320 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 12.059 ; 12.059 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 11.844 ; 11.844 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.492 ; 11.492 ; 11.492 ; 11.492 ;
; debug[0]   ; data[1]     ; 12.472 ; 12.472 ; 12.472 ; 12.472 ;
; debug[0]   ; data[2]     ; 12.854 ; 12.854 ; 12.854 ; 12.854 ;
; debug[0]   ; data[3]     ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; debug[0]   ; data[4]     ; 12.055 ; 12.055 ; 12.055 ; 12.055 ;
; debug[0]   ; data[5]     ; 11.530 ; 11.530 ; 11.530 ; 11.530 ;
; debug[0]   ; data[6]     ; 11.935 ; 11.935 ; 11.935 ; 11.935 ;
; debug[0]   ; data[7]     ; 11.901 ; 11.901 ; 11.901 ; 11.901 ;
; debug[0]   ; data[8]     ; 12.010 ; 12.010 ; 12.010 ; 12.010 ;
; debug[0]   ; data[9]     ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; debug[0]   ; data[10]    ; 12.181 ; 12.181 ; 12.181 ; 12.181 ;
; debug[0]   ; data[11]    ; 11.458 ; 11.458 ; 11.458 ; 11.458 ;
; debug[0]   ; data[12]    ; 13.644 ; 13.644 ; 13.644 ; 13.644 ;
; debug[0]   ; data[13]    ; 11.365 ; 11.365 ; 11.365 ; 11.365 ;
; debug[0]   ; data[14]    ; 11.214 ; 11.214 ; 11.214 ; 11.214 ;
; debug[0]   ; data[15]    ; 11.520 ; 11.520 ; 11.520 ; 11.520 ;
; debug[0]   ; data[16]    ; 11.692 ; 11.692 ; 11.692 ; 11.692 ;
; debug[0]   ; data[17]    ; 11.671 ; 11.671 ; 11.671 ; 11.671 ;
; debug[0]   ; data[18]    ; 11.382 ; 11.382 ; 11.382 ; 11.382 ;
; debug[0]   ; data[19]    ; 11.957 ; 11.957 ; 11.957 ; 11.957 ;
; debug[0]   ; data[20]    ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; debug[0]   ; data[21]    ; 12.240 ; 12.240 ; 12.240 ; 12.240 ;
; debug[0]   ; data[22]    ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; debug[0]   ; data[23]    ; 11.497 ; 11.497 ; 11.497 ; 11.497 ;
; debug[0]   ; data[24]    ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[0]   ; data[25]    ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; debug[0]   ; data[26]    ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; debug[0]   ; data[27]    ; 12.537 ; 12.537 ; 12.537 ; 12.537 ;
; debug[0]   ; data[28]    ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; debug[0]   ; data[29]    ; 11.973 ; 11.973 ; 11.973 ; 11.973 ;
; debug[0]   ; data[30]    ; 13.029 ; 13.029 ; 13.029 ; 13.029 ;
; debug[0]   ; data[31]    ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; debug[1]   ; data[0]     ; 11.865 ; 11.865 ; 11.865 ; 11.865 ;
; debug[1]   ; data[1]     ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; debug[1]   ; data[2]     ; 13.498 ; 13.498 ; 13.498 ; 13.498 ;
; debug[1]   ; data[3]     ; 11.816 ; 11.816 ; 11.816 ; 11.816 ;
; debug[1]   ; data[4]     ; 12.699 ; 12.699 ; 12.699 ; 12.699 ;
; debug[1]   ; data[5]     ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; debug[1]   ; data[6]     ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[1]   ; data[7]     ; 12.278 ; 12.278 ; 12.278 ; 12.278 ;
; debug[1]   ; data[8]     ; 12.681 ; 12.681 ; 12.681 ; 12.681 ;
; debug[1]   ; data[9]     ; 12.676 ; 12.676 ; 12.676 ; 12.676 ;
; debug[1]   ; data[10]    ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; debug[1]   ; data[11]    ; 11.762 ; 11.762 ; 11.762 ; 11.762 ;
; debug[1]   ; data[12]    ; 14.146 ; 14.146 ; 14.146 ; 14.146 ;
; debug[1]   ; data[13]    ; 11.669 ; 11.669 ; 11.669 ; 11.669 ;
; debug[1]   ; data[14]    ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; debug[1]   ; data[15]    ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; debug[1]   ; data[16]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; debug[1]   ; data[17]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; debug[1]   ; data[18]    ; 11.685 ; 11.685 ; 11.685 ; 11.685 ;
; debug[1]   ; data[19]    ; 12.038 ; 12.038 ; 12.038 ; 12.038 ;
; debug[1]   ; data[20]    ; 12.437 ; 12.437 ; 12.437 ; 12.437 ;
; debug[1]   ; data[21]    ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; debug[1]   ; data[22]    ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; debug[1]   ; data[23]    ; 11.870 ; 11.870 ; 11.870 ; 11.870 ;
; debug[1]   ; data[24]    ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; debug[1]   ; data[25]    ; 13.708 ; 13.708 ; 13.708 ; 13.708 ;
; debug[1]   ; data[26]    ; 12.396 ; 12.396 ; 12.396 ; 12.396 ;
; debug[1]   ; data[27]    ; 13.188 ; 13.188 ; 13.188 ; 13.188 ;
; debug[1]   ; data[28]    ; 11.656 ; 11.656 ; 11.656 ; 11.656 ;
; debug[1]   ; data[29]    ; 12.051 ; 12.051 ; 12.051 ; 12.051 ;
; debug[1]   ; data[30]    ; 12.486 ; 12.486 ; 12.486 ; 12.486 ;
; debug[1]   ; data[31]    ; 11.965 ; 11.965 ; 11.965 ; 11.965 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.492 ; 11.492 ; 11.492 ; 11.492 ;
; debug[0]   ; data[1]     ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; debug[0]   ; data[2]     ; 12.854 ; 12.854 ; 12.854 ; 12.854 ;
; debug[0]   ; data[3]     ; 11.061 ; 11.061 ; 11.061 ; 11.061 ;
; debug[0]   ; data[4]     ; 12.055 ; 12.055 ; 12.055 ; 12.055 ;
; debug[0]   ; data[5]     ; 10.869 ; 10.869 ; 10.869 ; 10.869 ;
; debug[0]   ; data[6]     ; 11.935 ; 11.935 ; 11.935 ; 11.935 ;
; debug[0]   ; data[7]     ; 11.038 ; 11.038 ; 11.038 ; 11.038 ;
; debug[0]   ; data[8]     ; 12.010 ; 12.010 ; 12.010 ; 12.010 ;
; debug[0]   ; data[9]     ; 11.610 ; 11.610 ; 11.610 ; 11.610 ;
; debug[0]   ; data[10]    ; 12.181 ; 12.181 ; 12.181 ; 12.181 ;
; debug[0]   ; data[11]    ; 11.071 ; 11.071 ; 11.071 ; 11.071 ;
; debug[0]   ; data[12]    ; 13.644 ; 13.644 ; 13.644 ; 13.644 ;
; debug[0]   ; data[13]    ; 10.704 ; 10.704 ; 10.704 ; 10.704 ;
; debug[0]   ; data[14]    ; 11.214 ; 11.214 ; 11.214 ; 11.214 ;
; debug[0]   ; data[15]    ; 10.515 ; 10.515 ; 10.515 ; 10.515 ;
; debug[0]   ; data[16]    ; 11.692 ; 11.692 ; 11.692 ; 11.692 ;
; debug[0]   ; data[17]    ; 11.168 ; 11.168 ; 11.168 ; 11.168 ;
; debug[0]   ; data[18]    ; 11.382 ; 11.382 ; 11.382 ; 11.382 ;
; debug[0]   ; data[19]    ; 10.990 ; 10.990 ; 10.990 ; 10.990 ;
; debug[0]   ; data[20]    ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; debug[0]   ; data[21]    ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; debug[0]   ; data[22]    ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; debug[0]   ; data[23]    ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; debug[0]   ; data[24]    ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[0]   ; data[25]    ; 12.497 ; 12.497 ; 12.497 ; 12.497 ;
; debug[0]   ; data[26]    ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; debug[0]   ; data[27]    ; 11.471 ; 11.471 ; 11.471 ; 11.471 ;
; debug[0]   ; data[28]    ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; debug[0]   ; data[29]    ; 11.317 ; 11.317 ; 11.317 ; 11.317 ;
; debug[0]   ; data[30]    ; 13.029 ; 13.029 ; 13.029 ; 13.029 ;
; debug[0]   ; data[31]    ; 10.929 ; 10.929 ; 10.929 ; 10.929 ;
; debug[1]   ; data[0]     ; 11.214 ; 11.214 ; 11.214 ; 11.214 ;
; debug[1]   ; data[1]     ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; debug[1]   ; data[2]     ; 10.569 ; 10.569 ; 10.569 ; 10.569 ;
; debug[1]   ; data[3]     ; 11.816 ; 11.816 ; 11.816 ; 11.816 ;
; debug[1]   ; data[4]     ; 11.989 ; 11.989 ; 11.989 ; 11.989 ;
; debug[1]   ; data[5]     ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; debug[1]   ; data[6]     ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; debug[1]   ; data[7]     ; 12.278 ; 12.278 ; 12.278 ; 12.278 ;
; debug[1]   ; data[8]     ; 11.212 ; 11.212 ; 11.212 ; 11.212 ;
; debug[1]   ; data[9]     ; 12.676 ; 12.676 ; 12.676 ; 12.676 ;
; debug[1]   ; data[10]    ; 12.078 ; 12.078 ; 12.078 ; 12.078 ;
; debug[1]   ; data[11]    ; 11.762 ; 11.762 ; 11.762 ; 11.762 ;
; debug[1]   ; data[12]    ; 11.567 ; 11.567 ; 11.567 ; 11.567 ;
; debug[1]   ; data[13]    ; 11.669 ; 11.669 ; 11.669 ; 11.669 ;
; debug[1]   ; data[14]    ; 10.717 ; 10.717 ; 10.717 ; 10.717 ;
; debug[1]   ; data[15]    ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; debug[1]   ; data[16]    ; 11.199 ; 11.199 ; 11.199 ; 11.199 ;
; debug[1]   ; data[17]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; debug[1]   ; data[18]    ; 10.745 ; 10.745 ; 10.745 ; 10.745 ;
; debug[1]   ; data[19]    ; 12.038 ; 12.038 ; 12.038 ; 12.038 ;
; debug[1]   ; data[20]    ; 11.759 ; 11.759 ; 11.759 ; 11.759 ;
; debug[1]   ; data[21]    ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; debug[1]   ; data[22]    ; 11.598 ; 11.598 ; 11.598 ; 11.598 ;
; debug[1]   ; data[23]    ; 11.870 ; 11.870 ; 11.870 ; 11.870 ;
; debug[1]   ; data[24]    ; 11.949 ; 11.949 ; 11.949 ; 11.949 ;
; debug[1]   ; data[25]    ; 13.708 ; 13.708 ; 13.708 ; 13.708 ;
; debug[1]   ; data[26]    ; 11.361 ; 11.361 ; 11.361 ; 11.361 ;
; debug[1]   ; data[27]    ; 13.188 ; 13.188 ; 13.188 ; 13.188 ;
; debug[1]   ; data[28]    ; 11.315 ; 11.315 ; 11.315 ; 11.315 ;
; debug[1]   ; data[29]    ; 12.051 ; 12.051 ; 12.051 ; 12.051 ;
; debug[1]   ; data[30]    ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; debug[1]   ; data[31]    ; 11.965 ; 11.965 ; 11.965 ; 11.965 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -6.055 ; -806.902      ;
; clk_rom ; -1.460 ; -59.367       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.243 ; 0.000         ;
; clk_rom ; 0.516 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -738.480            ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                            ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -6.055 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 7.078      ;
; -6.049 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 7.072      ;
; -6.022 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 7.033      ;
; -5.992 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 7.015      ;
; -5.986 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 7.009      ;
; -5.967 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.990      ;
; -5.961 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.984      ;
; -5.959 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 6.970      ;
; -5.952 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.969      ;
; -5.947 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.970      ;
; -5.947 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.970      ;
; -5.947 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.970      ;
; -5.945 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.962      ;
; -5.943 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.980      ;
; -5.943 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.980      ;
; -5.938 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.976      ;
; -5.934 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 6.945      ;
; -5.931 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.954      ;
; -5.925 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.953      ;
; -5.925 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.953      ;
; -5.925 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.948      ;
; -5.919 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.956      ;
; -5.919 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.956      ;
; -5.915 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.950      ;
; -5.913 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.944      ;
; -5.913 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.944      ;
; -5.913 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.944      ;
; -5.913 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.944      ;
; -5.910 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 6.946      ;
; -5.898 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 6.909      ;
; -5.892 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.927      ;
; -5.891 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.926      ;
; -5.889 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.906      ;
; -5.884 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.907      ;
; -5.884 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.907      ;
; -5.884 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.907      ;
; -5.882 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.899      ;
; -5.880 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.917      ;
; -5.880 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.917      ;
; -5.875 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.913      ;
; -5.864 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.881      ;
; -5.862 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.890      ;
; -5.862 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.890      ;
; -5.859 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.882      ;
; -5.859 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.882      ;
; -5.859 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.882      ;
; -5.857 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.874      ;
; -5.856 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.893      ;
; -5.856 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.893      ;
; -5.855 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.015      ; 6.902      ;
; -5.855 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.892      ;
; -5.855 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.892      ;
; -5.852 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.887      ;
; -5.850 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.873      ;
; -5.850 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.888      ;
; -5.850 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.881      ;
; -5.850 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.881      ;
; -5.850 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.881      ;
; -5.850 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.881      ;
; -5.849 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; 0.015      ; 6.896      ;
; -5.847 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 6.883      ;
; -5.844 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.867      ;
; -5.837 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.865      ;
; -5.837 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.865      ;
; -5.831 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.854      ;
; -5.831 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.868      ;
; -5.831 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.868      ;
; -5.829 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.864      ;
; -5.828 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.845      ;
; -5.828 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.863      ;
; -5.828 ; reg:pc|sr_out[1]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.849      ;
; -5.827 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.862      ;
; -5.825 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.848      ;
; -5.825 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.856      ;
; -5.825 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.856      ;
; -5.825 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.856      ;
; -5.825 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.856      ;
; -5.823 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.846      ;
; -5.823 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.846      ;
; -5.823 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.846      ;
; -5.822 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.857      ;
; -5.822 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.004      ; 6.858      ;
; -5.822 ; reg:pc|sr_out[1]                                ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.843      ;
; -5.821 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.838      ;
; -5.819 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.856      ;
; -5.819 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.856      ;
; -5.817 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 6.828      ;
; -5.814 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; 0.006      ; 6.852      ;
; -5.804 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.839      ;
; -5.803 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.838      ;
; -5.801 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.829      ;
; -5.801 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.829      ;
; -5.798 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.021     ; 6.809      ;
; -5.795 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.832      ;
; -5.795 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.005      ; 6.832      ;
; -5.795 ; reg:pc|sr_out[1]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.023     ; 6.804      ;
; -5.794 ; mips_control:ctr_mips|pstate.fetch_st           ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.015      ; 6.841      ;
; -5.791 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.826      ;
; -5.789 ; reg:ir|sr_out[7]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.812      ;
; -5.789 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.820      ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.503 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.567      ;
; -0.423 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.487      ;
; -0.414 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.492      ;
; -0.409 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.474      ;
; -0.392 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.461      ;
; -0.389 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.457      ;
; -0.385 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.449      ;
; -0.382 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.447      ;
; -0.380 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.448      ;
; -0.374 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.438      ;
; -0.372 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.440      ;
; -0.365 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.434      ;
; -0.362 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.430      ;
; -0.360 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.428      ;
; -0.355 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.423      ;
; -0.338 ; regbuf:rgB|sr_out[22]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.048      ; 1.385      ;
; -0.336 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.401      ;
; -0.334 ; reg:pc|sr_out[2]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.075      ; 1.408      ;
; -0.333 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.401      ;
; -0.331 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.400      ;
; -0.331 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.082      ; 1.412      ;
; -0.322 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.387      ;
; -0.321 ; regbuf:rgB|sr_out[15]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.082      ; 1.402      ;
; -0.319 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.075      ; 1.393      ;
; -0.319 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.388      ;
; -0.319 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.384      ;
; -0.318 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.075      ; 1.392      ;
; -0.318 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.378      ;
; -0.314 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.383      ;
; -0.313 ; regbuf:rgB|sr_out[1]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.363      ;
; -0.312 ; reg:pc|sr_out[2]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 1.382      ;
; -0.312 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.380      ;
; -0.312 ; regbuf:rgB|sr_out[10]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.371      ;
; -0.309 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 1.365      ;
; -0.306 ; regbuf:rgB|sr_out[5]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.361      ;
; -0.305 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.370      ;
; -0.304 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.373      ;
; -0.304 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.369      ;
; -0.303 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.367      ;
; -0.302 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.371      ;
; -0.298 ; regbuf:rgB|sr_out[20]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.048      ; 1.345      ;
; -0.294 ; reg:pc|sr_out[5]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.362      ;
; -0.291 ; regbuf:rgB|sr_out[4]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 1.363      ;
; -0.290 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.355      ;
; -0.287 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.356      ;
; -0.287 ; reg:pc|sr_out[3]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.350      ;
; -0.286 ; regbuf:rgB|sr_out[4]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 1.000        ; 0.077      ; 1.362      ;
; -0.285 ; reg:pc|sr_out[5]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.349      ;
; -0.281 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.345      ;
; -0.280 ; regbuf:rgB|sr_out[4]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 1.352      ;
; -0.277 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.346      ;
; -0.276 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.344      ;
; -0.273 ; reg:pc|sr_out[3]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.332      ;
; -0.271 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.339      ;
; -0.270 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.335      ;
; -0.269 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.333      ;
; -0.268 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 1.000        ; 0.078      ; 1.345      ;
; -0.263 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.328      ;
; -0.259 ; regbuf:rgB|sr_out[8]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.323      ;
; -0.257 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.325      ;
; -0.257 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.326      ;
; -0.257 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.322      ;
; -0.257 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.326      ;
; -0.253 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.322      ;
; -0.252 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.070      ; 1.321      ;
; -0.243 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.321      ;
; -0.243 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.308      ;
; -0.240 ; reg:pc|sr_out[4]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 1.293      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.243 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; breg:bcoreg|breg32_rtl_1_bypass[18]       ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.295 ; breg:bcoreg|breg32_rtl_1_bypass[19]       ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.447      ;
; 0.326 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.logical_imm_or_st                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.339 ; breg:bcoreg|breg32_rtl_1_bypass[24]       ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 0.488      ;
; 0.359 ; regbuf:regULA|sr_out[15]                  ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.364 ; regbuf:regULA|sr_out[16]                  ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; regbuf:regULA|sr_out[2]                   ; reg:pc|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; breg:bcoreg|breg32_rtl_1_bypass[13]       ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; regbuf:regULA|sr_out[7]                   ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.373 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.logical_imm_and_st                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; regbuf:regULA|sr_out[18]                  ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; breg:bcoreg|breg32_rtl_1_bypass[23]       ; regbuf:rgB|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.398 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.601      ;
; 0.423 ; mips_control:ctr_mips|pstate.fetch_st     ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.575      ;
; 0.453 ; regbuf:regULA|sr_out[25]                  ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.456 ; regbuf:regULA|sr_out[11]                  ; reg:pc|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.608      ;
; 0.461 ; regbuf:regULA|sr_out[5]                   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.613      ;
; 0.465 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 0.612      ;
; 0.467 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[5]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 0.614      ;
; 0.467 ; breg:bcoreg|breg32_rtl_1_bypass[14]       ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.469 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 0.616      ;
; 0.473 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 0.620      ;
; 0.497 ; breg:bcoreg|breg32_rtl_1_bypass[41]       ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.650      ;
; 0.526 ; breg:bcoreg|breg32_rtl_1_bypass[16]       ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.678      ;
; 0.529 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.067      ; 0.735      ;
; 0.537 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.742      ;
; 0.537 ; reg:ir|sr_out[8]                          ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.005      ; 0.694      ;
; 0.542 ; mips_control:ctr_mips|pstate.decode_st    ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; -0.024     ; 0.670      ;
; 0.544 ; reg:ir|sr_out[10]                         ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 0.699      ;
; 0.547 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.746      ;
; 0.548 ; regbuf:rdm|sr_out[22]                     ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.755      ;
; 0.550 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.069      ; 0.757      ;
; 0.559 ; regbuf:regULA|sr_out[23]                  ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.711      ;
; 0.569 ; regbuf:regULA|sr_out[21]                  ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.610 ; regbuf:regULA|sr_out[0]                   ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 0.769      ;
; 0.614 ; reg:ir|sr_out[31]                         ; mips_control:ctr_mips|pstate.writemem_st                                                           ; clk          ; clk         ; 0.000        ; -0.012     ; 0.754      ;
; 0.615 ; regbuf:regULA|sr_out[30]                  ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 0.765      ;
; 0.622 ; mips_control:ctr_mips|pstate.writereg_st  ; breg:bcoreg|breg32_rtl_1_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.774      ;
; 0.625 ; breg:bcoreg|breg32_rtl_1_bypass[25]       ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 0.776      ;
; 0.636 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.837      ;
; 0.636 ; breg:bcoreg|breg32_rtl_1_bypass[38]       ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.008      ; 0.796      ;
; 0.646 ; reg:ir|sr_out[16]                         ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 0.784      ;
; 0.647 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.801      ;
; 0.651 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 0.804      ;
; 0.655 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.852      ;
; 0.656 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.857      ;
; 0.659 ; regbuf:rdm|sr_out[4]                      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.860      ;
; 0.665 ; regbuf:rdm|sr_out[16]                     ; breg:bcoreg|breg32_rtl_1_bypass[27]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.817      ;
; 0.666 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.820      ;
; 0.667 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.843      ;
; 0.668 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.822      ;
; 0.669 ; breg:bcoreg|breg32_rtl_1_bypass[26]       ; regbuf:rgA|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.023      ; 0.844      ;
; 0.673 ; reg:ir|sr_out[25]                         ; reg:pc|sr_out[27]                                                                                  ; clk          ; clk         ; 0.000        ; -0.011     ; 0.814      ;
; 0.673 ; breg:bcoreg|breg32_rtl_1_bypass[20]       ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; -0.014     ; 0.811      ;
; 0.674 ; regbuf:rdm|sr_out[2]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.869      ;
; 0.677 ; reg:ir|sr_out[11]                         ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 0.815      ;
; 0.681 ; regbuf:regULA|sr_out[10]                  ; reg:pc|sr_out[10]                                                                                  ; clk          ; clk         ; 0.000        ; -0.003     ; 0.830      ;
; 0.681 ; mips_control:ctr_mips|pstate.jump_ex_st   ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.857      ;
; 0.682 ; regbuf:rdm|sr_out[19]                     ; breg:bcoreg|breg32_rtl_1_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 0.833      ;
; 0.685 ; regbuf:regULA|sr_out[14]                  ; reg:pc|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.837      ;
; 0.687 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.892      ;
; 0.689 ; regbuf:rdm|sr_out[3]                      ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.004      ; 0.845      ;
; 0.692 ; regbuf:regULA|sr_out[8]                   ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 0.841      ;
; 0.692 ; breg:bcoreg|breg32_rtl_1_bypass[32]       ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 0.849      ;
; 0.698 ; regbuf:rdm|sr_out[0]                      ; breg:bcoreg|breg32_rtl_1_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.004      ; 0.854      ;
; 0.699 ; breg:bcoreg|breg32_rtl_1_bypass[27]       ; regbuf:rgB|sr_out[16]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.847      ;
; 0.701 ; reg:ir|sr_out[11]                         ; reg:pc|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.006      ; 0.859      ;
; 0.702 ; regbuf:regULA|sr_out[4]                   ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 0.861      ;
; 0.707 ; reg:ir|sr_out[19]                         ; breg:bcoreg|breg32_rtl_1_bypass[7]                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 0.845      ;
; 0.708 ; breg:bcoreg|breg32_rtl_1_bypass[15]       ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.019     ; 0.841      ;
; 0.710 ; breg:bcoreg|breg32_rtl_1_bypass[36]       ; regbuf:rgA|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.862      ;
; 0.711 ; regbuf:regULA|sr_out[6]                   ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.863      ;
; 0.713 ; breg:bcoreg|breg32_rtl_1_bypass[42]       ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; -0.004     ; 0.861      ;
; 0.715 ; regbuf:rdm|sr_out[1]                      ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.003      ; 0.870      ;
; 0.718 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.894      ;
; 0.718 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.894      ;
; 0.718 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.894      ;
; 0.718 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.894      ;
; 0.718 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.894      ;
; 0.725 ; regbuf:rdm|sr_out[20]                     ; breg:bcoreg|breg32_rtl_1_bypass[31]                                                                ; clk          ; clk         ; 0.000        ; 0.007      ; 0.884      ;
; 0.726 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.024      ; 0.902      ;
; 0.726 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.024      ; 0.902      ;
; 0.726 ; mips_control:ctr_mips|pstate.fetch_st     ; reg:ir|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.024      ; 0.902      ;
; 0.734 ; reg:ir|sr_out[17]                         ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 0.872      ;
; 0.734 ; regbuf:rdm|sr_out[7]                      ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; -0.023     ; 0.863      ;
; 0.738 ; breg:bcoreg|breg32_rtl_1_bypass[28]       ; regbuf:rgB|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.009      ; 0.899      ;
; 0.738 ; mips_control:ctr_mips|pstate.ldreg_st     ; breg:bcoreg|breg32_rtl_1_bypass[25]                                                                ; clk          ; clk         ; 0.000        ; 0.001      ; 0.891      ;
; 0.743 ; regbuf:rdm|sr_out[27]                     ; breg:bcoreg|breg32_rtl_1_bypass[38]                                                                ; clk          ; clk         ; 0.000        ; 0.007      ; 0.902      ;
; 0.750 ; breg:bcoreg|breg32_rtl_1_bypass[30]       ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.008      ; 0.910      ;
; 0.751 ; regbuf:rdm|sr_out[10]                     ; breg:bcoreg|breg32_rtl_1_bypass[21]                                                                ; clk          ; clk         ; 0.000        ; -0.005     ; 0.898      ;
; 0.753 ; reg:ir|sr_out[14]                         ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; -0.021     ; 0.884      ;
; 0.760 ; regbuf:rdm|sr_out[0]                      ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.969      ;
; 0.761 ; regbuf:regULA|sr_out[9]                   ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 0.910      ;
; 0.762 ; mips_control:ctr_mips|pstate.branch_ex_st ; reg:pc|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.916      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.719      ;
; 0.541 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 0.733      ;
; 0.550 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.749      ;
; 0.584 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.082      ; 0.804      ;
; 0.638 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.831      ;
; 0.651 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.082      ; 0.871      ;
; 0.666 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.864      ;
; 0.672 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.875      ;
; 0.683 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.881      ;
; 0.705 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.903      ;
; 0.728 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.922      ;
; 0.730 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.925      ;
; 0.747 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.938      ;
; 0.781 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.985      ;
; 0.785 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.989      ;
; 0.785 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 0.989      ;
; 0.789 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.997      ;
; 0.799 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.007      ;
; 0.815 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.019      ;
; 0.818 ; regbuf:rgB|sr_out[19]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.005      ;
; 0.819 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.023      ;
; 0.823 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.031      ;
; 0.825 ; regbuf:rgB|sr_out[27]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.013      ;
; 0.829 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.033      ;
; 0.833 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.037      ;
; 0.836 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.043      ;
; 0.837 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.045      ;
; 0.841 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.029      ;
; 0.842 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.046      ;
; 0.846 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.049      ;
; 0.850 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.053      ;
; 0.851 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.055      ;
; 0.853 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.060      ;
; 0.855 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.043      ;
; 0.856 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.059      ;
; 0.857 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.082      ; 1.077      ;
; 0.858 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.066      ;
; 0.860 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.068      ;
; 0.883 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.086      ;
; 0.886 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.089      ;
; 0.887 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.090      ;
; 0.891 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.095      ;
; 0.893 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.097      ;
; 0.894 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.097      ;
; 0.895 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.099      ;
; 0.896 ; regbuf:rgB|sr_out[9]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 1.109      ;
; 0.897 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.077      ; 1.112      ;
; 0.897 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.101      ;
; 0.899 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.107      ;
; 0.900 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.104      ;
; 0.900 ; reg:pc|sr_out[6]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.103      ;
; 0.901 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.109      ;
; 0.903 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.107      ;
; 0.904 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.108      ;
; 0.907 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.078      ; 1.123      ;
; 0.908 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.106      ;
; 0.908 ; regbuf:regULA|sr_out[1]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.106      ;
; 0.908 ; regbuf:regULA|sr_out[6]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.111      ;
; 0.912 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.120      ;
; 0.912 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.119      ;
; 0.913 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.117      ;
; 0.913 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.117      ;
; 0.915 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.118      ;
; 0.918 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.121      ;
; 0.918 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.121      ;
; 0.919 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.122      ;
; 0.920 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.123      ;
; 0.920 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.124      ;
; 0.920 ; regbuf:rgB|sr_out[29]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.107      ;
; 0.920 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.128      ;
; 0.921 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.124      ;
; 0.922 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.130      ;
; 0.922 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.130      ;
; 0.922 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.125      ;
; 0.923 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.122      ;
; 0.924 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.128      ;
; 0.924 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.128      ;
; 0.924 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.127      ;
; 0.925 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.129      ;
; 0.928 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.136      ;
; 0.929 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.137      ;
; 0.929 ; regbuf:regULA|sr_out[4]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.124      ;
; 0.929 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.137      ;
; 0.930 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.130      ;
; 0.932 ; reg:pc|sr_out[8]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.127      ;
; 0.932 ; regbuf:rgB|sr_out[23]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.121      ;
; 0.934 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.142      ;
; 0.934 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.138      ;
; 0.934 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.129      ;
; 0.935 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.139      ;
; 0.937 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.141      ;
; 0.937 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.140      ;
; 0.938 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.146      ;
; 0.940 ; reg:pc|sr_out[8]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.139      ;
; 0.945 ; regbuf:regULA|sr_out[4]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.144      ;
; 0.946 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.154      ;
; 0.947 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 1.151      ;
; 0.949 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.157      ;
; 0.950 ; reg:pc|sr_out[7]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.145      ;
; 0.951 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.154      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_92g1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.080 ; 1.080 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.084 ; -0.084 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 10.103 ; 10.103 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.361  ; 9.361  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.736  ; 8.736  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.463  ; 9.463  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.574  ; 8.574  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.706  ; 9.706  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.006  ; 9.006  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.040  ; 9.040  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.144  ; 9.144  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 9.247  ; 9.247  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 8.893  ; 8.893  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.445  ; 9.445  ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.222  ; 9.222  ; Rise       ; clk             ;
;  data[12] ; clk        ; 10.103 ; 10.103 ; Rise       ; clk             ;
;  data[13] ; clk        ; 8.549  ; 8.549  ; Rise       ; clk             ;
;  data[14] ; clk        ; 8.825  ; 8.825  ; Rise       ; clk             ;
;  data[15] ; clk        ; 8.356  ; 8.356  ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.352  ; 9.352  ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.371  ; 9.371  ; Rise       ; clk             ;
;  data[18] ; clk        ; 9.257  ; 9.257  ; Rise       ; clk             ;
;  data[19] ; clk        ; 8.623  ; 8.623  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.899  ; 8.899  ; Rise       ; clk             ;
;  data[21] ; clk        ; 8.909  ; 8.909  ; Rise       ; clk             ;
;  data[22] ; clk        ; 9.223  ; 9.223  ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.865  ; 8.865  ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.850  ; 9.850  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.496  ; 9.496  ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.143  ; 9.143  ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.432  ; 9.432  ; Rise       ; clk             ;
;  data[28] ; clk        ; 9.190  ; 9.190  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.728  ; 9.728  ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.700  ; 9.700  ; Rise       ; clk             ;
;  data[31] ; clk        ; 9.268  ; 9.268  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 7.492  ; 7.492  ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.515  ; 6.515  ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.725  ; 6.725  ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.182  ; 7.182  ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.507  ; 6.507  ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 7.296  ; 7.296  ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.710  ; 6.710  ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.865  ; 6.865  ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.459  ; 6.459  ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.504  ; 6.504  ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.809  ; 6.809  ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.753  ; 6.753  ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.823  ; 6.823  ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.342  ; 7.342  ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.428  ; 6.428  ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.502  ; 6.502  ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.614  ; 6.614  ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.720  ; 6.720  ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.700  ; 6.700  ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.514  ; 6.514  ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.679  ; 6.679  ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.553  ; 6.553  ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.546  ; 6.546  ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.677  ; 6.677  ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.402  ; 6.402  ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.495  ; 6.495  ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.492  ; 7.492  ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.507  ; 6.507  ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.759  ; 6.759  ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.508  ; 6.508  ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.496  ; 6.496  ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.841  ; 6.841  ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.777  ; 6.777  ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 5.040 ; 5.040 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 5.501 ; 5.501 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.883 ; 4.883 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.892 ; 4.892 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 5.445 ; 5.445 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 5.408 ; 5.408 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 5.161 ; 5.161 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 5.215 ; 5.215 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.785 ; 4.785 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.813 ; 4.813 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.890 ; 4.890 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.640 ; 4.640 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.171 ; 5.171 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.832 ; 4.832 ; Rise       ; clk             ;
;  data[15] ; clk        ; 4.788 ; 4.788 ; Rise       ; clk             ;
;  data[16] ; clk        ; 5.255 ; 5.255 ; Rise       ; clk             ;
;  data[17] ; clk        ; 5.171 ; 5.171 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.663 ; 4.663 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.959 ; 4.959 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.885 ; 4.885 ; Rise       ; clk             ;
;  data[21] ; clk        ; 5.116 ; 5.116 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.498 ; 4.498 ; Rise       ; clk             ;
;  data[23] ; clk        ; 5.297 ; 5.297 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.946 ; 4.946 ; Rise       ; clk             ;
;  data[25] ; clk        ; 5.391 ; 5.391 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.752 ; 4.752 ; Rise       ; clk             ;
;  data[27] ; clk        ; 5.862 ; 5.862 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.010 ; 5.010 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.859 ; 4.859 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.603 ; 4.603 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.402 ; 6.402 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.515 ; 6.515 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.725 ; 6.725 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.182 ; 7.182 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.507 ; 6.507 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 7.296 ; 7.296 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.710 ; 6.710 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.865 ; 6.865 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.459 ; 6.459 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.504 ; 6.504 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.809 ; 6.809 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.753 ; 6.753 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.823 ; 6.823 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.342 ; 7.342 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.428 ; 6.428 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.502 ; 6.502 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.614 ; 6.614 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.720 ; 6.720 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.700 ; 6.700 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.514 ; 6.514 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.679 ; 6.679 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.553 ; 6.553 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.546 ; 6.546 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.677 ; 6.677 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.402 ; 6.402 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.495 ; 6.495 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.492 ; 7.492 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.507 ; 6.507 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.759 ; 6.759 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.508 ; 6.508 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.496 ; 6.496 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.841 ; 6.841 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.777 ; 6.777 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; debug[0]   ; data[1]     ; 6.723 ; 6.723 ; 6.723 ; 6.723 ;
; debug[0]   ; data[2]     ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; debug[0]   ; data[3]     ; 6.246 ; 6.246 ; 6.246 ; 6.246 ;
; debug[0]   ; data[4]     ; 6.538 ; 6.538 ; 6.538 ; 6.538 ;
; debug[0]   ; data[5]     ; 6.299 ; 6.299 ; 6.299 ; 6.299 ;
; debug[0]   ; data[6]     ; 6.452 ; 6.452 ; 6.452 ; 6.452 ;
; debug[0]   ; data[7]     ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
; debug[0]   ; data[8]     ; 6.512 ; 6.512 ; 6.512 ; 6.512 ;
; debug[0]   ; data[9]     ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; debug[0]   ; data[10]    ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; debug[0]   ; data[11]    ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; debug[0]   ; data[12]    ; 7.235 ; 7.235 ; 7.235 ; 7.235 ;
; debug[0]   ; data[13]    ; 6.202 ; 6.202 ; 6.202 ; 6.202 ;
; debug[0]   ; data[14]    ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; debug[0]   ; data[15]    ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
; debug[0]   ; data[16]    ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; debug[0]   ; data[17]    ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; debug[0]   ; data[18]    ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; debug[0]   ; data[19]    ; 6.478 ; 6.478 ; 6.478 ; 6.478 ;
; debug[0]   ; data[20]    ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; debug[0]   ; data[21]    ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; debug[0]   ; data[22]    ; 6.888 ; 6.888 ; 6.888 ; 6.888 ;
; debug[0]   ; data[23]    ; 6.280 ; 6.280 ; 6.280 ; 6.280 ;
; debug[0]   ; data[24]    ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; debug[0]   ; data[25]    ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; debug[0]   ; data[26]    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; debug[0]   ; data[27]    ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; debug[0]   ; data[28]    ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; debug[0]   ; data[29]    ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; debug[0]   ; data[30]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; debug[0]   ; data[31]    ; 6.302 ; 6.302 ; 6.302 ; 6.302 ;
; debug[1]   ; data[0]     ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; debug[1]   ; data[1]     ; 6.949 ; 6.949 ; 6.949 ; 6.949 ;
; debug[1]   ; data[2]     ; 7.275 ; 7.275 ; 7.275 ; 7.275 ;
; debug[1]   ; data[3]     ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; debug[1]   ; data[4]     ; 6.881 ; 6.881 ; 6.881 ; 6.881 ;
; debug[1]   ; data[5]     ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; debug[1]   ; data[6]     ; 6.626 ; 6.626 ; 6.626 ; 6.626 ;
; debug[1]   ; data[7]     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; debug[1]   ; data[8]     ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[9]     ; 6.882 ; 6.882 ; 6.882 ; 6.882 ;
; debug[1]   ; data[10]    ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; debug[1]   ; data[11]    ; 6.445 ; 6.445 ; 6.445 ; 6.445 ;
; debug[1]   ; data[12]    ; 7.518 ; 7.518 ; 7.518 ; 7.518 ;
; debug[1]   ; data[13]    ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; debug[1]   ; data[14]    ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; debug[1]   ; data[15]    ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; debug[1]   ; data[16]    ; 6.405 ; 6.405 ; 6.405 ; 6.405 ;
; debug[1]   ; data[17]    ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; debug[1]   ; data[18]    ; 6.375 ; 6.375 ; 6.375 ; 6.375 ;
; debug[1]   ; data[19]    ; 6.573 ; 6.573 ; 6.573 ; 6.573 ;
; debug[1]   ; data[20]    ; 6.731 ; 6.731 ; 6.731 ; 6.731 ;
; debug[1]   ; data[21]    ; 6.924 ; 6.924 ; 6.924 ; 6.924 ;
; debug[1]   ; data[22]    ; 7.174 ; 7.174 ; 7.174 ; 7.174 ;
; debug[1]   ; data[23]    ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; debug[1]   ; data[24]    ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; debug[1]   ; data[25]    ; 7.491 ; 7.491 ; 7.491 ; 7.491 ;
; debug[1]   ; data[26]    ; 6.728 ; 6.728 ; 6.728 ; 6.728 ;
; debug[1]   ; data[27]    ; 7.181 ; 7.181 ; 7.181 ; 7.181 ;
; debug[1]   ; data[28]    ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; debug[1]   ; data[29]    ; 6.600 ; 6.600 ; 6.600 ; 6.600 ;
; debug[1]   ; data[30]    ; 6.807 ; 6.807 ; 6.807 ; 6.807 ;
; debug[1]   ; data[31]    ; 6.580 ; 6.580 ; 6.580 ; 6.580 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; debug[0]   ; data[1]     ; 6.316 ; 6.316 ; 6.316 ; 6.316 ;
; debug[0]   ; data[2]     ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; debug[0]   ; data[3]     ; 6.094 ; 6.094 ; 6.094 ; 6.094 ;
; debug[0]   ; data[4]     ; 6.538 ; 6.538 ; 6.538 ; 6.538 ;
; debug[0]   ; data[5]     ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; debug[0]   ; data[6]     ; 6.452 ; 6.452 ; 6.452 ; 6.452 ;
; debug[0]   ; data[7]     ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; debug[0]   ; data[8]     ; 6.512 ; 6.512 ; 6.512 ; 6.512 ;
; debug[0]   ; data[9]     ; 6.373 ; 6.373 ; 6.373 ; 6.373 ;
; debug[0]   ; data[10]    ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; debug[0]   ; data[11]    ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; debug[0]   ; data[12]    ; 7.235 ; 7.235 ; 7.235 ; 7.235 ;
; debug[0]   ; data[13]    ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; debug[0]   ; data[14]    ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; debug[0]   ; data[15]    ; 5.886 ; 5.886 ; 5.886 ; 5.886 ;
; debug[0]   ; data[16]    ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; debug[0]   ; data[17]    ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; debug[0]   ; data[18]    ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; debug[0]   ; data[19]    ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; debug[0]   ; data[20]    ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; debug[0]   ; data[21]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[0]   ; data[22]    ; 6.888 ; 6.888 ; 6.888 ; 6.888 ;
; debug[0]   ; data[23]    ; 5.991 ; 5.991 ; 5.991 ; 5.991 ;
; debug[0]   ; data[24]    ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; debug[0]   ; data[25]    ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; debug[0]   ; data[26]    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; debug[0]   ; data[27]    ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; debug[0]   ; data[28]    ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; debug[0]   ; data[29]    ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; debug[0]   ; data[30]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; debug[0]   ; data[31]    ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; debug[1]   ; data[0]     ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; debug[1]   ; data[1]     ; 6.949 ; 6.949 ; 6.949 ; 6.949 ;
; debug[1]   ; data[2]     ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; debug[1]   ; data[3]     ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; debug[1]   ; data[4]     ; 6.581 ; 6.581 ; 6.581 ; 6.581 ;
; debug[1]   ; data[5]     ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; debug[1]   ; data[6]     ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; debug[1]   ; data[7]     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; debug[1]   ; data[8]     ; 6.207 ; 6.207 ; 6.207 ; 6.207 ;
; debug[1]   ; data[9]     ; 6.882 ; 6.882 ; 6.882 ; 6.882 ;
; debug[1]   ; data[10]    ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; debug[1]   ; data[11]    ; 6.445 ; 6.445 ; 6.445 ; 6.445 ;
; debug[1]   ; data[12]    ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; debug[1]   ; data[13]    ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; debug[1]   ; data[14]    ; 5.960 ; 5.960 ; 5.960 ; 5.960 ;
; debug[1]   ; data[15]    ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; debug[1]   ; data[16]    ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; debug[1]   ; data[17]    ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; debug[1]   ; data[18]    ; 5.976 ; 5.976 ; 5.976 ; 5.976 ;
; debug[1]   ; data[19]    ; 6.573 ; 6.573 ; 6.573 ; 6.573 ;
; debug[1]   ; data[20]    ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; debug[1]   ; data[21]    ; 6.924 ; 6.924 ; 6.924 ; 6.924 ;
; debug[1]   ; data[22]    ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; debug[1]   ; data[23]    ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; debug[1]   ; data[24]    ; 6.547 ; 6.547 ; 6.547 ; 6.547 ;
; debug[1]   ; data[25]    ; 7.491 ; 7.491 ; 7.491 ; 7.491 ;
; debug[1]   ; data[26]    ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; debug[1]   ; data[27]    ; 7.181 ; 7.181 ; 7.181 ; 7.181 ;
; debug[1]   ; data[28]    ; 6.226 ; 6.226 ; 6.226 ; 6.226 ;
; debug[1]   ; data[29]    ; 6.600 ; 6.600 ; 6.600 ; 6.600 ;
; debug[1]   ; data[30]    ; 6.487 ; 6.487 ; 6.487 ; 6.487 ;
; debug[1]   ; data[31]    ; 6.580 ; 6.580 ; 6.580 ; 6.580 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.606   ; 0.243 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -14.606   ; 0.243 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -2.285    ; 0.516 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -2088.59  ; 0.0   ; 0.0      ; 0.0     ; -1083.86            ;
;  clk             ; -1935.379 ; 0.000 ; N/A      ; N/A     ; -738.480            ;
;  clk_rom         ; -153.211  ; 0.000 ; N/A      ; N/A     ; -345.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.630 ; 2.630 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.084 ; -0.084 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 20.895 ; 20.895 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 18.959 ; 18.959 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.744 ; 17.744 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.578 ; 19.578 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 17.756 ; 17.756 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 20.045 ; 20.045 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.374 ; 18.374 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 18.628 ; 18.628 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.782 ; 18.782 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 19.009 ; 19.009 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.197 ; 18.197 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.499 ; 19.499 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.982 ; 18.982 ; Rise       ; clk             ;
;  data[12] ; clk        ; 20.895 ; 20.895 ; Rise       ; clk             ;
;  data[13] ; clk        ; 17.542 ; 17.542 ; Rise       ; clk             ;
;  data[14] ; clk        ; 18.180 ; 18.180 ; Rise       ; clk             ;
;  data[15] ; clk        ; 17.045 ; 17.045 ; Rise       ; clk             ;
;  data[16] ; clk        ; 19.200 ; 19.200 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.874 ; 18.874 ; Rise       ; clk             ;
;  data[18] ; clk        ; 18.795 ; 18.795 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.609 ; 17.609 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.217 ; 18.217 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.251 ; 18.251 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.721 ; 18.721 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.965 ; 17.965 ; Rise       ; clk             ;
;  data[24] ; clk        ; 20.190 ; 20.190 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.066 ; 19.066 ; Rise       ; clk             ;
;  data[26] ; clk        ; 18.687 ; 18.687 ; Rise       ; clk             ;
;  data[27] ; clk        ; 19.166 ; 19.166 ; Rise       ; clk             ;
;  data[28] ; clk        ; 18.693 ; 18.693 ; Rise       ; clk             ;
;  data[29] ; clk        ; 19.737 ; 19.737 ; Rise       ; clk             ;
;  data[30] ; clk        ; 19.747 ; 19.747 ; Rise       ; clk             ;
;  data[31] ; clk        ; 18.736 ; 18.736 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.193 ; 13.193 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.386 ; 11.386 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 11.859 ; 11.859 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.870 ; 12.870 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.395 ; 11.395 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 13.034 ; 13.034 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.752 ; 11.752 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.129 ; 12.129 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 11.266 ; 11.266 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.393 ; 11.393 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 11.963 ; 11.963 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.886 ; 11.886 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.029 ; 12.029 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 13.193 ; 13.193 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.186 ; 11.186 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.365 ; 11.365 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 11.508 ; 11.508 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.811 ; 11.811 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.803 ; 11.803 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 11.387 ; 11.387 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.730 ; 11.730 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.464 ; 11.464 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.445 ; 11.445 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.726 ; 11.726 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.149 ; 11.149 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 11.352 ; 11.352 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 13.154 ; 13.154 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.371 ; 11.371 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.884 ; 11.884 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.439 ; 11.439 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.320 ; 11.320 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 12.059 ; 12.059 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 11.844 ; 11.844 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 5.040 ; 5.040 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 5.501 ; 5.501 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.883 ; 4.883 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.892 ; 4.892 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 5.445 ; 5.445 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 5.408 ; 5.408 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 5.161 ; 5.161 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 5.215 ; 5.215 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.370 ; 4.370 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 4.785 ; 4.785 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.813 ; 4.813 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.890 ; 4.890 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.640 ; 4.640 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.171 ; 5.171 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.832 ; 4.832 ; Rise       ; clk             ;
;  data[15] ; clk        ; 4.788 ; 4.788 ; Rise       ; clk             ;
;  data[16] ; clk        ; 5.255 ; 5.255 ; Rise       ; clk             ;
;  data[17] ; clk        ; 5.171 ; 5.171 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.663 ; 4.663 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.959 ; 4.959 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.885 ; 4.885 ; Rise       ; clk             ;
;  data[21] ; clk        ; 5.116 ; 5.116 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.498 ; 4.498 ; Rise       ; clk             ;
;  data[23] ; clk        ; 5.297 ; 5.297 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.946 ; 4.946 ; Rise       ; clk             ;
;  data[25] ; clk        ; 5.391 ; 5.391 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.752 ; 4.752 ; Rise       ; clk             ;
;  data[27] ; clk        ; 5.862 ; 5.862 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.010 ; 5.010 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.859 ; 4.859 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.603 ; 4.603 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.402 ; 6.402 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.515 ; 6.515 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.725 ; 6.725 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 7.182 ; 7.182 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.507 ; 6.507 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 7.296 ; 7.296 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.710 ; 6.710 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.865 ; 6.865 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.459 ; 6.459 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.504 ; 6.504 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.809 ; 6.809 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.753 ; 6.753 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.823 ; 6.823 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 7.342 ; 7.342 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.428 ; 6.428 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.502 ; 6.502 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 6.614 ; 6.614 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.720 ; 6.720 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.700 ; 6.700 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.514 ; 6.514 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.679 ; 6.679 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.553 ; 6.553 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.546 ; 6.546 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.677 ; 6.677 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.402 ; 6.402 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.495 ; 6.495 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.492 ; 7.492 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.507 ; 6.507 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.759 ; 6.759 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.508 ; 6.508 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.496 ; 6.496 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.841 ; 6.841 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.777 ; 6.777 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.492 ; 11.492 ; 11.492 ; 11.492 ;
; debug[0]   ; data[1]     ; 12.472 ; 12.472 ; 12.472 ; 12.472 ;
; debug[0]   ; data[2]     ; 12.854 ; 12.854 ; 12.854 ; 12.854 ;
; debug[0]   ; data[3]     ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; debug[0]   ; data[4]     ; 12.055 ; 12.055 ; 12.055 ; 12.055 ;
; debug[0]   ; data[5]     ; 11.530 ; 11.530 ; 11.530 ; 11.530 ;
; debug[0]   ; data[6]     ; 11.935 ; 11.935 ; 11.935 ; 11.935 ;
; debug[0]   ; data[7]     ; 11.901 ; 11.901 ; 11.901 ; 11.901 ;
; debug[0]   ; data[8]     ; 12.010 ; 12.010 ; 12.010 ; 12.010 ;
; debug[0]   ; data[9]     ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; debug[0]   ; data[10]    ; 12.181 ; 12.181 ; 12.181 ; 12.181 ;
; debug[0]   ; data[11]    ; 11.458 ; 11.458 ; 11.458 ; 11.458 ;
; debug[0]   ; data[12]    ; 13.644 ; 13.644 ; 13.644 ; 13.644 ;
; debug[0]   ; data[13]    ; 11.365 ; 11.365 ; 11.365 ; 11.365 ;
; debug[0]   ; data[14]    ; 11.214 ; 11.214 ; 11.214 ; 11.214 ;
; debug[0]   ; data[15]    ; 11.520 ; 11.520 ; 11.520 ; 11.520 ;
; debug[0]   ; data[16]    ; 11.692 ; 11.692 ; 11.692 ; 11.692 ;
; debug[0]   ; data[17]    ; 11.671 ; 11.671 ; 11.671 ; 11.671 ;
; debug[0]   ; data[18]    ; 11.382 ; 11.382 ; 11.382 ; 11.382 ;
; debug[0]   ; data[19]    ; 11.957 ; 11.957 ; 11.957 ; 11.957 ;
; debug[0]   ; data[20]    ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; debug[0]   ; data[21]    ; 12.240 ; 12.240 ; 12.240 ; 12.240 ;
; debug[0]   ; data[22]    ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; debug[0]   ; data[23]    ; 11.497 ; 11.497 ; 11.497 ; 11.497 ;
; debug[0]   ; data[24]    ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[0]   ; data[25]    ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; debug[0]   ; data[26]    ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; debug[0]   ; data[27]    ; 12.537 ; 12.537 ; 12.537 ; 12.537 ;
; debug[0]   ; data[28]    ; 11.577 ; 11.577 ; 11.577 ; 11.577 ;
; debug[0]   ; data[29]    ; 11.973 ; 11.973 ; 11.973 ; 11.973 ;
; debug[0]   ; data[30]    ; 13.029 ; 13.029 ; 13.029 ; 13.029 ;
; debug[0]   ; data[31]    ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; debug[1]   ; data[0]     ; 11.865 ; 11.865 ; 11.865 ; 11.865 ;
; debug[1]   ; data[1]     ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; debug[1]   ; data[2]     ; 13.498 ; 13.498 ; 13.498 ; 13.498 ;
; debug[1]   ; data[3]     ; 11.816 ; 11.816 ; 11.816 ; 11.816 ;
; debug[1]   ; data[4]     ; 12.699 ; 12.699 ; 12.699 ; 12.699 ;
; debug[1]   ; data[5]     ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; debug[1]   ; data[6]     ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; debug[1]   ; data[7]     ; 12.278 ; 12.278 ; 12.278 ; 12.278 ;
; debug[1]   ; data[8]     ; 12.681 ; 12.681 ; 12.681 ; 12.681 ;
; debug[1]   ; data[9]     ; 12.676 ; 12.676 ; 12.676 ; 12.676 ;
; debug[1]   ; data[10]    ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; debug[1]   ; data[11]    ; 11.762 ; 11.762 ; 11.762 ; 11.762 ;
; debug[1]   ; data[12]    ; 14.146 ; 14.146 ; 14.146 ; 14.146 ;
; debug[1]   ; data[13]    ; 11.669 ; 11.669 ; 11.669 ; 11.669 ;
; debug[1]   ; data[14]    ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; debug[1]   ; data[15]    ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; debug[1]   ; data[16]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; debug[1]   ; data[17]    ; 11.726 ; 11.726 ; 11.726 ; 11.726 ;
; debug[1]   ; data[18]    ; 11.685 ; 11.685 ; 11.685 ; 11.685 ;
; debug[1]   ; data[19]    ; 12.038 ; 12.038 ; 12.038 ; 12.038 ;
; debug[1]   ; data[20]    ; 12.437 ; 12.437 ; 12.437 ; 12.437 ;
; debug[1]   ; data[21]    ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; debug[1]   ; data[22]    ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; debug[1]   ; data[23]    ; 11.870 ; 11.870 ; 11.870 ; 11.870 ;
; debug[1]   ; data[24]    ; 12.814 ; 12.814 ; 12.814 ; 12.814 ;
; debug[1]   ; data[25]    ; 13.708 ; 13.708 ; 13.708 ; 13.708 ;
; debug[1]   ; data[26]    ; 12.396 ; 12.396 ; 12.396 ; 12.396 ;
; debug[1]   ; data[27]    ; 13.188 ; 13.188 ; 13.188 ; 13.188 ;
; debug[1]   ; data[28]    ; 11.656 ; 11.656 ; 11.656 ; 11.656 ;
; debug[1]   ; data[29]    ; 12.051 ; 12.051 ; 12.051 ; 12.051 ;
; debug[1]   ; data[30]    ; 12.486 ; 12.486 ; 12.486 ; 12.486 ;
; debug[1]   ; data[31]    ; 11.965 ; 11.965 ; 11.965 ; 11.965 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.272 ; 6.272 ; 6.272 ; 6.272 ;
; debug[0]   ; data[1]     ; 6.316 ; 6.316 ; 6.316 ; 6.316 ;
; debug[0]   ; data[2]     ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; debug[0]   ; data[3]     ; 6.094 ; 6.094 ; 6.094 ; 6.094 ;
; debug[0]   ; data[4]     ; 6.538 ; 6.538 ; 6.538 ; 6.538 ;
; debug[0]   ; data[5]     ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; debug[0]   ; data[6]     ; 6.452 ; 6.452 ; 6.452 ; 6.452 ;
; debug[0]   ; data[7]     ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; debug[0]   ; data[8]     ; 6.512 ; 6.512 ; 6.512 ; 6.512 ;
; debug[0]   ; data[9]     ; 6.373 ; 6.373 ; 6.373 ; 6.373 ;
; debug[0]   ; data[10]    ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; debug[0]   ; data[11]    ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; debug[0]   ; data[12]    ; 7.235 ; 7.235 ; 7.235 ; 7.235 ;
; debug[0]   ; data[13]    ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; debug[0]   ; data[14]    ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; debug[0]   ; data[15]    ; 5.886 ; 5.886 ; 5.886 ; 5.886 ;
; debug[0]   ; data[16]    ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; debug[0]   ; data[17]    ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; debug[0]   ; data[18]    ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; debug[0]   ; data[19]    ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; debug[0]   ; data[20]    ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; debug[0]   ; data[21]    ; 6.203 ; 6.203 ; 6.203 ; 6.203 ;
; debug[0]   ; data[22]    ; 6.888 ; 6.888 ; 6.888 ; 6.888 ;
; debug[0]   ; data[23]    ; 5.991 ; 5.991 ; 5.991 ; 5.991 ;
; debug[0]   ; data[24]    ; 6.610 ; 6.610 ; 6.610 ; 6.610 ;
; debug[0]   ; data[25]    ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; debug[0]   ; data[26]    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; debug[0]   ; data[27]    ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; debug[0]   ; data[28]    ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; debug[0]   ; data[29]    ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; debug[0]   ; data[30]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; debug[0]   ; data[31]    ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; debug[1]   ; data[0]     ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; debug[1]   ; data[1]     ; 6.949 ; 6.949 ; 6.949 ; 6.949 ;
; debug[1]   ; data[2]     ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; debug[1]   ; data[3]     ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; debug[1]   ; data[4]     ; 6.581 ; 6.581 ; 6.581 ; 6.581 ;
; debug[1]   ; data[5]     ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; debug[1]   ; data[6]     ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; debug[1]   ; data[7]     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; debug[1]   ; data[8]     ; 6.207 ; 6.207 ; 6.207 ; 6.207 ;
; debug[1]   ; data[9]     ; 6.882 ; 6.882 ; 6.882 ; 6.882 ;
; debug[1]   ; data[10]    ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; debug[1]   ; data[11]    ; 6.445 ; 6.445 ; 6.445 ; 6.445 ;
; debug[1]   ; data[12]    ; 6.363 ; 6.363 ; 6.363 ; 6.363 ;
; debug[1]   ; data[13]    ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; debug[1]   ; data[14]    ; 5.960 ; 5.960 ; 5.960 ; 5.960 ;
; debug[1]   ; data[15]    ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; debug[1]   ; data[16]    ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; debug[1]   ; data[17]    ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; debug[1]   ; data[18]    ; 5.976 ; 5.976 ; 5.976 ; 5.976 ;
; debug[1]   ; data[19]    ; 6.573 ; 6.573 ; 6.573 ; 6.573 ;
; debug[1]   ; data[20]    ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; debug[1]   ; data[21]    ; 6.924 ; 6.924 ; 6.924 ; 6.924 ;
; debug[1]   ; data[22]    ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; debug[1]   ; data[23]    ; 6.506 ; 6.506 ; 6.506 ; 6.506 ;
; debug[1]   ; data[24]    ; 6.547 ; 6.547 ; 6.547 ; 6.547 ;
; debug[1]   ; data[25]    ; 7.491 ; 7.491 ; 7.491 ; 7.491 ;
; debug[1]   ; data[26]    ; 6.277 ; 6.277 ; 6.277 ; 6.277 ;
; debug[1]   ; data[27]    ; 7.181 ; 7.181 ; 7.181 ; 7.181 ;
; debug[1]   ; data[28]    ; 6.226 ; 6.226 ; 6.226 ; 6.226 ;
; debug[1]   ; data[29]    ; 6.600 ; 6.600 ; 6.600 ; 6.600 ;
; debug[1]   ; data[30]    ; 6.487 ; 6.487 ; 6.487 ; 6.487 ;
; debug[1]   ; data[31]    ; 6.580 ; 6.580 ; 6.580 ; 6.580 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5325878  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 1314     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 284      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5325878  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 1314     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 284      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4116  ; 4116 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File mem_byenabled.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mem_byenabled.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec  9 14:35:22 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.606     -1935.379 clk 
    Info (332119):    -2.285      -153.211 clk_rom 
Info (332146): Worst-case hold slack is 0.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.525         0.000 clk 
    Info (332119):     1.166         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -738.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.055      -806.902 clk 
    Info (332119):    -1.460       -59.367 clk_rom 
Info (332146): Worst-case hold slack is 0.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.243         0.000 clk 
    Info (332119):     0.516         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -738.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Sun Dec  9 14:35:23 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


