[INF:CM0023] Creating log file ../../build/regression/EmptyAssign/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<152> s<151> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<34> s<2> l<1:1> el<1:7>
n<dut> u<2> t<StringConst> p<34> s<31> l<1:8> el<1:11>
n<> u<3> t<Data_type_or_implicit> p<29> s<28> l<1:24> el<1:24>
n<a> u<4> t<StringConst> p<11> s<10> l<1:24> el<1:25>
n<1> u<5> t<IntConst> p<6> l<1:28> el<1:29>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:28> el<1:29>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:28> el<1:29>
n<> u<8> t<Constant_expression> p<9> c<7> l<1:28> el<1:29>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<1:28> el<1:29>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<1:28> el<1:29>
n<> u<11> t<Param_assignment> p<28> c<4> s<19> l<1:24> el<1:29>
n<b> u<12> t<StringConst> p<19> s<18> l<1:31> el<1:32>
n<2> u<13> t<IntConst> p<14> l<1:35> el<1:36>
n<> u<14> t<Primary_literal> p<15> c<13> l<1:35> el<1:36>
n<> u<15> t<Constant_primary> p<16> c<14> l<1:35> el<1:36>
n<> u<16> t<Constant_expression> p<17> c<15> l<1:35> el<1:36>
n<> u<17> t<Constant_mintypmax_expression> p<18> c<16> l<1:35> el<1:36>
n<> u<18> t<Constant_param_expression> p<19> c<17> l<1:35> el<1:36>
n<> u<19> t<Param_assignment> p<28> c<12> s<27> l<1:31> el<1:36>
n<c> u<20> t<StringConst> p<27> s<26> l<1:38> el<1:39>
n<3> u<21> t<IntConst> p<22> l<1:42> el<1:43>
n<> u<22> t<Primary_literal> p<23> c<21> l<1:42> el<1:43>
n<> u<23> t<Constant_primary> p<24> c<22> l<1:42> el<1:43>
n<> u<24> t<Constant_expression> p<25> c<23> l<1:42> el<1:43>
n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<1:42> el<1:43>
n<> u<26> t<Constant_param_expression> p<27> c<25> l<1:42> el<1:43>
n<> u<27> t<Param_assignment> p<28> c<20> l<1:38> el<1:43>
n<> u<28> t<List_of_param_assignments> p<29> c<11> l<1:24> el<1:43>
n<> u<29> t<Parameter_declaration> p<30> c<3> l<1:14> el<1:43>
n<> u<30> t<Parameter_port_declaration> p<31> c<29> l<1:14> el<1:43>
n<> u<31> t<Parameter_port_list> p<34> c<30> s<33> l<1:12> el<1:44>
n<> u<32> t<Port> p<33> l<1:46> el<1:46>
n<> u<33> t<List_of_ports> p<34> c<32> l<1:45> el<1:47>
n<> u<34> t<Module_nonansi_header> p<112> c<1> s<111> l<1:1> el<1:48>
n<> u<35> t<Dollar_keyword> p<57> s<36> l<4:3> el<4:4>
n<display> u<36> t<StringConst> p<57> s<56> l<4:4> el<4:11>
n<"%0d %0d %0d"> u<37> t<StringLiteral> p<38> l<4:12> el<4:25>
n<> u<38> t<Primary_literal> p<39> c<37> l<4:12> el<4:25>
n<> u<39> t<Primary> p<40> c<38> l<4:12> el<4:25>
n<> u<40> t<Expression> p<56> c<39> s<45> l<4:12> el<4:25>
n<a> u<41> t<StringConst> p<42> l<4:27> el<4:28>
n<> u<42> t<Primary_literal> p<43> c<41> l<4:27> el<4:28>
n<> u<43> t<Primary> p<44> c<42> l<4:27> el<4:28>
n<> u<44> t<Expression> p<45> c<43> l<4:27> el<4:28>
n<> u<45> t<Argument> p<56> c<44> s<50> l<4:27> el<4:28>
n<b> u<46> t<StringConst> p<47> l<4:30> el<4:31>
n<> u<47> t<Primary_literal> p<48> c<46> l<4:30> el<4:31>
n<> u<48> t<Primary> p<49> c<47> l<4:30> el<4:31>
n<> u<49> t<Expression> p<50> c<48> l<4:30> el<4:31>
n<> u<50> t<Argument> p<56> c<49> s<55> l<4:30> el<4:31>
n<c> u<51> t<StringConst> p<52> l<4:33> el<4:34>
n<> u<52> t<Primary_literal> p<53> c<51> l<4:33> el<4:34>
n<> u<53> t<Primary> p<54> c<52> l<4:33> el<4:34>
n<> u<54> t<Expression> p<55> c<53> l<4:33> el<4:34>
n<> u<55> t<Argument> p<56> c<54> l<4:33> el<4:34>
n<> u<56> t<List_of_arguments> p<57> c<40> l<4:12> el<4:34>
n<> u<57> t<Subroutine_call> p<58> c<35> l<4:3> el<4:35>
n<> u<58> t<Subroutine_call_statement> p<59> c<57> l<4:3> el<4:36>
n<> u<59> t<Statement_item> p<60> c<58> l<4:3> el<4:36>
n<> u<60> t<Statement> p<61> c<59> l<4:3> el<4:36>
n<> u<61> t<Statement_or_null> p<103> c<60> s<101> l<4:3> el<4:36>
n<b> u<62> t<StringConst> p<63> l<5:7> el<5:8>
n<> u<63> t<Primary_literal> p<64> c<62> l<5:7> el<5:8>
n<> u<64> t<Primary> p<65> c<63> l<5:7> el<5:8>
n<> u<65> t<Expression> p<71> c<64> s<70> l<5:7> el<5:8>
n<2> u<66> t<IntConst> p<67> l<5:13> el<5:14>
n<> u<67> t<Primary_literal> p<68> c<66> l<5:13> el<5:14>
n<> u<68> t<Primary> p<69> c<67> l<5:13> el<5:14>
n<> u<69> t<Expression> p<71> c<68> l<5:13> el<5:14>
n<> u<70> t<BinOp_FourStateLogicEqual> p<71> s<69> l<5:9> el<5:12>
n<> u<71> t<Expression> p<72> c<65> l<5:7> el<5:14>
n<> u<72> t<Expression_or_cond_pattern> p<73> c<71> l<5:7> el<5:14>
n<> u<73> t<Cond_predicate> p<98> c<72> s<85> l<5:7> el<5:14>
n<> u<74> t<Dollar_keyword> p<81> s<75> l<6:5> el<6:6>
n<display> u<75> t<StringConst> p<81> s<80> l<6:6> el<6:13>
n<"PASSED"> u<76> t<StringLiteral> p<77> l<6:14> el<6:22>
n<> u<77> t<Primary_literal> p<78> c<76> l<6:14> el<6:22>
n<> u<78> t<Primary> p<79> c<77> l<6:14> el<6:22>
n<> u<79> t<Expression> p<80> c<78> l<6:14> el<6:22>
n<> u<80> t<List_of_arguments> p<81> c<79> l<6:14> el<6:22>
n<> u<81> t<Subroutine_call> p<82> c<74> l<6:5> el<6:23>
n<> u<82> t<Subroutine_call_statement> p<83> c<81> l<6:5> el<6:24>
n<> u<83> t<Statement_item> p<84> c<82> l<6:5> el<6:24>
n<> u<84> t<Statement> p<85> c<83> l<6:5> el<6:24>
n<> u<85> t<Statement_or_null> p<98> c<84> s<97> l<6:5> el<6:24>
n<> u<86> t<Dollar_keyword> p<93> s<87> l<8:5> el<8:6>
n<display> u<87> t<StringConst> p<93> s<92> l<8:6> el<8:13>
n<"FAILED"> u<88> t<StringLiteral> p<89> l<8:14> el<8:22>
n<> u<89> t<Primary_literal> p<90> c<88> l<8:14> el<8:22>
n<> u<90> t<Primary> p<91> c<89> l<8:14> el<8:22>
n<> u<91> t<Expression> p<92> c<90> l<8:14> el<8:22>
n<> u<92> t<List_of_arguments> p<93> c<91> l<8:14> el<8:22>
n<> u<93> t<Subroutine_call> p<94> c<86> l<8:5> el<8:23>
n<> u<94> t<Subroutine_call_statement> p<95> c<93> l<8:5> el<8:24>
n<> u<95> t<Statement_item> p<96> c<94> l<8:5> el<8:24>
n<> u<96> t<Statement> p<97> c<95> l<8:5> el<8:24>
n<> u<97> t<Statement_or_null> p<98> c<96> l<8:5> el<8:24>
n<> u<98> t<Conditional_statement> p<99> c<73> l<5:3> el<8:24>
n<> u<99> t<Statement_item> p<100> c<98> l<5:3> el<8:24>
n<> u<100> t<Statement> p<101> c<99> l<5:3> el<8:24>
n<> u<101> t<Statement_or_null> p<103> c<100> s<102> l<5:3> el<8:24>
n<> u<102> t<End> p<103> l<9:1> el<9:4>
n<> u<103> t<Seq_block> p<104> c<61> l<3:9> el<9:4>
n<> u<104> t<Statement_item> p<105> c<103> l<3:9> el<9:4>
n<> u<105> t<Statement> p<106> c<104> l<3:9> el<9:4>
n<> u<106> t<Statement_or_null> p<107> c<105> l<3:9> el<9:4>
n<> u<107> t<Initial_construct> p<108> c<106> l<3:1> el<9:4>
n<> u<108> t<Module_common_item> p<109> c<107> l<3:1> el<9:4>
n<> u<109> t<Module_or_generate_item> p<110> c<108> l<3:1> el<9:4>
n<> u<110> t<Non_port_module_item> p<111> c<109> l<3:1> el<9:4>
n<> u<111> t<Module_item> p<112> c<110> l<3:1> el<9:4>
n<> u<112> t<Module_declaration> p<113> c<34> l<1:1> el<11:10>
n<> u<113> t<Description> p<151> c<112> s<150> l<1:1> el<11:10>
n<> u<114> t<Module_keyword> p<118> s<115> l<13:1> el<13:7>
n<top> u<115> t<StringConst> p<118> s<117> l<13:8> el<13:11>
n<> u<116> t<Port> p<117> l<13:12> el<13:12>
n<> u<117> t<List_of_ports> p<118> c<116> l<13:11> el<13:13>
n<> u<118> t<Module_nonansi_header> p<149> c<114> s<148> l<13:1> el<13:14>
n<dut> u<119> t<StringConst> p<145> s<139> l<15:1> el<15:4>
n<a> u<120> t<StringConst> p<127> s<126> l<15:8> el<15:9>
n<4> u<121> t<IntConst> p<122> l<15:10> el<15:11>
n<> u<122> t<Primary_literal> p<123> c<121> l<15:10> el<15:11>
n<> u<123> t<Primary> p<124> c<122> l<15:10> el<15:11>
n<> u<124> t<Expression> p<125> c<123> l<15:10> el<15:11>
n<> u<125> t<Mintypmax_expression> p<126> c<124> l<15:10> el<15:11>
n<> u<126> t<Param_expression> p<127> c<125> l<15:10> el<15:11>
n<> u<127> t<Named_parameter_assignment> p<138> c<120> s<129> l<15:7> el<15:12>
n<b> u<128> t<StringConst> p<129> l<15:15> el<15:16>
n<> u<129> t<Named_parameter_assignment> p<138> c<128> s<137> l<15:14> el<15:18>
n<c> u<130> t<StringConst> p<137> s<136> l<15:21> el<15:22>
n<5> u<131> t<IntConst> p<132> l<15:23> el<15:24>
n<> u<132> t<Primary_literal> p<133> c<131> l<15:23> el<15:24>
n<> u<133> t<Primary> p<134> c<132> l<15:23> el<15:24>
n<> u<134> t<Expression> p<135> c<133> l<15:23> el<15:24>
n<> u<135> t<Mintypmax_expression> p<136> c<134> l<15:23> el<15:24>
n<> u<136> t<Param_expression> p<137> c<135> l<15:23> el<15:24>
n<> u<137> t<Named_parameter_assignment> p<138> c<130> l<15:20> el<15:25>
n<> u<138> t<List_of_parameter_assignments> p<139> c<127> l<15:7> el<15:25>
n<> u<139> t<Parameter_value_assignment> p<145> c<138> s<144> l<15:5> el<15:26>
n<dut> u<140> t<StringConst> p<141> l<15:27> el<15:30>
n<> u<141> t<Name_of_instance> p<144> c<140> s<143> l<15:27> el<15:30>
n<> u<142> t<Ordered_port_connection> p<143> l<15:31> el<15:31>
n<> u<143> t<List_of_port_connections> p<144> c<142> l<15:31> el<15:31>
n<> u<144> t<Hierarchical_instance> p<145> c<141> l<15:27> el<15:32>
n<> u<145> t<Module_instantiation> p<146> c<119> l<15:1> el<15:33>
n<> u<146> t<Module_or_generate_item> p<147> c<145> l<15:1> el<15:33>
n<> u<147> t<Non_port_module_item> p<148> c<146> l<15:1> el<15:33>
n<> u<148> t<Module_item> p<149> c<147> l<15:1> el<15:33>
n<> u<149> t<Module_declaration> p<150> c<118> l<13:1> el<17:10>
n<> u<150> t<Description> p<151> c<149> l<13:1> el<17:10>
n<> u<151> t<Source_text> p<152> c<113> l<1:1> el<17:10>
n<> u<152> t<Top_level_rule> l<1:1> el<18:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:13: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:CP0303] dut.sv:13: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@top".

[NTE:EL0537] dut.sv:15:14: Empty parameter override for b.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/EmptyAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/EmptyAssign/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/EmptyAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:11:10, parent:work@top
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.a), line:1:24, endln:1:25, parent:work@dut
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiParameter:
  \_parameter: (work@dut.b), line:1:31, endln:1:32, parent:work@dut
    |UINT:2
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiParameter:
  \_parameter: (work@dut.c), line:1:38, endln:1:39, parent:work@dut
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:c
    |vpiFullName:work@dut.c
  |vpiParamAssign:
  \_param_assign: , line:1:24, endln:1:29, parent:work@dut
    |vpiRhs:
    \_constant: , line:1:28, endln:1:29
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.a), line:1:24, endln:1:25, parent:work@dut
  |vpiParamAssign:
  \_param_assign: , line:1:31, endln:1:36, parent:work@dut
    |vpiRhs:
    \_constant: , line:1:35, endln:1:36
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.b), line:1:31, endln:1:32, parent:work@dut
  |vpiParamAssign:
  \_param_assign: , line:1:38, endln:1:43, parent:work@dut
    |vpiRhs:
    \_constant: , line:1:42, endln:1:43
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.c), line:1:38, endln:1:39, parent:work@dut
  |vpiDefName:work@dut
  |vpiProcess:
  \_initial: , line:3:1, endln:9:4, parent:work@dut
    |vpiStmt:
    \_begin: (work@dut), line:3:9, endln:9:4
      |vpiFullName:work@dut
      |vpiStmt:
      \_sys_func_call: ($display), line:4:3, endln:4:35, parent:work@dut
        |vpiArgument:
        \_constant: , line:4:12, endln:4:25, parent:$display
          |vpiDecompile:%0d %0d %0d
          |vpiSize:11
          |STRING:%0d %0d %0d
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@dut.a), line:4:27, endln:4:28, parent:$display
          |vpiName:a
          |vpiFullName:work@dut.a
        |vpiArgument:
        \_ref_obj: (work@dut.b), line:4:30, endln:4:31, parent:$display
          |vpiName:b
          |vpiFullName:work@dut.b
        |vpiArgument:
        \_ref_obj: (work@dut.c), line:4:33, endln:4:34, parent:$display
          |vpiName:c
          |vpiFullName:work@dut.c
        |vpiName:$display
      |vpiStmt:
      \_if_else: , line:5:3, endln:8:24, parent:work@dut
        |vpiCondition:
        \_operation: , line:5:7, endln:5:14
          |vpiOpType:16
          |vpiOperand:
          \_ref_obj: (work@dut.b), line:5:7, endln:5:8, parent:work@dut
            |vpiName:b
            |vpiFullName:work@dut.b
          |vpiOperand:
          \_constant: , line:5:13, endln:5:14
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_sys_func_call: ($display), line:6:5, endln:6:23
          |vpiArgument:
          \_constant: , line:6:14, endln:6:22, parent:$display
            |vpiDecompile:PASSED
            |vpiSize:6
            |STRING:PASSED
            |vpiConstType:6
          |vpiName:$display
        |vpiElseStmt:
        \_sys_func_call: ($display), line:8:5, endln:8:23
          |vpiArgument:
          \_constant: , line:8:14, endln:8:22, parent:$display
            |vpiDecompile:FAILED
            |vpiSize:6
            |STRING:FAILED
            |vpiConstType:6
          |vpiName:$display
|uhdmallModules:
\_module: work@top (work@top) dut.sv:13:1: , endln:17:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:13:1: , endln:17:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dut (work@top.dut) dut.sv:15:1: , endln:15:33, parent:work@top
    |vpiName:dut
    |vpiFullName:work@top.dut
    |vpiParameter:
    \_parameter: (work@top.dut.a), line:1:24, endln:1:25, parent:work@top.dut
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , parent:work@top.dut.a
      |vpiName:a
      |vpiFullName:work@top.dut.a
    |vpiParameter:
    \_parameter: (work@top.dut.b), line:1:31, endln:1:32, parent:work@top.dut
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , parent:work@top.dut.b
      |vpiName:b
      |vpiFullName:work@top.dut.b
    |vpiParameter:
    \_parameter: (work@top.dut.c), line:1:38, endln:1:39, parent:work@top.dut
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , parent:work@top.dut.c
      |vpiName:c
      |vpiFullName:work@top.dut.c
    |vpiParamAssign:
    \_param_assign: , line:1:24, endln:1:29, parent:work@top.dut
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:28, endln:1:29
        |vpiDecompile:4
        |vpiSize:32
        |UINT:4
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut.a), line:1:24, endln:1:25, parent:work@top.dut
    |vpiParamAssign:
    \_param_assign: , line:1:31, endln:1:36, parent:work@top.dut
      |vpiRhs:
      \_constant: , line:1:35, endln:1:36
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut.b), line:1:31, endln:1:32, parent:work@top.dut
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43, parent:work@top.dut
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:42, endln:1:43
        |vpiDecompile:5
        |vpiSize:32
        |UINT:5
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.dut.c), line:1:38, endln:1:39, parent:work@top.dut
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:13:1: , endln:17:10
    |vpiProcess:
    \_initial: , line:3:1, endln:9:4, parent:work@top.dut
      |vpiStmt:
      \_begin: (work@top.dut), line:3:9, endln:9:4
        |vpiFullName:work@top.dut
        |vpiStmt:
        \_sys_func_call: ($display), line:4:3, endln:4:35, parent:work@top.dut
          |vpiArgument:
          \_constant: , line:4:12, endln:4:25, parent:$display
          |vpiArgument:
          \_ref_obj: (work@top.dut.a), line:4:27, endln:4:28, parent:$display
            |vpiName:a
            |vpiFullName:work@top.dut.a
            |vpiActual:
            \_constant: , line:1:28, endln:1:29
          |vpiArgument:
          \_ref_obj: (work@top.dut.b), line:4:30, endln:4:31, parent:$display
            |vpiName:b
            |vpiFullName:work@top.dut.b
            |vpiActual:
            \_constant: , line:1:35, endln:1:36
          |vpiArgument:
          \_ref_obj: (work@top.dut.c), line:4:33, endln:4:34, parent:$display
            |vpiName:c
            |vpiFullName:work@top.dut.c
            |vpiActual:
            \_constant: , line:1:42, endln:1:43
          |vpiName:$display
        |vpiStmt:
        \_if_else: , line:5:3, endln:8:24, parent:work@top.dut
          |vpiCondition:
          \_operation: , line:5:7, endln:5:14
            |vpiOpType:16
            |vpiOperand:
            \_ref_obj: (work@top.dut.b), line:5:7, endln:5:8
              |vpiName:b
              |vpiFullName:work@top.dut.b
              |vpiActual:
              \_constant: , line:1:35, endln:1:36
            |vpiOperand:
            \_constant: , line:5:13, endln:5:14
          |vpiStmt:
          \_sys_func_call: ($display), line:6:5, endln:6:23
            |vpiArgument:
            \_constant: , line:6:14, endln:6:22, parent:$display
            |vpiName:$display
          |vpiElseStmt:
          \_sys_func_call: ($display), line:8:5, endln:8:23
            |vpiArgument:
            \_constant: , line:8:14, endln:8:22, parent:$display
            |vpiName:$display
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/EmptyAssign/dut.sv | ${SURELOG_DIR}/build/regression/EmptyAssign/roundtrip/dut_000.sv | 2 | 17 | 

