

================================================================
== Vitis HLS Report for 'conv_and_pool'
================================================================
* Date:           Sat Feb 14 12:50:32 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2203|     2203|  22.030 us|  22.030 us|  2203|  2203|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                                  |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58                  |conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2                  |      793|      793|   7.930 us|   7.930 us|   785|   785|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82  |conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5  |     1406|     1406|  14.060 us|  14.060 us|  1353|  1353|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (1.23ns)   --->   "%image = alloca i64 1" [cnn.cpp:21]   --->   Operation 6 'alloca' 'image' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (1.23ns)   --->   "%image_1 = alloca i64 1" [cnn.cpp:21]   --->   Operation 7 'alloca' 'image_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%image_2 = alloca i64 1" [cnn.cpp:21]   --->   Operation 8 'alloca' 'image_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%image_3 = alloca i64 1" [cnn.cpp:21]   --->   Operation 9 'alloca' 'image_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%image_4 = alloca i64 1" [cnn.cpp:21]   --->   Operation 10 'alloca' 'image_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%image_5 = alloca i64 1" [cnn.cpp:21]   --->   Operation 11 'alloca' 'image_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%image_6 = alloca i64 1" [cnn.cpp:21]   --->   Operation 12 'alloca' 'image_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%image_7 = alloca i64 1" [cnn.cpp:21]   --->   Operation 13 'alloca' 'image_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%image_8 = alloca i64 1" [cnn.cpp:21]   --->   Operation 14 'alloca' 'image_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, i32 %image, i32 %image_1, i32 %image_2, i32 %image_3, i32 %image_4, i32 %image_5, i32 %image_6, i32 %image_7, i32 %image_8, i32 %img_stream"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2, i32 %image, i32 %image_1, i32 %image_2, i32 %image_3, i32 %image_4, i32 %image_5, i32 %image_6, i32 %image_7, i32 %image_8, i32 %img_stream"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_27 = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty_27' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_28 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5, i32 %image, i32 %image_1, i32 %image_2, i32 %image_3, i32 %image_4, i32 %image_5, i32 %image_6, i32 %image_7, i32 %image_8, i32 %pool_stream"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5, i32 %image, i32 %image_1, i32 %image_2, i32 %image_3, i32 %image_4, i32 %image_5, i32 %image_6, i32 %image_7, i32 %image_8, i32 %pool_stream"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [cnn.cpp:63]   --->   Operation 24 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image             (alloca       ) [ 001111]
image_1           (alloca       ) [ 001111]
image_2           (alloca       ) [ 001111]
image_3           (alloca       ) [ 001111]
image_4           (alloca       ) [ 001111]
image_5           (alloca       ) [ 001111]
image_6           (alloca       ) [ 001111]
image_7           (alloca       ) [ 001111]
image_8           (alloca       ) [ 001111]
empty             (wait         ) [ 000000]
call_ln0          (call         ) [ 000000]
empty_27          (wait         ) [ 000000]
empty_28          (wait         ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
call_ln0          (call         ) [ 000000]
ret_ln63          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="image_alloca_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="image_1_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="image_2_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_2/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="image_3_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_3/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="image_4_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_4/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="image_5_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_5/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="image_6_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_6/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="image_7_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_7/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="image_8_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_8/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="32" slack="0"/>
<pin id="64" dir="0" index="5" bw="32" slack="0"/>
<pin id="65" dir="0" index="6" bw="32" slack="0"/>
<pin id="66" dir="0" index="7" bw="32" slack="0"/>
<pin id="67" dir="0" index="8" bw="32" slack="0"/>
<pin id="68" dir="0" index="9" bw="32" slack="0"/>
<pin id="69" dir="0" index="10" bw="32" slack="0"/>
<pin id="70" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="10" bw="32" slack="0"/>
<pin id="94" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="72"><net_src comp="22" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="73"><net_src comp="26" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="74"><net_src comp="30" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="75"><net_src comp="34" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="76"><net_src comp="38" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="77"><net_src comp="42" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="78"><net_src comp="46" pin="1"/><net_sink comp="58" pin=7"/></net>

<net id="79"><net_src comp="50" pin="1"/><net_sink comp="58" pin=8"/></net>

<net id="80"><net_src comp="54" pin="1"/><net_sink comp="58" pin=9"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="82" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_stream | {4 5 }
 - Input state : 
	Port: conv_and_pool : img_stream | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58         |    0    |  0.854  |   231   |   288   |
|          | grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82 |   120   |  66.185 |  14412  |  13527  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |   120   |  67.039 |  14643  |  13815  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| image |   30   |    0   |    0   |    0   |
|image_1|   30   |    0   |    0   |    0   |
|image_2|   30   |    0   |    0   |    0   |
|image_3|   30   |    0   |    0   |    0   |
|image_4|   30   |    0   |    0   |    0   |
|image_5|   30   |    0   |    0   |    0   |
|image_6|   30   |    0   |    0   |    0   |
|image_7|   30   |    0   |    0   |    0   |
|image_8|   30   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   270  |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   120  |   67   |  14643 |  13815 |    -   |
|   Memory  |   270  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   270  |   120  |   67   |  14643 |  13815 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
