// Seed: 2579086162
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4
);
  logic id_5 = id_3;
  logic id_6;
  assign id_2 = 1;
endmodule
