/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [28:0] _03_;
  wire [3:0] _04_;
  reg [9:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [23:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire [33:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [10:0] celloutsig_0_46z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [16:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire [8:0] celloutsig_0_66z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [24:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [8:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_25z | celloutsig_0_10z);
  assign celloutsig_0_56z = ~(celloutsig_0_6z[4] | celloutsig_0_32z[1]);
  assign celloutsig_0_58z = ~(celloutsig_0_1z | celloutsig_0_34z[4]);
  assign celloutsig_0_70z = ~(celloutsig_0_36z[1] | celloutsig_0_54z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z | in_data[62]);
  assign celloutsig_0_82z = ~(celloutsig_0_0z[4] | celloutsig_0_71z[24]);
  assign celloutsig_0_1z = ~(in_data[79] | in_data[51]);
  assign celloutsig_0_25z = ~(_02_ | celloutsig_0_7z);
  assign celloutsig_0_28z = ~(celloutsig_0_6z[9] | celloutsig_0_11z);
  assign celloutsig_0_30z = ~(_00_ | celloutsig_0_5z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 29'h00000000;
    else _03_ <= { celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_43z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_37z };
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 4'h0;
    else _17_ <= celloutsig_0_0z[4:1];
  assign { _01_, _04_[2], _00_, _02_ } = _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 10'h000;
    else _05_ <= { celloutsig_0_19z[11], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_3z = { celloutsig_0_0z[5:1], celloutsig_0_2z } < celloutsig_0_0z;
  assign celloutsig_0_37z = { celloutsig_0_23z[8:6], celloutsig_0_10z } < celloutsig_0_15z[4:1];
  assign celloutsig_0_40z = { celloutsig_0_15z[6:2], celloutsig_0_14z } < { celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_29z };
  assign celloutsig_0_42z = { celloutsig_0_31z[7:0], celloutsig_0_25z } < { celloutsig_0_23z[6:0], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_49z = { celloutsig_0_48z[10:1], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_36z } < { celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_33z };
  assign celloutsig_0_5z = celloutsig_0_0z[5:1] < celloutsig_0_0z[5:1];
  assign celloutsig_0_72z = { celloutsig_0_71z[11:2], celloutsig_0_28z } < celloutsig_0_46z;
  assign celloutsig_1_1z = { in_data[186], celloutsig_1_0z } < { in_data[161], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_0z[3:1] < { in_data[79:78], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z } < { celloutsig_0_4z[2:1], celloutsig_0_3z };
  assign celloutsig_0_26z = celloutsig_0_15z[4:0] < { celloutsig_0_18z[4:1], celloutsig_0_13z };
  assign celloutsig_0_29z = celloutsig_0_18z < celloutsig_0_23z[22:16];
  assign celloutsig_0_0z = in_data[31:26] * in_data[81:76];
  assign celloutsig_0_36z = celloutsig_0_6z[6:4] * celloutsig_0_22z[2:0];
  assign celloutsig_0_48z = { celloutsig_0_19z[13:1], celloutsig_0_26z } * { celloutsig_0_46z[8:0], _01_, _04_[2], _00_, _02_, celloutsig_0_37z };
  assign celloutsig_1_3z = { in_data[169:164], celloutsig_1_0z } * in_data[125:117];
  assign celloutsig_1_7z = { celloutsig_1_0z[2:1], celloutsig_1_1z } * { celloutsig_1_0z[1:0], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:2], celloutsig_1_2z } * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_18z[5], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_8z } * in_data[43:20];
  assign celloutsig_0_33z = ^ celloutsig_0_4z[2:0];
  assign celloutsig_0_8z = ^ { in_data[32], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_5z = ^ { in_data[172:171], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = ^ { celloutsig_0_4z[1:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_31z = { in_data[88:84], celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_14z } >> in_data[25:16];
  assign celloutsig_0_34z = { celloutsig_0_22z[7:5], celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_30z } >> { celloutsig_0_31z[7:0], celloutsig_0_26z };
  assign celloutsig_0_54z = { _05_[9:8], celloutsig_0_15z, celloutsig_0_39z } >> { celloutsig_0_0z[1], celloutsig_0_29z, celloutsig_0_48z, celloutsig_0_35z };
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_41z = { celloutsig_0_23z[15], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_14z } >>> { celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_0_43z = { celloutsig_0_22z[12:9], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_25z } >>> { celloutsig_0_18z[6:1], celloutsig_0_17z };
  assign celloutsig_0_46z = { celloutsig_0_19z[6], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_25z } >>> { celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_3z, celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_30z };
  assign celloutsig_0_66z = { celloutsig_0_49z, celloutsig_0_39z } >>> { celloutsig_0_36z, celloutsig_0_0z };
  assign celloutsig_0_71z = { celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_48z, celloutsig_0_56z, celloutsig_0_4z, _01_, _04_[2], _00_, _02_ } >>> { celloutsig_0_66z[5:0], celloutsig_0_66z, celloutsig_0_40z, celloutsig_0_53z, celloutsig_0_36z, celloutsig_0_61z, celloutsig_0_36z, celloutsig_0_64z };
  assign celloutsig_1_0z = in_data[168:166] >>> in_data[133:131];
  assign celloutsig_1_11z = celloutsig_1_3z[8:5] >>> { celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } >>> { celloutsig_1_8z[3:0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_10z[1:0], celloutsig_1_9z } >>> celloutsig_1_4z[2:0];
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_5z } >>> celloutsig_0_18z[5:3];
  assign celloutsig_0_22z = { in_data[91:79], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_12z } >>> in_data[32:17];
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_6z, _01_, _04_[2], _00_, _02_, celloutsig_0_2z, celloutsig_0_7z } >>> { in_data[69:67], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, _01_, _04_[2], _00_, _02_, celloutsig_0_22z };
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_4z } >>> { celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_32z = celloutsig_0_31z[8:0] ~^ { celloutsig_0_19z[12:11], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_0z[4:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z } ~^ { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_79z = { celloutsig_0_46z[7:1], celloutsig_0_70z, celloutsig_0_70z } ~^ { celloutsig_0_34z[6:3], celloutsig_0_56z, celloutsig_0_49z, celloutsig_0_70z, celloutsig_0_72z, celloutsig_0_13z };
  assign celloutsig_0_81z = { _03_[11:5], celloutsig_0_58z } ~^ { celloutsig_0_79z[7:6], celloutsig_0_17z, celloutsig_0_41z };
  assign celloutsig_1_4z = { celloutsig_1_3z[5:1], celloutsig_1_1z } ~^ { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_18z = in_data[8:2] ~^ { in_data[34:29], celloutsig_0_17z };
  assign celloutsig_0_53z = ~((celloutsig_0_11z & celloutsig_0_6z[8]) | celloutsig_0_6z[6]);
  assign celloutsig_0_61z = ~((celloutsig_0_53z & celloutsig_0_14z) | celloutsig_0_37z);
  assign celloutsig_0_64z = ~((celloutsig_0_40z & celloutsig_0_40z) | celloutsig_0_42z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[120]) | celloutsig_1_0z[2]);
  assign celloutsig_1_9z = ~((in_data[151] & celloutsig_1_8z[1]) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_0z[1] & celloutsig_1_5z) | celloutsig_1_15z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z & _04_[2]) | celloutsig_0_10z);
  assign celloutsig_0_14z = ~((celloutsig_0_11z & celloutsig_0_7z) | celloutsig_0_6z[8]);
  assign celloutsig_0_17z = ~((celloutsig_0_5z & celloutsig_0_1z) | in_data[14]);
  assign celloutsig_0_21z = ~((celloutsig_0_17z & celloutsig_0_0z[5]) | celloutsig_0_20z[2]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] & celloutsig_0_0z[1]) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_39z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_39z = { celloutsig_0_19z[16:10], celloutsig_0_30z };
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_4z = in_data[87:84];
  always_latch
    if (!clkin_data[0]) celloutsig_0_15z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_4z };
  assign { _04_[3], _04_[1:0] } = { _01_, _00_, _02_ };
  assign { out_data[130:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
