{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@98:108@HdlIdDef", "  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n  reg             sync_active_3;\n\n  // internal signals\n\n  wire            clk;\n  wire            up_clk;\n"], "Clone Blocks": [["hdl/library/axi_pwm_gen/axi_pwm_gen.v@96:106", "  reg             sync_0;\n  reg             sync_1;\n  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n  reg             sync_active_3;\n\n  // internal signals\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@92:102", "  localparam [31:0] CORE_MAGIC = 32'h601a3471;    // PLSG\n\n  // internal registers\n\n  reg             sync_0;\n  reg             sync_1;\n  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@93:103", "\n  // internal registers\n\n  reg             sync_0;\n  reg             sync_1;\n  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n  reg             sync_active_3;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@97:107", "  reg             sync_1;\n  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n  reg             sync_active_3;\n\n  // internal signals\n\n  wire            clk;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@95:105", "\n  reg             sync_0;\n  reg             sync_1;\n  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n  reg             sync_active_3;\n\n  // internal signals\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@94:104", "  // internal registers\n\n  reg             sync_0;\n  reg             sync_1;\n  reg             sync_2;\n  reg             sync_3;\n  reg             sync_active_0;\n  reg             sync_active_1;\n  reg             sync_active_2;\n  reg             sync_active_3;\n\n"]], "Diff Content": {"Delete": [[103, "  reg             sync_active_3;\n"]], "Add": [[103, "  reg             sync_0 = 1'b0;\n"], [103, "  reg             sync_1 = 1'b0;\n"], [103, "  reg             sync_2 = 1'b0;\n"], [103, "  reg             sync_3 = 1'b0;\n"], [103, "  reg   [31:0]    offset_cnt = 32'd0;\n"], [103, "  reg             offset_alignment = 1'b0;\n"], [103, "  reg             pause_cnt_d = 1'b0;\n"]]}}