#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Mar 21 11:53:25 2024
# Process ID: 8224
# Current directory: C:/Users/WORKSHOP/Downloads/project_8/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8960 C:\Users\WORKSHOP\Downloads\project_8\project_8\project_7.xpr
# Log file: C:/Users/WORKSHOP/Downloads/project_8/project_8/vivado.log
# Journal file: C:/Users/WORKSHOP/Downloads/project_8/project_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.xpr
INFO: [Project 1-313] Project file moved from '/home/vihangamuthumala/project_7' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/WORKSHOP/Downloads/project_8/Downloads/FA.vhd', nor could it be found using path 'C:/home/vihangamuthumala/Downloads/FA.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/WORKSHOP/Downloads/project_8/Downloads/HA.vhd', nor could it be found using path 'C:/home/vihangamuthumala/Downloads/HA.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/WORKSHOP/Downloads/project_8/Downloads/RCA_4.vhd', nor could it be found using path 'C:/home/vihangamuthumala/Downloads/RCA_4.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/WORKSHOP/Downloads/project_8/Downloads/Reg.vhd', nor could it be found using path 'C:/home/vihangamuthumala/Downloads/Reg.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/WORKSHOP/Downloads/project_8/Downloads/Slow_Clk.vhd', nor could it be found using path 'C:/home/vihangamuthumala/Downloads/Slow_Clk.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/WORKSHOP/Downloads/project_8/Downloads/AU.vhd', nor could it be found using path 'C:/home/vihangamuthumala/Downloads/AU.vhd'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_7.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/WORKSHOP/Downloads/AU.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/WORKSHOP/Downloads/Reg.vhd C:/Users/WORKSHOP/Downloads/HA.vhd C:/Users/WORKSHOP/Downloads/RCA_4.vhd C:/Users/WORKSHOP/Downloads/Slow_Clk.vhd C:/Users/WORKSHOP/Downloads/FA.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_LUT_16_7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_LUT_16_7_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT_16_7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.srcs/sim_1/new/TB_LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_LUT_16_7'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.sim/sim_1/behav/xsim'
"xelab -wto 8b647c291ebe4ab8ac166600d14368c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_LUT_16_7_behav xil_defaultlib.TB_LUT_16_7 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8b647c291ebe4ab8ac166600d14368c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_LUT_16_7_behav xil_defaultlib.TB_LUT_16_7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lut_16_7
Built simulation snapshot TB_LUT_16_7_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 807.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_LUT_16_7_behav -key {Behavioral:sim_1:Functional:TB_LUT_16_7} -tclbatch {TB_LUT_16_7.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_LUT_16_7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_LUT_16_7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 841.281 ; gain = 51.945
add_files -fileset constrs_1 -norecurse C:/Users/WORKSHOP/Downloads/Basys3Labs.xdc
launch_runs synth_1 -jobs 2
[Thu Mar 21 12:32:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 841.281 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar 21 12:33:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Mar 21 12:33:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/WORKSHOP/Downloads/project_8/project_8/project_7.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1730.398 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1730.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1874.828 ; gain = 1024.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 12:35:34 2024...
