Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 30 12:36:42 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.247ns (39.027%)  route 5.073ns (60.973%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.186     8.994    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y71         LUT5 (Prop_lut5_I3_O)        0.299     9.293 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.293    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 3.247ns (39.421%)  route 4.990ns (60.579%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.103     8.911    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.299     9.210 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.210    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 3.247ns (39.658%)  route 4.940ns (60.342%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.054     8.861    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y72         LUT4 (Prop_lut4_I2_O)        0.299     9.160 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 3.247ns (39.673%)  route 4.937ns (60.327%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.051     8.858    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y72         LUT4 (Prop_lut4_I2_O)        0.299     9.157 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.157    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 3.247ns (39.737%)  route 4.924ns (60.263%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.037     8.845    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.144 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     9.144    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 3.247ns (39.793%)  route 4.913ns (60.207%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.026     8.834    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.299     9.133 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.133    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 3.247ns (39.829%)  route 4.905ns (60.171%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.018     8.826    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y75         LUT4 (Prop_lut4_I2_O)        0.299     9.125 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     9.125    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y75         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 3.247ns (40.050%)  route 4.860ns (59.950%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.974     8.781    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y72         LUT4 (Prop_lut4_I2_O)        0.299     9.080 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     9.080    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.247ns (40.069%)  route 4.856ns (59.931%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.970     8.777    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y72         LUT4 (Prop_lut4_I2_O)        0.299     9.076 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     9.076    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 3.247ns (40.489%)  route 4.773ns (59.511%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y82         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=191, routed)         2.878     4.307    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.431 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.431    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_i_7_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.981 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.981    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.095    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     5.218    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.332 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.446 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.446    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.560 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.674    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.788 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.788    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.902    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.016 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.016    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.244 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.244    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.358 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.472 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.472    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.586 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.586    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.808 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.886     8.694    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y73         LUT4 (Prop_lut4_I2_O)        0.299     8.993 r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     8.993    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp[11]_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/udiv_64s_64ns_8_68_seq_1_U2/fn1_udiv_64s_64ns_8_68_seq_1_div_U/fn1_udiv_64s_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  1.973    




