<?xml version="1.0" ?>
<Presentation>
  <div class="page"/>
  <div class="page">
    <p>Device</p>
    <p>CPU</p>
    <p>MemoryChipset</p>
    <p>Physical Address Physical Address</p>
  </div>
  <div class="page">
    <p>MMUIOMMU</p>
    <p>Main Memory</p>
    <p>CPU I/O</p>
    <p>Device</p>
    <p>I/O Virtual Address</p>
    <p>Physical Address</p>
    <p>Virtual Address</p>
  </div>
  <div class="page"/>
  <div class="page"/>
  <div class="page"/>
  <div class="page">
    <p>Guest Domain Emulation Domain (Hypervisor)</p>
    <p>System Domain</p>
    <p>I/O Device</p>
    <p>IOMMU</p>
    <p>Memory</p>
    <p>IOMMU Emulation</p>
    <p>Phys. PTEs</p>
    <p>I/O Buffer</p>
    <p>Mapping Layer</p>
    <p>I/O Device Driver</p>
    <p>Emul. PTEs 3. Update Mappings (IOVAGPA)</p>
  </div>
  <div class="page"/>
  <div class="page"/>
  <div class="page">
    <p>Guest</p>
    <p>Hypervisor (VMM)</p>
    <p>Sidecore (VMM)</p>
    <p>Emulated Registers</p>
    <p>Write Poll Emulate</p>
    <p>Done (Write)</p>
    <p>Done (Read)</p>
  </div>
  <div class="page"/>
  <div class="page"/>
  <div class="page">
    <p>I/O virtual page 1 Physical page</p>
    <p>I/O virtual page 2</p>
  </div>
  <div class="page"/>
  <div class="page"/>
  <div class="page">
    <p>CPU Cycles</p>
    <p>SW/HW Interaction</p>
    <p>Logic Total</p>
    <p>Bare-metal 2316 4593 6909</p>
    <p>Trap &amp; Emulate 30645 4324 34969</p>
    <p>Sidecore 7321 1904 9225</p>
    <p>Average breakdown of (un)mapping a single page using the strict invalidation scheme</p>
  </div>
  <div class="page">
    <p>Setting Secure (No IOTLB Batching)</p>
    <p>Relaxed (Linux Default; IOTLB Batching)</p>
    <p>Optimistic (Patched; IOTLB Batching)</p>
    <p>Bare-metal 43% 91% 100%</p>
    <p>Trap &amp; Emulate 10% 11% 82%</p>
    <p>Sidecore 30% 49% 100%</p>
    <p>Measuring the Netperf TCP throughput relatively to the maximum attainable (9.3Gbps)</p>
  </div>
  <div class="page">
    <p>Setting Secure (No IOTLB Batching)</p>
    <p>Relaxed (Linux Default; IOTLB Batching)</p>
    <p>Optimistic (Patched; IOTLB Batching)</p>
    <p>Bare-metal 84% 92% 94%</p>
    <p>Trap &amp; Emulate 38% 39% 56%</p>
    <p>Sidecore 61% 63% 66%</p>
    <p>Measuring Apache throughput (25 concurrent requests); the baseline for normalization is 6828 requests per second</p>
  </div>
  <div class="page"/>
</Presentation>
