# RISC-V
Implementation of RISC-V architecture using Verilog. The architecture is of single process without pipelining. 
