INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:51:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 buffer74/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer30/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 0.770ns (15.748%)  route 4.120ns (84.252%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2545, unset)         0.508     0.508    buffer74/control/clk
    SLICE_X10Y99         FDRE                                         r  buffer74/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer74/control/outputValid_reg/Q
                         net (fo=53, routed)          0.615     1.377    buffer74/control/outputValid_reg_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.043     1.420 f  buffer74/control/transmitValue_i_4__37/O
                         net (fo=4, routed)           0.291     1.711    fork30/control/generateBlocks[6].regblock/dataReg_reg[0]
    SLICE_X13Y97         LUT6 (Prop_lut6_I4_O)        0.043     1.754 f  fork30/control/generateBlocks[6].regblock/dataReg[0]_i_2__4/O
                         net (fo=8, routed)           0.393     2.146    control_merge5/tehb/control/cond_br20_falseOut_valid
    SLICE_X12Y95         LUT5 (Prop_lut5_I4_O)        0.043     2.189 r  control_merge5/tehb/control/fullReg_i_5__5/O
                         net (fo=8, routed)           0.252     2.441    control_merge5/tehb/control/dataReg_reg[0]
    SLICE_X12Y96         LUT5 (Prop_lut5_I1_O)        0.043     2.484 f  control_merge5/tehb/control/transmitValue_i_9__5/O
                         net (fo=2, routed)           0.394     2.878    fork30/control/generateBlocks[5].regblock/transmitValue_i_8__9
    SLICE_X11Y99         LUT5 (Prop_lut5_I1_O)        0.043     2.921 r  fork30/control/generateBlocks[5].regblock/transmitValue_i_4__3/O
                         net (fo=2, routed)           0.625     3.546    fork30/control/generateBlocks[5].regblock/blockStopArray_0[0]
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.043     3.589 r  fork30/control/generateBlocks[5].regblock/transmitValue_i_2__4/O
                         net (fo=10, routed)          0.336     3.925    buffer77/control/anyBlockStop
    SLICE_X12Y100        LUT4 (Prop_lut4_I1_O)        0.043     3.968 r  buffer77/control/transmitValue_i_4__35/O
                         net (fo=5, routed)           0.188     4.156    fork27/control/generateBlocks[1].regblock/transmitValue_i_2__40_0
    SLICE_X16Y100        LUT6 (Prop_lut6_I5_O)        0.043     4.199 f  fork27/control/generateBlocks[1].regblock/transmitValue_i_6__8/O
                         net (fo=3, routed)           0.172     4.371    buffer65/fifo/cond_br9_falseOut_ready
    SLICE_X16Y101        LUT6 (Prop_lut6_I4_O)        0.043     4.414 r  buffer65/fifo/transmitValue_i_11/O
                         net (fo=1, routed)           0.296     4.710    fork25/control/generateBlocks[3].regblock/transmitValue_reg_5
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.043     4.753 f  fork25/control/generateBlocks[3].regblock/transmitValue_i_3__58/O
                         net (fo=17, routed)          0.192     4.944    fork24/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.043     4.987 r  fork24/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=6, routed)           0.188     5.176    fork12/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X12Y104        LUT6 (Prop_lut6_I2_O)        0.043     5.219 r  fork12/control/generateBlocks[1].regblock/dataReg[4]_i_1__11/O
                         net (fo=5, routed)           0.179     5.398    buffer30/dataReg_reg[0]_0[0]
    SLICE_X15Y104        FDRE                                         r  buffer30/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2545, unset)         0.483     6.183    buffer30/clk
    SLICE_X15Y104        FDRE                                         r  buffer30/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X15Y104        FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer30/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                  0.556    




