{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514418220132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514418220148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 03:13:39 2017 " "Processing started: Thu Dec 28 03:13:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514418220148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418220148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418220148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514418221351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514418221351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.v 1 1 " "Found 1 design units, including 1 entities, in source file multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Found entity 1: Multi" {  } { { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "//Mac/Home/Desktop/CA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA5 " "Found entity 1: CA5" {  } { { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compnpo.v 1 1 " "Found 1 design units, including 1 entities, in source file compnpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 compNPO " "Found entity 1: compNPO" {  } { { "compNPO.v" "" { Text "//Mac/Home/Desktop/CA/compNPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compn.v 1 1 " "Found 1 design units, including 1 entities, in source file compn.v" { { "Info" "ISGN_ENTITY_NAME" "1 compN " "Found entity 1: compN" {  } { { "compN.v" "" { Text "//Mac/Home/Desktop/CA/compN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O o NReg.v(1) " "Verilog HDL Declaration information at NReg.v(1): object \"O\" differs only in case from object \"o\" in the same scope" {  } { { "NReg.v" "" { Text "//Mac/Home/Desktop/CA/NReg.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1514418253585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nreg.v 1 1 " "Found 1 design units, including 1 entities, in source file nreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NReg " "Found entity 1: NReg" {  } { { "NReg.v" "" { Text "//Mac/Home/Desktop/CA/NReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O o FReg.v(1) " "Verilog HDL Declaration information at FReg.v(1): object \"O\" differs only in case from object \"o\" in the same scope" {  } { { "FReg.v" "" { Text "//Mac/Home/Desktop/CA/FReg.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1514418253648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freg.v 1 1 " "Found 1 design units, including 1 entities, in source file freg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FReg " "Found entity 1: FReg" {  } { { "FReg.v" "" { Text "//Mac/Home/Desktop/CA/FReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superand.v 1 1 " "Found 1 design units, including 1 entities, in source file superand.v" { { "Info" "ISGN_ENTITY_NAME" "1 superAnd " "Found entity 1: superAnd" {  } { { "superAnd.v" "" { Text "//Mac/Home/Desktop/CA/superAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done controller.v(1) " "Verilog HDL Declaration information at controller.v(1): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1514418253804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "//Mac/Home/Desktop/CA/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fact " "Found entity 1: Fact" {  } { { "Fact.bdf" "" { Schematic "//Mac/Home/Desktop/CA/Fact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418253851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418253851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA5 " "Elaborating entity \"CA5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514418254398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compNPO compNPO:Comp " "Elaborating entity \"compNPO\" for hierarchy \"compNPO:Comp\"" {  } { { "CA5.bdf" "Comp" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 112 784 928 192 "Comp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:Counter " "Elaborating entity \"counter\" for hierarchy \"counter:Counter\"" {  } { { "CA5.bdf" "Counter" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 240 448 608 352 "Counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(7) " "Verilog HDL assignment warning at counter.v(7): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "//Mac/Home/Desktop/CA/counter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1514418254476 "|CA5|counter:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NReg NReg:eightBitReg " "Elaborating entity \"NReg\" for hierarchy \"NReg:eightBitReg\"" {  } { { "CA5.bdf" "eightBitReg" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 488 488 648 600 "eightBitReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compN compN:Comp2 " "Elaborating entity \"compN\" for hierarchy \"compN:Comp2\"" {  } { { "CA5.bdf" "Comp2" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 440 784 920 520 "Comp2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superAnd superAnd:SuperANd " "Elaborating entity \"superAnd\" for hierarchy \"superAnd:SuperANd\"" {  } { { "CA5.bdf" "SuperANd" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 760 944 1080 840 "SuperANd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FReg FReg:Nreg " "Elaborating entity \"FReg\" for hierarchy \"FReg:Nreg\"" {  } { { "CA5.bdf" "Nreg" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 424 1136 1296 568 "Nreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi Multi:Mult " "Elaborating entity \"Multi\" for hierarchy \"Multi:Mult\"" {  } { { "CA5.bdf" "Mult" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418254616 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Multi:Mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Multi:Mult\|Mult0\"" {  } { { "Multi.v" "Mult0" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418255476 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1514418255476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multi:Mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Multi:Mult\|lpm_mult:Mult0\"" {  } { { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418255788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multi:Mult\|lpm_mult:Mult0 " "Instantiated megafunction \"Multi:Mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418255788 ""}  } { { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514418255788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eft " "Found entity 1: mult_eft" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418255991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418255991 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "2 " "Converted 2 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 2 " "Used 2 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 2 2 " "Used 2 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 2 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1514418256444 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1514418256444 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "2 " "Converted the following 2 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out2 " "DSP block output node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out2\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418256444 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_mult1 " "DSP block multiplier node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_mult1\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 38 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418256444 ""}  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256444 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out4 " "DSP block output node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_out4\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418256444 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_mult3 " "DSP block multiplier node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|mac_mult3\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418256444 ""}  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256444 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1514418256444 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1514418256444 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1514418256444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418256632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418256632 ""}  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514418256632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_h1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_h1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_h1h1 " "Found entity 1: mac_mult_h1h1" {  } { { "db/mac_mult_h1h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_h1h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418256788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418256788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9tl " "Found entity 1: mult_9tl" {  } { { "db/mult_9tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_9tl.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418257007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418257007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 56 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418257257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 26 " "Parameter \"dataa_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257257 ""}  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 56 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514418257257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_qv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_qv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_qv82 " "Found entity 1: mac_out_qv82" {  } { { "db/mac_out_qv82.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_out_qv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418257413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418257413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418257507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257507 ""}  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514418257507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_91h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_91h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_91h1 " "Found entity 1: mac_mult_91h1" {  } { { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418257663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418257663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1tl " "Found entity 1: mult_1tl" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418257882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418257882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 61 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418257991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514418257991 ""}  } { { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 61 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514418257991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_iv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_iv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_iv82 " "Found entity 1: mac_out_iv82" {  } { { "db/mac_out_iv82.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_out_iv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514418258163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418258163 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le4a\[15\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le4a\[15\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 42 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[15\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[15\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 44 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[14\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[14\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 44 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[10\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[10\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 44 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[15\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[15\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[14\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[14\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[13\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[13\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[12\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[12\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[11\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[11\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[10\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[10\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[9\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[9\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[8\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le7a\[8\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 45 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[14\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[14\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[13\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[13\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[12\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[12\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[11\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[11\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[10\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[10\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[9\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[9\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[8\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[8\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[7\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le8a\[7\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 46 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le8a[7]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1514418258288 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1514418258288 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le4a\[14\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le4a\[14\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 42 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[15\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[15\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 43 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[14\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[14\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 43 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[13\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[13\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 43 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[12\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le5a\[12\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 43 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[13\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[13\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 44 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[12\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[12\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 44 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[11\] " "Synthesized away node \"Multi:Mult\|lpm_mult:Mult0\|mult_eft:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_91h1:auto_generated\|mult_1tl:mult1\|le6a\[11\]\"" {  } { { "db/mult_1tl.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_1tl.tdf" 44 6 0 } } { "db/mac_mult_91h1.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mac_mult_91h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_eft.tdf" "" { Text "//Mac/Home/Desktop/CA/db/mult_eft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Multi.v" "" { Text "//Mac/Home/Desktop/CA/Multi.v" 2 -1 0 } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 280 1160 1336 360 "Mult" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1514418258288 "|CA5|Multi:Mult|lpm_mult:Mult0|mult_eft:auto_generated|alt_mac_mult:mac_mult3|mac_mult_91h1:auto_generated|mult_1tl:mult1|le6a[11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1514418258288 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1514418258288 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "438 " "Ignored 438 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1514418258648 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "422 " "Ignored 422 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1514418258648 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1514418258648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1514418259132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/CA/output_files/CA5.map.smsg " "Generated suppressed messages file /Desktop/CA/output_files/CA5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418260273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1514418261023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514418261023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "395 " "Implemented 395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514418261601 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514418261601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514418261601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514418261601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514418261727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 03:14:21 2017 " "Processing ended: Thu Dec 28 03:14:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514418261727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514418261727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514418261727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514418261727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1514418264648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514418264648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 03:14:23 2017 " "Processing started: Thu Dec 28 03:14:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514418264648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1514418264648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CA5 -c CA5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1514418264648 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1514418265866 ""}
{ "Info" "0" "" "Project  = CA5" {  } {  } 0 0 "Project  = CA5" 0 0 "Fitter" 0 0 1514418265866 ""}
{ "Info" "0" "" "Revision = CA5" {  } {  } 0 0 "Revision = CA5" 0 0 "Fitter" 0 0 1514418265866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1514418266226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1514418266226 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CA5 EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"CA5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1514418266257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514418266366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1514418266366 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1514418266663 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1514418266694 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514418267116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514418267116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514418267116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514418267116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514418267116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1514418267116 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1514418267116 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514418267148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514418267148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514418267148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514418267148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1514418267148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1514418267148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1514418267163 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1514418267710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CA5.sdc " "Synopsys Design Constraints File file not found: 'CA5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1514418268273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1514418268273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1514418268288 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1514418268288 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1514418268288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514418268382 ""}  } { { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 768 64 232 784 "clk" "" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514418268382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1514418268382 ""}  } { { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 728 64 232 744 "rst" "" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1514418268382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1514418268929 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514418268929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1514418268929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514418268929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1514418268929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1514418268944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1514418268991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1514418268991 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1514418268991 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 13 35 0 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 13 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1514418268991 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1514418268991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1514418268991 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1514418268991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1514418268991 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1514418268991 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514418269101 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1514418269163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1514418270382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514418270538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1514418270554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1514418273663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514418273663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1514418274163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y10 X33_Y20 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20" {  } { { "loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} { { 12 { 0 ""} 22 10 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1514418274976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1514418274976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1514418275882 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1514418275882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514418275882 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1514418276194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514418276210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514418276523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1514418276523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1514418277241 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1514418278085 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 768 64 232 784 "clk" "" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514418278819 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V J6 " "Pin rst uses I/O standard 2.5 V at J6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "CA5.bdf" "" { Schematic "//Mac/Home/Desktop/CA/CA5.bdf" { { 728 64 232 744 "rst" "" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/CA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1514418278819 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1514418278819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/CA/output_files/CA5.fit.smsg " "Generated suppressed messages file /Desktop/CA/output_files/CA5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1514418279007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1210 " "Peak virtual memory: 1210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514418280757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 03:14:40 2017 " "Processing ended: Thu Dec 28 03:14:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514418280757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514418280757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514418280757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1514418280757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1514418282523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514418282538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 03:14:42 2017 " "Processing started: Thu Dec 28 03:14:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514418282538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1514418282538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CA5 -c CA5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1514418282538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1514418283148 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1514418283773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1514418283820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514418284335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 03:14:44 2017 " "Processing ended: Thu Dec 28 03:14:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514418284335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514418284335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514418284335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1514418284335 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1514418285070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1514418286085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514418286085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 03:14:45 2017 " "Processing started: Thu Dec 28 03:14:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514418286085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418286085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CA5 -c CA5 " "Command: quartus_sta CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418286085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1514418286288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418286804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418286804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418286882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418286882 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CA5.sdc " "Synopsys Design Constraints File file not found: 'CA5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1514418287289 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287304 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1514418287304 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514418287351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1514418287445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.491 " "Worst-case setup slack is -8.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.491            -209.299 clk  " "   -8.491            -209.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.697 " "Worst-case hold slack is 0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 clk  " "    0.697               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.136 clk  " "   -3.000             -92.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418287616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514418287773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418287819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1514418288694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.907 " "Worst-case setup slack is -6.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.907            -172.404 clk  " "   -6.907            -172.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.611 " "Worst-case hold slack is 0.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 clk  " "    0.611               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.000 clk  " "   -3.000             -75.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418288899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418288899 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1514418289023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1514418289351 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.286 " "Worst-case setup slack is -3.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286             -73.635 clk  " "   -3.286             -73.635 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk  " "    0.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.665 clk  " "   -3.000             -52.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1514418289507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418289507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418290460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418290460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514418290694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 03:14:50 2017 " "Processing ended: Thu Dec 28 03:14:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514418290694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514418290694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514418290694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418290694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1514418292241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514418292257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 03:14:52 2017 " "Processing started: Thu Dec 28 03:14:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514418292257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1514418292257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CA5 -c CA5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1514418292257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1514418293273 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_125c_slow.vo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_125c_slow.vo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418293866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_-40c_slow.vo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_-40c_slow.vo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418294179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_min_1200mv_-40c_fast.vo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_min_1200mv_-40c_fast.vo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418294444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5.vo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5.vo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418294726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_125c_v_slow.sdo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_125c_v_slow.sdo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418294851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_-40c_v_slow.sdo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_-40c_v_slow.sdo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418294944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_min_1200mv_-40c_v_fast.sdo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_min_1200mv_-40c_v_fast.sdo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418295038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_v.sdo /Desktop/CA/simulation/modelsim/ simulation " "Generated file CA5_v.sdo in folder \"/Desktop/CA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1514418295163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514418295319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 03:14:55 2017 " "Processing ended: Thu Dec 28 03:14:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514418295319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514418295319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514418295319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1514418295319 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1514418296101 ""}
