// Seed: 3800900855
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.type_16 = 0;
  always_ff @(*) assume #1  (1);
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    input tri1 id_8
);
  wire id_10;
  assign id_2 = id_1;
  always @(id_10++
  or posedge id_3 * (id_4) * 1)
  begin : LABEL_0
    id_2 = 1;
  end
  tri1 id_11 = id_0;
  always @(posedge id_3) begin : LABEL_0
    #1;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
