#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  7 23:36:05 2024
# Process ID: 26309
# Current directory: /home/lohitaksh/FPGA_project/hyperbolic
# Command line: vivado
# Log file: /home/lohitaksh/FPGA_project/hyperbolic/vivado.log
# Journal file: /home/lohitaksh/FPGA_project/hyperbolic/vivado.jou
# Running On: GU603VV, OS: Linux, CPU Frequency: 1040.892 MHz, CPU Physical cores: 10, Host memory: 16403 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/lohitaksh/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xbip_multadd:3.0 - xbip_multadd_0
Adding component instance block -- xilinx.com:ip:cordic:6.0 - cordic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:module_ref:TwoOneMux:1.0 - TwoOneMux_0
Adding component instance block -- xilinx.com:module_ref:TwoOneMux:1.0 - TwoOneMux_1
Adding component instance block -- xilinx.com:module_ref:splitter:1.0 - splitter_0
Adding component instance block -- xilinx.com:hls:div:1.0 - div_0
Adding component instance block -- xilinx.com:module_ref:BitShift:1.0 - BitShift_0
Adding component instance block -- xilinx.com:module_ref:BitShift:1.0 - BitShift_1
Successfully read diagram <design_1> from block design file </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lohitaksh/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/lohitaksh/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj blk_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_0/sim/design_1_TwoOneMux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_1/sim/design_1_TwoOneMux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_sitofp_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_sitofp_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_div_0_0/sim/design_1_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_0_0/sim/design_1_BitShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_1_0/sim/design_1_BitShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sim_1/new/blk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_tb
xvhdl --incr --relax -prj blk_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lohitaksh/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'm_axis_dout_tvalid' is not connected on this instance [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v:87]
WARNING: [VRFC 10-5021] port 'pcout' is not connected on this instance [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv_comp
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_pkg
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling module xil_defaultlib.BitShift
Compiling module xil_defaultlib.design_1_BitShift_0_0
Compiling module xil_defaultlib.design_1_BitShift_1_0
Compiling module xil_defaultlib.TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_1_0_arch of entity xil_defaultlib.design_1_c_addsub_1_0 [design_1_c_addsub_1_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="art...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="a...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture design_1_cordic_0_0_arch of entity xil_defaultlib.design_1_cordic_0_0 [design_1_cordic_0_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1_ip
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1(NU...
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.design_1_div_0_0
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv [\xbip_multadd_v3_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17 [\xbip_multadd_v3_0_17(c_xdevicef...]
Compiling architecture design_1_xbip_multadd_0_0_arch of entity xil_defaultlib.design_1_xbip_multadd_0_0 [design_1_xbip_multadd_0_0_defaul...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.blk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blk_tb_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6777.875 ; gain = 0.000 ; free physical = 7358 ; free virtual = 28076
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_tb_behav -key {Behavioral:sim_1:Functional:blk_tb} -tclbatch {blk_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source blk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 6777.875 ; gain = 0.000 ; free physical = 7287 ; free virtual = 28016
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs synth_1 -jobs 14
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov  7 23:46:52 2024] Launched synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 14
[Thu Nov  7 23:47:20 2024] Launched impl_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6871.742 ; gain = 0.000 ; free physical = 6915 ; free virtual = 27739
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6936.523 ; gain = 2.000 ; free physical = 6841 ; free virtual = 27653
Restored from archive | CPU: 0.010000 secs | Memory: 0.085289 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6936.523 ; gain = 2.000 ; free physical = 6841 ; free virtual = 27653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7276.531 ; gain = 0.000 ; free physical = 6518 ; free virtual = 27329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7476.629 ; gain = 698.754 ; free physical = 6379 ; free virtual = 27203
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_project
launch_runs impl_1 -jobs 14
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/div_0/ap_rst

Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xbip_multadd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TwoOneMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TwoOneMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BitShift_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BitShift_1 .
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_BitShift_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_BitShift_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_TwoOneMux_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_TwoOneMux_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_c_addsub_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_c_addsub_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_cordic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_div_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_splitter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbip_multadd_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_c_addsub_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_c_addsub_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cordic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_div_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_splitter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbip_multadd_0_0
[Thu Nov  7 23:49:02 2024] Launched design_1_xbip_multadd_0_0_synth_1, design_1_c_addsub_1_0_synth_1, design_1_TwoOneMux_0_0_synth_1, design_1_TwoOneMux_0_1_synth_1, design_1_splitter_0_0_synth_1, design_1_div_0_0_synth_1, design_1_BitShift_0_0_synth_1, design_1_BitShift_1_0_synth_1, design_1_cordic_0_0_synth_1, design_1_c_addsub_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbip_multadd_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/runme.log
design_1_c_addsub_1_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/runme.log
design_1_TwoOneMux_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_0_synth_1/runme.log
design_1_TwoOneMux_0_1_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/runme.log
design_1_splitter_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/runme.log
design_1_div_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/runme.log
design_1_BitShift_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_0_0_synth_1/runme.log
design_1_BitShift_1_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/runme.log
design_1_cordic_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/runme.log
design_1_c_addsub_0_0_synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/runme.log
synth_1: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/runme.log
[Thu Nov  7 23:49:02 2024] Launched impl_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7761.688 ; gain = 142.055 ; free physical = 6334 ; free virtual = 27130
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 7804.996 ; gain = 0.000 ; free physical = 10235 ; free virtual = 26834
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.59 . Memory (MB): peak = 7804.996 ; gain = 0.000 ; free physical = 10126 ; free virtual = 26720
Restored from archive | CPU: 0.420000 secs | Memory: 4.665512 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.59 . Memory (MB): peak = 7804.996 ; gain = 0.000 ; free physical = 10126 ; free virtual = 26720
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'blk_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lohitaksh/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim/blk_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim/blk_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/lohitaksh/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj blk_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim/blk_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_BitShift_0_0
INFO: [VRFC 10-311] analyzing module design_1_BitShift_0_0_BitShift
INFO: [VRFC 10-311] analyzing module design_1_BitShift_1_0
INFO: [VRFC 10-311] analyzing module design_1_BitShift_1_0_BitShift
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_0
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_0_TwoOneMux
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_1
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_1_TwoOneMux
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div_sitofp_32ns_32_6_no_dsp_1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div_sitofp_32ns_32_6_no_dsp_1_0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div_sitofp_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_div_sitofp_32ns_32_6_no_dsp_1_ip_12
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_fabric_legacy
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_fabric_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_lut6_legacy
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_lut6_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_reg_fd_v12_0_6_viv
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_reg_fd_v12_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_reg_fd_v12_0_6_viv__parameterized1_0
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_reg_fd_v12_0_6_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_0_0_c_reg_fd_v12_0_6_viv__parameterized1_2
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0_c_addsub_v12_0_14
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0_c_addsub_v12_0_14_fabric_legacy
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0_c_addsub_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0_c_addsub_v12_0_14_lut6_legacy
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module design_1_c_addsub_1_0_c_reg_fd_v12_0_6_viv
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_101
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_102
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_112
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_117
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_118
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_128
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_133
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_134
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_143
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_144
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_15
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_155
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_160
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_161
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_172
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_177
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_178
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_188
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_193
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_194
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_20
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_205
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_21
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_210
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_211
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_221
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_226
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_227
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_237
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_242
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_243
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_253
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_258
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_259
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_269
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_274
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_275
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_31
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_36
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_37
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_4
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_47
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_5
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_52
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_53
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_63
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_68
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_69
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_79
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_84
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_85
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_addsub_96
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_104
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_108
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_11
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_114
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_120
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_124
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_130
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_136
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_140
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_146
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_150
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_157
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_163
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_167
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_17
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_174
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_180
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_184
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_190
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_196
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_200
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_207
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_213
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_217
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_223
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_229
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_23
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_233
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_239
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_245
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_249
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_255
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_261
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_265
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_27
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_271
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_277
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_281
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_33
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_39
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_43
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_49
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_55
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_59
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_65
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_7
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_71
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_75
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_81
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_87
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_91
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_fabric_legacy_98
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_10
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_103
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_107
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_113
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_119
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_123
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_129
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_135
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_139
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_145
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_149
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_156
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_16
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_162
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_166
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_173
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_179
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_183
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_189
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_195
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_199
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_206
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_212
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_216
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_22
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_222
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_228
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_232
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_238
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_244
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_248
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_254
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_26
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_260
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_264
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_270
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_276
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_280
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_32
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_38
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_42
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_48
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_54
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_58
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_6
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_64
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_70
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_74
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_80
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_86
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_90
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_legacy_97
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_105
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_109
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_115
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_12
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_121
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_125
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_131
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_137
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_141
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_147
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_151
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_158
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_164
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_168
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_175
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_18
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_181
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_185
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_191
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_197
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_201
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_208
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_214
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_218
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_224
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_230
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_234
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_24
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_240
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_246
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_250
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_256
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_262
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_266
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_272
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_278
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_28
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_282
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_34
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_40
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_44
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_50
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_56
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_60
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_66
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_72
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_76
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_8
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_82
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_88
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_92
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_lut6_legacy_99
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__1
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__10
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__11
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__12
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__13
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__14
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__15
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__16
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__17
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__18
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__19
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__2
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__20
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__21
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__22
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__23
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__24
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__25
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__26
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__27
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__28
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__29
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__30
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__31
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__32
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__33
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__34
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__35
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__36
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__37
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__38
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__39
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__4
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__40
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__41
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__42
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__43
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__44
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__45
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__46
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__47
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__48
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__49
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__5
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__50
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__51
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__52
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__53
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__6
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__7
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__8
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_addsub_v12_0_14_viv__9
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_100
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_106
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_110
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_116
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_122
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_126
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_13
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_132
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_138
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_142
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_148
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_152
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_159
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_165
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_169
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_176
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_182
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_186
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_19
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_192
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_198
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_202
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_209
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_215
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_219
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_225
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_231
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_235
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_241
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_247
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_25
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_251
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_257
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_263
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_267
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_273
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_279
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_283
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_29
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_35
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_41
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_45
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_51
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_57
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_61
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_67
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_73
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_77
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_83
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_89
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_9
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_c_reg_fd_v12_0_6_viv_93
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_ctrl_slice_par
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_ctrl_slice_par_153
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized23_203
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized29
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized5_94
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_dat_acc_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized11
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized13
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized15
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized17
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized19
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized21
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized23
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized23_2
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized25
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized27
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized29
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized5_3
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_eng_slice_par__parameterized9
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_inp_config
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_out_config
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_111
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_127
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_14
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_154
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_171
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_187
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_204
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_220
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_236
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_252
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_268
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_30
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_46
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_62
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_78
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_pha_acc_slice_par_95
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_round
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_round_0
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_v6_0_18
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_v6_0_18_synth
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_cordic_v6_0_18_viv
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_delay__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_delay__parameterized2_170
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_delay__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_cordic_0_0_delay__parameterized4_1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_100
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_105
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_109
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_115
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_120
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_130
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_135
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_140
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_145
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_150
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_151
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain_95
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_102
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_106
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_112
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_117
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_123
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_127
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_132
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_137
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_142
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_147
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_92
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized0_97
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized1_27
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized1_53
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized5_16
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized6_38
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized6_39
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized6_5
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized7_24
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_carry_chain__parameterized8_25
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized14
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized15
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized15_152
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized15_30
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized15_42
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized15_8
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized16
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized18
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized19
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized20
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized22
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized33
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized33_46
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized34
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized34_1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized34_22
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized34_28
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized36
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized36_3
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized36_34
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized36_35
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized37
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized37_31
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_57
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_60
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_63
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_66
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_68
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_71
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_74
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_81
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_84
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_87
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized3_90
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized40
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized40_49
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized41
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized41_48
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_103
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_107
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_113
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_118
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_124
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_128
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_133
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_138
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_143
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_148
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_93
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized6_98
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized7_75
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized7_78
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_delay__parameterized9
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_fix_to_flt_conv_13
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_fix_to_flt_conv_exp
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_fix_to_flt_conv_exp_15
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_floating_point_v7_1_15
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_floating_point_v7_1_15__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_floating_point_v7_1_15__parameterized0__1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_floating_point_v7_1_15_viv
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_floating_point_v7_1_15_viv__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_floating_point_v7_1_15_viv__parameterized1__1
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_dec_op
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_dec_op_20
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_exp
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_54
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_55
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_58
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_61
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_64
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_69
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_72
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_76
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_79
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_82
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_85
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub_88
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_56
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_59
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_62
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_65
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_67
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_70
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_73
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_77
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_80
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_83
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_86
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_div_mant_addsub__parameterized0_89
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_round_bit
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_round_bit_26
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_flt_round_bit_52
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_lead_zero_encode
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_lead_zero_encode_17
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_mux4__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_mux4__parameterized0_36
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_norm_zero_det
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_norm_zero_det_18
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_renorm_and_round_logic__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_renorm_and_round_logic__parameterized0_21
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_shift_msb_first
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_shift_msb_first_19
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_104
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_108
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_114
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_119
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_125
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_129
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_134
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_139
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_144
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_149
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_94
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized13_99
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized15_110
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized15_121
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized17_51
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized19
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized23_155
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized27_154
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized27_33
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized27_43
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized27_9
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized33_156
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized56
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized56_11
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized56_2
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized56_23
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized56_29
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized56_47
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized60
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized60_10
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized60_44
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized60_45
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized62
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized62_32
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized68
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized68_50
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_101
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_111
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_116
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_122
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_126
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_131
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_136
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_141
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_146
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_91
INFO: [VRFC 10-311] analyzing module design_1_div_0_0_xbip_pipe_v3_0_6_viv__parameterized9_96
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0_multadd_dsp
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0_xbip_dsp48_multadd_synth
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0_xbip_dsp48_multadd_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0_xbip_multadd_v3_0_17
INFO: [VRFC 10-311] analyzing module design_1_xbip_multadd_0_0_xbip_multadd_v3_0_17_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sim_1/new/blk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot blk_tb_func_impl xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lohitaksh/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot blk_tb_func_impl xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.design_1_BitShift_0_0_BitShift
Compiling module xil_defaultlib.design_1_BitShift_0_0
Compiling module xil_defaultlib.design_1_BitShift_1_0_BitShift
Compiling module xil_defaultlib.design_1_BitShift_1_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0_TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1_TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.design_1_c_addsub_0_0
Compiling module xil_defaultlib.design_1_c_addsub_1_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_cordic_0_0
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.design_1_div_0_0_div_fdiv_32ns_3...
Compiling module xil_defaultlib.design_1_div_0_0_div_fdiv_32ns_3...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div_sitofp_32ns...
Compiling module xil_defaultlib.design_1_div_0_0_div
Compiling module xil_defaultlib.design_1_div_0_0
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling module unisims_ver.DSP48E1(ADREG=0,CARRYINSELREG=0,...
Compiling module xil_defaultlib.design_1_xbip_multadd_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.blk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blk_tb_func_impl
execute_script: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7804.996 ; gain = 0.000 ; free physical = 9487 ; free virtual = 26393
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_tb_func_impl -key {Post-Implementation:sim_1:Functional:blk_tb} -tclbatch {blk_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source blk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 7804.996 ; gain = 0.000 ; free physical = 9474 ; free virtual = 26406
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lohitaksh/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/lohitaksh/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj blk_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_0/sim/design_1_TwoOneMux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_1/sim/design_1_TwoOneMux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_sitofp_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_sitofp_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_div_0_0/sim/design_1_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_0_0/sim/design_1_BitShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_1_0/sim/design_1_BitShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sim_1/new/blk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj blk_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xbip_multadd_0_0/sim/design_1_xbip_multadd_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbip_multadd_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_cordic_0_0/sim/design_1_cordic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_cordic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_c_addsub_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_c_addsub_1_0/sim/design_1_c_addsub_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_c_addsub_1_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lohitaksh/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'm_axis_dout_tvalid' is not connected on this instance [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v:87]
WARNING: [VRFC 10-5021] port 'pcout' is not connected on this instance [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv_comp
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_pkg
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling module xil_defaultlib.BitShift
Compiling module xil_defaultlib.design_1_BitShift_0_0
Compiling module xil_defaultlib.design_1_BitShift_1_0
Compiling module xil_defaultlib.TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_1_0_arch of entity xil_defaultlib.design_1_c_addsub_1_0 [design_1_c_addsub_1_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="art...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="a...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture design_1_cordic_0_0_arch of entity xil_defaultlib.design_1_cordic_0_0 [design_1_cordic_0_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1_ip
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1(NU...
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.design_1_div_0_0
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv [\xbip_multadd_v3_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17 [\xbip_multadd_v3_0_17(c_xdevicef...]
Compiling architecture design_1_xbip_multadd_0_0_arch of entity xil_defaultlib.design_1_xbip_multadd_0_0 [design_1_xbip_multadd_0_0_defaul...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.blk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blk_tb_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7925.074 ; gain = 0.000 ; free physical = 9352 ; free virtual = 26304
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_tb_behav -key {Behavioral:sim_1:Functional:blk_tb} -tclbatch {blk_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source blk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7925.074 ; gain = 0.000 ; free physical = 9336 ; free virtual = 26299
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
disconnect_bd_net /xlconstant_1_dout [get_bd_pins div_0/ap_start]
startgroup
connect_bd_net [get_bd_pins cordic_0/m_axis_dout_tvalid] [get_bd_pins div_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin </cordic_0/m_axis_dout_tvalid> is being overridden by the user with net <cordic_0_m_axis_dout_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_DOUT>.
WARNING: [BD 41-1306] The connection to interface pin </div_0/ap_start> is being overridden by the user with net <cordic_0_m_axis_dout_tvalid>. This pin will not be connected as a part of interface connection <ap_ctrl>.
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_c_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/div_0/ap_rst

Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lohitaksh/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/lohitaksh/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj blk_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_0/sim/design_1_TwoOneMux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_1/sim/design_1_TwoOneMux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_sitofp_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_sitofp_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_div_0_0/sim/design_1_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_0_0/sim/design_1_BitShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_1_0/sim/design_1_BitShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sim_1/new/blk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_tb
xvhdl --incr --relax -prj blk_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lohitaksh/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'pcout' is not connected on this instance [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv_comp
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_pkg
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling module xil_defaultlib.BitShift
Compiling module xil_defaultlib.design_1_BitShift_0_0
Compiling module xil_defaultlib.design_1_BitShift_1_0
Compiling module xil_defaultlib.TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_1_0_arch of entity xil_defaultlib.design_1_c_addsub_1_0 [design_1_c_addsub_1_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="art...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="a...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture design_1_cordic_0_0_arch of entity xil_defaultlib.design_1_cordic_0_0 [design_1_cordic_0_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1_ip
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1(NU...
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.design_1_div_0_0
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv [\xbip_multadd_v3_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17 [\xbip_multadd_v3_0_17(c_xdevicef...]
Compiling architecture design_1_xbip_multadd_0_0_arch of entity xil_defaultlib.design_1_xbip_multadd_0_0 [design_1_xbip_multadd_0_0_defaul...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.blk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blk_tb_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8041.316 ; gain = 0.000 ; free physical = 9105 ; free virtual = 26236
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_tb_behav -key {Behavioral:sim_1:Functional:blk_tb} -tclbatch {blk_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source blk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 8041.316 ; gain = 0.000 ; free physical = 9087 ; free virtual = 26236
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets cordic_0_m_axis_dout_tvalid]
connect_bd_net [get_bd_pins div_0/ap_start] [get_bd_pins xlconstant_1/dout]
WARNING: [BD 41-1306] The connection to interface pin </div_0/ap_start> is being overridden by the user with net </xlconstant_1_dout>. This pin will not be connected as a part of interface connection <ap_ctrl>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_0]
disconnect_bd_net /xlconstant_1_dout [get_bd_pins c_addsub_0/CE]
connect_bd_net [get_bd_pins cordic_0/m_axis_dout_tvalid] [get_bd_pins c_addsub_0/CE]
WARNING: [BD 41-1306] The connection to interface pin </cordic_0/m_axis_dout_tvalid> is being overridden by the user with net <cordic_0_m_axis_dout_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_DOUT>.
startgroup
set_property CONFIG.Latency_Configuration {Automatic} [get_bd_cells c_addsub_0]
endgroup
save_bd_design
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_c_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/div_0/ap_rst

Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/sim_scripts -ip_user_files_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files -ipstatic_source_dir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/modelsim} {questa=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/questa} {xcelium=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/xcelium} {vcs=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/vcs} {riviera=/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lohitaksh/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/lohitaksh/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj blk_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoOneMux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_0/sim/design_1_TwoOneMux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_TwoOneMux_0_1/sim/design_1_TwoOneMux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_TwoOneMux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_sitofp_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_sitofp_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_sitofp_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_div_0_0/sim/design_1_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_0_0/sim/design_1_BitShift_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/ip/design_1_BitShift_1_0/sim/design_1_BitShift_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BitShift_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sim_1/new/blk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_tb
xvhdl --incr --relax -prj blk_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lohitaksh/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_multadd_v3_0_17 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L xlconstant_v1_1_7 -L floating_point_v7_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_tb_behav xil_defaultlib.blk_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'pcout' is not connected on this instance [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.ip_user_files/bd/design_1/sim/design_1.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv_comp
Compiling package xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_pkg
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling module xil_defaultlib.BitShift
Compiling module xil_defaultlib.design_1_BitShift_0_0
Compiling module xil_defaultlib.design_1_BitShift_1_0
Compiling module xil_defaultlib.TwoOneMux
Compiling module xil_defaultlib.design_1_TwoOneMux_0_0
Compiling module xil_defaultlib.design_1_TwoOneMux_0_1
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_1_0_arch of entity xil_defaultlib.design_1_c_addsub_1_0 [design_1_c_addsub_1_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=0,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="artix7",add_mode...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="art...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="artix...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="a...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="a...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture design_1_cordic_0_0_arch of entity xil_defaultlib.design_1_cordic_0_0 [design_1_cordic_0_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling module xil_defaultlib.div_fdiv_32ns_32ns_32_16_no_dsp_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1_ip
Compiling module xil_defaultlib.div_sitofp_32ns_32_6_no_dsp_1(NU...
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.design_1_div_0_0
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.design_1_splitter_0_0
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17_viv [\xbip_multadd_v3_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_17.xbip_multadd_v3_0_17 [\xbip_multadd_v3_0_17(c_xdevicef...]
Compiling architecture design_1_xbip_multadd_0_0_arch of entity xil_defaultlib.design_1_xbip_multadd_0_0 [design_1_xbip_multadd_0_0_defaul...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.blk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blk_tb_behav
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8126.359 ; gain = 0.000 ; free physical = 9105 ; free virtual = 26285
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_tb_behav -key {Behavioral:sim_1:Functional:blk_tb} -tclbatch {blk_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source blk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 8126.359 ; gain = 0.000 ; free physical = 9089 ; free virtual = 26283
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets cordic_0_m_axis_dout_tvalid]
connect_bd_net [get_bd_pins c_addsub_0/CE] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
create_bd_design "design_2"
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference design_1_wrapper design_1_wrapper_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {2} \
  CONFIG.C_NUM_PROBE_OUT {4} \
  CONFIG.C_PROBE_IN0_WIDTH {32} \
  CONFIG.C_PROBE_OUT0_WIDTH {9} \
  CONFIG.C_PROBE_OUT1_WIDTH {9} \
  CONFIG.C_PROBE_OUT2_WIDTH {16} \
] [get_bd_cells vio_0]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins vio_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins design_1_wrapper_0/clk]
connect_bd_net [get_bd_pins design_1_wrapper_0/ap_done] [get_bd_pins vio_0/probe_in1]
connect_bd_net [get_bd_pins design_1_wrapper_0/tanh] [get_bd_pins vio_0/probe_in0]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins design_1_wrapper_0/a]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins design_1_wrapper_0/b]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins design_1_wrapper_0/c]
connect_bd_net [get_bd_pins vio_0/probe_out3] [get_bd_pins design_1_wrapper_0/sel]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
make_wrapper -files [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd] -top
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/sim/design_2.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
add_files -norecurse /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
update_compile_order -fileset sources_1
set_property top design_2_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs cordic_0_synth_1]
set_property needs_refresh false [get_runs design_1_xbip_multadd_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_c_addsub_1_0_synth_1]
set_property needs_refresh false [get_runs design_1_TwoOneMux_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_TwoOneMux_0_1_synth_1]
set_property needs_refresh false [get_runs design_1_splitter_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_div_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_BitShift_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_BitShift_1_0_synth_1]
set_property needs_refresh false [get_runs design_1_cordic_0_0_synth_1]
set_property needs_refresh false [get_runs design_1_c_addsub_0_0_synth_1]
reset_projecct
invalid command name "reset_projecct"
reset_project
reset_run design_1_xbip_multadd_0_0_synth_1
launch_runs design_1_xbip_multadd_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbip_multadd_0_0
[Fri Nov  8 00:31:21 2024] Launched design_1_xbip_multadd_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/runme.log
wait_on_run design_1_xbip_multadd_0_0_synth_1
[Fri Nov  8 00:31:21 2024] Waiting for design_1_xbip_multadd_0_0_synth_1 to finish...
[Fri Nov  8 00:31:26 2024] Waiting for design_1_xbip_multadd_0_0_synth_1 to finish...
[Fri Nov  8 00:31:31 2024] Waiting for design_1_xbip_multadd_0_0_synth_1 to finish...
[Fri Nov  8 00:31:36 2024] Waiting for design_1_xbip_multadd_0_0_synth_1 to finish...
[Fri Nov  8 00:31:46 2024] Waiting for design_1_xbip_multadd_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_xbip_multadd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbip_multadd_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_xbip_multadd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbip_multadd_0_0
Command: synth_design -top design_1_xbip_multadd_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74030
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1959.137 ; gain = 371.738 ; free physical = 7981 ; free virtual = 25130
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2957.566; parent = 1959.141; children = 998.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_multadd_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/synth/design_1_xbip_multadd_0_0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_C_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: -1 - type: integer 
	Parameter C_C_LATENCY bound to: -1 - type: integer 
	Parameter C_OUT_HIGH bound to: 15 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_17' declared at '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/4b17/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2168' bound to instance 'U0' of component 'xbip_multadd_v3_0_17' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/synth/design_1_xbip_multadd_0_0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_multadd_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/synth/design_1_xbip_multadd_0_0.vhd:73]
WARNING: [Synth 8-7129] Port CEA1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEAD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRA in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRB in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALLCARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRCTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYOUT in module xbip_dsp48_multadd_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[47] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[23] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[22] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[21] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[20] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[19] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[18] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[17] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[16] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[15] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[14] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[13] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[12] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[11] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[10] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[9] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[8] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[7] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[6] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[5] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[4] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[3] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[2] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[1] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[0] in module multadd_dsp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2086.105 ; gain = 498.707 ; free physical = 8004 ; free virtual = 25154
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.535; parent = 2086.109; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.918 ; gain = 516.520 ; free physical = 8004 ; free virtual = 25154
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.348; parent = 2103.922; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.918 ; gain = 516.520 ; free physical = 8004 ; free virtual = 25154
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3102.348; parent = 2103.922; children = 998.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2109.855 ; gain = 0.000 ; free physical = 8004 ; free virtual = 25154
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.855 ; gain = 0.000 ; free physical = 8007 ; free virtual = 25157
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2176.855 ; gain = 0.000 ; free physical = 8006 ; free virtual = 25156
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 8023 ; free virtual = 25173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 8023 ; free virtual = 25173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 8023 ; free virtual = 25173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 8023 ; free virtual = 25174
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port PCIN[47] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[23] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[22] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[21] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[20] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 8024 ; free virtual = 25179
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.038; parent = 1165.341; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7947 ; free virtual = 25101
Synthesis current peak Physical Memory [PSS] (MB): peak = 1466.388; parent = 1261.734; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7947 ; free virtual = 25101
Synthesis current peak Physical Memory [PSS] (MB): peak = 1467.134; parent = 1262.480; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7932 ; free virtual = 25086
Synthesis current peak Physical Memory [PSS] (MB): peak = 1467.731; parent = 1263.078; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7944 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1467.888; parent = 1263.234; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7944 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1467.903; parent = 1263.250; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7944 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1467.950; parent = 1263.297; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7944 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1468.028; parent = 1263.375; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7943 ; free virtual = 25098
Synthesis current peak Physical Memory [PSS] (MB): peak = 1468.028; parent = 1263.375; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7943 ; free virtual = 25098
Synthesis current peak Physical Memory [PSS] (MB): peak = 1468.044; parent = 1263.391; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xbip_dsp48e1_wrapper_v3_0 | Dynamic     | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7943 ; free virtual = 25098
Synthesis current peak Physical Memory [PSS] (MB): peak = 1468.075; parent = 1263.422; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3143.270; parent = 2144.844; children = 998.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2176.855 ; gain = 516.520 ; free physical = 7955 ; free virtual = 25109
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.855 ; gain = 589.457 ; free physical = 7955 ; free virtual = 25109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.855 ; gain = 0.000 ; free physical = 7962 ; free virtual = 25117
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.855 ; gain = 0.000 ; free physical = 8077 ; free virtual = 25232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9f416cd4
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2176.855 ; gain = 839.809 ; free physical = 8214 ; free virtual = 25369
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/design_1_xbip_multadd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbip_multadd_0_0, cache-ID = 0c3e10860662d2b1
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_xbip_multadd_0_0_synth_1/design_1_xbip_multadd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xbip_multadd_0_0_utilization_synth.rpt -pb design_1_xbip_multadd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:31:47 2024...
[Fri Nov  8 00:31:51 2024] design_1_xbip_multadd_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9171 ; free virtual = 26320
reset_run design_1_c_addsub_1_0_synth_1
launch_runs design_1_c_addsub_1_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_c_addsub_1_0
[Fri Nov  8 00:31:51 2024] Launched design_1_c_addsub_1_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/runme.log
wait_on_run design_1_c_addsub_1_0_synth_1
[Fri Nov  8 00:31:51 2024] Waiting for design_1_c_addsub_1_0_synth_1 to finish...
[Fri Nov  8 00:31:56 2024] Waiting for design_1_c_addsub_1_0_synth_1 to finish...
[Fri Nov  8 00:32:01 2024] Waiting for design_1_c_addsub_1_0_synth_1 to finish...
[Fri Nov  8 00:32:06 2024] Waiting for design_1_c_addsub_1_0_synth_1 to finish...
[Fri Nov  8 00:32:16 2024] Waiting for design_1_c_addsub_1_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_c_addsub_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_addsub_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_c_addsub_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_c_addsub_1_0
Command: synth_design -top design_1_c_addsub_1_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74236
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1958.984 ; gain = 371.738 ; free physical = 7973 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2957.414; parent = 1958.988; children = 998.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_c_addsub_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/synth/design_1_c_addsub_1_0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 16 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/synth/design_1_c_addsub_1_0.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_addsub_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/synth/design_1_c_addsub_1_0.vhd:69]
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2036.953 ; gain = 449.707 ; free physical = 7971 ; free virtual = 25120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3035.383; parent = 2036.957; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2054.766 ; gain = 467.520 ; free physical = 7971 ; free virtual = 25120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3053.195; parent = 2054.770; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2054.766 ; gain = 467.520 ; free physical = 7971 ; free virtual = 25120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3053.195; parent = 2054.770; children = 998.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.703 ; gain = 0.000 ; free physical = 7971 ; free virtual = 25120
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.516 ; gain = 0.000 ; free physical = 7987 ; free virtual = 25135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2178.516 ; gain = 0.000 ; free physical = 7987 ; free virtual = 25135
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8020 ; free virtual = 25169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8020 ; free virtual = 25169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8020 ; free virtual = 25169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8020 ; free virtual = 25170
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ADD in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port BYPASS in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_addsub_v12_0_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8031 ; free virtual = 25184
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.865; parent = 1165.184; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8004 ; free virtual = 25158
Synthesis current peak Physical Memory [PSS] (MB): peak = 1448.857; parent = 1244.218; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 8004 ; free virtual = 25158
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.080; parent = 1244.440; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7989 ; free virtual = 25142
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.494; parent = 1244.854; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.666; parent = 1245.026; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.666; parent = 1245.026; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.666; parent = 1245.026; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.729; parent = 1245.089; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.729; parent = 1245.089; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.760; parent = 1245.120; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    16|
|2     |MUXCY |    15|
|3     |XORCY |    16|
|4     |FDRE  |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.791; parent = 1245.151; children = 204.682
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.930; parent = 2146.504; children = 998.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2178.516 ; gain = 467.520 ; free physical = 7996 ; free virtual = 25149
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.516 ; gain = 591.270 ; free physical = 7996 ; free virtual = 25149
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.516 ; gain = 0.000 ; free physical = 7997 ; free virtual = 25150
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.516 ; gain = 0.000 ; free physical = 8113 ; free virtual = 25267
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances

Synth Design complete, checksum: deeb6bc6
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2178.516 ; gain = 842.590 ; free physical = 8241 ; free virtual = 25394
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/design_1_c_addsub_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_c_addsub_1_0, cache-ID = 941efbb7ec7f709c
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_1_0_synth_1/design_1_c_addsub_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_c_addsub_1_0_utilization_synth.rpt -pb design_1_c_addsub_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:32:16 2024...
[Fri Nov  8 00:32:19 2024] design_1_c_addsub_1_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9170 ; free virtual = 26329
reset_run design_1_TwoOneMux_0_0_synth_1
launch_runs design_1_TwoOneMux_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_0
[Fri Nov  8 00:32:19 2024] Launched design_1_TwoOneMux_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_0_synth_1/runme.log
wait_on_run design_1_TwoOneMux_0_0_synth_1
[Fri Nov  8 00:32:20 2024] Waiting for design_1_TwoOneMux_0_0_synth_1 to finish...
[Fri Nov  8 00:32:25 2024] Waiting for design_1_TwoOneMux_0_0_synth_1 to finish...
[Fri Nov  8 00:32:30 2024] Waiting for design_1_TwoOneMux_0_0_synth_1 to finish...
[Fri Nov  8 00:32:35 2024] Waiting for design_1_TwoOneMux_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_TwoOneMux_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TwoOneMux_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_TwoOneMux_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_0
Command: synth_design -top design_1_TwoOneMux_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74438
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1660.883 ; gain = 323.801 ; free physical = 8305 ; free virtual = 25454
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.435; parent = 866.739; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2659.309; parent = 1660.887; children = 998.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/synth/design_1_TwoOneMux_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TwoOneMux' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TwoOneMux' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/synth/design_1_TwoOneMux_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.852 ; gain = 388.770 ; free physical = 8304 ; free virtual = 25454
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.435; parent = 866.739; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2724.277; parent = 1725.855; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.664 ; gain = 406.582 ; free physical = 8304 ; free virtual = 25454
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.435; parent = 866.739; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2742.090; parent = 1743.668; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1751.668 ; gain = 414.586 ; free physical = 8304 ; free virtual = 25454
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.435; parent = 866.739; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2750.094; parent = 1751.672; children = 998.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'val_reg' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/2to1Mux.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.574 ; gain = 423.492 ; free physical = 8307 ; free virtual = 25458
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.435; parent = 866.739; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2759.000; parent = 1760.578; children = 998.422
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/val_reg[15]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[14]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[13]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[12]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[11]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[10]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[9]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[8]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[7]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[6]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[5]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[4]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[3]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[2]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[1]) is unused and will be removed from module design_1_TwoOneMux_0_0.
INFO: [Synth 8-3332] Sequential element (inst/val_reg[0]) is unused and will be removed from module design_1_TwoOneMux_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8148 ; free virtual = 25301
Synthesis current peak Physical Memory [PSS] (MB): peak = 1289.752; parent = 1085.088; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8148 ; free virtual = 25301
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.092; parent = 1088.428; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8148 ; free virtual = 25301
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.803; parent = 1089.139; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.959; parent = 1089.295; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.975; parent = 1089.311; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.068; parent = 1089.404; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.146; parent = 1089.482; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.146; parent = 1089.482; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.162; parent = 1089.498; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    16|
|2     |  inst   |TwoOneMux |    16|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8150 ; free virtual = 25302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.209; parent = 1089.545; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.312; parent = 1879.891; children = 998.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1879.887 ; gain = 542.805 ; free physical = 8167 ; free virtual = 25319
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1879.895 ; gain = 542.805 ; free physical = 8167 ; free virtual = 25319
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.762 ; gain = 0.000 ; free physical = 8271 ; free virtual = 25424
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.410 ; gain = 0.000 ; free physical = 8169 ; free virtual = 25322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ee8f5049
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2028.410 ; gain = 691.328 ; free physical = 8300 ; free virtual = 25453
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_0_synth_1/design_1_TwoOneMux_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TwoOneMux_0_0, cache-ID = d2ebde751649535e
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_0_synth_1/design_1_TwoOneMux_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_TwoOneMux_0_0_utilization_synth.rpt -pb design_1_TwoOneMux_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:32:41 2024...
[Fri Nov  8 00:32:44 2024] design_1_TwoOneMux_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9134 ; free virtual = 26283
reset_run design_1_TwoOneMux_0_1_synth_1
launch_runs design_1_TwoOneMux_0_1_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d2ebde751649535e to dir: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_sim_netlist.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_stub.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0.dcp to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_stub.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_sim_netlist.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_TwoOneMux_0_1, cache-ID = d2ebde751649535e; cache size = 0.301 MB.
[Fri Nov  8 00:32:45 2024] Launched design_1_TwoOneMux_0_1_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/runme.log
wait_on_run design_1_TwoOneMux_0_1_synth_1
[Fri Nov  8 00:32:45 2024] Waiting for design_1_TwoOneMux_0_1_synth_1 to finish...
[Fri Nov  8 00:32:50 2024] Waiting for design_1_TwoOneMux_0_1_synth_1 to finish...
[Fri Nov  8 00:32:55 2024] Waiting for design_1_TwoOneMux_0_1_synth_1 to finish...

*** Running vivado
    with args -log design_1_TwoOneMux_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TwoOneMux_0_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_TwoOneMux_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TwoOneMux_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d2ebde751649535e to dir: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_sim_netlist.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_stub.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0.dcp to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_stub.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/d/2/d2ebde751649535e/design_1_TwoOneMux_0_0_sim_netlist.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_TwoOneMux_0_1_synth_1/design_1_TwoOneMux_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_TwoOneMux_0_1, cache-ID = d2ebde751649535e.
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:32:52 2024...
[Fri Nov  8 00:32:55 2024] design_1_TwoOneMux_0_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9124 ; free virtual = 26284
reset_run design_1_splitter_0_0_synth_1
launch_runs design_1_splitter_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_splitter_0_0
[Fri Nov  8 00:32:55 2024] Launched design_1_splitter_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/runme.log
wait_on_run design_1_splitter_0_0_synth_1
[Fri Nov  8 00:32:55 2024] Waiting for design_1_splitter_0_0_synth_1 to finish...
[Fri Nov  8 00:33:00 2024] Waiting for design_1_splitter_0_0_synth_1 to finish...
[Fri Nov  8 00:33:05 2024] Waiting for design_1_splitter_0_0_synth_1 to finish...
[Fri Nov  8 00:33:10 2024] Waiting for design_1_splitter_0_0_synth_1 to finish...
[Fri Nov  8 00:33:20 2024] Waiting for design_1_splitter_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_splitter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_splitter_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_splitter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_splitter_0_0
Command: synth_design -top design_1_splitter_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74775
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1658.941 ; gain = 324.832 ; free physical = 8276 ; free virtual = 25427
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.084; parent = 866.479; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2657.367; parent = 1658.945; children = 998.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_splitter_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/synth/design_1_splitter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'splitter' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'splitter' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/splitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_splitter_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/synth/design_1_splitter_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 391.801 ; free physical = 8287 ; free virtual = 25438
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.084; parent = 866.479; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2724.336; parent = 1725.914; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1740.754 ; gain = 406.645 ; free physical = 8287 ; free virtual = 25438
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.084; parent = 866.479; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2739.180; parent = 1740.758; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1748.758 ; gain = 414.648 ; free physical = 8286 ; free virtual = 25437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.084; parent = 866.479; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2747.184; parent = 1748.762; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1748.758 ; gain = 414.648 ; free physical = 8286 ; free virtual = 25438
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.084; parent = 866.479; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2747.184; parent = 1748.762; children = 998.422
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_splitter_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8118 ; free virtual = 25272
Synthesis current peak Physical Memory [PSS] (MB): peak = 1267.456; parent = 1062.882; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8113 ; free virtual = 25267
Synthesis current peak Physical Memory [PSS] (MB): peak = 1270.812; parent = 1066.237; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8097 ; free virtual = 25251
Synthesis current peak Physical Memory [PSS] (MB): peak = 1271.812; parent = 1067.237; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1271.983; parent = 1067.409; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1271.999; parent = 1067.425; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1272.093; parent = 1067.519; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1272.171; parent = 1067.597; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1272.171; parent = 1067.597; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1272.187; parent = 1067.612; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1272.233; parent = 1067.659; children = 204.605
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2868.465; parent = 1870.043; children = 998.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.039 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.047 ; gain = 535.930 ; free physical = 8126 ; free virtual = 25280
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.047 ; gain = 0.000 ; free physical = 8251 ; free virtual = 25405
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.602 ; gain = 0.000 ; free physical = 8159 ; free virtual = 25313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 52becc58
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.602 ; gain = 625.492 ; free physical = 8269 ; free virtual = 25423
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/design_1_splitter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_splitter_0_0, cache-ID = 8083ef8033fca37a
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_splitter_0_0_synth_1/design_1_splitter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_splitter_0_0_utilization_synth.rpt -pb design_1_splitter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:33:17 2024...
[Fri Nov  8 00:33:20 2024] design_1_splitter_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9169 ; free virtual = 26319
reset_run design_1_div_0_0_synth_1
launch_runs design_1_div_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_div_0_0
[Fri Nov  8 00:33:20 2024] Launched design_1_div_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/runme.log
wait_on_run design_1_div_0_0_synth_1
[Fri Nov  8 00:33:20 2024] Waiting for design_1_div_0_0_synth_1 to finish...
[Fri Nov  8 00:33:25 2024] Waiting for design_1_div_0_0_synth_1 to finish...
[Fri Nov  8 00:33:30 2024] Waiting for design_1_div_0_0_synth_1 to finish...
[Fri Nov  8 00:33:35 2024] Waiting for design_1_div_0_0_synth_1 to finish...
[Fri Nov  8 00:33:45 2024] Waiting for design_1_div_0_0_synth_1 to finish...
[Fri Nov  8 00:33:55 2024] Waiting for design_1_div_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_div_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_div_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_div_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_div_0_0
Command: synth_design -top design_1_div_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74976
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1957.199 ; gain = 369.770 ; free physical = 7993 ; free virtual = 25156
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.932; parent = 1166.245; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2960.422; parent = 1960.172; children = 1000.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_div_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/synth/design_1_div_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div.v:10]
INFO: [Synth 8-6157] synthesizing module 'div_fdiv_32ns_32ns_32_16_no_dsp_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'div_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/lohitaksh/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/lohitaksh/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'div_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'div_sitofp_32ns_32_6_no_dsp_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'div_sitofp_32ns_32_6_no_dsp_1_ip' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/ip/div_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div_sitofp_32ns_32_6_no_dsp_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/31ba/hdl/verilog/div.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/synth/design_1_div_0_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2092.137 ; gain = 504.707 ; free physical = 8001 ; free virtual = 25165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.932; parent = 1166.245; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3092.391; parent = 2092.141; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.012 ; gain = 516.582 ; free physical = 8000 ; free virtual = 25164
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.932; parent = 1166.245; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3104.266; parent = 2104.016; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.012 ; gain = 516.582 ; free physical = 8000 ; free virtual = 25164
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.932; parent = 1166.245; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3104.266; parent = 2104.016; children = 1000.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2109.949 ; gain = 0.000 ; free physical = 8010 ; free virtual = 25174
INFO: [Netlist 29-17] Analyzing 1638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/constraints/div_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/constraints/div_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.762 ; gain = 0.000 ; free physical = 8010 ; free virtual = 25173
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2257.762 ; gain = 0.000 ; free physical = 8010 ; free virtual = 25173
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 8026 ; free virtual = 25189
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.441; parent = 1204.768; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 8025 ; free virtual = 25189
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.441; parent = 1204.768; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 8025 ; free virtual = 25189
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.441; parent = 1204.768; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 8025 ; free virtual = 25190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.441; parent = 1204.768; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'div_sitofp_32ns_32_6_no_dsp_1:/div_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 8037 ; free virtual = 25207
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.441; parent = 1204.768; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7989 ; free virtual = 25159
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.498; parent = 1273.855; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7965 ; free virtual = 25135
Synthesis current peak Physical Memory [PSS] (MB): peak = 1479.350; parent = 1274.707; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7966 ; free virtual = 25136
Synthesis current peak Physical Memory [PSS] (MB): peak = 1479.350; parent = 1274.707; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1479.658; parent = 1275.016; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1479.658; parent = 1275.016; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1480.803; parent = 1276.160; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1480.865; parent = 1276.223; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1480.865; parent = 1276.223; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1480.865; parent = 1276.223; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     9|
|3     |LUT2   |   213|
|4     |LUT3   |   675|
|5     |LUT4   |    67|
|6     |LUT5   |    31|
|7     |LUT6   |   104|
|8     |MUXCY  |   812|
|9     |MUXF7  |     6|
|10    |SRL16E |    36|
|11    |XORCY  |   793|
|12    |FDE    |    32|
|13    |FDRE   |  1177|
|14    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 7970 ; free virtual = 25140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1480.865; parent = 1276.223; children = 204.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.000; parent = 2225.750; children = 1000.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2257.762 ; gain = 516.582 ; free physical = 8006 ; free virtual = 25176
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2257.762 ; gain = 670.332 ; free physical = 8006 ; free virtual = 25176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2257.762 ; gain = 0.000 ; free physical = 8119 ; free virtual = 25290
INFO: [Netlist 29-17] Analyzing 1646 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.762 ; gain = 0.000 ; free physical = 8063 ; free virtual = 25234
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 263 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 231 instances
  FDE => FDRE: 32 instances

Synth Design complete, checksum: 470fad37
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2257.762 ; gain = 920.684 ; free physical = 8204 ; free virtual = 25374
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/design_1_div_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_div_0_0, cache-ID = 905661e4a92858ec
INFO: [Coretcl 2-1174] Renamed 232 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_div_0_0_synth_1/design_1_div_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_div_0_0_utilization_synth.rpt -pb design_1_div_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:33:52 2024...
[Fri Nov  8 00:33:55 2024] design_1_div_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9157 ; free virtual = 26338
reset_run design_1_BitShift_0_0_synth_1
launch_runs design_1_BitShift_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_0_0
[Fri Nov  8 00:33:55 2024] Launched design_1_BitShift_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_0_0_synth_1/runme.log
wait_on_run design_1_BitShift_0_0_synth_1
[Fri Nov  8 00:33:55 2024] Waiting for design_1_BitShift_0_0_synth_1 to finish...
[Fri Nov  8 00:34:00 2024] Waiting for design_1_BitShift_0_0_synth_1 to finish...
[Fri Nov  8 00:34:05 2024] Waiting for design_1_BitShift_0_0_synth_1 to finish...
[Fri Nov  8 00:34:10 2024] Waiting for design_1_BitShift_0_0_synth_1 to finish...
[Fri Nov  8 00:34:20 2024] Waiting for design_1_BitShift_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_BitShift_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BitShift_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_BitShift_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_0_0
Command: synth_design -top design_1_BitShift_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75188
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1658.691 ; gain = 321.832 ; free physical = 8202 ; free virtual = 25373
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.367; parent = 866.639; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2657.121; parent = 1658.695; children = 998.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/synth/design_1_BitShift_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BitShift' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BitShift' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/synth/design_1_BitShift_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1726.660 ; gain = 389.801 ; free physical = 8200 ; free virtual = 25373
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.367; parent = 866.639; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2725.090; parent = 1726.664; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.504 ; gain = 404.645 ; free physical = 8209 ; free virtual = 25383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.367; parent = 866.639; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2739.934; parent = 1741.508; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1749.508 ; gain = 412.648 ; free physical = 8209 ; free virtual = 25383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.367; parent = 866.639; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2747.938; parent = 1749.512; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1758.414 ; gain = 421.555 ; free physical = 8209 ; free virtual = 25383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1071.367; parent = 866.639; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2756.844; parent = 1758.418; children = 998.426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8054 ; free virtual = 25230
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.212; parent = 1085.515; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8054 ; free virtual = 25230
Synthesis current peak Physical Memory [PSS] (MB): peak = 1293.450; parent = 1088.753; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8054 ; free virtual = 25230
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.036; parent = 1089.339; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8077 ; free virtual = 25253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.208; parent = 1089.511; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8077 ; free virtual = 25253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.208; parent = 1089.511; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8077 ; free virtual = 25253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.306; parent = 1089.608; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8078 ; free virtual = 25254
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.384; parent = 1089.687; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8078 ; free virtual = 25254
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.384; parent = 1089.687; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8078 ; free virtual = 25254
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.399; parent = 1089.702; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    31|
|3     |LUT3   |     2|
|4     |LUT4   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    56|
|2     |  inst   |BitShift |    56|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8078 ; free virtual = 25254
Synthesis current peak Physical Memory [PSS] (MB): peak = 1294.446; parent = 1089.749; children = 204.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2878.125; parent = 1879.699; children = 998.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.695 ; gain = 542.836 ; free physical = 8079 ; free virtual = 25255
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.703 ; gain = 542.836 ; free physical = 8079 ; free virtual = 25255
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.570 ; gain = 0.000 ; free physical = 8126 ; free virtual = 25302
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.281 ; gain = 0.000 ; free physical = 8120 ; free virtual = 25296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7cbb4bd4
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2020.281 ; gain = 683.422 ; free physical = 8275 ; free virtual = 25451
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_0_0_synth_1/design_1_BitShift_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_BitShift_0_0, cache-ID = 51293eeb10b8f817
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_0_0_synth_1/design_1_BitShift_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_BitShift_0_0_utilization_synth.rpt -pb design_1_BitShift_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:34:17 2024...
[Fri Nov  8 00:34:20 2024] design_1_BitShift_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9112 ; free virtual = 26284
reset_run design_1_BitShift_1_0_synth_1
launch_runs design_1_BitShift_1_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51293eeb10b8f817 to dir: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0.dcp to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_stub.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_stub.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_sim_netlist.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_sim_netlist.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_BitShift_1_0, cache-ID = 51293eeb10b8f817; cache size = 4.211 MB.
[Fri Nov  8 00:34:20 2024] Launched design_1_BitShift_1_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/runme.log
wait_on_run design_1_BitShift_1_0_synth_1
[Fri Nov  8 00:34:20 2024] Waiting for design_1_BitShift_1_0_synth_1 to finish...
[Fri Nov  8 00:34:25 2024] Waiting for design_1_BitShift_1_0_synth_1 to finish...
[Fri Nov  8 00:34:30 2024] Waiting for design_1_BitShift_1_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_BitShift_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BitShift_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_BitShift_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 51293eeb10b8f817 to dir: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0.dcp to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_stub.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_stub.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_sim_netlist.v to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.cache/ip/2022.2/5/1/51293eeb10b8f817/design_1_BitShift_0_0_sim_netlist.vhdl to /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_BitShift_1_0, cache-ID = 51293eeb10b8f817.
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:34:27 2024...
[Fri Nov  8 00:34:31 2024] design_1_BitShift_1_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9107 ; free virtual = 26280
reset_run design_1_cordic_0_0_synth_1
launch_runs design_1_cordic_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cordic_0_0
[Fri Nov  8 00:34:31 2024] Launched design_1_cordic_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/runme.log
wait_on_run design_1_cordic_0_0_synth_1
[Fri Nov  8 00:34:31 2024] Waiting for design_1_cordic_0_0_synth_1 to finish...
[Fri Nov  8 00:34:36 2024] Waiting for design_1_cordic_0_0_synth_1 to finish...
[Fri Nov  8 00:34:41 2024] Waiting for design_1_cordic_0_0_synth_1 to finish...
[Fri Nov  8 00:34:46 2024] Waiting for design_1_cordic_0_0_synth_1 to finish...
[Fri Nov  8 00:34:56 2024] Waiting for design_1_cordic_0_0_synth_1 to finish...
[Fri Nov  8 00:35:06 2024] Waiting for design_1_cordic_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_cordic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cordic_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_cordic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cordic_0_0
Command: synth_design -top design_1_cordic_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75515
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1957.625 ; gain = 369.770 ; free physical = 7966 ; free virtual = 25141
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.652; parent = 1165.989; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2959.020; parent = 1960.598; children = 998.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cordic_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/synth/design_1_cordic_0_0.vhd:69]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 4 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 0 - type: integer 
	Parameter C_DATA_FORMAT bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -2 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_18' declared at '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/327f/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_18' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/synth/design_1_cordic_0_0.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'design_1_cordic_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/synth/design_1_cordic_0_0.vhd:69]
WARNING: [Synth 8-7129] Port round_in[4] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[3] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[2] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[1] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[0] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[20] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[19] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[18] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[17] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[16] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[15] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[14] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[13] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[12] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[11] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[10] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[9] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[8] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[7] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[6] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[5] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[4] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[3] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[2] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[1] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_in[0] in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module cordic_ctrl_slice_par is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port nd_in in module cordic_eng is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[15] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[14] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[13] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[12] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[11] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[10] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[9] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[8] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[7] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[6] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[5] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[4] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[3] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[2] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[1] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[0] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[15] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[14] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[13] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[12] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[11] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[10] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[9] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[8] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[7] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[6] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[5] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[4] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[3] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[2] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[1] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[0] in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port ND in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cordic_v6_0_18_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module cordic_v6_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module cordic_v6_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_phase_tuser[0] in module cordic_v6_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_phase_tlast in module cordic_v6_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tvalid in module cordic_v6_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tuser[0] in module cordic_v6_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tlast in module cordic_v6_0_18_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2221.562 ; gain = 633.707 ; free physical = 7976 ; free virtual = 25151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.652; parent = 1165.989; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3219.988; parent = 2221.566; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2239.375 ; gain = 651.520 ; free physical = 7976 ; free virtual = 25151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.652; parent = 1165.989; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3237.801; parent = 2239.379; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2239.375 ; gain = 651.520 ; free physical = 7976 ; free virtual = 25151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.652; parent = 1165.989; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3237.801; parent = 2239.379; children = 998.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2245.312 ; gain = 0.000 ; free physical = 7991 ; free virtual = 25166
INFO: [Netlist 29-17] Analyzing 2322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.125 ; gain = 0.000 ; free physical = 7983 ; free virtual = 25158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2390.125 ; gain = 0.000 ; free physical = 7983 ; free virtual = 25157
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 8008 ; free virtual = 25182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.961; parent = 1198.309; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 8008 ; free virtual = 25182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.961; parent = 1198.309; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 8008 ; free virtual = 25182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.961; parent = 1198.309; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 8008 ; free virtual = 25184
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.961; parent = 1198.309; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 8010 ; free virtual = 25191
Synthesis current peak Physical Memory [PSS] (MB): peak = 1402.961; parent = 1198.309; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7935 ; free virtual = 25115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1468.793; parent = 1264.172; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7919 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.230; parent = 1265.609; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7925 ; free virtual = 25105
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.230; parent = 1265.609; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.230; parent = 1265.609; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.230; parent = 1265.609; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.668; parent = 1266.047; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.730; parent = 1266.109; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.730; parent = 1266.109; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.730; parent = 1266.109; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    94|
|2     |LUT2    |   355|
|3     |LUT3    |   714|
|4     |MUXCY   |  1060|
|5     |SRLC32E |     2|
|6     |XORCY   |  1083|
|7     |FDRE    |  1135|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7941 ; free virtual = 25121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1470.730; parent = 1266.109; children = 204.663
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.551; parent = 2390.129; children = 998.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 365 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.125 ; gain = 651.520 ; free physical = 7982 ; free virtual = 25163
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2390.125 ; gain = 802.270 ; free physical = 7982 ; free virtual = 25163
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.125 ; gain = 0.000 ; free physical = 8103 ; free virtual = 25284
INFO: [Netlist 29-17] Analyzing 2143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.125 ; gain = 0.000 ; free physical = 8044 ; free virtual = 25225
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 318 instances

Synth Design complete, checksum: 97978a44
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2390.125 ; gain = 1055.590 ; free physical = 8178 ; free virtual = 25358
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/design_1_cordic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cordic_0_0, cache-ID = eb8288f9429a0945
INFO: [Coretcl 2-1174] Renamed 386 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_cordic_0_0_synth_1/design_1_cordic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cordic_0_0_utilization_synth.rpt -pb design_1_cordic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:35:05 2024...
[Fri Nov  8 00:35:08 2024] design_1_cordic_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9149 ; free virtual = 26335
reset_run design_1_c_addsub_0_0_synth_1
launch_runs design_1_c_addsub_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_c_addsub_0_0
[Fri Nov  8 00:35:08 2024] Launched design_1_c_addsub_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/runme.log
wait_on_run design_1_c_addsub_0_0_synth_1
[Fri Nov  8 00:35:09 2024] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Nov  8 00:35:14 2024] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Nov  8 00:35:19 2024] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Nov  8 00:35:24 2024] Waiting for design_1_c_addsub_0_0_synth_1 to finish...
[Fri Nov  8 00:35:34 2024] Waiting for design_1_c_addsub_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_c_addsub_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_c_addsub_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_c_addsub_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_c_addsub_0_0
Command: synth_design -top design_1_c_addsub_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75733
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1956.715 ; gain = 369.770 ; free physical = 7942 ; free virtual = 25127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2958.109; parent = 1959.688; children = 998.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_c_addsub_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/synth/design_1_c_addsub_0_0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 16 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/synth/design_1_c_addsub_0_0.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_addsub_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/synth/design_1_c_addsub_0_0.vhd:69]
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.652 ; gain = 450.707 ; free physical = 7997 ; free virtual = 25182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3036.078; parent = 2037.656; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.465 ; gain = 468.520 ; free physical = 7997 ; free virtual = 25182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3053.891; parent = 2055.469; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.465 ; gain = 468.520 ; free physical = 7997 ; free virtual = 25182
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3053.891; parent = 2055.469; children = 998.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.402 ; gain = 0.000 ; free physical = 7997 ; free virtual = 25182
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.215 ; gain = 0.000 ; free physical = 7942 ; free virtual = 25128
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.215 ; gain = 0.000 ; free physical = 7942 ; free virtual = 25128
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7939 ; free virtual = 25135
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7939 ; free virtual = 25136
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7939 ; free virtual = 25139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7947 ; free virtual = 25134
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ADD in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port BYPASS in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_addsub_v12_0_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7954 ; free virtual = 25145
Synthesis current peak Physical Memory [PSS] (MB): peak = 1369.789; parent = 1165.185; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7943 ; free virtual = 25133
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.080; parent = 1252.523; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7943 ; free virtual = 25133
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.279; parent = 1252.723; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7923 ; free virtual = 25114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.611; parent = 1253.055; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.775; parent = 1253.219; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.775; parent = 1253.219; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.791; parent = 1253.234; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.854; parent = 1253.297; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.854; parent = 1253.297; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.885; parent = 1253.328; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    16|
|2     |MUXCY |    22|
|3     |XORCY |    24|
|4     |FDRE  |    33|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7941 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.916; parent = 1253.359; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.625; parent = 2164.203; children = 998.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2196.215 ; gain = 468.520 ; free physical = 7940 ; free virtual = 25131
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.215 ; gain = 609.270 ; free physical = 7940 ; free virtual = 25131
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.215 ; gain = 0.000 ; free physical = 7941 ; free virtual = 25132
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.215 ; gain = 0.000 ; free physical = 8058 ; free virtual = 25249
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances

Synth Design complete, checksum: 8a00cb44
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2196.215 ; gain = 859.590 ; free physical = 8201 ; free virtual = 25392
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/design_1_c_addsub_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_c_addsub_0_0, cache-ID = b9b1c4235dc7cb00
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_c_addsub_0_0_synth_1/design_1_c_addsub_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_c_addsub_0_0_utilization_synth.rpt -pb design_1_c_addsub_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:35:33 2024...
[Fri Nov  8 00:35:36 2024] design_1_c_addsub_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 8377.477 ; gain = 0.000 ; free physical = 9099 ; free virtual = 26285
generate_target all [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_c_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/div_0/ap_rst

Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xbip_multadd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TwoOneMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TwoOneMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BitShift_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BitShift_1 .
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/sim/design_2.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs design_2_design_1_wrapper_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_design_1_wrapper_0_0
[Fri Nov  8 00:35:48 2024] Launched design_2_design_1_wrapper_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 8634.457 ; gain = 256.980 ; free physical = 9105 ; free virtual = 26296
wait_on_run design_2_design_1_wrapper_0_0_synth_1
[Fri Nov  8 00:35:48 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:35:53 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:35:58 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:36:03 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:36:13 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_2_design_1_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_design_1_wrapper_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_2_design_1_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_design_1_wrapper_0_0
Command: synth_design -top design_2_design_1_wrapper_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76286
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1983.688 ; gain = 361.695 ; free physical = 7895 ; free virtual = 25102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2985.082; parent = 1986.660; children = 998.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_design_1_wrapper_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_design_1_wrapper_0_0/synth/design_2_design_1_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_BitShift_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_BitShift_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_BitShift_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_BitShift_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_TwoOneMux_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_TwoOneMux_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_TwoOneMux_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_TwoOneMux_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_c_addsub_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_c_addsub_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_c_addsub_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_c_addsub_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_cordic_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_cordic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cordic_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_cordic_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'design_1_cordic_0_0' is unconnected for instance 'cordic_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:87]
WARNING: [Synth 8-7023] instance 'cordic_0' of module 'design_1_cordic_0_0' has 5 connections declared, but only 4 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_div_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_div_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_div_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_div_0_0' is unconnected for instance 'div_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_div_0_0' is unconnected for instance 'div_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
WARNING: [Synth 8-7023] instance 'div_0' of module 'design_1_div_0_0' has 9 connections declared, but only 7 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
INFO: [Synth 8-6157] synthesizing module 'design_1_splitter_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_splitter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_splitter_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_splitter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbip_multadd_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_xbip_multadd_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbip_multadd_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-76200-GU603VV/realtime/design_1_xbip_multadd_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'PCOUT' of module 'design_1_xbip_multadd_0_0' is unconnected for instance 'xbip_multadd_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7023] instance 'xbip_multadd_0' of module 'design_1_xbip_multadd_0_0' has 9 connections declared, but only 8 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:104]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_2_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_2_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_2_design_1_wrapper_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_design_1_wrapper_0_0/synth/design_2_design_1_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.625 ; gain = 429.633 ; free physical = 7911 ; free virtual = 25118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3050.051; parent = 2051.629; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.469 ; gain = 444.477 ; free physical = 7947 ; free virtual = 25154
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.895; parent = 2066.473; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.469 ; gain = 444.477 ; free physical = 7946 ; free virtual = 25153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.895; parent = 2066.473; children = 998.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.469 ; gain = 0.000 ; free physical = 7946 ; free virtual = 25153
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_in_context.xdc] for cell 'inst/design_1_i/xbip_multadd_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_in_context.xdc] for cell 'inst/design_1_i/xbip_multadd_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0/design_1_cordic_0_0_in_context.xdc] for cell 'inst/design_1_i/cordic_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0/design_1_cordic_0_0_in_context.xdc] for cell 'inst/design_1_i/cordic_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_1_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_1_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0/design_1_splitter_0_0_in_context.xdc] for cell 'inst/design_1_i/splitter_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0/design_1_splitter_0_0_in_context.xdc] for cell 'inst/design_1_i/splitter_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0/design_1_div_0_0_in_context.xdc] for cell 'inst/design_1_i/div_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0/design_1_div_0_0_in_context.xdc] for cell 'inst/design_1_i/div_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.395 ; gain = 0.000 ; free physical = 7945 ; free virtual = 25153
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2115.395 ; gain = 0.000 ; free physical = 7944 ; free virtual = 25152
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7944 ; free virtual = 25152
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7944 ; free virtual = 25152
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xbip_multadd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/cordic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/c_addsub_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/TwoOneMux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/TwoOneMux_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/splitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/div_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/BitShift_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/BitShift_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7947 ; free virtual = 25155
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7956 ; free virtual = 25165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7955 ; free virtual = 25167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.877; parent = 1169.176; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7936 ; free virtual = 25147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1454.828; parent = 1250.171; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7936 ; free virtual = 25147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1454.957; parent = 1250.300; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7920 ; free virtual = 25131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.535; parent = 1250.878; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.699; parent = 1251.042; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.699; parent = 1251.042; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.734; parent = 1251.077; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.812; parent = 1251.155; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.812; parent = 1251.155; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.828; parent = 1251.171; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_BitShift_0_0     |         1|
|2     |design_1_BitShift_1_0     |         1|
|3     |design_1_TwoOneMux_0_0    |         1|
|4     |design_1_TwoOneMux_0_1    |         1|
|5     |design_1_c_addsub_0_0     |         1|
|6     |design_1_c_addsub_1_0     |         1|
|7     |design_1_cordic_0_0       |         1|
|8     |design_1_div_0_0          |         1|
|9     |design_1_splitter_0_0     |         1|
|10    |design_1_xbip_multadd_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_BitShift_0     |     1|
|2     |design_1_BitShift_1     |     1|
|3     |design_1_TwoOneMux_0    |     2|
|5     |design_1_c_addsub_0     |     1|
|6     |design_1_c_addsub_1     |     1|
|7     |design_1_cordic_0       |     1|
|8     |design_1_div_0          |     1|
|9     |design_1_splitter_0     |     1|
|10    |design_1_xbip_multadd_0 |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
Synthesis current peak Physical Memory [PSS] (MB): peak = 1455.859; parent = 1251.202; children = 204.701
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.805; parent = 2083.383; children = 998.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.395 ; gain = 444.477 ; free physical = 7933 ; free virtual = 25144
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2115.395 ; gain = 493.402 ; free physical = 7933 ; free virtual = 25144
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.395 ; gain = 0.000 ; free physical = 7933 ; free virtual = 25144
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.395 ; gain = 0.000 ; free physical = 8054 ; free virtual = 25266
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1375022f
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2115.395 ; gain = 618.629 ; free physical = 8187 ; free virtual = 25398
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/design_2_design_1_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_design_1_wrapper_0_0, cache-ID = 7431f218b44d7848
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/design_2_design_1_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_design_1_wrapper_0_0_utilization_synth.rpt -pb design_2_design_1_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:36:14 2024...
[Fri Nov  8 00:36:17 2024] design_2_design_1_wrapper_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 8634.457 ; gain = 0.000 ; free physical = 9180 ; free virtual = 26387
launch_runs design_2_vio_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_vio_0_0
[Fri Nov  8 00:36:17 2024] Launched design_2_vio_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_vio_0_0_synth_1/runme.log
wait_on_run design_2_vio_0_0_synth_1
[Fri Nov  8 00:36:17 2024] Waiting for design_2_vio_0_0_synth_1 to finish...
[Fri Nov  8 00:36:23 2024] Waiting for design_2_vio_0_0_synth_1 to finish...
[Fri Nov  8 00:36:28 2024] Waiting for design_2_vio_0_0_synth_1 to finish...
[Fri Nov  8 00:36:33 2024] Waiting for design_2_vio_0_0_synth_1 to finish...
[Fri Nov  8 00:36:43 2024] Waiting for design_2_vio_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_2_vio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_vio_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_2_vio_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_vio_0_0
Command: synth_design -top design_2_vio_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76499
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ipshared/c420/hdl/vio_v3_0_syn_rfs.v:1365]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.777 ; gain = 369.770 ; free physical = 8032 ; free virtual = 25240
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2966.172; parent = 1967.750; children = 998.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_vio_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/synth/design_2_vio_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'design_2_vio_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/synth/design_2_vio_0_0.v:49]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_2_vio_0_0 does not have driver. [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/synth/design_2_vio_0_0.v:79]
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[13] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[12] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[11] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[10] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[9] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[8] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[7] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[6] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[5] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[4] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[3] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[2] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[1] in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_23_probe_out_one__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_23_probe_out_one__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_23_probe_out_one__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_23_probe_out_one__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[13] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[12] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[11] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[10] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[9] in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_23_probe_out_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in2[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in3[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in4[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in5[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in6[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in7[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in8[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in9[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in10[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in11[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in12[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in13[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in14[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in15[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in16[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in17[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in18[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in19[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in20[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in21[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in22[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in23[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in24[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in25[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in26[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in27[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in28[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in29[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in30[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in31[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in32[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in33[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in34[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in35[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in36[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in37[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in38[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in39[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in40[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in41[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in42[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in43[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in44[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in45[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in46[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in47[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in48[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in49[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in50[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in51[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in52[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in53[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in54[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in55[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in56[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in57[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in58[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in59[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in60[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in61[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in62[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in63[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in64[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in65[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in66[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in67[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in68[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in69[0] in module vio_v3_0_23_vio is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_in70[0] in module vio_v3_0_23_vio is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2039.715 ; gain = 445.707 ; free physical = 8017 ; free virtual = 25226
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3038.141; parent = 2039.719; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2057.527 ; gain = 463.520 ; free physical = 8033 ; free virtual = 25241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3055.953; parent = 2057.531; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2057.527 ; gain = 463.520 ; free physical = 8033 ; free virtual = 25241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3055.953; parent = 2057.531; children = 998.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2057.527 ; gain = 0.000 ; free physical = 8033 ; free virtual = 25241
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0_ooc.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0_ooc.xdc]
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_vio_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_vio_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.277 ; gain = 0.000 ; free physical = 8026 ; free virtual = 25234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2210.277 ; gain = 0.000 ; free physical = 8026 ; free virtual = 25234
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 8007 ; free virtual = 25216
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 8013 ; free virtual = 25222
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 8013 ; free virtual = 25222
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7999 ; free virtual = 25208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               33 Bit    Registers := 5     
	               16 Bit    Registers := 13    
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7969 ; free virtual = 25183
Synthesis current peak Physical Memory [PSS] (MB): peak = 1378.811; parent = 1174.113; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7905 ; free virtual = 25120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.848; parent = 1274.194; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7905 ; free virtual = 25120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1479.117; parent = 1274.464; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7874 ; free virtual = 25088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7884 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7884 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7885 ; free virtual = 25099
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7889 ; free virtual = 25103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7889 ; free virtual = 25103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7889 ; free virtual = 25103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    10|
|3     |LUT3 |    25|
|4     |LUT4 |    81|
|5     |LUT5 |    25|
|6     |LUT6 |   109|
|7     |FDRE |   509|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7889 ; free virtual = 25103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1481.020; parent = 1276.366; children = 204.697
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.688; parent = 2178.266; children = 998.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 292 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2210.277 ; gain = 463.520 ; free physical = 7897 ; free virtual = 25111
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.277 ; gain = 616.270 ; free physical = 7897 ; free virtual = 25111
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.277 ; gain = 0.000 ; free physical = 8005 ; free virtual = 25220
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.277 ; gain = 0.000 ; free physical = 8005 ; free virtual = 25220
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 11278e95
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.277 ; gain = 874.559 ; free physical = 8147 ; free virtual = 25361
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_vio_0_0_synth_1/design_2_vio_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_vio_0_0, cache-ID = d66e33507c7412ba
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_vio_0_0_synth_1/design_2_vio_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_vio_0_0_utilization_synth.rpt -pb design_2_vio_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:36:44 2024...
[Fri Nov  8 00:36:47 2024] design_2_vio_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 8634.457 ; gain = 0.000 ; free physical = 9132 ; free virtual = 26354
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: design_2_wrapper
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8732.102 ; gain = 97.645 ; free physical = 8762 ; free virtual = 25987
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'design_2' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2_design_1_wrapper_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_design_1_wrapper_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2_design_1_wrapper_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_design_1_wrapper_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_2_vio_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_vio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2_vio_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_vio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_wrapper_0'. This will prevent further optimization [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8824.070 ; gain = 189.613 ; free physical = 8782 ; free virtual = 25999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8824.070 ; gain = 189.613 ; free physical = 8782 ; free virtual = 25999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8824.070 ; gain = 189.613 ; free physical = 8782 ; free virtual = 25999
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_design_1_wrapper_0_0/design_2_design_1_wrapper_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.dcp' for cell 'design_2_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/BitShift_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/BitShift_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/TwoOneMux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/TwoOneMux_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/div_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/splitter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/xbip_multadd_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8827.039 ; gain = 0.000 ; free physical = 8800 ; free virtual = 26019
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc] for cell 'design_2_i/vio_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc] for cell 'design_2_i/vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8931.992 ; gain = 0.000 ; free physical = 8753 ; free virtual = 25972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8975.004 ; gain = 340.547 ; free physical = 8658 ; free virtual = 25890
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8975.004 ; gain = 340.547 ; free physical = 8658 ; free virtual = 25890
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins div_0/ap_rst] [get_bd_pins xlconstant_0/dout]
update_module_reference design_2_design_1_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
Upgrading '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_design_1_wrapper_0_0 to use current project options
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
current_bd_design [get_bd_designs design_1]
save_bd_design
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 16. S_AXIS_PHASE_TDATA input width: 16.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_multadd:3.0-913] /xbip_multadd_0 c_c_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd]
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/sim/design_2.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_wrapper_0 .
Exporting to file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs design_2_design_1_wrapper_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_design_1_wrapper_0_0
[Fri Nov  8 00:38:59 2024] Launched design_2_design_1_wrapper_0_0_synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8555 ; free virtual = 25809
wait_on_run design_2_design_1_wrapper_0_0_synth_1
[Fri Nov  8 00:38:59 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:39:04 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:39:09 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:39:14 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...
[Fri Nov  8 00:39:24 2024] Waiting for design_2_design_1_wrapper_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_2_design_1_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_design_1_wrapper_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_2_design_1_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_design_1_wrapper_0_0
Command: synth_design -top design_2_design_1_wrapper_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78014
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.348 ; gain = 365.664 ; free physical = 7349 ; free virtual = 24608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2986.605; parent = 1986.352; children = 1000.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_design_1_wrapper_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_design_1_wrapper_0_0/synth/design_2_design_1_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_BitShift_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_BitShift_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_BitShift_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_BitShift_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_TwoOneMux_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_TwoOneMux_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_TwoOneMux_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_TwoOneMux_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_c_addsub_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_c_addsub_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_c_addsub_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_c_addsub_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_cordic_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_cordic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cordic_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_cordic_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'design_1_cordic_0_0' is unconnected for instance 'cordic_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:87]
WARNING: [Synth 8-7023] instance 'cordic_0' of module 'design_1_cordic_0_0' has 5 connections declared, but only 4 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_div_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_div_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_div_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_div_0_0' is unconnected for instance 'div_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_div_0_0' is unconnected for instance 'div_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
WARNING: [Synth 8-7023] instance 'div_0' of module 'design_1_div_0_0' has 9 connections declared, but only 7 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
INFO: [Synth 8-6157] synthesizing module 'design_1_splitter_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_splitter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_splitter_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_splitter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbip_multadd_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_xbip_multadd_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbip_multadd_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/.Xil/Vivado-77929-GU603VV/realtime/design_1_xbip_multadd_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'PCOUT' of module 'design_1_xbip_multadd_0_0' is unconnected for instance 'xbip_multadd_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7023] instance 'xbip_multadd_0' of module 'design_1_xbip_multadd_0_0' has 9 connections declared, but only 8 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:104]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_2_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_2_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_2_design_1_wrapper_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_design_1_wrapper_0_0/synth/design_2_design_1_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2052.316 ; gain = 431.633 ; free physical = 7354 ; free virtual = 24604
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3052.574; parent = 2052.320; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.160 ; gain = 446.477 ; free physical = 7354 ; free virtual = 24603
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.418; parent = 2067.164; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.160 ; gain = 446.477 ; free physical = 7354 ; free virtual = 24603
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.418; parent = 2067.164; children = 1000.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.160 ; gain = 0.000 ; free physical = 7382 ; free virtual = 24632
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_in_context.xdc] for cell 'inst/design_1_i/xbip_multadd_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_in_context.xdc] for cell 'inst/design_1_i/xbip_multadd_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0/design_1_cordic_0_0_in_context.xdc] for cell 'inst/design_1_i/cordic_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0/design_1_cordic_0_0_in_context.xdc] for cell 'inst/design_1_i/cordic_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_1_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_1_0_in_context.xdc] for cell 'inst/design_1_i/c_addsub_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'inst/design_1_i/TwoOneMux_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0/design_1_splitter_0_0_in_context.xdc] for cell 'inst/design_1_i/splitter_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0/design_1_splitter_0_0_in_context.xdc] for cell 'inst/design_1_i/splitter_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0/design_1_div_0_0_in_context.xdc] for cell 'inst/design_1_i/div_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0/design_1_div_0_0_in_context.xdc] for cell 'inst/design_1_i/div_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0/design_1_BitShift_0_0_in_context.xdc] for cell 'inst/design_1_i/BitShift_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.086 ; gain = 0.000 ; free physical = 7333 ; free virtual = 24583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2116.086 ; gain = 0.000 ; free physical = 7333 ; free virtual = 24583
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7358 ; free virtual = 24608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7359 ; free virtual = 24608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xbip_multadd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/cordic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/c_addsub_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/TwoOneMux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/TwoOneMux_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/splitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/div_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/BitShift_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_i/BitShift_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7358 ; free virtual = 24607
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7358 ; free virtual = 24608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24627
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.334; parent = 1166.640; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7365 ; free virtual = 24629
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.439; parent = 1244.790; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7365 ; free virtual = 24629
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.568; parent = 1244.919; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7349 ; free virtual = 24614
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.146; parent = 1245.497; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.311; parent = 1245.661; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.311; parent = 1245.661; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.346; parent = 1245.696; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.408; parent = 1245.759; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.424; parent = 1245.774; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.439; parent = 1245.790; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_BitShift_0_0     |         1|
|2     |design_1_BitShift_1_0     |         1|
|3     |design_1_TwoOneMux_0_0    |         1|
|4     |design_1_TwoOneMux_0_1    |         1|
|5     |design_1_c_addsub_0_0     |         1|
|6     |design_1_c_addsub_1_0     |         1|
|7     |design_1_cordic_0_0       |         1|
|8     |design_1_div_0_0          |         1|
|9     |design_1_splitter_0_0     |         1|
|10    |design_1_xbip_multadd_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_BitShift_0     |     1|
|2     |design_1_BitShift_1     |     1|
|3     |design_1_TwoOneMux_0    |     2|
|5     |design_1_c_addsub_0     |     1|
|6     |design_1_c_addsub_1     |     1|
|7     |design_1_cordic_0       |     1|
|8     |design_1_div_0          |     1|
|9     |design_1_splitter_0     |     1|
|10    |design_1_xbip_multadd_0 |     1|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7374 ; free virtual = 24628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1450.471; parent = 1245.821; children = 204.694
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3084.328; parent = 2084.074; children = 1000.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2116.086 ; gain = 446.477 ; free physical = 7384 ; free virtual = 24638
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2116.086 ; gain = 495.402 ; free physical = 7384 ; free virtual = 24637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.086 ; gain = 0.000 ; free physical = 7377 ; free virtual = 24630
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.086 ; gain = 0.000 ; free physical = 7476 ; free virtual = 24730
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1375022f
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2116.086 ; gain = 651.523 ; free physical = 7605 ; free virtual = 24859
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/design_2_design_1_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_design_1_wrapper_0_0, cache-ID = 48c5c59cb67695c9
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_2_design_1_wrapper_0_0_synth_1/design_2_design_1_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_design_1_wrapper_0_0_utilization_synth.rpt -pb design_2_design_1_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 00:39:29 2024...
[Fri Nov  8 00:39:33 2024] design_2_design_1_wrapper_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8587 ; free virtual = 25837
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8494 ; free virtual = 25743
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'design_2' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2_design_1_wrapper_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_design_1_wrapper_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2_design_1_wrapper_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_design_1_wrapper_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_2_vio_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_vio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2_vio_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/.Xil/Vivado-26309-GU603VV/realtime/design_2_vio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_wrapper_0'. This will prevent further optimization [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/synth/design_2.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8492 ; free virtual = 25742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8492 ; free virtual = 25742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8492 ; free virtual = 25742
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_design_1_wrapper_0_0/design_2_design_1_wrapper_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.dcp' for cell 'design_2_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/BitShift_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/BitShift_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/TwoOneMux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/TwoOneMux_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/div_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/splitter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0.dcp' for cell 'design_2_i/design_1_wrapper_0/inst/design_1_i/xbip_multadd_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8594 ; free virtual = 25854
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc] for cell 'design_2_i/vio_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc] for cell 'design_2_i/vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 9309.258 ; gain = 0.000 ; free physical = 8567 ; free virtual = 25826
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk W5
file mkdir /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new
close [ open /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Fri Nov  8 00:41:11 2024] Launched synth_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/runme.log
[Fri Nov  8 00:41:11 2024] Launched impl_1...
Run output will be captured here: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-04:55:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A5E3A
set_property PROGRAM.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd}
update_module_reference design_2_design_1_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
Upgrading '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_design_1_wrapper_0_0 to use current project options
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
export_ip_user_files -of_objects  [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_module_reference design_2_design_1_wrapper_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name design_1_wrapper Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
make_wrapper -files [get_files /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_module_reference design_2_design_1_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
Upgrading '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_design_1_wrapper_0_0 to use current project options
Wrote  : </home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd> 
set_property OUTPUT_VALUE_RADIX SIGNED [get_hw_probes design_2_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property NAME.CUSTOM tanh [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.SELECT custom [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.CUSTOM select [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.SELECT custom [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.CUSTOM c [get_hw_probes design_2_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.SELECT custom [get_hw_probes design_2_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.CUSTOM a [get_hw_probes design_2_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.SELECT custom [get_hw_probes design_2_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.CUSTOM b [get_hw_probes design_2_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.SELECT custom [get_hw_probes design_2_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.CUSTOM done [get_hw_probes design_2_i/design_1_wrapper_0_ap_done -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property NAME.SELECT custom [get_hw_probes design_2_i/design_1_wrapper_0_ap_done -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]] 
set_property OUTPUT_VALUE 1 [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property INPUT_VALUE_RADIX HEX [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property INPUT_VALUE_RADIX HEX [get_hw_probes design_2_i/design_1_wrapper_0_tanh -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A5E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A5E3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1000 [get_hw_probes design_2_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
add_force {/blk_tb/c} -radix hex {1 0ns}
run 1 us
set_property OUTPUT_VALUE 0 [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes design_2_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_2_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_2_i/vio_0"}]]
add_force {/blk_tb/tanh} -radix hex {3EEC9643 0ns}
run 1 us
add_force {/blk_tb/c} -radix hex {1000 0ns}
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 01:42:30 2024...
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
