<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>High-Performance Computer Architecture 3 | Introduction to the Computer Architecture, Moore’s Law…</title><style>
      * {
        font-family: Georgia, Cambria, "Times New Roman", Times, serif;
      }
      html, body {
        margin: 0;
        padding: 0;
      }
      h1 {
        font-size: 50px;
        margin-bottom: 17px;
        color: #333;
      }
      h2 {
        font-size: 24px;
        line-height: 1.6;
        margin: 30px 0 0 0;
        margin-bottom: 18px;
        margin-top: 33px;
        color: #333;
      }
      h3 {
        font-size: 30px;
        margin: 10px 0 20px 0;
        color: #333;
      }
      header {
        width: 640px;
        margin: auto;
      }
      section {
        width: 640px;
        margin: auto;
      }
      section p {
        margin-bottom: 27px;
        font-size: 20px;
        line-height: 1.6;
        color: #333;
      }
      section img {
        max-width: 640px;
      }
      footer {
        padding: 0 20px;
        margin: 50px 0;
        text-align: center;
        font-size: 12px;
      }
      .aspectRatioPlaceholder {
        max-width: auto !important;
        max-height: auto !important;
      }
      .aspectRatioPlaceholder-fill {
        padding-bottom: 0 !important;
      }
      header,
      section[data-field=subtitle],
      section[data-field=description] {
        display: none;
      }
      </style></head><body><article class="h-entry">
<header>
<h1 class="p-name">High-Performance Computer Architecture 3 | Introduction to the Computer Architecture, Moore’s Law…</h1>
</header>
<section data-field="subtitle" class="p-summary">
Series: High-Performance Computer Architecture
</section>
<section data-field="body" class="e-content">
<section name="41f0" class="section section--body section--first section--last"><div class="section-divider"><hr class="section-divider"></div><div class="section-content"><div class="section-inner sectionLayout--insetColumn"><h3 name="838f" id="838f" class="graf graf--h3 graf--leading graf--title">High-Performance Computer Architecture 3 | Introduction to the Computer Architecture, <strong class="markup--strong markup--h3-strong">Moore’s Law, Power, and Fabrication Cost</strong></h3><figure name="8230" id="8230" class="graf graf--figure graf-after--h3"><img class="graf-image" data-image-id="0*iYWYPjIj9n_-GquJ.png" data-width="1446" data-height="864" data-is-featured="true" src="https://cdn-images-1.medium.com/max/800/0*iYWYPjIj9n_-GquJ.png"></figure><ol class="postList"><li name="aeed" id="aeed" class="graf graf--li graf-after--figure"><strong class="markup--strong markup--li-strong">Basic Definitions</strong></li></ol><p name="20ed" id="20ed" class="graf graf--p graf-after--li"><strong class="markup--strong markup--p-strong">(1) The Definition of Architecture</strong></p><p name="4b80" id="4b80" class="graf graf--p graf-after--p">The concept of architecture means to design a building that is well-suited for its purpose.</p><p name="4bd4" id="4bd4" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(2) The Definition of Computer Architecture</strong></p><p name="d766" id="d766" class="graf graf--p graf-after--p">The concept of computer architecture means to design a computer that is well-suited for its purpose.</p><p name="483c" id="483c" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(3) Goals of Computer Architecture</strong></p><ul class="postList"><li name="03d0" id="03d0" class="graf graf--li graf-after--p">Improve performance: speed, battery lifetime, size, weight, energy, efficiency.</li><li name="aa10" id="aa10" class="graf graf--li graf-after--li">Improve abilities: 3D Graphics, debugging support, security</li></ul><p name="ca78" id="ca78" class="graf graf--p graf-after--li"><strong class="markup--strong markup--p-strong">(4) Computer Architecture And Technology Trends</strong></p><p name="cdec" id="cdec" class="graf graf--p graf-after--p">If we design computer architecture with the current technology then it will turn out to be an <strong class="markup--strong markup--p-strong">obsolete computer</strong>. To design <strong class="markup--strong markup--p-strong">future computers</strong>, we have to anticipate future technology and this expects us to predict what’s the technology trends and what can be available in the future.</p><p name="c6aa" id="c6aa" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">2. Moore’s Law and Power</strong></p><p name="8bb4" id="8bb4" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(1) Moore’s Law</strong></p><p name="ab26" id="ab26" class="graf graf--p graf-after--p">Every 18–24 months, twice the number of transistors on the same chip area. The computer architecture will double the processor speed every 18 to 24 months and the energy/operation should be reduced by 1/2 every 18 to 24 months. Also, the memory capacity should be doubled every 18 to 24 months.</p><p name="f9a8" id="f9a8" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(6) Memory Wall</strong></p><p name="8ebc" id="8ebc" class="graf graf--p graf-after--p">One of the consequences of Moore’s law is called the memory wall and here’s why we have it. The processor speed (in terms of instructions per second) can be expected to roughly double over about 2 years. The memory capacity (in terms of gigabytes in the same size module) is also doubling every two years. The <strong class="markup--strong markup--p-strong">memory latency</strong> represents the time it takes to do a memory operation has only been improving about 1.1 times every 2 years. As a result, there will be a gap between processor speed and memory speed and this is often called the <strong class="markup--strong markup--p-strong">memory wall</strong>.</p><p name="d64b" id="d64b" class="graf graf--p graf-after--p">Because this gap is enlarged a lot within the last couple of years, we have been using <strong class="markup--strong markup--p-strong">caches</strong> as a sort of stairs to the memory wall. So processors now are accessing caches (because these are fast) and only those rare access that is missing the caches will be going to the <strong class="markup--strong markup--p-strong">memory</strong> (which is slow).</p><p name="fb33" id="fb33" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(2) The Definition of Processor Performance</strong></p><p name="2795" id="2795" class="graf graf--p graf-after--p">When we talk about the performance of a processor, we are basically talking about,</p><ul class="postList"><li name="5788" id="5788" class="graf graf--li graf-after--p"><strong class="markup--strong markup--li-strong">SPEED</strong></li><li name="7664" id="7664" class="graf graf--li graf-after--li"><strong class="markup--strong markup--li-strong">FABRICATION COST</strong></li></ul><p name="05b1" id="05b1" class="graf graf--p graf-after--li">Lower fabrication cost allows us to put processors into some devices that can not be expensive in the market.</p><ul class="postList"><li name="2437" id="2437" class="graf graf--li graf-after--p"><strong class="markup--strong markup--li-strong">POWER CONSUMPTION</strong></li></ul><p name="5f84" id="5f84" class="graf graf--p graf-after--li">Low power consumption is important not only because of the cost of electricity but also because it translates into longer battery life and smaller form factors like cell phones.</p><p name="3a1e" id="3a1e" class="graf graf--p graf-after--p">What we really want is the speed of the processor doubled every two years with the cost and power consumption stays about the same as before. But this always needs technology improvement. Actually, what we can also do is to get a small improvement in the speed (i.e. 1.1 times improvement) with about half the cost as the original processor and half of the power consumption of the original processor.</p><p name="8c83" id="8c83" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(3) More About the Power Consumption</strong></p><p name="9c42" id="9c42" class="graf graf--p graf-after--p">There are really two kinds of power that a processor consumes,</p><ul class="postList"><li name="a412" id="a412" class="graf graf--li graf-after--p">Dynamic Power (aka. active power): The power consumed by the actual activity in an electronic circuit.</li><li name="33d3" id="33d3" class="graf graf--li graf-after--li">Static Power: Consumed when the circuit is powered on but idle.</li></ul><p name="da61" id="da61" class="graf graf--p graf-after--li"><strong class="markup--strong markup--p-strong">(4) Dynamic</strong> <strong class="markup--strong markup--p-strong">Power (Active Power) and Moore’s Law</strong></p><p name="03ed" id="03ed" class="graf graf--p graf-after--p">The active power can be computed with the following expression,</p><figure name="5e65" id="5e65" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*caPAOfREqulYnoo_qOHjhQ.png" data-width="1236" data-height="90" src="https://cdn-images-1.medium.com/max/800/1*caPAOfREqulYnoo_qOHjhQ.png"></figure><p name="62c9" id="62c9" class="graf graf--p graf-after--figure">where,</p><ul class="postList"><li name="2469" id="2469" class="graf graf--li graf-after--p"><code class="markup--code markup--li-code">C</code> is the total capacitance (roughly ≈ chip area) of the circuit, so the larger chips will have more capacitance</li><li name="16da" id="16da" class="graf graf--li graf-after--li"><code class="markup--code markup--li-code">V²</code> is the voltage square and this is the power supply voltage. The higher the power supply voltage, the higher the power is, and this relationship is quadratic</li><li name="cc9d" id="cc9d" class="graf graf--li graf-after--li"><code class="markup--code markup--li-code">f</code> is the clock frequency and this is the gigahertz (GHz) that can be seen on a processor specification</li><li name="2e9b" id="2e9b" class="graf graf--li graf-after--li"><code class="markup--code markup--li-code">α</code> is the activity factor. Without this <code class="markup--code markup--li-code">α</code>, we are assuming the processor is constantly switching every clock circle for all of its transistors. For example, the <code class="markup--code markup--li-code">α = 10%</code> means that only 10% of all the transistors are actually active in any given clock cycle</li></ul><p name="8998" id="8998" class="graf graf--p graf-after--li">Now, let’s analyze the impact of Moore’s Law on active power. For every 2 years, the size of the processor to 1/2 of what it was so <code class="markup--code markup--p-code">C&#39; = C_old/2</code> . However, because we want to build a more powerful processor, we put 2 of them on the chip (put double cores), so generally, <code class="markup--code markup--p-code">C_new = C&#39; * 2 = C_old</code> . Let’s say the voltage <code class="markup--code markup--p-code">V</code> and the frequency <code class="markup--code markup--p-code">f</code> stays at the same level and it keeps the same percentage of transistors <code class="markup--code markup--p-code">α</code>. This means that the active power is relatively unchanged.</p><p name="337d" id="337d" class="graf graf--p graf-after--p">In reality, the smaller transistors are going to be faster, so we have to increase the clock frequency of the processor too. So let’s say that the new clock frequency is 25% higher than the old one <code class="markup--code markup--p-code">f_new = 1.25 * f_old</code> , then the overall active power will be 25% higher than the old one.</p><p name="531e" id="531e" class="graf graf--p graf-after--p">However, the smaller transistors may also let us lower the power supply voltage while maintaining the same speed. So let’s say that the new power supply is equal to 0.8 of the old power supply voltage <code class="markup--code markup--p-code">V_new = 0.8 * V_old</code> and that allows us to have a significantly lower power consumption because of this square relationship <code class="markup--code markup--p-code">P_new = 0.64 * P_old</code>.</p><p name="ac20" id="ac20" class="graf graf--p graf-after--p">In practice, we don’t lower the voltage as much because we want a higher frequency. But we also won’t like the frequency to be too high because we don’t want to have high active power. Thus, we may choose the new voltage as <code class="markup--code markup--p-code">V_new = 0.9 * V_old</code> and <code class="markup--code markup--p-code">f_new = 1.1 * f_old</code> . If we now apply the equation, we are going to have a new power as <code class="markup--code markup--p-code">P_new = 0.9 * P_old</code> . So what we finally got is we have a chip that is having two cores instead of one and it has a lower power supply voltage but a higher frequency. So each of these cores is 10% faster than it used to be and yet we have lowered the power consumption.</p><p name="8956" id="8956" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(5) Static Power</strong></p><p name="b9a5" id="b9a5" class="graf graf--p graf-after--p">The main component of the static power is <strong class="markup--strong markup--p-strong">leakage power</strong>.</p><p name="dad2" id="dad2" class="graf graf--p graf-after--p">Let’s now consider the static power which is what prevents us from lowering the voltage too much. Remember we have talked about the transistors (or BJTs) from the <a href="https://medium.com/adamedelwiess/computer-systems-experiments-11-power-an-led-with-bipolar-junction-transistor-c9bdabfc5b58" data-href="https://medium.com/adamedelwiess/computer-systems-experiments-11-power-an-led-with-bipolar-junction-transistor-c9bdabfc5b58" class="markup--anchor markup--p-anchor" target="_blank">computer system experiments</a> as switches. Now, let’s consider the transistors as electronic faucets with their valves controlled another voltage or electronic flow.</p><figure name="ea97" id="ea97" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*PC2GNNylZITQBNjN1f63sQ.png" data-width="1512" data-height="324" src="https://cdn-images-1.medium.com/max/800/1*PC2GNNylZITQBNjN1f63sQ.png"></figure><p name="7bd9" id="7bd9" class="graf graf--p graf-after--figure">However, the valves of transistors are not perfect.</p><p name="e4a6" id="e4a6" class="graf graf--p graf-after--p">When the voltage at the base is dropped, the faucet is now closed. But there’s a result of high pressure at the collector and the valve (base) is not perfectly closed, so there will be a leakage of water because the faucet is not totally closed. So one component of static power is <strong class="markup--strong markup--p-strong">leakage</strong>. When if we try to lower the voltage because we want to lower the dynamic power, then the valves will be badly closed and this results in a growing leakage, which results in increasing static power. This means that we have a higher leakage power when the voltage Vcc is lower and they are having a <strong class="markup--strong markup--p-strong">negative</strong> relationship.</p><figure name="5191" id="5191" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*XqFTJdjlfZI_Gg32wvky_Q.png" data-width="1578" data-height="592" src="https://cdn-images-1.medium.com/max/800/1*XqFTJdjlfZI_Gg32wvky_Q.png"></figure><p name="7158" id="7158" class="graf graf--p graf-after--figure">Meanwhile, we also know that a higher voltage (aka. Vcc or <code class="markup--code markup--p-code">V</code>) will turn out to have higher dynamic power and they are quadratically related,</p><figure name="da20" id="da20" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*ZQR_O4twqxRd2W31Zum-8g.png" data-width="1578" data-height="592" src="https://cdn-images-1.medium.com/max/800/1*ZQR_O4twqxRd2W31Zum-8g.png"></figure><p name="adae" id="adae" class="graf graf--p graf-after--figure">There are other components of static power, but they are relatively low to be considered in this case. Thus, we are going to use the leakage power to represent static power. So the overall power of a computer is,</p><figure name="d2fa" id="d2fa" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*U8Gru5iv19iXfc9LmXSR-A.png" data-width="1232" data-height="92" src="https://cdn-images-1.medium.com/max/800/1*U8Gru5iv19iXfc9LmXSR-A.png"></figure><p name="10f5" id="10f5" class="graf graf--p graf-after--figure">Then, we can generate the overall power and find the optimized voltage for the computer.</p><figure name="e2a8" id="e2a8" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*-TGmfayrbMoY6SaDV7O2_A.png" data-width="1468" data-height="658" src="https://cdn-images-1.medium.com/max/800/1*-TGmfayrbMoY6SaDV7O2_A.png"></figure><p name="2c38" id="2c38" class="graf graf--p graf-after--figure"><strong class="markup--strong markup--p-strong">3. Fabrication Cost and Chip Area</strong></p><p name="8317" id="8317" class="graf graf--p graf-after--p">Let’s, first of all, watch a video about chip fabrication,</p><figure name="8527" id="8527" class="graf graf--figure graf--iframe graf-after--p"><iframe src="https://www.youtube.com/embed/bor0qLifjz4?feature=oembed" width="700" height="393" frameborder="0" scrolling="no"></iframe></figure><p name="0c0f" id="0c0f" class="graf graf--p graf-after--figure"><strong class="markup--strong markup--p-strong">(1) The Chip Fabrication Process</strong></p><ul class="postList"><li name="a984" id="a984" class="graf graf--li graf-after--p">Step 1: Taking a silicon disk called a <strong class="markup--strong markup--li-strong">wafer</strong> and subjecting it to a number of steps and each of these steps prints some of the aspects of the circuit that should be appearing on each processor.</li><li name="8e37" id="8e37" class="graf graf--li graf-after--li">Step 2: At the end of these steps, we take the wafer and <strong class="markup--strong markup--li-strong">cut it up into small pieces</strong>. And each of the small pieces is going to be a chip.</li><li name="1451" id="1451" class="graf graf--li graf-after--li">Step 3: We take a chip and then put it into a <strong class="markup--strong markup--li-strong">package</strong> (with pins on it) and then we test these chips.</li><li name="d98a" id="d98a" class="graf graf--li graf-after--li">Step 4: We <strong class="markup--strong markup--li-strong">test</strong> these chips. And for the chips that work well, we are going to sell them into the market. For the chips that are not checked out fine, we throw them away.</li></ul><p name="cf1d" id="cf1d" class="graf graf--p graf-after--li">Note that the wafer is a silicon disk that is about 12 inches in diameter and costs thousands of dollars to put through the manufacturing process. At this point, it also means we hope to get a number of working chips from a signal wafer. Thus, the size of a chip (or the chip area) is relatively important to the fabrication cost because it determines how many chips we can get from a single wafer.</p><p name="a903" id="a903" class="graf graf--p graf-after--p"><strong class="markup--strong markup--p-strong">(2) Fabrication Yield</strong></p><p name="dc1b" id="dc1b" class="graf graf--p graf-after--p">The fabrication yield is the percentage of chips at the end that we get to sell. So,</p><figure name="c8a8" id="c8a8" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*YKwy7xth0FqJtbkp21QFbw.png" data-width="1692" data-height="122" src="https://cdn-images-1.medium.com/max/800/1*YKwy7xth0FqJtbkp21QFbw.png"></figure><p name="8bba" id="8bba" class="graf graf--p graf-after--figure">We will see that the size of the chip affects the yield so it is not only that we get fewer chips when they are big but also there’s a smaller percentage of them will work. This is because the wafer is not perfect and typically, a wafer has spots on it called <strong class="markup--strong markup--p-strong">defects</strong>. Also, some of the chips are not complete because of the <strong class="markup--strong markup--p-strong">roundness</strong> of the wafer.</p><figure name="951e" id="951e" class="graf graf--figure graf-after--p"><img class="graf-image" data-image-id="1*3jyD140bk0MkSHRJe-8FNA.png" data-width="1692" data-height="470" src="https://cdn-images-1.medium.com/max/800/1*3jyD140bk0MkSHRJe-8FNA.png"></figure><p name="a4ec" id="a4ec" class="graf graf--p graf-after--figure"><strong class="markup--strong markup--p-strong">(3) Fabrication Cost Example</strong></p><p name="cae5" id="cae5" class="graf graf--p graf-after--p">Suppose manufacturing a wafer costs $5,000 and there are 10 defects per wafer. Now we would like to manufacture three sizes of chips,</p><ul class="postList"><li name="b086" id="b086" class="graf graf--li graf-after--p">Small Chips: 400 chips per wafer</li><li name="bc3d" id="bc3d" class="graf graf--li graf-after--li">Large Chips (4x small): 96 chips per wafer</li><li name="58d5" id="58d5" class="graf graf--li graf-after--li">Huge Chips (4x large): 20 chips per wafer</li></ul><p name="6334" id="6334" class="graf graf--p graf-after--li">For a small chip, the manufacturing cost is between $12.5 to $12.8 per chip,</p><pre name="0bbb" id="0bbb" class="graf graf--pre graf-after--p">By minimum: $5,000/400 = $12.5<br>By maximum: $5,000/(400-10) = $12.8</pre><p name="e6b2" id="e6b2" class="graf graf--p graf-after--pre">For a large chip, the manufacturing cost is between $52.1 to $58.2 per chip,</p><pre name="e526" id="e526" class="graf graf--pre graf-after--p">By minimum: $5,000/94 = $52.1<br>By maximum: $5,000/(94-10) = $58.2</pre><p name="aff0" id="aff0" class="graf graf--p graf-after--pre">For a huge chip, the manufacturing cost is between $250 to $500 per chip,</p><pre name="cecc" id="cecc" class="graf graf--pre graf-after--p">By minimum: $5,000/20 = $250<br>By maximum: $5,000/(20-10) = $500</pre><p name="d7b5" id="d7b5" class="graf graf--p graf-after--pre"><strong class="markup--strong markup--p-strong">(4) Fabrication Cost And Moore’s Law</strong></p><p name="66f5" id="66f5" class="graf graf--p graf-after--p">Now we will have two strategies to the fabrication cost,</p><ul class="postList"><li name="9230" id="9230" class="graf graf--li graf-after--p">Smaller chips with the same performance: reduce the fabrication cost of the chip production</li><li name="f5c7" id="f5c7" class="graf graf--li graf-after--li graf--trailing">Same chip area with better performance: maintain the fabrication cost of the chip production</li></ul></div></div></section>
</section>
<footer><p>By <a href="https://medium.com/@adamedelweiss" class="p-author h-card">Adam Edelweiss</a> on <a href="https://medium.com/p/625a70bb0caf"><time class="dt-published" datetime="2021-01-14T06:59:05.378Z">January 14, 2021</time></a>.</p><p><a href="https://medium.com/@adamedelweiss/high-performance-computer-architecture-3-introduction-to-the-computer-architecture-moores-law-625a70bb0caf" class="p-canonical">Canonical link</a></p><p>Exported from <a href="https://medium.com">Medium</a> on December 15, 2021.</p></footer></article></body></html>