#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x132663c30 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x1326f4140_0 .var "clk", 0 0;
v0x1326f41d0_0 .var "debug", 0 0;
v0x1326f4260_0 .var "rst", 0 0;
S_0x13263b680 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x132663c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x1326f3a20_0 .net "clk", 0 0, v0x1326f4140_0;  1 drivers
v0x1326f3ab0_0 .net "debug", 0 0, v0x1326f41d0_0;  1 drivers
v0x1326f3b40_0 .net "instr", 31 0, L_0x1326fcd60;  1 drivers
v0x1326f3c50_0 .net "instr_addr", 31 0, L_0x1326f4370;  1 drivers
v0x1326f3ce0_0 .net "mem_addr", 31 0, L_0x1326f9820;  1 drivers
v0x1326f3d70_0 .net "mem_read_data", 31 0, L_0x1326fd1a0;  1 drivers
v0x1326f3e00_0 .net "mem_write_data", 31 0, L_0x1326f43e0;  1 drivers
v0x1326f3e90_0 .net "ram_write", 0 0, L_0x1326fa720;  1 drivers
v0x1326f3f20_0 .net "rst", 0 0, v0x1326f4260_0;  1 drivers
v0x1326f40b0_0 .net "write_type", 2 0, L_0x1326fa810;  1 drivers
S_0x132656380 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x13263b680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x1326c2fc0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x1326fcd60 .functor BUFZ 32, L_0x1326fcb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132684020_0 .net *"_ivl_0", 31 0, L_0x1326fcb00;  1 drivers
v0x13260fd90_0 .net *"_ivl_2", 31 0, L_0x1326fccc0;  1 drivers
v0x13260fe30_0 .net *"_ivl_4", 29 0, L_0x1326fcba0;  1 drivers
L_0x1380892e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326aadb0_0 .net *"_ivl_6", 1 0, L_0x1380892e8;  1 drivers
v0x1326aae40_0 .net "addr", 31 0, L_0x1326f4370;  alias, 1 drivers
v0x1326aaed0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326aaf60_0 .net "data_out", 31 0, L_0x1326fcd60;  alias, 1 drivers
v0x1326aaff0_0 .var/i "i", 31 0;
v0x132609a30 .array "mem_core", 65535 0, 31 0;
L_0x1326fcb00 .array/port v0x132609a30, L_0x1326fccc0;
L_0x1326fcba0 .part L_0x1326f4370, 2, 30;
L_0x1326fccc0 .concat [ 30 2 0 0], L_0x1326fcba0, L_0x1380892e8;
S_0x132609b60 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x13263b680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x13260fec0 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x1326fd1a0 .functor BUFZ 32, L_0x1326fd090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13265baa0_0 .net *"_ivl_10", 31 0, L_0x1326fd090;  1 drivers
v0x132636320_0 .net *"_ivl_2", 29 0, L_0x1326fcdd0;  1 drivers
L_0x138089330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326363b0_0 .net *"_ivl_4", 1 0, L_0x138089330;  1 drivers
v0x132636440_0 .net "addr", 31 0, L_0x1326f9820;  alias, 1 drivers
v0x1326364d0_0 .net "base_index", 31 0, L_0x1326fce70;  1 drivers
v0x132636560_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326327c0_0 .net "data_in", 31 0, L_0x1326f43e0;  alias, 1 drivers
v0x132632850_0 .net "data_out", 31 0, L_0x1326fd1a0;  alias, 1 drivers
v0x1326328e0_0 .net "debug", 0 0, v0x1326f41d0_0;  alias, 1 drivers
v0x132632a00_0 .var/i "i", 31 0;
v0x13267e2d0 .array "mem_core", 65535 0, 31 0;
v0x13267e360_0 .var/i "out_file", 31 0;
v0x13267e410_0 .var/i "ram_index", 31 0;
v0x13267e4c0_0 .net "sb_offset", 1 0, L_0x1326fcf50;  1 drivers
v0x1326789d0_0 .net "sh_offset", 0 0, L_0x1326fcff0;  1 drivers
v0x132678a60_0 .net "write_enable", 0 0, L_0x1326fa720;  alias, 1 drivers
v0x132678af0_0 .net "write_type", 2 0, L_0x1326fa810;  alias, 1 drivers
E_0x13265ba60 .event posedge, v0x1326aaed0_0;
L_0x1326fcdd0 .part L_0x1326f9820, 2, 30;
L_0x1326fce70 .concat [ 30 2 0 0], L_0x1326fcdd0, L_0x138089330;
L_0x1326fcf50 .part L_0x1326f9820, 0, 2;
L_0x1326fcff0 .part L_0x1326f9820, 1, 1;
L_0x1326fd090 .array/port v0x13267e2d0, L_0x1326fce70;
S_0x13267b690 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x13263b680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x1326f4370 .functor BUFZ 32, v0x1326e8840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326f43e0 .functor BUFZ 32, L_0x1326f9d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326f9820 .functor BUFZ 32, L_0x1326f9980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326fa720 .functor BUFZ 1, L_0x1326f9f00, C4<0>, C4<0>, C4<0>;
L_0x1326fa810 .functor BUFZ 3, L_0x1326fa320, C4<000>, C4<000>, C4<000>;
L_0x1326fa980 .functor BUFZ 3, L_0x1326fa320, C4<000>, C4<000>, C4<000>;
L_0x1326fd290 .functor BUFT 32, L_0x1326fcd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138088e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326ef5f0_0 .net/2u *"_ivl_16", 1 0, L_0x138088e68;  1 drivers
v0x1326ef690_0 .net *"_ivl_18", 0 0, L_0x1326fa9f0;  1 drivers
L_0x138088eb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1326ef730_0 .net/2u *"_ivl_20", 1 0, L_0x138088eb0;  1 drivers
v0x1326ef7c0_0 .net *"_ivl_22", 0 0, L_0x1326faa90;  1 drivers
L_0x138088ef8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1326ef850_0 .net/2u *"_ivl_24", 1 0, L_0x138088ef8;  1 drivers
v0x1326ef940_0 .net *"_ivl_26", 0 0, L_0x1326fab70;  1 drivers
v0x1326ef9e0_0 .net *"_ivl_28", 31 0, L_0x1326fad50;  1 drivers
v0x1326efa90_0 .net *"_ivl_30", 31 0, L_0x1326fadf0;  1 drivers
v0x1326efb40_0 .net "alu_result_ex", 31 0, v0x1326c8b90_0;  1 drivers
v0x1326efcd0_0 .net "alu_result_mem", 31 0, L_0x1326f9980;  1 drivers
v0x1326efde0_0 .net "alu_result_wb", 31 0, L_0x1326fb3d0;  1 drivers
v0x1326efe70_0 .net "alu_src1_ex", 0 0, L_0x1326f8aa0;  1 drivers
v0x1326eff80_0 .net "alu_src1_id", 0 0, v0x1326dcf70_0;  1 drivers
v0x1326f0090_0 .net "alu_src2_ex", 0 0, L_0x1326f8ee0;  1 drivers
v0x1326f01a0_0 .net "alu_src2_id", 0 0, v0x1326dd060_0;  1 drivers
v0x1326f02b0_0 .net "alu_type_ex", 3 0, L_0x1326f8130;  1 drivers
v0x1326f03c0_0 .net "alu_type_id", 3 0, v0x1326dd130_0;  1 drivers
v0x1326f0550_0 .net "branch_id", 0 0, L_0x1326f69f0;  1 drivers
v0x1326f05e0_0 .net "bubble_ex", 0 0, L_0x1326f87d0;  1 drivers
v0x1326f0670_0 .net "bubble_id", 0 0, L_0x1326f8760;  1 drivers
L_0x138089210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326f0700_0 .net "bubble_if", 0 0, L_0x138089210;  1 drivers
L_0x138089258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326f0790_0 .net "bubble_mem", 0 0, L_0x138089258;  1 drivers
L_0x1380892a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326f0820_0 .net "bubble_wb", 0 0, L_0x1380892a0;  1 drivers
v0x1326f08b0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326f0940_0 .net "imm_ex", 31 0, L_0x1326f79d0;  1 drivers
v0x1326f09d0_0 .net "imm_id", 31 0, v0x1326e0210_0;  1 drivers
v0x1326f0a60_0 .net "imm_mem", 31 0, L_0x1326f9c00;  1 drivers
v0x1326f0af0_0 .net "imm_wb", 31 0, L_0x1326fb570;  1 drivers
v0x1326f0b80_0 .net "instr", 31 0, L_0x1326fcd60;  alias, 1 drivers
v0x1326f0c10_0 .net "instr_addr", 31 0, L_0x1326f4370;  alias, 1 drivers
v0x1326f0ca0_0 .net "instr_funct3_ex", 2 0, L_0x1326f8290;  1 drivers
v0x1326f0db0_0 .net "instr_funct3_id", 2 0, L_0x1326f7640;  1 drivers
v0x1326f0e40_0 .net "instr_funct3_mem", 2 0, L_0x1326fa320;  1 drivers
v0x1326f0450_0 .net "instr_id", 31 0, L_0x1326f4540;  1 drivers
v0x1326f10d0_0 .net "instr_if", 31 0, L_0x1326fd290;  1 drivers
v0x1326f1160_0 .net "jal_id", 0 0, L_0x1326f7500;  1 drivers
v0x1326f11f0_0 .net "jalr_id", 0 0, L_0x1326f75d0;  1 drivers
v0x1326f1280_0 .net "load_type_mem", 2 0, L_0x1326fa980;  1 drivers
v0x1326f1310_0 .net "mem2reg_data", 31 0, v0x1326e9790_0;  1 drivers
v0x1326f13a0_0 .net "mem2reg_data_wb", 31 0, L_0x1326fb270;  1 drivers
v0x1326f1430_0 .net "mem_addr", 31 0, L_0x1326f9820;  alias, 1 drivers
v0x1326f14c0_0 .net "mem_read_data", 31 0, L_0x1326fd1a0;  alias, 1 drivers
v0x1326f1550_0 .net "mem_read_ex", 0 0, L_0x1326f8d80;  1 drivers
v0x1326f15e0_0 .net "mem_read_id", 0 0, v0x1326ddfb0_0;  1 drivers
v0x1326f16f0_0 .net "mem_read_mem", 0 0, L_0x1326fa1c0;  1 drivers
v0x1326f1800_0 .net "mem_write_data", 31 0, L_0x1326f43e0;  alias, 1 drivers
v0x1326f1890_0 .net "mem_write_ex", 0 0, L_0x1326f8550;  1 drivers
v0x1326f19a0_0 .net "mem_write_id", 0 0, v0x1326de0c0_0;  1 drivers
v0x1326f1ab0_0 .net "mem_write_mem", 0 0, L_0x1326f9f00;  1 drivers
v0x1326f1b40_0 .net "new_pc", 31 0, v0x1326e0ec0_0;  1 drivers
o0x138059c40 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1326f1c50_0 .net "nxpc_wb", 31 0, o0x138059c40;  0 drivers
v0x1326f1ce0_0 .net "pc_ex", 31 0, L_0x1326f7810;  1 drivers
v0x1326f1df0_0 .net "pc_id", 31 0, L_0x1326f4620;  1 drivers
v0x1326f1e80_0 .net "pc_if", 31 0, v0x1326e8840_0;  1 drivers
v0x1326f1f10_0 .net "pc_plus4_ex", 31 0, L_0x1326f78f0;  1 drivers
v0x1326f2020_0 .net "pc_plus4_id", 31 0, L_0x1326f47a0;  1 drivers
v0x1326f20b0_0 .net "pc_plus4_if", 31 0, L_0x1326f04e0;  1 drivers
v0x1326f2140_0 .net "pc_plus4_mem", 31 0, L_0x1326f9aa0;  1 drivers
v0x1326f2250_0 .net "pc_plus4_wb", 31 0, L_0x1326fb710;  1 drivers
v0x1326f22e0_0 .net "pc_src", 0 0, v0x1326e11e0_0;  1 drivers
v0x1326f2370_0 .net "ram_write", 0 0, L_0x1326fa720;  alias, 1 drivers
v0x1326f2400_0 .net "rd_ex", 4 0, L_0x1326f7c90;  1 drivers
v0x1326f2490_0 .net "rd_id", 4 0, L_0x1326f4850;  1 drivers
v0x1326f2520_0 .net "rd_mem", 4 0, L_0x1326fa480;  1 drivers
v0x1326f25b0_0 .net "rd_wb", 4 0, L_0x1326fb8b0;  1 drivers
v0x1326f0f50_0 .net "reg_src_ex", 1 0, L_0x1326f83f0;  1 drivers
v0x1326f2640_0 .net "reg_src_id", 1 0, v0x1326de220_0;  1 drivers
v0x1326f2750_0 .net "reg_src_mem", 1 0, L_0x1326fa670;  1 drivers
v0x1326f2860_0 .net "reg_src_wb", 1 0, L_0x1326fb110;  1 drivers
v0x1326f28f0_0 .net "reg_write_data_mem", 31 0, L_0x1326fafc0;  1 drivers
v0x1326f2980_0 .net "reg_write_data_wb", 31 0, v0x1326ef4e0_0;  1 drivers
v0x1326f2a10_0 .net "reg_write_ex", 0 0, L_0x1326f86b0;  1 drivers
v0x1326f2aa0_0 .net "reg_write_id", 0 0, v0x1326de380_0;  1 drivers
v0x1326f2bb0_0 .net "reg_write_mem", 0 0, L_0x1326fa060;  1 drivers
v0x1326f2c40_0 .net "reg_write_wb", 0 0, L_0x1326fba10;  1 drivers
v0x1326f2d50_0 .net "rs1_data_ex", 31 0, L_0x1326f7ab0;  1 drivers
v0x1326f2de0_0 .net "rs1_data_id", 31 0, L_0x1326f7150;  1 drivers
v0x1326f2e70_0 .net "rs1_ex", 4 0, L_0x1326f7df0;  1 drivers
v0x1326f2f00_0 .net "rs1_fwd_ex", 1 0, v0x1326cc6e0_0;  1 drivers
v0x1326f3010_0 .net "rs1_fwd_id", 1 0, v0x1326cd000_0;  1 drivers
v0x1326f30a0_0 .net "rs1_id", 4 0, L_0x1326f4940;  1 drivers
v0x1326f3130_0 .net "rs2_data_ex", 31 0, L_0x1326f7b90;  1 drivers
v0x1326f31c0_0 .net "rs2_data_ex_new", 31 0, L_0x1326d2430;  1 drivers
v0x1326f3250_0 .net "rs2_data_id", 31 0, L_0x1326f7240;  1 drivers
v0x1326f32e0_0 .net "rs2_data_mem", 31 0, L_0x1326f9d60;  1 drivers
v0x1326f3370_0 .net "rs2_ex", 4 0, L_0x1326f7f90;  1 drivers
v0x1326f3400_0 .net "rs2_fwd_ex", 1 0, v0x1326cc820_0;  1 drivers
v0x1326f3510_0 .net "rs2_fwd_id", 1 0, v0x1326cd150_0;  1 drivers
v0x1326f35a0_0 .net "rs2_id", 4 0, L_0x1326f49b0;  1 drivers
v0x1326f3630_0 .net "rst", 0 0, v0x1326f4260_0;  alias, 1 drivers
L_0x138089138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326f36c0_0 .net "stall_ex", 0 0, L_0x138089138;  1 drivers
v0x1326f3750_0 .net "stall_id", 0 0, L_0x1326fc9b0;  1 drivers
v0x1326f37e0_0 .net "stall_if", 0 0, L_0x1326fc8c0;  1 drivers
L_0x138089180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326f3870_0 .net "stall_mem", 0 0, L_0x138089180;  1 drivers
L_0x1380891c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326f3900_0 .net "stall_wb", 0 0, L_0x1380891c8;  1 drivers
v0x1326f3990_0 .net "write_type", 2 0, L_0x1326fa810;  alias, 1 drivers
L_0x1326fa9f0 .cmp/eq 2, L_0x1326fa670, L_0x138088e68;
L_0x1326faa90 .cmp/eq 2, L_0x1326fa670, L_0x138088eb0;
L_0x1326fab70 .cmp/eq 2, L_0x1326fa670, L_0x138088ef8;
L_0x1326fad50 .functor MUXZ 32, L_0x1326f9aa0, L_0x1326f9c00, L_0x1326fab70, C4<>;
L_0x1326fadf0 .functor MUXZ 32, L_0x1326fad50, v0x1326e9790_0, L_0x1326faa90, C4<>;
L_0x1326fafc0 .functor MUXZ 32, L_0x1326fadf0, L_0x1326f9980, L_0x1326fa9f0, C4<>;
S_0x132648050 .scope module, "ex_mem" "EX_MEM" 6 151, 7 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x1326c6f90_0 .net "alu_result_ex", 31 0, v0x1326c8b90_0;  alias, 1 drivers
v0x1326c7040_0 .net "alu_result_mem", 31 0, L_0x1326f9980;  alias, 1 drivers
v0x1326c70d0_0 .net "bubble_mem", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c7180_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c7210_0 .net "imm_ex", 31 0, L_0x1326f79d0;  alias, 1 drivers
v0x1326c72e0_0 .net "imm_mem", 31 0, L_0x1326f9c00;  alias, 1 drivers
v0x1326c7390_0 .net "instr_funct3_ex", 2 0, L_0x1326f8290;  alias, 1 drivers
v0x1326c7440_0 .net "instr_funct3_mem", 2 0, L_0x1326fa320;  alias, 1 drivers
v0x1326c74f0_0 .net "mem_addr", 31 0, L_0x1326f9820;  alias, 1 drivers
v0x1326c7620_0 .net "mem_read_ex", 0 0, L_0x1326f8d80;  alias, 1 drivers
v0x1326c76b0_0 .net "mem_read_mem", 0 0, L_0x1326fa1c0;  alias, 1 drivers
o0x138051b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x1326c7740_0 .net "mem_write", 0 0, o0x138051b40;  0 drivers
v0x1326c77d0_0 .net "mem_write_ex", 0 0, L_0x1326f8550;  alias, 1 drivers
v0x1326c7880_0 .net "mem_write_mem", 0 0, L_0x1326f9f00;  alias, 1 drivers
v0x1326c7930_0 .net "pc_plus4_ex", 31 0, L_0x1326f78f0;  alias, 1 drivers
v0x1326c79e0_0 .net "pc_plus4_mem", 31 0, L_0x1326f9aa0;  alias, 1 drivers
v0x1326c7a90_0 .net "rd_ex", 4 0, L_0x1326f7c90;  alias, 1 drivers
v0x1326c7c40_0 .net "rd_mem", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326c7cd0_0 .net "reg_src_ex", 1 0, L_0x1326f83f0;  alias, 1 drivers
v0x1326c7d60_0 .net "reg_src_mem", 1 0, L_0x1326fa670;  alias, 1 drivers
v0x1326c7df0_0 .net "reg_write_ex", 0 0, L_0x1326f86b0;  alias, 1 drivers
v0x1326c7e80_0 .net "reg_write_mem", 0 0, L_0x1326fa060;  alias, 1 drivers
v0x1326c7f30_0 .net "rs2_data_ex", 31 0, L_0x1326d2430;  alias, 1 drivers
v0x1326c7fe0_0 .net "rs2_data_mem", 31 0, L_0x1326f9d60;  alias, 1 drivers
v0x1326c8090_0 .net "stall_mem", 0 0, L_0x138089180;  alias, 1 drivers
v0x1326c8120_0 .net "write_data", 31 0, L_0x1326f43e0;  alias, 1 drivers
v0x1326c81d0_0 .net "write_type", 2 0, L_0x1326fa810;  alias, 1 drivers
S_0x132618a70 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13265b970 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f9980 .functor BUFZ 32, v0x1326243b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326084b0_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x132608540_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326085d0_0 .net "data_in", 31 0, v0x1326c8b90_0;  alias, 1 drivers
v0x132608660_0 .net "data_out", 31 0, L_0x1326f9980;  alias, 1 drivers
v0x1326086f0_0 .net "data_out_wire", 31 0, v0x1326243b0_0;  1 drivers
v0x1326243b0_0 .var "data_reg", 31 0;
L_0x138088b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132624440_0 .net "default_val", 31 0, L_0x138088b98;  1 drivers
v0x1326244d0_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x132641bf0 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x132624600 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f9c00 .functor BUFZ 32, v0x132673030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132697f60_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x132697ff0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x132698080_0 .net "data_in", 31 0, L_0x1326f79d0;  alias, 1 drivers
v0x132698110_0 .net "data_out", 31 0, L_0x1326f9c00;  alias, 1 drivers
v0x1326981a0_0 .net "data_out_wire", 31 0, v0x132673030_0;  1 drivers
v0x132673030_0 .var "data_reg", 31 0;
L_0x138088c28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326730c0_0 .net "default_val", 31 0, L_0x138088c28;  1 drivers
v0x132673150_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x13265e1d0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x132673260 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x1326fa320 .functor BUFZ 3, v0x1326b24b0_0, C4<000>, C4<000>, C4<000>;
v0x13265e450_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326b2230_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326b22c0_0 .net "data_in", 2 0, L_0x1326f8290;  alias, 1 drivers
v0x1326b2350_0 .net "data_out", 2 0, L_0x1326fa320;  alias, 1 drivers
v0x1326b23e0_0 .net "data_out_wire", 2 0, v0x1326b24b0_0;  1 drivers
v0x1326b24b0_0 .var "data_reg", 2 0;
L_0x138088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13266af40_0 .net "default_val", 2 0, L_0x138088d90;  1 drivers
v0x13266afd0_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x13266b110 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326c30e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326fa1c0 .functor BUFZ 1, v0x1326c3570_0, C4<0>, C4<0>, C4<0>;
v0x1326c3270_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c3300_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c33a0_0 .net "data_in", 0 0, L_0x1326f8d80;  alias, 1 drivers
v0x1326c3430_0 .net "data_out", 0 0, L_0x1326fa1c0;  alias, 1 drivers
v0x1326c34c0_0 .net "data_out_wire", 0 0, v0x1326c3570_0;  1 drivers
v0x1326c3570_0 .var "data_reg", 0 0;
L_0x138088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326c3620_0 .net "default_val", 0 0, L_0x138088d48;  1 drivers
v0x1326c36d0_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c37f0 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326c39f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f9f00 .functor BUFZ 1, v0x1326c3eb0_0, C4<0>, C4<0>, C4<0>;
v0x1326c3b80_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c3c10_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c3ca0_0 .net "data_in", 0 0, L_0x1326f8550;  alias, 1 drivers
v0x1326c3d30_0 .net "data_out", 0 0, L_0x1326f9f00;  alias, 1 drivers
v0x1326c3dc0_0 .net "data_out_wire", 0 0, v0x1326c3eb0_0;  1 drivers
v0x1326c3eb0_0 .var "data_reg", 0 0;
L_0x138088cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326c3f60_0 .net "default_val", 0 0, L_0x138088cb8;  1 drivers
v0x1326c4010_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c4190 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13266b060 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f9aa0 .functor BUFZ 32, v0x1326c47d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326c44c0_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c4560_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c4600_0 .net "data_in", 31 0, L_0x1326f78f0;  alias, 1 drivers
v0x1326c4690_0 .net "data_out", 31 0, L_0x1326f9aa0;  alias, 1 drivers
v0x1326c4720_0 .net "data_out_wire", 31 0, v0x1326c47d0_0;  1 drivers
v0x1326c47d0_0 .var "data_reg", 31 0;
L_0x138088be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326c4880_0 .net "default_val", 31 0, L_0x138088be0;  1 drivers
v0x1326c4930_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c4a50 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1326c4c10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1326fa480 .functor BUFZ 5, v0x1326c5190_0, C4<00000>, C4<00000>, C4<00000>;
v0x1326c4da0_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c4e40_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c4fe0_0 .net "data_in", 4 0, L_0x1326f7c90;  alias, 1 drivers
v0x1326c5070_0 .net "data_out", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326c5100_0 .net "data_out_wire", 4 0, v0x1326c5190_0;  1 drivers
v0x1326c5190_0 .var "data_reg", 4 0;
L_0x138088dd8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1326c5220_0 .net "default_val", 4 0, L_0x138088dd8;  1 drivers
v0x1326c52b0_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c53b0 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1326c5570 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1326fa670 .functor BUFZ 2, v0x1326c5a10_0, C4<00>, C4<00>, C4<00>;
v0x1326c5700_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c57a0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c5840_0 .net "data_in", 1 0, L_0x1326f83f0;  alias, 1 drivers
v0x1326c58d0_0 .net "data_out", 1 0, L_0x1326fa670;  alias, 1 drivers
v0x1326c5960_0 .net "data_out_wire", 1 0, v0x1326c5a10_0;  1 drivers
v0x1326c5a10_0 .var "data_reg", 1 0;
L_0x138088e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326c5ac0_0 .net "default_val", 1 0, L_0x138088e20;  1 drivers
v0x1326c5b70_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c5c90 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326c39b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326fa060 .functor BUFZ 1, v0x1326c6400_0, C4<0>, C4<0>, C4<0>;
v0x1326c6020_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c61c0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c6250_0 .net "data_in", 0 0, L_0x1326f86b0;  alias, 1 drivers
v0x1326c62e0_0 .net "data_out", 0 0, L_0x1326fa060;  alias, 1 drivers
v0x1326c6370_0 .net "data_out_wire", 0 0, v0x1326c6400_0;  1 drivers
v0x1326c6400_0 .var "data_reg", 0 0;
L_0x138088d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326c6490_0 .net "default_val", 0 0, L_0x138088d00;  1 drivers
v0x1326c6520_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c6710 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x132648050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326c6880 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f9d60 .functor BUFZ 32, v0x1326c6d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326c6a10_0 .net "bubble", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326c6aa0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c6b40_0 .net "data_in", 31 0, L_0x1326d2430;  alias, 1 drivers
v0x1326c6bd0_0 .net "data_out", 31 0, L_0x1326f9d60;  alias, 1 drivers
v0x1326c6c60_0 .net "data_out_wire", 31 0, v0x1326c6d10_0;  1 drivers
v0x1326c6d10_0 .var "data_reg", 31 0;
L_0x138088c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326c6dc0_0 .net "default_val", 31 0, L_0x138088c70;  1 drivers
v0x1326c6e70_0 .net "stall", 0 0, L_0x138089180;  alias, 1 drivers
S_0x1326c8490 .scope module, "ex_module" "EX_MODULE" 6 124, 9 3 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x1326f9730 .functor BUFZ 32, v0x1326c8b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326d2430 .functor BUFZ 32, L_0x1326f9220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326cb000_0 .net "alu_result", 31 0, v0x1326c8b90_0;  alias, 1 drivers
v0x1326cb0b0_0 .net "alu_result_wire", 31 0, L_0x1326f9730;  1 drivers
v0x1326cb150_0 .net "alu_src1", 0 0, L_0x1326f8aa0;  alias, 1 drivers
v0x1326cb1e0_0 .net "alu_src2", 0 0, L_0x1326f8ee0;  alias, 1 drivers
v0x1326cb270_0 .net "alu_type", 3 0, L_0x1326f8130;  alias, 1 drivers
v0x1326cb340_0 .net "imm", 31 0, L_0x1326f79d0;  alias, 1 drivers
v0x1326cb3d0_0 .net "less_than", 0 0, v0x1326c8d30_0;  1 drivers
v0x1326cb480_0 .net "op1", 31 0, L_0x1326f93c0;  1 drivers
v0x1326cb550_0 .net "op2", 31 0, L_0x1326f9550;  1 drivers
v0x1326cb660_0 .net "pc", 31 0, L_0x1326f7810;  alias, 1 drivers
o0x138052a70 .functor BUFZ 1, C4<z>; HiZ drive
v0x1326cb6f0_0 .net "pc_src", 0 0, o0x138052a70;  0 drivers
v0x1326cb780_0 .net "reg_write_data_mem", 31 0, L_0x1326fafc0;  alias, 1 drivers
v0x1326cb810_0 .net "reg_write_data_wb", 31 0, v0x1326ef4e0_0;  alias, 1 drivers
v0x1326cb8a0_0 .net "rs1_data", 31 0, L_0x1326f7ab0;  alias, 1 drivers
v0x1326cb980_0 .net "rs1_data_new", 31 0, L_0x1326f9130;  1 drivers
v0x1326cba20_0 .net "rs1_fwd_ex", 1 0, v0x1326cc6e0_0;  alias, 1 drivers
v0x1326cbaf0_0 .net "rs2_data", 31 0, L_0x1326f7b90;  alias, 1 drivers
v0x1326cbcc0_0 .net "rs2_data_ex_new", 31 0, L_0x1326d2430;  alias, 1 drivers
v0x1326cbd50_0 .net "rs2_data_new", 31 0, L_0x1326f9220;  1 drivers
v0x1326cbde0_0 .net "rs2_fwd_ex", 1 0, v0x1326cc820_0;  alias, 1 drivers
v0x1326cbe70_0 .net "zero", 0 0, v0x1326c8e00_0;  1 drivers
S_0x1326c87b0 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x1326c8490;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x1326c8a30_0 .net "alu_in1", 31 0, L_0x1326f93c0;  alias, 1 drivers
v0x1326c8ae0_0 .net "alu_in2", 31 0, L_0x1326f9550;  alias, 1 drivers
v0x1326c8b90_0 .var "alu_result", 31 0;
v0x1326c8c80_0 .net "alu_type", 3 0, L_0x1326f8130;  alias, 1 drivers
v0x1326c8d30_0 .var "less_than", 0 0;
v0x1326c8e00_0 .var "zero", 0 0;
E_0x1326c89e0 .event edge, v0x1326c8c80_0, v0x1326c8a30_0, v0x1326c8ae0_0, v0x1326085d0_0;
S_0x1326c8f20 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x1326c8490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x1326f9130 .functor BUFZ 32, v0x1326c9760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326f9220 .functor BUFZ 32, v0x1326c9e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1326f9310 .functor XNOR 1, L_0x1326f8aa0, L_0x138088b08, C4<0>, C4<0>;
L_0x138088b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1326f94a0 .functor XNOR 1, L_0x1326f8ee0, L_0x138088b50, C4<0>, C4<0>;
v0x1326ca050_0 .net/2u *"_ivl_10", 0 0, L_0x138088b50;  1 drivers
v0x1326ca0f0_0 .net *"_ivl_12", 0 0, L_0x1326f94a0;  1 drivers
v0x1326ca190_0 .net/2u *"_ivl_4", 0 0, L_0x138088b08;  1 drivers
v0x1326ca220_0 .net *"_ivl_6", 0 0, L_0x1326f9310;  1 drivers
v0x1326ca2c0_0 .net "alu_src1", 0 0, L_0x1326f8aa0;  alias, 1 drivers
v0x1326ca3a0_0 .net "alu_src2", 0 0, L_0x1326f8ee0;  alias, 1 drivers
v0x1326ca440_0 .net "data_op1", 31 0, v0x1326c9760_0;  1 drivers
v0x1326ca4e0_0 .net "data_op2", 31 0, v0x1326c9e50_0;  1 drivers
v0x1326ca590_0 .net "fwd_ex1", 1 0, v0x1326cc6e0_0;  alias, 1 drivers
v0x1326ca6c0_0 .net "fwd_ex2", 1 0, v0x1326cc820_0;  alias, 1 drivers
v0x1326ca750_0 .net "imm", 31 0, L_0x1326f79d0;  alias, 1 drivers
v0x1326ca820_0 .net "op1", 31 0, L_0x1326f93c0;  alias, 1 drivers
v0x1326ca8b0_0 .net "op2", 31 0, L_0x1326f9550;  alias, 1 drivers
v0x1326ca960_0 .net "pc", 31 0, L_0x1326f7810;  alias, 1 drivers
v0x1326ca9f0_0 .net "reg_write_data_mem", 31 0, L_0x1326fafc0;  alias, 1 drivers
v0x1326caad0_0 .net "reg_write_data_wb", 31 0, v0x1326ef4e0_0;  alias, 1 drivers
v0x1326cabb0_0 .net "rs1_data", 31 0, L_0x1326f7ab0;  alias, 1 drivers
v0x1326cad40_0 .net "rs1_data_new", 31 0, L_0x1326f9130;  alias, 1 drivers
v0x1326cadd0_0 .net "rs2_data", 31 0, L_0x1326f7b90;  alias, 1 drivers
v0x1326cae60_0 .net "rs2_data_new", 31 0, L_0x1326f9220;  alias, 1 drivers
L_0x1326f93c0 .functor MUXZ 32, L_0x1326f7810, v0x1326c9760_0, L_0x1326f9310, C4<>;
L_0x1326f9550 .functor MUXZ 32, L_0x1326f79d0, v0x1326c9e50_0, L_0x1326f94a0, C4<>;
S_0x1326c92a0 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x1326c8f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1326c9530_0 .net "Data_EX", 31 0, L_0x1326f7ab0;  alias, 1 drivers
v0x1326c95f0_0 .net "Data_MEM", 31 0, L_0x1326fafc0;  alias, 1 drivers
v0x1326c96a0_0 .net "Data_WB", 31 0, v0x1326ef4e0_0;  alias, 1 drivers
v0x1326c9760_0 .var "Data_out", 31 0;
v0x1326c9810_0 .net "fwd_ex", 1 0, v0x1326cc6e0_0;  alias, 1 drivers
E_0x1326c94e0 .event edge, v0x1326c9810_0, v0x1326c9530_0, v0x1326c95f0_0, v0x1326c96a0_0;
S_0x1326c9980 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x1326c8f20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1326c9c10_0 .net "Data_EX", 31 0, L_0x1326f7b90;  alias, 1 drivers
v0x1326c9cc0_0 .net "Data_MEM", 31 0, L_0x1326fafc0;  alias, 1 drivers
v0x1326c9d80_0 .net "Data_WB", 31 0, v0x1326ef4e0_0;  alias, 1 drivers
v0x1326c9e50_0 .var "Data_out", 31 0;
v0x1326c9ee0_0 .net "fwd_ex", 1 0, v0x1326cc820_0;  alias, 1 drivers
E_0x1326c9bc0 .event edge, v0x1326c9ee0_0, v0x1326c9c10_0, v0x1326c95f0_0, v0x1326c96a0_0;
S_0x1326cc030 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 253, 13 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x1326cc300_0 .net "rd_mem", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326cc3f0_0 .net "rd_wb", 4 0, L_0x1326fb8b0;  alias, 1 drivers
v0x1326cc490_0 .net "reg_write_mem", 0 0, L_0x1326fa060;  alias, 1 drivers
v0x1326cc580_0 .net "reg_write_wb", 0 0, L_0x1326fba10;  alias, 1 drivers
v0x1326cc610_0 .net "rs1_ex", 4 0, L_0x1326f7df0;  alias, 1 drivers
v0x1326cc6e0_0 .var "rs1_fwd_ex", 1 0;
v0x1326cc770_0 .net "rs2_ex", 4 0, L_0x1326f7f90;  alias, 1 drivers
v0x1326cc820_0 .var "rs2_fwd_ex", 1 0;
E_0x132648200/0 .event edge, v0x1326c62e0_0, v0x1326c5070_0, v0x1326cc610_0, v0x1326cc580_0;
E_0x132648200/1 .event edge, v0x1326cc3f0_0, v0x1326cc770_0;
E_0x132648200 .event/or E_0x132648200/0, E_0x132648200/1;
S_0x1326cc980 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 244, 14 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x1326cccd0_0 .net "branch_id", 0 0, L_0x1326f69f0;  alias, 1 drivers
v0x1326ccd70_0 .net "jal_id", 0 0, L_0x1326f7500;  alias, 1 drivers
v0x1326cce10_0 .net "jalr_id", 0 0, L_0x1326f75d0;  alias, 1 drivers
v0x1326ccea0_0 .net "rd_mem", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326ccf30_0 .net "reg_write_mem", 0 0, L_0x1326fa060;  alias, 1 drivers
v0x1326cd000_0 .var "rs1_fwd_id", 1 0;
v0x1326cd0a0_0 .net "rs1_id", 4 0, L_0x1326f4940;  alias, 1 drivers
v0x1326cd150_0 .var "rs2_fwd_id", 1 0;
v0x1326cd200_0 .net "rs2_id", 4 0, L_0x1326f49b0;  alias, 1 drivers
E_0x1326ccc70/0 .event edge, v0x1326c62e0_0, v0x1326cccd0_0, v0x1326c5070_0, v0x1326cd0a0_0;
E_0x1326ccc70/1 .event edge, v0x1326cce10_0, v0x1326cd200_0;
E_0x1326ccc70 .event/or E_0x1326ccc70/0, E_0x1326ccc70/1;
S_0x1326cd3f0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 229, 15 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x1326fbac0 .functor OR 1, L_0x1326f69f0, L_0x1326f75d0, C4<0>, C4<0>;
L_0x1326fbdf0 .functor OR 1, L_0x1326fbb70, L_0x1326fbc30, C4<0>, C4<0>;
L_0x1326fbea0 .functor AND 1, L_0x1326f86b0, L_0x1326fbdf0, C4<1>, C4<1>;
L_0x1326fc290 .functor OR 1, L_0x1326fbf50, L_0x1326fc0f0, C4<0>, C4<0>;
L_0x1326fc300 .functor AND 1, L_0x1326fa1c0, L_0x1326fc290, C4<1>, C4<1>;
L_0x1326fc3e0 .functor OR 1, L_0x1326fbea0, L_0x1326fc300, C4<0>, C4<0>;
L_0x1326fc4d0 .functor AND 1, L_0x1326fbac0, L_0x1326fc3e0, C4<1>, C4<1>;
L_0x1326fc600 .functor OR 1, L_0x1326f69f0, L_0x1326f75d0, C4<0>, C4<0>;
L_0x1326e3380 .functor OR 1, L_0x1326fc600, L_0x1326f7500, C4<0>, C4<0>;
L_0x1326fc8c0 .functor BUFZ 1, L_0x1326fc4d0, C4<0>, C4<0>, C4<0>;
L_0x1326fc9b0 .functor BUFZ 1, L_0x1326fc4d0, C4<0>, C4<0>, C4<0>;
L_0x1326f8760 .functor BUFZ 1, L_0x1326e3380, C4<0>, C4<0>, C4<0>;
L_0x1326f87d0 .functor BUFZ 1, L_0x1326fc4d0, C4<0>, C4<0>, C4<0>;
v0x1326cd820_0 .net *"_ivl_1", 0 0, L_0x1326fbac0;  1 drivers
v0x1326cd8d0_0 .net *"_ivl_10", 0 0, L_0x1326fbf50;  1 drivers
v0x1326cd970_0 .net *"_ivl_12", 0 0, L_0x1326fc0f0;  1 drivers
v0x1326cda00_0 .net *"_ivl_15", 0 0, L_0x1326fc290;  1 drivers
v0x1326cdaa0_0 .net *"_ivl_17", 0 0, L_0x1326fc300;  1 drivers
v0x1326cdb80_0 .net *"_ivl_19", 0 0, L_0x1326fc3e0;  1 drivers
v0x1326cdc20_0 .net *"_ivl_2", 0 0, L_0x1326fbb70;  1 drivers
v0x1326cdcc0_0 .net *"_ivl_23", 0 0, L_0x1326fc600;  1 drivers
v0x1326cdd60_0 .net *"_ivl_4", 0 0, L_0x1326fbc30;  1 drivers
v0x1326cde70_0 .net *"_ivl_7", 0 0, L_0x1326fbdf0;  1 drivers
v0x1326cdf00_0 .net *"_ivl_9", 0 0, L_0x1326fbea0;  1 drivers
v0x1326cdfa0_0 .net "branch_id", 0 0, L_0x1326f69f0;  alias, 1 drivers
v0x1326ce050_0 .net "bubble", 0 0, L_0x1326e3380;  1 drivers
v0x1326ce0e0_0 .net "bubble_ex", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326ce170_0 .net "bubble_id", 0 0, L_0x1326f8760;  alias, 1 drivers
v0x1326ce200_0 .net "bubble_if", 0 0, L_0x138089210;  alias, 1 drivers
v0x1326ce290_0 .net "bubble_mem", 0 0, L_0x138089258;  alias, 1 drivers
v0x1326ce420_0 .net "bubble_wb", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ce4b0_0 .net "jal_id", 0 0, L_0x1326f7500;  alias, 1 drivers
v0x1326ce560_0 .net "jalr_id", 0 0, L_0x1326f75d0;  alias, 1 drivers
v0x1326ce5f0_0 .net "mem_read_ex", 0 0, L_0x1326f8d80;  alias, 1 drivers
v0x1326ce680_0 .net "mem_read_mem", 0 0, L_0x1326fa1c0;  alias, 1 drivers
v0x1326ce750_0 .net "pc_src_id", 0 0, v0x1326e11e0_0;  alias, 1 drivers
v0x1326ce7e0_0 .net "rd_ex", 4 0, L_0x1326f7c90;  alias, 1 drivers
v0x1326ce8b0_0 .net "rd_mem", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326ce9c0_0 .net "reg_write_ex", 0 0, L_0x1326f86b0;  alias, 1 drivers
v0x1326cea50_0 .net "rs1_id", 4 0, L_0x1326f4940;  alias, 1 drivers
v0x1326ceae0_0 .net "rs2_id", 4 0, L_0x1326f49b0;  alias, 1 drivers
v0x1326ceb70_0 .net "rst", 0 0, v0x1326f4260_0;  alias, 1 drivers
v0x1326cec00_0 .net "stall", 0 0, L_0x1326fc4d0;  1 drivers
v0x1326cec90_0 .net "stall_ex", 0 0, L_0x138089138;  alias, 1 drivers
v0x1326ced20_0 .net "stall_id", 0 0, L_0x1326fc9b0;  alias, 1 drivers
v0x1326cedb0_0 .net "stall_if", 0 0, L_0x1326fc8c0;  alias, 1 drivers
v0x1326ce320_0 .net "stall_mem", 0 0, L_0x138089180;  alias, 1 drivers
v0x1326cf040_0 .net "stall_wb", 0 0, L_0x1380891c8;  alias, 1 drivers
L_0x1326fbb70 .cmp/eq 5, L_0x1326f7c90, L_0x1326f4940;
L_0x1326fbc30 .cmp/eq 5, L_0x1326f7c90, L_0x1326f49b0;
L_0x1326fbf50 .cmp/eq 5, L_0x1326fa480, L_0x1326f4940;
L_0x1326fc0f0 .cmp/eq 5, L_0x1326fa480, L_0x1326f49b0;
S_0x1326cf280 .scope module, "id_ex" "ID_EX" 6 99, 16 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x1326da7d0_0 .net "alu_src1_ex", 0 0, L_0x1326f8aa0;  alias, 1 drivers
v0x1326da860_0 .net "alu_src1_id", 0 0, v0x1326dcf70_0;  alias, 1 drivers
v0x1326da8f0_0 .net "alu_src2_ex", 0 0, L_0x1326f8ee0;  alias, 1 drivers
v0x1326da9a0_0 .net "alu_src2_id", 0 0, v0x1326dd060_0;  alias, 1 drivers
v0x1326daa50_0 .net "alu_type_ex", 3 0, L_0x1326f8130;  alias, 1 drivers
v0x1326dab20_0 .net "alu_type_id", 3 0, v0x1326dd130_0;  alias, 1 drivers
v0x1326dabb0_0 .net "branch_ex", 0 0, L_0x1326f8c00;  1 drivers
v0x1326dac40_0 .net "branch_id", 0 0, L_0x1326f69f0;  alias, 1 drivers
v0x1326dacd0_0 .net "bubble_ex", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326dade0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d1880_0 .net "imm_ex", 31 0, L_0x1326f79d0;  alias, 1 drivers
v0x1326d1910_0 .net "imm_id", 31 0, v0x1326e0210_0;  alias, 1 drivers
v0x1326d19c0_0 .net "instr_funct3_ex", 2 0, L_0x1326f8290;  alias, 1 drivers
v0x1326dae70_0 .net "instr_funct3_id", 2 0, L_0x1326f7640;  alias, 1 drivers
v0x1326daf00_0 .net "jal_ex", 0 0, L_0x1326f9040;  1 drivers
v0x1326daf90_0 .net "jal_id", 0 0, L_0x1326f7500;  alias, 1 drivers
v0x1326db020_0 .net "jalr_ex", 0 0, L_0x1326f8960;  1 drivers
v0x1326db1b0_0 .net "jalr_id", 0 0, L_0x1326f75d0;  alias, 1 drivers
v0x1326db240_0 .net "mem_read_ex", 0 0, L_0x1326f8d80;  alias, 1 drivers
v0x1326db2d0_0 .net "mem_read_id", 0 0, v0x1326ddfb0_0;  alias, 1 drivers
v0x1326db380_0 .net "mem_write_ex", 0 0, L_0x1326f8550;  alias, 1 drivers
v0x1326db410_0 .net "mem_write_id", 0 0, v0x1326de0c0_0;  alias, 1 drivers
v0x1326db4a0_0 .net "pc_ex", 31 0, L_0x1326f7810;  alias, 1 drivers
v0x1326db530_0 .net "pc_id", 31 0, L_0x1326f4620;  alias, 1 drivers
v0x1326db5c0_0 .net "pc_plus4_ex", 31 0, L_0x1326f78f0;  alias, 1 drivers
v0x1326db650_0 .net "pc_plus4_id", 31 0, L_0x1326f47a0;  alias, 1 drivers
v0x1326db700_0 .net "rd_ex", 4 0, L_0x1326f7c90;  alias, 1 drivers
v0x1326db810_0 .net "rd_id", 4 0, L_0x1326f4850;  alias, 1 drivers
v0x1326db8c0_0 .net "reg_src_ex", 1 0, L_0x1326f83f0;  alias, 1 drivers
v0x1326db950_0 .net "reg_src_id", 1 0, v0x1326de220_0;  alias, 1 drivers
v0x1326db9e0_0 .net "reg_write_ex", 0 0, L_0x1326f86b0;  alias, 1 drivers
v0x1326dbaf0_0 .net "reg_write_id", 0 0, v0x1326de380_0;  alias, 1 drivers
v0x1326dbb80_0 .net "rs1_data_ex", 31 0, L_0x1326f7ab0;  alias, 1 drivers
v0x1326dbe10_0 .net "rs1_data_id", 31 0, L_0x1326f7150;  alias, 1 drivers
v0x1326dbea0_0 .net "rs1_ex", 4 0, L_0x1326f7df0;  alias, 1 drivers
v0x1326dbf30_0 .net "rs1_id", 4 0, L_0x1326f4940;  alias, 1 drivers
v0x1326dbfc0_0 .net "rs2_data_ex", 31 0, L_0x1326f7b90;  alias, 1 drivers
v0x1326dc050_0 .net "rs2_data_id", 31 0, L_0x1326f7240;  alias, 1 drivers
v0x1326dc0e0_0 .net "rs2_ex", 4 0, L_0x1326f7f90;  alias, 1 drivers
v0x1326dc170_0 .net "rs2_id", 4 0, L_0x1326f49b0;  alias, 1 drivers
v0x1326dc210_0 .net "stall_ex", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326cf900 .scope module, "ID_EX_alu_src1" "PipeDff" 16 41, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326cfad0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f8aa0 .functor BUFZ 1, v0x1326cff50_0, C4<0>, C4<0>, C4<0>;
v0x1326cfc80_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326cfd10_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326cfda0_0 .net "data_in", 0 0, v0x1326dcf70_0;  alias, 1 drivers
v0x1326cfe30_0 .net "data_out", 0 0, L_0x1326f8aa0;  alias, 1 drivers
v0x1326cfec0_0 .net "data_out_wire", 0 0, v0x1326cff50_0;  1 drivers
v0x1326cff50_0 .var "data_reg", 0 0;
L_0x1380889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326cffe0_0 .net "default_val", 0 0, L_0x1380889a0;  1 drivers
v0x1326d0090_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d01a0 .scope module, "ID_EX_alu_src2" "PipeDff" 16 44, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d0370 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f8ee0 .functor BUFZ 1, v0x1326d0880_0, C4<0>, C4<0>, C4<0>;
v0x1326d0530_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d0600_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d0690_0 .net "data_in", 0 0, v0x1326dd060_0;  alias, 1 drivers
v0x1326d0720_0 .net "data_out", 0 0, L_0x1326f8ee0;  alias, 1 drivers
v0x1326d07b0_0 .net "data_out_wire", 0 0, v0x1326d0880_0;  1 drivers
v0x1326d0880_0 .var "data_reg", 0 0;
L_0x138088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d0910_0 .net "default_val", 0 0, L_0x138088a78;  1 drivers
v0x1326d09b0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d0af0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x1326d0cb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x1326f8130 .functor BUFZ 4, v0x1326d1180_0, C4<0000>, C4<0000>, C4<0000>;
v0x1326d0e70_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d0f00_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d0f90_0 .net "data_in", 3 0, v0x1326dd130_0;  alias, 1 drivers
v0x1326d1020_0 .net "data_out", 3 0, L_0x1326f8130;  alias, 1 drivers
v0x1326d10b0_0 .net "data_out_wire", 3 0, v0x1326d1180_0;  1 drivers
v0x1326d1180_0 .var "data_reg", 3 0;
L_0x1380887f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1326d1220_0 .net "default_val", 3 0, L_0x1380887f0;  1 drivers
v0x1326d12d0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d13f0 .scope module, "ID_EX_branch" "PipeDff" 16 42, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d15b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f8c00 .functor BUFZ 1, v0x1326d1be0_0, C4<0>, C4<0>, C4<0>;
v0x1326d1740_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d17e0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326c4ee0_0 .net "data_in", 0 0, L_0x1326f69f0;  alias, 1 drivers
v0x1326d1a80_0 .net "data_out", 0 0, L_0x1326f8c00;  alias, 1 drivers
v0x1326d1b10_0 .net "data_out_wire", 0 0, v0x1326d1be0_0;  1 drivers
v0x1326d1be0_0 .var "data_reg", 0 0;
L_0x1380889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d1c70_0 .net "default_val", 0 0, L_0x1380889e8;  1 drivers
v0x1326d1d00_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d1e80 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326d2040 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f79d0 .functor BUFZ 32, v0x1326d2540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326d21d0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d2270_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d2310_0 .net "data_in", 31 0, v0x1326e0210_0;  alias, 1 drivers
v0x1326d23a0_0 .net "data_out", 31 0, L_0x1326f79d0;  alias, 1 drivers
v0x1326d24b0_0 .net "data_out_wire", 31 0, v0x1326d2540_0;  1 drivers
v0x1326d2540_0 .var "data_reg", 31 0;
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326d25d0_0 .net "default_val", 31 0, L_0x138088640;  1 drivers
v0x1326d2670_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d2790 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1326d2950 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x1326f8290 .functor BUFZ 3, v0x1326d2e10_0, C4<000>, C4<000>, C4<000>;
v0x1326d2ae0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d2b80_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d2c20_0 .net "data_in", 2 0, L_0x1326f7640;  alias, 1 drivers
v0x1326d2cb0_0 .net "data_out", 2 0, L_0x1326f8290;  alias, 1 drivers
v0x1326d2d40_0 .net "data_out_wire", 2 0, v0x1326d2e10_0;  1 drivers
v0x1326d2e10_0 .var "data_reg", 2 0;
L_0x138088838 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1326d2eb0_0 .net "default_val", 2 0, L_0x138088838;  1 drivers
v0x1326d2f60_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d3080 .scope module, "ID_EX_jal" "PipeDff" 16 45, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d3240 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f9040 .functor BUFZ 1, v0x1326d3700_0, C4<0>, C4<0>, C4<0>;
v0x1326d33d0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d3470_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d3510_0 .net "data_in", 0 0, L_0x1326f7500;  alias, 1 drivers
v0x1326d35a0_0 .net "data_out", 0 0, L_0x1326f9040;  alias, 1 drivers
v0x1326d3630_0 .net "data_out_wire", 0 0, v0x1326d3700_0;  1 drivers
v0x1326d3700_0 .var "data_reg", 0 0;
L_0x138088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d37a0_0 .net "default_val", 0 0, L_0x138088ac0;  1 drivers
v0x1326d3850_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d3970 .scope module, "ID_EX_jalr" "PipeDff" 16 40, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d3b30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f8960 .functor BUFZ 1, v0x1326d40a0_0, C4<0>, C4<0>, C4<0>;
v0x1326d3cc0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d3e60_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d3ef0_0 .net "data_in", 0 0, L_0x1326f75d0;  alias, 1 drivers
v0x1326d3f80_0 .net "data_out", 0 0, L_0x1326f8960;  alias, 1 drivers
v0x1326d4010_0 .net "data_out_wire", 0 0, v0x1326d40a0_0;  1 drivers
v0x1326d40a0_0 .var "data_reg", 0 0;
L_0x138088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d4130_0 .net "default_val", 0 0, L_0x138088958;  1 drivers
v0x1326d41c0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d43c0 .scope module, "ID_EX_mem_read" "PipeDff" 16 43, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d0a40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f8d80 .functor BUFZ 1, v0x1326d49f0_0, C4<0>, C4<0>, C4<0>;
v0x1326d4700_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d4790_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d4830_0 .net "data_in", 0 0, v0x1326ddfb0_0;  alias, 1 drivers
v0x1326d48c0_0 .net "data_out", 0 0, L_0x1326f8d80;  alias, 1 drivers
v0x1326d4950_0 .net "data_out_wire", 0 0, v0x1326d49f0_0;  1 drivers
v0x1326d49f0_0 .var "data_reg", 0 0;
L_0x138088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d4aa0_0 .net "default_val", 0 0, L_0x138088a30;  1 drivers
v0x1326d4b50_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d4c70 .scope module, "ID_EX_mem_write" "PipeDff" 16 38, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d4e30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f8550 .functor BUFZ 1, v0x1326d52f0_0, C4<0>, C4<0>, C4<0>;
v0x1326d4fc0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d5060_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d5100_0 .net "data_in", 0 0, v0x1326de0c0_0;  alias, 1 drivers
v0x1326d5190_0 .net "data_out", 0 0, L_0x1326f8550;  alias, 1 drivers
v0x1326d5220_0 .net "data_out_wire", 0 0, v0x1326d52f0_0;  1 drivers
v0x1326d52f0_0 .var "data_reg", 0 0;
L_0x1380888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d5390_0 .net "default_val", 0 0, L_0x1380888c8;  1 drivers
v0x1326d5440_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d5560 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326d5720 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f7810 .functor BUFZ 32, v0x1326d5be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326d58b0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d5950_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d59f0_0 .net "data_in", 31 0, L_0x1326f4620;  alias, 1 drivers
v0x1326d5a80_0 .net "data_out", 31 0, L_0x1326f7810;  alias, 1 drivers
v0x1326d5b10_0 .net "data_out_wire", 31 0, v0x1326d5be0_0;  1 drivers
v0x1326d5be0_0 .var "data_reg", 31 0;
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326d5c80_0 .net "default_val", 31 0, L_0x1380885b0;  1 drivers
v0x1326d5d30_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d5e50 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326d6010 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f78f0 .functor BUFZ 32, v0x1326d64d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326d61a0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d6240_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d62e0_0 .net "data_in", 31 0, L_0x1326f47a0;  alias, 1 drivers
v0x1326d6370_0 .net "data_out", 31 0, L_0x1326f78f0;  alias, 1 drivers
v0x1326d6400_0 .net "data_out_wire", 31 0, v0x1326d64d0_0;  1 drivers
v0x1326d64d0_0 .var "data_reg", 31 0;
L_0x1380885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326d6570_0 .net "default_val", 31 0, L_0x1380885f8;  1 drivers
v0x1326d6620_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d6740 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1326d6900 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1326f7c90 .functor BUFZ 5, v0x1326d6d90_0, C4<00000>, C4<00000>, C4<00000>;
v0x1326d6a90_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d6b30_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d6bd0_0 .net "data_in", 4 0, L_0x1326f4850;  alias, 1 drivers
v0x1326d6c60_0 .net "data_out", 4 0, L_0x1326f7c90;  alias, 1 drivers
v0x1326d6cf0_0 .net "data_out_wire", 4 0, v0x1326d6d90_0;  1 drivers
v0x1326d6d90_0 .var "data_reg", 4 0;
L_0x138088718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1326d6e40_0 .net "default_val", 4 0, L_0x138088718;  1 drivers
v0x1326d6ef0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d7010 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1326d71d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1326f83f0 .functor BUFZ 2, v0x1326d7690_0, C4<00>, C4<00>, C4<00>;
v0x1326d7360_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d7400_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d74a0_0 .net "data_in", 1 0, v0x1326de220_0;  alias, 1 drivers
v0x1326d7530_0 .net "data_out", 1 0, L_0x1326f83f0;  alias, 1 drivers
v0x1326d75c0_0 .net "data_out_wire", 1 0, v0x1326d7690_0;  1 drivers
v0x1326d7690_0 .var "data_reg", 1 0;
L_0x138088880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326d7730_0 .net "default_val", 1 0, L_0x138088880;  1 drivers
v0x1326d77e0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d7900 .scope module, "ID_EX_reg_write" "PipeDff" 16 39, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326d7ac0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326f86b0 .functor BUFZ 1, v0x1326d7f50_0, C4<0>, C4<0>, C4<0>;
v0x1326d7c50_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d7cf0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d7d90_0 .net "data_in", 0 0, v0x1326de380_0;  alias, 1 drivers
v0x1326d7e20_0 .net "data_out", 0 0, L_0x1326f86b0;  alias, 1 drivers
v0x1326d7eb0_0 .net "data_out_wire", 0 0, v0x1326d7f50_0;  1 drivers
v0x1326d7f50_0 .var "data_reg", 0 0;
L_0x138088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326d8000_0 .net "default_val", 0 0, L_0x138088910;  1 drivers
v0x1326d80b0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d81d0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1326d8390 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1326f7df0 .functor BUFZ 5, v0x1326d8970_0, C4<00000>, C4<00000>, C4<00000>;
v0x1326d8520_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d3d60_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d87c0_0 .net "data_in", 4 0, L_0x1326f4940;  alias, 1 drivers
v0x1326d8850_0 .net "data_out", 4 0, L_0x1326f7df0;  alias, 1 drivers
v0x1326d88e0_0 .net "data_out_wire", 4 0, v0x1326d8970_0;  1 drivers
v0x1326d8970_0 .var "data_reg", 4 0;
L_0x138088760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1326d8a00_0 .net "default_val", 4 0, L_0x138088760;  1 drivers
v0x1326d8aa0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d8d30 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326d8fa0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f7ab0 .functor BUFZ 32, v0x1326d9390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326d90b0_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d9140_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d91d0_0 .net "data_in", 31 0, L_0x1326f7150;  alias, 1 drivers
v0x1326d9260_0 .net "data_out", 31 0, L_0x1326f7ab0;  alias, 1 drivers
v0x1326d92f0_0 .net "data_out_wire", 31 0, v0x1326d9390_0;  1 drivers
v0x1326d9390_0 .var "data_reg", 31 0;
L_0x138088688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326d9440_0 .net "default_val", 31 0, L_0x138088688;  1 drivers
v0x1326d94f0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d9610 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1326d97d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1326f7f90 .functor BUFZ 5, v0x1326d9c90_0, C4<00000>, C4<00000>, C4<00000>;
v0x1326d9960_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326d9a00_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326d9aa0_0 .net "data_in", 4 0, L_0x1326f49b0;  alias, 1 drivers
v0x1326d9b30_0 .net "data_out", 4 0, L_0x1326f7f90;  alias, 1 drivers
v0x1326d9bc0_0 .net "data_out_wire", 4 0, v0x1326d9c90_0;  1 drivers
v0x1326d9c90_0 .var "data_reg", 4 0;
L_0x1380887a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1326d9d30_0 .net "default_val", 4 0, L_0x1380887a8;  1 drivers
v0x1326d9de0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326d9f00 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x1326cf280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326da0c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f7b90 .functor BUFZ 32, v0x1326da550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326da250_0 .net "bubble", 0 0, L_0x1326f87d0;  alias, 1 drivers
v0x1326da2f0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326da390_0 .net "data_in", 31 0, L_0x1326f7240;  alias, 1 drivers
v0x1326da420_0 .net "data_out", 31 0, L_0x1326f7b90;  alias, 1 drivers
v0x1326da4b0_0 .net "data_out_wire", 31 0, v0x1326da550_0;  1 drivers
v0x1326da550_0 .var "data_reg", 31 0;
L_0x1380886d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326da600_0 .net "default_val", 31 0, L_0x1380886d0;  1 drivers
v0x1326da6b0_0 .net "stall", 0 0, L_0x138089138;  alias, 1 drivers
S_0x1326dc630 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /INPUT 1 "stall_id";
    .port_info 11 /INPUT 1 "bubble_id";
    .port_info 12 /OUTPUT 1 "pc_src";
    .port_info 13 /OUTPUT 2 "reg_src";
    .port_info 14 /OUTPUT 1 "alu_src1";
    .port_info 15 /OUTPUT 1 "alu_src2";
    .port_info 16 /OUTPUT 1 "mem_read";
    .port_info 17 /OUTPUT 1 "mem_write";
    .port_info 18 /OUTPUT 1 "reg_write_out";
    .port_info 19 /OUTPUT 32 "rs1_data";
    .port_info 20 /OUTPUT 32 "rs2_data";
    .port_info 21 /OUTPUT 32 "imm";
    .port_info 22 /OUTPUT 32 "new_pc";
    .port_info 23 /OUTPUT 3 "branch_type";
    .port_info 24 /OUTPUT 3 "load_type";
    .port_info 25 /OUTPUT 3 "store_type";
    .port_info 26 /OUTPUT 3 "instr_funct3";
    .port_info 27 /OUTPUT 4 "alu_type";
    .port_info 28 /OUTPUT 5 "rd";
    .port_info 29 /OUTPUT 5 "rs1";
    .port_info 30 /OUTPUT 5 "rs2";
    .port_info 31 /OUTPUT 1 "branch";
    .port_info 32 /OUTPUT 1 "jal";
    .port_info 33 /OUTPUT 1 "jalr";
L_0x1326f4850 .functor BUFZ 5, v0x1326de2f0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1326f4940 .functor BUFZ 5, v0x1326de450_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1326f49b0 .functor BUFZ 5, v0x1326de4e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1326f4bb0 .functor OR 1, L_0x1326fba10, L_0x1326f4a90, C4<0>, C4<0>;
L_0x1326f4dc0 .functor OR 1, L_0x1326f4bb0, L_0x1326f4c80, C4<0>, C4<0>;
L_0x1326e5dc0 .functor BUFZ 32, v0x1326ef4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326f5450 .functor BUFZ 5, L_0x1326fb8b0, C4<00000>, C4<00000>, C4<00000>;
RS_0x138056550 .resolv tri, L_0x1326f61d0, L_0x1326f6810;
L_0x1326f7150 .functor BUFZ 32, RS_0x138056550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x138056580 .resolv tri, L_0x1326f6410, L_0x1326f6950;
L_0x1326f7240 .functor BUFZ 32, RS_0x138056580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1326f69f0 .functor BUFZ 1, v0x1326dda10_0, C4<0>, C4<0>, C4<0>;
L_0x1326f7500 .functor BUFZ 1, v0x1326dddc0_0, C4<0>, C4<0>, C4<0>;
L_0x1326f75d0 .functor BUFZ 1, v0x1326dde60_0, C4<0>, C4<0>, C4<0>;
L_0x1326f7640 .functor BUFZ 3, v0x1326ddce0_0, C4<000>, C4<000>, C4<000>;
v0x1326e2ab0_0 .net "R_Addr1", 4 0, v0x1326de450_0;  1 drivers
v0x1326e2b60_0 .net "R_Addr2", 4 0, v0x1326de4e0_0;  1 drivers
v0x1326e2c40_0 .net "W_Addr", 4 0, v0x1326de2f0_0;  1 drivers
v0x1326e2cd0_0 .net *"_ivl_11", 0 0, L_0x1326f4bb0;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326e2d60_0 .net/2u *"_ivl_12", 1 0, L_0x138088178;  1 drivers
v0x1326e2e50_0 .net *"_ivl_14", 0 0, L_0x1326f4c80;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326e2ef0_0 .net/2u *"_ivl_6", 1 0, L_0x138088130;  1 drivers
v0x1326e2fa0_0 .net *"_ivl_8", 0 0, L_0x1326f4a90;  1 drivers
v0x1326e3040_0 .net "alu_src1", 0 0, v0x1326dcf70_0;  alias, 1 drivers
v0x1326e3150_0 .net "alu_src2", 0 0, v0x1326dd060_0;  alias, 1 drivers
v0x1326e31e0_0 .net "alu_type", 3 0, v0x1326dd130_0;  alias, 1 drivers
v0x1326e32f0_0 .net "branch", 0 0, L_0x1326f69f0;  alias, 1 drivers
v0x1326e3400_0 .net "branch_inn", 0 0, v0x1326dda10_0;  1 drivers
v0x1326e3490_0 .net "branch_type", 2 0, L_0x1326f4f20;  1 drivers
v0x1326e3520_0 .net "bubble_id", 0 0, L_0x1326f8760;  alias, 1 drivers
v0x1326e35b0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e3640_0 .net "funct3_inn", 2 0, v0x1326ddce0_0;  1 drivers
v0x1326e37d0_0 .net "imm", 31 0, v0x1326e0210_0;  alias, 1 drivers
v0x1326e3860_0 .net "instr", 31 0, L_0x1326f4540;  alias, 1 drivers
v0x1326e38f0_0 .net "instr_funct3", 2 0, L_0x1326f7640;  alias, 1 drivers
v0x1326e3980_0 .net "jal", 0 0, L_0x1326f7500;  alias, 1 drivers
v0x1326e3a90_0 .net "jal_inn", 0 0, v0x1326dddc0_0;  1 drivers
v0x1326e3b20_0 .net "jalr", 0 0, L_0x1326f75d0;  alias, 1 drivers
v0x1326e3c30_0 .net "jalr_inn", 0 0, v0x1326dde60_0;  1 drivers
v0x1326e3cc0_0 .net "less_than", 0 0, L_0x1326f70b0;  1 drivers
v0x1326e3d50_0 .net "load_type", 2 0, L_0x1326f4f90;  1 drivers
v0x1326e3de0_0 .net "mem_read", 0 0, v0x1326ddfb0_0;  alias, 1 drivers
v0x1326e3e70_0 .net "mem_write", 0 0, v0x1326de0c0_0;  alias, 1 drivers
v0x1326e3f00_0 .net "new_pc", 31 0, v0x1326e0ec0_0;  alias, 1 drivers
v0x1326e3f90_0 .net "pc", 31 0, L_0x1326f4620;  alias, 1 drivers
v0x1326e4020_0 .net "pc_plus4", 31 0, L_0x1326f47a0;  alias, 1 drivers
v0x1326e40b0_0 .net "pc_src", 0 0, v0x1326e11e0_0;  alias, 1 drivers
v0x1326e4180_0 .net "rd", 4 0, L_0x1326f4850;  alias, 1 drivers
v0x1326e3710_0 .net "rd_wb", 4 0, L_0x1326fb8b0;  alias, 1 drivers
v0x1326e4410_0 .net "reg_src", 1 0, v0x1326de220_0;  alias, 1 drivers
v0x1326e44a0_0 .net "reg_write_addr", 4 0, L_0x1326f5450;  1 drivers
v0x1326e4530_0 .net "reg_write_data_chosen", 31 0, L_0x1326e5dc0;  1 drivers
v0x1326e45c0_0 .net "reg_write_data_mem", 31 0, L_0x1326fafc0;  alias, 1 drivers
v0x1326e4650_0 .net "reg_write_data_wb", 31 0, v0x1326ef4e0_0;  alias, 1 drivers
v0x1326e4760_0 .net "reg_write_enable", 0 0, L_0x1326f4dc0;  1 drivers
v0x1326e47f0_0 .net "reg_write_in", 0 0, L_0x1326fba10;  alias, 1 drivers
v0x1326e4880_0 .net "reg_write_out", 0 0, v0x1326de380_0;  alias, 1 drivers
v0x1326e4910_0 .net "rs1", 4 0, L_0x1326f4940;  alias, 1 drivers
v0x1326e4a20_0 .net "rs1_data", 31 0, L_0x1326f7150;  alias, 1 drivers
v0x1326e4ab0_0 .net8 "rs1_data_new", 31 0, RS_0x138056550;  2 drivers
v0x1326e4b40_0 .net "rs1_data_old", 31 0, L_0x1326f5a00;  1 drivers
v0x1326e4c10_0 .net "rs1_fwd_id", 1 0, v0x1326cd000_0;  alias, 1 drivers
v0x1326e4ce0_0 .net "rs2", 4 0, L_0x1326f49b0;  alias, 1 drivers
v0x1326e4df0_0 .net "rs2_data", 31 0, L_0x1326f7240;  alias, 1 drivers
v0x1326e4e80_0 .net8 "rs2_data_new", 31 0, RS_0x138056580;  2 drivers
v0x1326e4f50_0 .net "rs2_data_old", 31 0, L_0x1326f5f90;  1 drivers
v0x1326e5020_0 .net "rs2_fwd_id", 1 0, v0x1326cd150_0;  alias, 1 drivers
v0x1326e50f0_0 .net "stall_id", 0 0, L_0x1326fc9b0;  alias, 1 drivers
v0x1326e5180_0 .net "store_type", 2 0, L_0x1326f5080;  1 drivers
v0x1326e5210_0 .net "zero", 0 0, L_0x1326f6a70;  1 drivers
L_0x1326f4a90 .cmp/ne 2, v0x1326cd000_0, L_0x138088130;
L_0x1326f4c80 .cmp/ne 2, v0x1326cd150_0, L_0x138088178;
S_0x1326dcbe0 .scope module, "ID_ALU_Control" "ALUControl" 17 67, 18 3 0, S_0x1326dc630;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x1326dce00_0 .net8 "R_Data1", 31 0, RS_0x138056550;  alias, 2 drivers
v0x1326dcec0_0 .net8 "R_Data2", 31 0, RS_0x138056580;  alias, 2 drivers
v0x1326dcf70_0 .var "alu_src1", 0 0;
v0x1326dd060_0 .var "alu_src2", 0 0;
v0x1326dd130_0 .var "alu_type", 3 0;
v0x1326dd240_0 .net "funct3", 2 0, L_0x1326f52d0;  1 drivers
v0x1326dd2d0_0 .net "funct7", 6 0, L_0x1326f5370;  1 drivers
v0x1326dd360_0 .net "imm", 31 0, v0x1326e0210_0;  alias, 1 drivers
v0x1326dd430_0 .net "instr", 31 0, L_0x1326f4540;  alias, 1 drivers
v0x1326dd540_0 .net "opcode", 6 0, L_0x1326f5130;  1 drivers
E_0x1326cf530 .event edge, v0x1326dd540_0, v0x1326dd240_0, v0x1326dd2d0_0;
L_0x1326f5130 .part L_0x1326f4540, 0, 7;
L_0x1326f52d0 .part L_0x1326f4540, 12, 3;
L_0x1326f5370 .part L_0x1326f4540, 25, 7;
S_0x1326dd630 .scope module, "ID_Control_Unit" "ControlUnit" 17 47, 19 3 0, S_0x1326dc630;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x1326f4f20 .functor BUFZ 3, v0x1326ddb60_0, C4<000>, C4<000>, C4<000>;
L_0x1326f4f90 .functor BUFZ 3, v0x1326ddb60_0, C4<000>, C4<000>, C4<000>;
L_0x1326f5080 .functor BUFZ 3, v0x1326ddb60_0, C4<000>, C4<000>, C4<000>;
v0x1326dda10_0 .var "branch", 0 0;
v0x1326ddab0_0 .net "branch_type", 2 0, L_0x1326f4f20;  alias, 1 drivers
v0x1326ddb60_0 .var "funct3", 2 0;
v0x1326ddc20_0 .net "instr", 31 0, L_0x1326f4540;  alias, 1 drivers
v0x1326ddce0_0 .var "instr_funct3", 2 0;
v0x1326dddc0_0 .var "jal", 0 0;
v0x1326dde60_0 .var "jalr", 0 0;
v0x1326ddf00_0 .net "load_type", 2 0, L_0x1326f4f90;  alias, 1 drivers
v0x1326ddfb0_0 .var "mem_read", 0 0;
v0x1326de0c0_0 .var "mem_write", 0 0;
v0x1326de190_0 .var "opcode", 6 0;
v0x1326de220_0 .var "reg_src", 1 0;
v0x1326de2f0_0 .var "reg_write_addr", 4 0;
v0x1326de380_0 .var "reg_write_enable", 0 0;
v0x1326de450_0 .var "rs1_read_addr", 4 0;
v0x1326de4e0_0 .var "rs2_read_addr", 4 0;
v0x1326de580_0 .net "store_type", 2 0, L_0x1326f5080;  alias, 1 drivers
E_0x1326cf4f0 .event edge, v0x1326dd430_0, v0x1326ddb60_0, v0x1326de190_0;
S_0x1326de800 .scope module, "ID_ID_Control" "ID_Control" 17 96, 20 2 0, S_0x1326dc630;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x1326f6d10 .functor OR 1, L_0x1326f6b10, L_0x1326f6bf0, C4<0>, C4<0>;
L_0x138088400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1326deb00_0 .net/2u *"_ivl_0", 1 0, L_0x138088400;  1 drivers
L_0x138088490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1326deb90_0 .net/2u *"_ivl_12", 1 0, L_0x138088490;  1 drivers
v0x1326dec40_0 .net *"_ivl_14", 0 0, L_0x1326f6770;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1326decf0_0 .net/2u *"_ivl_18", 1 0, L_0x1380884d8;  1 drivers
v0x1326deda0_0 .net *"_ivl_2", 0 0, L_0x1326f60f0;  1 drivers
v0x1326dee80_0 .net *"_ivl_20", 0 0, L_0x1326f68b0;  1 drivers
L_0x138088520 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1326def20_0 .net/2u *"_ivl_26", 2 0, L_0x138088520;  1 drivers
v0x1326defd0_0 .net *"_ivl_28", 0 0, L_0x1326f6b10;  1 drivers
L_0x138088568 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x1326df070_0 .net/2u *"_ivl_30", 2 0, L_0x138088568;  1 drivers
v0x1326df180_0 .net *"_ivl_32", 0 0, L_0x1326f6bf0;  1 drivers
v0x1326df220_0 .net *"_ivl_35", 0 0, L_0x1326f6d10;  1 drivers
v0x1326df2c0_0 .net *"_ivl_36", 0 0, L_0x1326f6e00;  1 drivers
v0x1326df360_0 .net *"_ivl_38", 0 0, L_0x1326f6ea0;  1 drivers
L_0x138088448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1326df400_0 .net/2u *"_ivl_6", 1 0, L_0x138088448;  1 drivers
v0x1326df4b0_0 .net *"_ivl_8", 0 0, L_0x1326f6370;  1 drivers
v0x1326df550_0 .net "alu_type", 3 0, v0x1326dd130_0;  alias, 1 drivers
v0x1326df5f0_0 .net "branch", 0 0, v0x1326dda10_0;  alias, 1 drivers
v0x1326df780_0 .net "funct3", 2 0, v0x1326ddce0_0;  alias, 1 drivers
v0x1326df810_0 .net "less_than", 0 0, L_0x1326f70b0;  alias, 1 drivers
v0x1326df8a0_0 .net "reg_write_data_mem", 31 0, L_0x1326fafc0;  alias, 1 drivers
v0x1326df9b0_0 .net "rs1_data", 31 0, L_0x1326f5a00;  alias, 1 drivers
v0x1326dfa40_0 .net8 "rs1_data_update", 31 0, RS_0x138056550;  alias, 2 drivers
v0x1326dfad0_0 .net "rs1_fwd_id", 1 0, v0x1326cd000_0;  alias, 1 drivers
v0x1326dfb60_0 .net "rs2_data", 31 0, L_0x1326f5f90;  alias, 1 drivers
v0x1326dfbf0_0 .net8 "rs2_data_update", 31 0, RS_0x138056580;  alias, 2 drivers
v0x1326dfc80_0 .net "rs2_fwd_id", 1 0, v0x1326cd150_0;  alias, 1 drivers
v0x1326dfd30_0 .net "zero", 0 0, L_0x1326f6a70;  alias, 1 drivers
L_0x1326f60f0 .cmp/eq 2, v0x1326cd000_0, L_0x138088400;
L_0x1326f61d0 .functor MUXZ 32, L_0x1326f5a00, L_0x1326fafc0, L_0x1326f60f0, C4<>;
L_0x1326f6370 .cmp/eq 2, v0x1326cd150_0, L_0x138088448;
L_0x1326f6410 .functor MUXZ 32, L_0x1326f5f90, L_0x1326fafc0, L_0x1326f6370, C4<>;
L_0x1326f6770 .cmp/eq 2, v0x1326cd000_0, L_0x138088490;
L_0x1326f6810 .functor MUXZ 32, L_0x1326f5a00, L_0x1326fafc0, L_0x1326f6770, C4<>;
L_0x1326f68b0 .cmp/eq 2, v0x1326cd150_0, L_0x1380884d8;
L_0x1326f6950 .functor MUXZ 32, L_0x1326f5f90, L_0x1326fafc0, L_0x1326f68b0, C4<>;
L_0x1326f6a70 .cmp/eq 32, RS_0x138056550, RS_0x138056580;
L_0x1326f6b10 .cmp/eq 3, v0x1326ddce0_0, L_0x138088520;
L_0x1326f6bf0 .cmp/eq 3, v0x1326ddce0_0, L_0x138088568;
L_0x1326f6e00 .cmp/gt 32, RS_0x138056580, RS_0x138056550;
L_0x1326f6ea0 .cmp/gt.s 32, RS_0x138056580, RS_0x138056550;
L_0x1326f70b0 .functor MUXZ 1, L_0x1326f6ea0, L_0x1326f6e00, L_0x1326f6d10, C4<>;
S_0x1326dfee0 .scope module, "ID_Imm_Gen" "ImmGen" 17 39, 21 3 0, S_0x1326dc630;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x1326e0150_0 .var "funct3", 2 0;
v0x1326e0210_0 .var "imm", 31 0;
v0x1326e02b0_0 .var "imm12", 11 0;
v0x1326e0340_0 .var "imm20", 20 0;
v0x1326e03d0_0 .var "immtemp", 31 0;
v0x1326e04b0_0 .net "instr", 31 0, L_0x1326f4540;  alias, 1 drivers
v0x1326e0590_0 .var "opcode", 6 0;
E_0x1326e00e0/0 .event edge, v0x1326dd430_0, v0x1326e0590_0, v0x1326e0150_0, v0x1326e03d0_0;
E_0x1326e00e0/1 .event edge, v0x1326e02b0_0, v0x1326e0340_0;
E_0x1326e00e0 .event/or E_0x1326e00e0/0, E_0x1326e00e0/1;
S_0x1326e0650 .scope module, "ID_PC_EX" "PC_EX" 17 109, 22 2 0, S_0x1326dc630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x1326e0a60_0 .net "branch", 0 0, v0x1326dda10_0;  alias, 1 drivers
v0x1326e0b30_0 .net "branch_type", 2 0, L_0x1326f4f20;  alias, 1 drivers
v0x1326e0bc0_0 .net "imm", 31 0, v0x1326e0210_0;  alias, 1 drivers
v0x1326e0cd0_0 .net "jal", 0 0, v0x1326dddc0_0;  alias, 1 drivers
v0x1326e0d80_0 .net "jalr", 0 0, v0x1326dde60_0;  alias, 1 drivers
v0x1326e0e10_0 .net "less_than", 0 0, L_0x1326f70b0;  alias, 1 drivers
v0x1326e0ec0_0 .var "new_pc", 31 0;
v0x1326e0f50_0 .var "new_pc_temp", 31 0;
v0x1326e0fe0_0 .net "pc", 31 0, L_0x1326f4620;  alias, 1 drivers
v0x1326e1100_0 .net "pc_plus4", 31 0, L_0x1326f47a0;  alias, 1 drivers
v0x1326e11e0_0 .var "pc_src", 0 0;
v0x1326e1270_0 .net8 "rs1_data", 31 0, RS_0x138056550;  alias, 2 drivers
v0x1326e1340_0 .net "zero", 0 0, L_0x1326f6a70;  alias, 1 drivers
E_0x1326e09d0/0 .event edge, v0x1326dddc0_0, v0x1326d59f0_0, v0x1326d2310_0, v0x1326dde60_0;
E_0x1326e09d0/1 .event edge, v0x1326dce00_0, v0x1326dda10_0, v0x1326ddab0_0, v0x1326dfd30_0;
E_0x1326e09d0/2 .event edge, v0x1326e0f50_0, v0x1326d62e0_0, v0x1326df810_0;
E_0x1326e09d0 .event/or E_0x1326e09d0/0, E_0x1326e09d0/1, E_0x1326e09d0/2;
S_0x1326e14c0 .scope module, "ID_RegFile" "RegFile" 17 85, 23 2 0, S_0x1326dc630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x1326e17d0_0 .net *"_ivl_0", 31 0, L_0x1326f5540;  1 drivers
v0x1326e1890_0 .net *"_ivl_10", 6 0, L_0x1326f5840;  1 drivers
L_0x138088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326e1930_0 .net *"_ivl_13", 1 0, L_0x138088250;  1 drivers
L_0x138088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e19c0_0 .net/2u *"_ivl_14", 31 0, L_0x138088298;  1 drivers
v0x1326e1a50_0 .net *"_ivl_18", 31 0, L_0x1326f5b60;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e1b40_0 .net *"_ivl_21", 26 0, L_0x1380882e0;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e1bf0_0 .net/2u *"_ivl_22", 31 0, L_0x138088328;  1 drivers
v0x1326e1ca0_0 .net *"_ivl_24", 0 0, L_0x1326f5c80;  1 drivers
v0x1326e1d40_0 .net *"_ivl_26", 31 0, L_0x1326f5da0;  1 drivers
v0x1326e1e50_0 .net *"_ivl_28", 6 0, L_0x1326f5e40;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e1f00_0 .net *"_ivl_3", 26 0, L_0x1380881c0;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326e1fb0_0 .net *"_ivl_31", 1 0, L_0x138088370;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e2060_0 .net/2u *"_ivl_32", 31 0, L_0x1380883b8;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e2110_0 .net/2u *"_ivl_4", 31 0, L_0x138088208;  1 drivers
v0x1326e21c0_0 .net *"_ivl_6", 0 0, L_0x1326f5660;  1 drivers
v0x1326e2260_0 .net *"_ivl_8", 31 0, L_0x1326f5780;  1 drivers
v0x1326e2310_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e24a0_0 .var/i "i", 31 0;
v0x1326e2530_0 .net "read_addr1", 4 0, v0x1326de450_0;  alias, 1 drivers
v0x1326e25e0_0 .net "read_addr2", 4 0, v0x1326de4e0_0;  alias, 1 drivers
v0x1326e2670_0 .net "read_data1", 31 0, L_0x1326f5a00;  alias, 1 drivers
v0x1326e2700_0 .net "read_data2", 31 0, L_0x1326f5f90;  alias, 1 drivers
v0x1326e2790_0 .net "reg_write_addr", 4 0, L_0x1326f5450;  alias, 1 drivers
v0x1326e2820_0 .net "reg_write_data", 31 0, L_0x1326e5dc0;  alias, 1 drivers
v0x1326e28b0_0 .net "reg_write_enable", 0 0, L_0x1326f4dc0;  alias, 1 drivers
v0x1326e2950 .array "register_file", 31 0, 31 0;
E_0x1326e1780 .event negedge, v0x1326aaed0_0;
L_0x1326f5540 .concat [ 5 27 0 0], v0x1326de450_0, L_0x1380881c0;
L_0x1326f5660 .cmp/ne 32, L_0x1326f5540, L_0x138088208;
L_0x1326f5780 .array/port v0x1326e2950, L_0x1326f5840;
L_0x1326f5840 .concat [ 5 2 0 0], v0x1326de450_0, L_0x138088250;
L_0x1326f5a00 .functor MUXZ 32, L_0x138088298, L_0x1326f5780, L_0x1326f5660, C4<>;
L_0x1326f5b60 .concat [ 5 27 0 0], v0x1326de4e0_0, L_0x1380882e0;
L_0x1326f5c80 .cmp/ne 32, L_0x1326f5b60, L_0x138088328;
L_0x1326f5da0 .array/port v0x1326e2950, L_0x1326f5e40;
L_0x1326f5e40 .concat [ 5 2 0 0], v0x1326de4e0_0, L_0x138088370;
L_0x1326f5f90 .functor MUXZ 32, L_0x1380883b8, L_0x1326f5da0, L_0x1326f5c80, C4<>;
S_0x1326e55c0 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x1326e7400_0 .net "bubble_id", 0 0, L_0x1326f8760;  alias, 1 drivers
v0x1326e7490_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e7520_0 .net "instr_id", 31 0, L_0x1326f4540;  alias, 1 drivers
v0x1326e75b0_0 .net "instr_if", 31 0, L_0x1326fcd60;  alias, 1 drivers
v0x1326e7680_0 .net "pc_id", 31 0, L_0x1326f4620;  alias, 1 drivers
v0x1326e7750_0 .net "pc_if", 31 0, v0x1326e8840_0;  alias, 1 drivers
v0x1326e77e0_0 .net "pc_plus4_id", 31 0, L_0x1326f47a0;  alias, 1 drivers
v0x1326e7870_0 .net "pc_plus4_if", 31 0, L_0x1326f04e0;  alias, 1 drivers
v0x1326e7900_0 .net "stall_id", 0 0, L_0x1326fc9b0;  alias, 1 drivers
S_0x1326e5810 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x1326e55c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326e5980 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f4540 .functor BUFZ 32, v0x1326e5ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326e5b40_0 .net "bubble", 0 0, L_0x1326f8760;  alias, 1 drivers
v0x1326e5c10_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e5ca0_0 .net "data_in", 31 0, L_0x1326fcd60;  alias, 1 drivers
v0x1326e5d30_0 .net "data_out", 31 0, L_0x1326f4540;  alias, 1 drivers
v0x1326e5e40_0 .net "data_out_wire", 31 0, v0x1326e5ed0_0;  1 drivers
v0x1326e5ed0_0 .var "data_reg", 31 0;
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e5f60_0 .net "default_val", 31 0, L_0x138088058;  1 drivers
v0x1326e5ff0_0 .net "stall", 0 0, L_0x1326fc9b0;  alias, 1 drivers
S_0x1326e6130 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x1326e55c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326e62f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f4620 .functor BUFZ 32, v0x1326e6800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326e64b0_0 .net "bubble", 0 0, L_0x1326f8760;  alias, 1 drivers
v0x1326e6540_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e65d0_0 .net "data_in", 31 0, v0x1326e8840_0;  alias, 1 drivers
v0x1326e6660_0 .net "data_out", 31 0, L_0x1326f4620;  alias, 1 drivers
v0x1326e6770_0 .net "data_out_wire", 31 0, v0x1326e6800_0;  1 drivers
v0x1326e6800_0 .var "data_reg", 31 0;
L_0x1380880a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e6890_0 .net "default_val", 31 0, L_0x1380880a0;  1 drivers
v0x1326e6920_0 .net "stall", 0 0, L_0x1326fc9b0;  alias, 1 drivers
S_0x1326e6a40 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x1326e55c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326e6c00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326f47a0 .functor BUFZ 32, v0x1326e7120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326e6dc0_0 .net "bubble", 0 0, L_0x1326f8760;  alias, 1 drivers
v0x1326e6e50_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e6ee0_0 .net "data_in", 31 0, L_0x1326f04e0;  alias, 1 drivers
v0x1326e6f70_0 .net "data_out", 31 0, L_0x1326f47a0;  alias, 1 drivers
v0x1326e7080_0 .net "data_out_wire", 31 0, v0x1326e7120_0;  1 drivers
v0x1326e7120_0 .var "data_reg", 31 0;
L_0x1380880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326e71d0_0 .net "default_val", 31 0, L_0x1380880e8;  1 drivers
v0x1326e7280_0 .net "stall", 0 0, L_0x1326fc9b0;  alias, 1 drivers
S_0x1326e7ae0 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x1326f04e0 .functor BUFZ 32, v0x1326e8280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326e8c10_0 .net "bubble_if", 0 0, L_0x138089210;  alias, 1 drivers
v0x1326e8cb0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e8d50_0 .net "new_pc", 31 0, v0x1326e0ec0_0;  alias, 1 drivers
v0x1326e8de0_0 .net "pc", 31 0, v0x1326e8840_0;  alias, 1 drivers
L_0x138088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1326e8ef0_0 .net "pc_incre", 31 0, L_0x138088010;  1 drivers
v0x1326e8f90_0 .net "pc_plus4", 31 0, L_0x1326f04e0;  alias, 1 drivers
v0x1326e9060_0 .net "pc_plus4_inn", 31 0, v0x1326e8280_0;  1 drivers
v0x1326e9140_0 .net "pc_src", 0 0, v0x1326e11e0_0;  alias, 1 drivers
v0x1326e9250_0 .net "rst", 0 0, v0x1326f4260_0;  alias, 1 drivers
v0x1326e9360_0 .net "stall_if", 0 0, L_0x1326fc8c0;  alias, 1 drivers
S_0x1326e7d90 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x1326e7ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x1326e7f50 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x1326e8100_0 .net "op_num1", 31 0, v0x1326e8840_0;  alias, 1 drivers
v0x1326e81f0_0 .net "op_num2", 31 0, L_0x138088010;  alias, 1 drivers
v0x1326e8280_0 .var "res", 31 0;
E_0x1326e80c0 .event edge, v0x1326e65d0_0, v0x1326e81f0_0;
S_0x1326e8310 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x1326e7ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x1326e8610_0 .net "bubble_if", 0 0, L_0x138089210;  alias, 1 drivers
v0x1326e86c0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326e8750_0 .net "new_pc", 31 0, v0x1326e0ec0_0;  alias, 1 drivers
v0x1326e8840_0 .var "pc", 31 0;
v0x1326e88d0_0 .net "pc_plus4", 31 0, v0x1326e8280_0;  alias, 1 drivers
v0x1326e89a0_0 .net "pc_src", 0 0, v0x1326e11e0_0;  alias, 1 drivers
v0x1326e8a30_0 .net "rst", 0 0, v0x1326f4260_0;  alias, 1 drivers
v0x1326e8ae0_0 .net "stall_if", 0 0, L_0x1326fc8c0;  alias, 1 drivers
E_0x1326e85e0 .event posedge, v0x1326ceb70_0, v0x1326aaed0_0;
S_0x1326e9450 .scope module, "mem_module" "MEM_MODULE" 6 186, 28 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x1326e96d0_0 .net "load_type", 2 0, L_0x1326fa980;  alias, 1 drivers
v0x1326e9790_0 .var "mem2reg_data", 31 0;
v0x1326e9830_0 .net "mem_read", 0 0, L_0x1326fa1c0;  alias, 1 drivers
v0x1326e98c0_0 .net "mem_read_data", 31 0, L_0x1326fd1a0;  alias, 1 drivers
v0x1326e9970_0 .var "temp", 31 0;
E_0x1326e9670 .event edge, v0x1326c3430_0, v0x1326e96d0_0, v0x132632850_0, v0x1326e9970_0;
S_0x1326e9a80 .scope module, "mem_wb" "MEM_WB" 6 202, 29 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x1326ede70_0 .net "alu_result_mem", 31 0, L_0x1326f9980;  alias, 1 drivers
v0x1326edf00_0 .net "alu_result_wb", 31 0, L_0x1326fb3d0;  alias, 1 drivers
v0x1326edfa0_0 .net "bubble_wb", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ee150_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326ee1e0_0 .net "imm_mem", 31 0, L_0x1326f9c00;  alias, 1 drivers
v0x1326ee2b0_0 .net "imm_wb", 31 0, L_0x1326fb570;  alias, 1 drivers
v0x1326ee340_0 .net "mem2reg_data_mem", 31 0, v0x1326e9790_0;  alias, 1 drivers
v0x1326ee3d0_0 .net "mem2reg_data_wb", 31 0, L_0x1326fb270;  alias, 1 drivers
v0x1326ee460_0 .net "nxpc_wb", 31 0, o0x138059c40;  alias, 0 drivers
v0x1326ee570_0 .net "pc_plus4_mem", 31 0, L_0x1326f9aa0;  alias, 1 drivers
v0x1326ee600_0 .net "pc_plus4_wb", 31 0, L_0x1326fb710;  alias, 1 drivers
v0x1326ee6b0_0 .net "rd_mem", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326ee740_0 .net "rd_wb", 4 0, L_0x1326fb8b0;  alias, 1 drivers
v0x1326ee7d0_0 .net "reg_src_mem", 1 0, L_0x1326fa670;  alias, 1 drivers
v0x1326ee860_0 .net "reg_src_wb", 1 0, L_0x1326fb110;  alias, 1 drivers
v0x1326ee8f0_0 .net "reg_write_mem", 0 0, L_0x1326fa060;  alias, 1 drivers
v0x1326ee980_0 .net "reg_write_wb", 0 0, L_0x1326fba10;  alias, 1 drivers
v0x1326eeb10_0 .net "stall_wb", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326e9e80 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326ea050 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326fb3d0 .functor BUFZ 32, v0x1326ea550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326ea210_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ea2d0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326ea360_0 .net "data_in", 31 0, L_0x1326f9980;  alias, 1 drivers
v0x1326ea3f0_0 .net "data_out", 31 0, L_0x1326fb3d0;  alias, 1 drivers
v0x1326ea480_0 .net "data_out_wire", 31 0, v0x1326ea550_0;  1 drivers
v0x1326ea550_0 .var "data_reg", 31 0;
L_0x138088fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326ea5f0_0 .net "default_val", 31 0, L_0x138088fd0;  1 drivers
v0x1326ea6a0_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326ea7b0 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326ea980 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326fb570 .functor BUFZ 32, v0x1326eae90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326eab40_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326eac10_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326eaca0_0 .net "data_in", 31 0, L_0x1326f9c00;  alias, 1 drivers
v0x1326ead30_0 .net "data_out", 31 0, L_0x1326fb570;  alias, 1 drivers
v0x1326eadc0_0 .net "data_out_wire", 31 0, v0x1326eae90_0;  1 drivers
v0x1326eae90_0 .var "data_reg", 31 0;
L_0x138089018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326eaf20_0 .net "default_val", 31 0, L_0x138089018;  1 drivers
v0x1326eafc0_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326eb100 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326eb2c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326fb270 .functor BUFZ 32, v0x1326eb770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326eb480_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326eb510_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326eb5a0_0 .net "data_in", 31 0, v0x1326e9790_0;  alias, 1 drivers
v0x1326eb630_0 .net "data_out", 31 0, L_0x1326fb270;  alias, 1 drivers
v0x1326eb6c0_0 .net "data_out_wire", 31 0, v0x1326eb770_0;  1 drivers
v0x1326eb770_0 .var "data_reg", 31 0;
L_0x138088f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326eb820_0 .net "default_val", 31 0, L_0x138088f88;  1 drivers
v0x1326eb8d0_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326eb9f0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1326ebbb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1326fb710 .functor BUFZ 32, v0x1326ec0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1326ebd40_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ebde0_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326ebe80_0 .net "data_in", 31 0, L_0x1326f9aa0;  alias, 1 drivers
v0x1326ebf50_0 .net "data_out", 31 0, L_0x1326fb710;  alias, 1 drivers
v0x1326ebfe0_0 .net "data_out_wire", 31 0, v0x1326ec0b0_0;  1 drivers
v0x1326ec0b0_0 .var "data_reg", 31 0;
L_0x138089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1326ec150_0 .net "default_val", 31 0, L_0x138089060;  1 drivers
v0x1326ec200_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326ec380 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1326ec540 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1326fb8b0 .functor BUFZ 5, v0x1326eca00_0, C4<00000>, C4<00000>, C4<00000>;
v0x1326ec6d0_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ec770_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326ec810_0 .net "data_in", 4 0, L_0x1326fa480;  alias, 1 drivers
v0x1326ec8a0_0 .net "data_out", 4 0, L_0x1326fb8b0;  alias, 1 drivers
v0x1326ec930_0 .net "data_out_wire", 4 0, v0x1326eca00_0;  1 drivers
v0x1326eca00_0 .var "data_reg", 4 0;
L_0x1380890a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1326eca90_0 .net "default_val", 4 0, L_0x1380890a8;  1 drivers
v0x1326ecb40_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326ecc60 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1326ece20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1326fb110 .functor BUFZ 2, v0x1326ed2e0_0, C4<00>, C4<00>, C4<00>;
v0x1326ecfb0_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ed050_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326ed0f0_0 .net "data_in", 1 0, L_0x1326fa670;  alias, 1 drivers
v0x1326ed180_0 .net "data_out", 1 0, L_0x1326fb110;  alias, 1 drivers
v0x1326ed210_0 .net "data_out_wire", 1 0, v0x1326ed2e0_0;  1 drivers
v0x1326ed2e0_0 .var "data_reg", 1 0;
L_0x138088f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1326ed380_0 .net "default_val", 1 0, L_0x138088f40;  1 drivers
v0x1326ed430_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326ed550 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x1326e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1326ed710 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1326fba10 .functor BUFZ 1, v0x1326edc10_0, C4<0>, C4<0>, C4<0>;
v0x1326ed8a0_0 .net "bubble", 0 0, L_0x1380892a0;  alias, 1 drivers
v0x1326ed940_0 .net "clk", 0 0, v0x1326f4140_0;  alias, 1 drivers
v0x1326ed9e0_0 .net "data_in", 0 0, L_0x1326fa060;  alias, 1 drivers
v0x1326edaf0_0 .net "data_out", 0 0, L_0x1326fba10;  alias, 1 drivers
v0x1326edb80_0 .net "data_out_wire", 0 0, v0x1326edc10_0;  1 drivers
v0x1326edc10_0 .var "data_reg", 0 0;
L_0x1380890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1326edca0_0 .net "default_val", 0 0, L_0x1380890f0;  1 drivers
v0x1326edd50_0 .net "stall", 0 0, L_0x1380891c8;  alias, 1 drivers
S_0x1326eedc0 .scope module, "wb_module" "WB_MODULE" 6 220, 30 2 0, S_0x13267b690;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x1326e9c40_0 .net "alu_result", 31 0, L_0x1326fb3d0;  alias, 1 drivers
v0x1326ef0c0_0 .net "imm", 31 0, L_0x1326fb570;  alias, 1 drivers
v0x1326ef1a0_0 .net "mem2reg_data", 31 0, L_0x1326fb270;  alias, 1 drivers
v0x1326ef270_0 .net "nxpc", 31 0, o0x138059c40;  alias, 0 drivers
v0x1326ef300_0 .net "pc_plus4", 31 0, L_0x1326fb710;  alias, 1 drivers
v0x1326ef410_0 .net "reg_src", 1 0, L_0x1326fb110;  alias, 1 drivers
v0x1326ef4e0_0 .var "reg_write_data", 31 0;
E_0x1326ec2e0/0 .event edge, v0x1326ed180_0, v0x1326ea3f0_0, v0x1326eb630_0, v0x1326ead30_0;
E_0x1326ec2e0/1 .event edge, v0x1326ebf50_0;
E_0x1326ec2e0 .event/or E_0x1326ec2e0/0, E_0x1326ec2e0/1;
    .scope S_0x1326e8310;
T_0 ;
    %wait E_0x1326e85e0;
    %load/vec4 v0x1326e8a30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1326e8610_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1326e8840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1326e8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1326e8840_0;
    %assign/vec4 v0x1326e8840_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1326e89a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x1326e8750_0;
    %assign/vec4 v0x1326e8840_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1326e88d0_0;
    %assign/vec4 v0x1326e8840_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1326e7d90;
T_1 ;
    %wait E_0x1326e80c0;
    %load/vec4 v0x1326e8100_0;
    %load/vec4 v0x1326e81f0_0;
    %add;
    %store/vec4 v0x1326e8280_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1326e5810;
T_2 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326e5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1326e5e40_0;
    %assign/vec4 v0x1326e5ed0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1326e5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1326e5f60_0;
    %assign/vec4 v0x1326e5ed0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1326e5ca0_0;
    %assign/vec4 v0x1326e5ed0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1326e6130;
T_3 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326e6920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1326e6770_0;
    %assign/vec4 v0x1326e6800_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1326e64b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1326e6890_0;
    %assign/vec4 v0x1326e6800_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1326e65d0_0;
    %assign/vec4 v0x1326e6800_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1326e6a40;
T_4 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326e7280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1326e7080_0;
    %assign/vec4 v0x1326e7120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1326e6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1326e71d0_0;
    %assign/vec4 v0x1326e7120_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1326e6ee0_0;
    %assign/vec4 v0x1326e7120_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1326dfee0;
T_5 ;
    %wait E_0x1326e00e0;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1326e0150_0, 0, 3;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1326e0590_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326e03d0_0, 0, 32;
    %load/vec4 v0x1326e0590_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x1326e0150_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1326e0150_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 12;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 5;
    %load/vec4 v0x1326e03d0_0;
    %store/vec4 v0x1326e0210_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 7;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 5;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 12;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e02b0_0, 4, 1;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e02b0_0, 4, 6;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e02b0_0, 4, 1;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e02b0_0, 4, 4;
    %load/vec4 v0x1326e02b0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 12;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 20;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 20;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e0340_0, 4, 1;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e0340_0, 4, 8;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e0340_0, 4, 1;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e0340_0, 4, 10;
    %load/vec4 v0x1326e0340_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 20;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x1326e04b0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e03d0_0, 4, 12;
    %load/vec4 v0x1326e03d0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e0210_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1326dd630;
T_6 ;
    %wait E_0x1326cf4f0;
    %load/vec4 v0x1326ddc20_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1326de190_0, 0, 7;
    %load/vec4 v0x1326ddc20_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1326ddb60_0, 0, 3;
    %load/vec4 v0x1326ddc20_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x1326de450_0, 0, 5;
    %load/vec4 v0x1326ddc20_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x1326de4e0_0, 0, 5;
    %load/vec4 v0x1326ddc20_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1326de2f0_0, 0, 5;
    %load/vec4 v0x1326ddb60_0;
    %store/vec4 v0x1326ddce0_0, 0, 3;
    %load/vec4 v0x1326de190_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dddc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dde60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326ddfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326de0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326de380_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1326de220_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1326dcbe0;
T_7 ;
    %wait E_0x1326cf530;
    %load/vec4 v0x1326dd540_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %load/vec4 v0x1326dd240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x1326dd2d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x1326dd2d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %load/vec4 v0x1326dd240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %load/vec4 v0x1326dd2d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x1326dd2d0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %load/vec4 v0x1326dd240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.38 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.39 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.40 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.41 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.42 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.43 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.45;
T_7.45 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326dcf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326dd060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1326dd130_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1326e14c0;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1326e24a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x1326e24a0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1326e24a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1326e2950, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1326e24a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1326e24a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1326e14c0;
T_9 ;
    %wait E_0x1326e1780;
    %load/vec4 v0x1326e28b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1326e2820_0;
    %load/vec4 v0x1326e2790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1326e2950, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1326e0650;
T_10 ;
    %wait E_0x1326e09d0;
    %load/vec4 v0x1326e0cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1326e0fe0_0;
    %load/vec4 v0x1326e0bc0_0;
    %add;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326e11e0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1326e0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1326e1270_0;
    %load/vec4 v0x1326e0bc0_0;
    %add;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326e11e0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1326e0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1326e0fe0_0;
    %load/vec4 v0x1326e0bc0_0;
    %add;
    %store/vec4 v0x1326e0f50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326e11e0_0, 0, 1;
    %load/vec4 v0x1326e0b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x1326e1100_0;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x1326e1340_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x1326e0f50_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x1326e1100_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x1326e1340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x1326e0f50_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x1326e1100_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x1326e0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x1326e0f50_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x1326e1100_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x1326e0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x1326e0f50_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x1326e1100_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x1326e0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x1326e0f50_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x1326e1100_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x1326e0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x1326e0f50_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x1326e1100_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326e11e0_0, 0, 1;
    %load/vec4 v0x1326e1100_0;
    %store/vec4 v0x1326e0ec0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1326d5560;
T_11 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1326d5b10_0;
    %assign/vec4 v0x1326d5be0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1326d58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1326d5c80_0;
    %assign/vec4 v0x1326d5be0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1326d59f0_0;
    %assign/vec4 v0x1326d5be0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1326d5e50;
T_12 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1326d6400_0;
    %assign/vec4 v0x1326d64d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1326d61a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1326d6570_0;
    %assign/vec4 v0x1326d64d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1326d62e0_0;
    %assign/vec4 v0x1326d64d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1326d1e80;
T_13 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1326d24b0_0;
    %assign/vec4 v0x1326d2540_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1326d21d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1326d25d0_0;
    %assign/vec4 v0x1326d2540_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1326d2310_0;
    %assign/vec4 v0x1326d2540_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1326d8d30;
T_14 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1326d92f0_0;
    %assign/vec4 v0x1326d9390_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1326d90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1326d9440_0;
    %assign/vec4 v0x1326d9390_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1326d91d0_0;
    %assign/vec4 v0x1326d9390_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1326d9f00;
T_15 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326da6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1326da4b0_0;
    %assign/vec4 v0x1326da550_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1326da250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1326da600_0;
    %assign/vec4 v0x1326da550_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1326da390_0;
    %assign/vec4 v0x1326da550_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1326d6740;
T_16 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1326d6cf0_0;
    %assign/vec4 v0x1326d6d90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1326d6a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1326d6e40_0;
    %assign/vec4 v0x1326d6d90_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1326d6bd0_0;
    %assign/vec4 v0x1326d6d90_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1326d81d0;
T_17 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d8aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1326d88e0_0;
    %assign/vec4 v0x1326d8970_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1326d8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1326d8a00_0;
    %assign/vec4 v0x1326d8970_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x1326d87c0_0;
    %assign/vec4 v0x1326d8970_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1326d9610;
T_18 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1326d9bc0_0;
    %assign/vec4 v0x1326d9c90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1326d9960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1326d9d30_0;
    %assign/vec4 v0x1326d9c90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x1326d9aa0_0;
    %assign/vec4 v0x1326d9c90_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1326d0af0;
T_19 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1326d10b0_0;
    %assign/vec4 v0x1326d1180_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1326d0e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1326d1220_0;
    %assign/vec4 v0x1326d1180_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x1326d0f90_0;
    %assign/vec4 v0x1326d1180_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1326d2790;
T_20 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1326d2d40_0;
    %assign/vec4 v0x1326d2e10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1326d2ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1326d2eb0_0;
    %assign/vec4 v0x1326d2e10_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1326d2c20_0;
    %assign/vec4 v0x1326d2e10_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1326d7010;
T_21 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d77e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1326d75c0_0;
    %assign/vec4 v0x1326d7690_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1326d7360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1326d7730_0;
    %assign/vec4 v0x1326d7690_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x1326d74a0_0;
    %assign/vec4 v0x1326d7690_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1326d4c70;
T_22 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1326d5220_0;
    %assign/vec4 v0x1326d52f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1326d4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1326d5390_0;
    %assign/vec4 v0x1326d52f0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1326d5100_0;
    %assign/vec4 v0x1326d52f0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1326d7900;
T_23 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d80b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1326d7eb0_0;
    %assign/vec4 v0x1326d7f50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1326d7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1326d8000_0;
    %assign/vec4 v0x1326d7f50_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1326d7d90_0;
    %assign/vec4 v0x1326d7f50_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1326d3970;
T_24 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1326d4010_0;
    %assign/vec4 v0x1326d40a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1326d3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1326d4130_0;
    %assign/vec4 v0x1326d40a0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1326d3ef0_0;
    %assign/vec4 v0x1326d40a0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1326cf900;
T_25 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1326cfec0_0;
    %assign/vec4 v0x1326cff50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1326cfc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1326cffe0_0;
    %assign/vec4 v0x1326cff50_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x1326cfda0_0;
    %assign/vec4 v0x1326cff50_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1326d13f0;
T_26 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1326d1b10_0;
    %assign/vec4 v0x1326d1be0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1326d1740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1326d1c70_0;
    %assign/vec4 v0x1326d1be0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1326c4ee0_0;
    %assign/vec4 v0x1326d1be0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1326d43c0;
T_27 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d4b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1326d4950_0;
    %assign/vec4 v0x1326d49f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1326d4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1326d4aa0_0;
    %assign/vec4 v0x1326d49f0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1326d4830_0;
    %assign/vec4 v0x1326d49f0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1326d01a0;
T_28 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d09b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1326d07b0_0;
    %assign/vec4 v0x1326d0880_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1326d0530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1326d0910_0;
    %assign/vec4 v0x1326d0880_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x1326d0690_0;
    %assign/vec4 v0x1326d0880_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1326d3080;
T_29 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326d3850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1326d3630_0;
    %assign/vec4 v0x1326d3700_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1326d33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1326d37a0_0;
    %assign/vec4 v0x1326d3700_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1326d3510_0;
    %assign/vec4 v0x1326d3700_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1326c92a0;
T_30 ;
    %wait E_0x1326c94e0;
    %load/vec4 v0x1326c9810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x1326c9530_0;
    %store/vec4 v0x1326c9760_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x1326c9530_0;
    %store/vec4 v0x1326c9760_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x1326c95f0_0;
    %store/vec4 v0x1326c9760_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x1326c96a0_0;
    %store/vec4 v0x1326c9760_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1326c9980;
T_31 ;
    %wait E_0x1326c9bc0;
    %load/vec4 v0x1326c9ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x1326c9c10_0;
    %store/vec4 v0x1326c9e50_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x1326c9c10_0;
    %store/vec4 v0x1326c9e50_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x1326c9cc0_0;
    %store/vec4 v0x1326c9e50_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x1326c9d80_0;
    %store/vec4 v0x1326c9e50_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1326c87b0;
T_32 ;
    %wait E_0x1326c89e0;
    %load/vec4 v0x1326c8c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %add;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x1326c8a30_0;
    %ix/getv 4, v0x1326c8ae0_0;
    %shiftl 4;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %xor;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x1326c8a30_0;
    %ix/getv 4, v0x1326c8ae0_0;
    %shiftr 4;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %or;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %and;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %sub;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x1326c8a30_0;
    %ix/getv 4, v0x1326c8ae0_0;
    %shiftr/s 4;
    %store/vec4 v0x1326c8b90_0, 0, 32;
    %load/vec4 v0x1326c8b90_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1326c8e00_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1326c8a30_0;
    %load/vec4 v0x1326c8ae0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1326c8d30_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x132618a70;
T_33 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326244d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1326086f0_0;
    %assign/vec4 v0x1326243b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1326084b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x132624440_0;
    %assign/vec4 v0x1326243b0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1326085d0_0;
    %assign/vec4 v0x1326243b0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1326c4190;
T_34 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c4930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1326c4720_0;
    %assign/vec4 v0x1326c47d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1326c44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1326c4880_0;
    %assign/vec4 v0x1326c47d0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x1326c4600_0;
    %assign/vec4 v0x1326c47d0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x132641bf0;
T_35 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x132673150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1326981a0_0;
    %assign/vec4 v0x132673030_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x132697f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1326730c0_0;
    %assign/vec4 v0x132673030_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x132698080_0;
    %assign/vec4 v0x132673030_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1326c6710;
T_36 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1326c6c60_0;
    %assign/vec4 v0x1326c6d10_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1326c6a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x1326c6dc0_0;
    %assign/vec4 v0x1326c6d10_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x1326c6b40_0;
    %assign/vec4 v0x1326c6d10_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1326c37f0;
T_37 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c4010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1326c3dc0_0;
    %assign/vec4 v0x1326c3eb0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1326c3b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1326c3f60_0;
    %assign/vec4 v0x1326c3eb0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x1326c3ca0_0;
    %assign/vec4 v0x1326c3eb0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1326c5c90;
T_38 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1326c6370_0;
    %assign/vec4 v0x1326c6400_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1326c6020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1326c6490_0;
    %assign/vec4 v0x1326c6400_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1326c6250_0;
    %assign/vec4 v0x1326c6400_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x13266b110;
T_39 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1326c34c0_0;
    %assign/vec4 v0x1326c3570_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1326c3270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1326c3620_0;
    %assign/vec4 v0x1326c3570_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x1326c33a0_0;
    %assign/vec4 v0x1326c3570_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x13265e1d0;
T_40 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x13266afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1326b23e0_0;
    %assign/vec4 v0x1326b24b0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x13265e450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x13266af40_0;
    %assign/vec4 v0x1326b24b0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x1326b22c0_0;
    %assign/vec4 v0x1326b24b0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1326c4a50;
T_41 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c52b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1326c5100_0;
    %assign/vec4 v0x1326c5190_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1326c4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1326c5220_0;
    %assign/vec4 v0x1326c5190_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1326c4fe0_0;
    %assign/vec4 v0x1326c5190_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1326c53b0;
T_42 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326c5b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1326c5960_0;
    %assign/vec4 v0x1326c5a10_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1326c5700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1326c5ac0_0;
    %assign/vec4 v0x1326c5a10_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x1326c5840_0;
    %assign/vec4 v0x1326c5a10_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1326e9450;
T_43 ;
    %wait E_0x1326e9670;
    %load/vec4 v0x1326e9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %load/vec4 v0x1326e96d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x1326e98c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e9970_0, 4, 8;
    %load/vec4 v0x1326e9970_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x1326e98c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e9970_0, 4, 8;
    %load/vec4 v0x1326e9970_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x1326e98c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e9970_0, 4, 16;
    %load/vec4 v0x1326e9970_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x1326e98c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1326e9970_0, 4, 16;
    %load/vec4 v0x1326e9970_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x1326e98c0_0;
    %store/vec4 v0x1326e9790_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1326ecc60;
T_44 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326ed430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1326ed210_0;
    %assign/vec4 v0x1326ed2e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1326ecfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x1326ed380_0;
    %assign/vec4 v0x1326ed2e0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x1326ed0f0_0;
    %assign/vec4 v0x1326ed2e0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1326eb100;
T_45 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326eb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x1326eb6c0_0;
    %assign/vec4 v0x1326eb770_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1326eb480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x1326eb820_0;
    %assign/vec4 v0x1326eb770_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x1326eb5a0_0;
    %assign/vec4 v0x1326eb770_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1326e9e80;
T_46 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326ea6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x1326ea480_0;
    %assign/vec4 v0x1326ea550_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1326ea210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x1326ea5f0_0;
    %assign/vec4 v0x1326ea550_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x1326ea360_0;
    %assign/vec4 v0x1326ea550_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1326ea7b0;
T_47 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326eafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x1326eadc0_0;
    %assign/vec4 v0x1326eae90_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1326eab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1326eaf20_0;
    %assign/vec4 v0x1326eae90_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x1326eaca0_0;
    %assign/vec4 v0x1326eae90_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1326eb9f0;
T_48 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326ec200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1326ebfe0_0;
    %assign/vec4 v0x1326ec0b0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1326ebd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x1326ec150_0;
    %assign/vec4 v0x1326ec0b0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x1326ebe80_0;
    %assign/vec4 v0x1326ec0b0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1326ec380;
T_49 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326ecb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1326ec930_0;
    %assign/vec4 v0x1326eca00_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1326ec6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x1326eca90_0;
    %assign/vec4 v0x1326eca00_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x1326ec810_0;
    %assign/vec4 v0x1326eca00_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1326ed550;
T_50 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326edd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1326edb80_0;
    %assign/vec4 v0x1326edc10_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1326ed8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x1326edca0_0;
    %assign/vec4 v0x1326edc10_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x1326ed9e0_0;
    %assign/vec4 v0x1326edc10_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1326eedc0;
T_51 ;
    %wait E_0x1326ec2e0;
    %load/vec4 v0x1326ef410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1326ef4e0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x1326e9c40_0;
    %store/vec4 v0x1326ef4e0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x1326ef1a0_0;
    %store/vec4 v0x1326ef4e0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x1326ef0c0_0;
    %store/vec4 v0x1326ef4e0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x1326ef300_0;
    %store/vec4 v0x1326ef4e0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1326cc980;
T_52 ;
    %wait E_0x1326ccc70;
    %load/vec4 v0x1326ccf30_0;
    %load/vec4 v0x1326cccd0_0;
    %and;
    %load/vec4 v0x1326ccea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1326ccea0_0;
    %load/vec4 v0x1326cd0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326cd000_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1326ccf30_0;
    %load/vec4 v0x1326cce10_0;
    %and;
    %load/vec4 v0x1326ccea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1326ccea0_0;
    %load/vec4 v0x1326cd0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326cd000_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326cd000_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x1326ccf30_0;
    %load/vec4 v0x1326cccd0_0;
    %and;
    %load/vec4 v0x1326ccea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1326ccea0_0;
    %load/vec4 v0x1326cd200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326cd150_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326cd150_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1326cc030;
T_53 ;
    %wait E_0x132648200;
    %load/vec4 v0x1326cc490_0;
    %load/vec4 v0x1326cc300_0;
    %load/vec4 v0x1326cc610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326cc6e0_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1326cc580_0;
    %load/vec4 v0x1326cc300_0;
    %load/vec4 v0x1326cc610_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1326cc3f0_0;
    %load/vec4 v0x1326cc610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1326cc6e0_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326cc6e0_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x1326cc490_0;
    %load/vec4 v0x1326cc300_0;
    %load/vec4 v0x1326cc770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1326cc820_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x1326cc580_0;
    %load/vec4 v0x1326cc300_0;
    %load/vec4 v0x1326cc770_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1326cc3f0_0;
    %load/vec4 v0x1326cc770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1326cc820_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1326cc820_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x132656380;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1326aaff0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x1326aaff0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1326aaff0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x132609a30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1326aaff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1326aaff0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x132609a30 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x132609b60;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13267e410_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x132609b60;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x132632a00_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x132632a00_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x132632a00_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x13267e2d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x132632a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x132632a00_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x13267e2d0 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x13267e360_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x132609b60;
T_57 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x132678a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x132678af0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x13267e4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x1326327c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x1326364d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13267e2d0, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x13267e4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x1326327c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x1326364d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13267e2d0, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x13267e4c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x1326327c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x1326364d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13267e2d0, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x13267e4c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x1326327c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x1326364d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13267e2d0, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x132678af0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x1326789d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x1326327c0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x1326364d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13267e2d0, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x1326789d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x1326327c0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x1326364d0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x13267e2d0, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x132678af0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x1326327c0_0;
    %ix/getv 3, v0x1326364d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13267e2d0, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x132609b60;
T_58 ;
    %wait E_0x13265ba60;
    %load/vec4 v0x1326328e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132632a00_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x132632a00_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x13267e360_0, "%8h\012", &A<v0x13267e2d0, v0x132632a00_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x132632a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x132632a00_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x132663c30;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x132663c30 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x132663c30;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326f4140_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x132663c30;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x1326f4140_0;
    %inv;
    %store/vec4 v0x1326f4140_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x132663c30;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326f4260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326f41d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326f4260_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1326f41d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1326f41d0_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
