{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765039197704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765039197704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  6 23:39:57 2025 " "Processing started: Sat Dec  6 23:39:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765039197704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765039197704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765039197705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765039197891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765039197892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Swap_unit " "Found entity 1: Swap_unit" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204172 ""} { "Info" "ISGN_ENTITY_NAME" "2 Swap_data " "Found entity 2: Swap_data" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204172 ""} { "Info" "ISGN_ENTITY_NAME" "3 Swap_addr " "Found entity 3: Swap_addr" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204172 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux1to2 " "Found entity 4: demux1to2" {  } { { "../../02_rtl/Swap_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765039204172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204173 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_value_j " "Found entity 2: update_value_j" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204173 ""} { "Info" "ISGN_ENTITY_NAME" "3 update_value_i " "Found entity 3: update_value_i" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204173 ""} { "Info" "ISGN_ENTITY_NAME" "4 update_value_smmallest " "Found entity 4: update_value_smmallest" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765039204173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765039204173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765039204202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_value_j update_value_j:UPDATE_VALUE_J_UNIT " "Elaborating entity \"update_value_j\" for hierarchy \"update_value_j:UPDATE_VALUE_J_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "UPDATE_VALUE_J_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_value_i update_value_i:UPDATE_VALUE_I_UNIT " "Elaborating entity \"update_value_i\" for hierarchy \"update_value_i:UPDATE_VALUE_I_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "UPDATE_VALUE_I_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_value_smmallest update_value_smmallest:UPDATE_VALUE_SMALLEST_UNIT " "Elaborating entity \"update_value_smmallest\" for hierarchy \"update_value_smmallest:UPDATE_VALUE_SMALLEST_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "UPDATE_VALUE_SMALLEST_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_unit Swap_unit:SWAP_UNIT " "Elaborating entity \"Swap_unit\" for hierarchy \"Swap_unit:SWAP_UNIT\"" {  } { { "../../02_rtl/DataPath.sv" "SWAP_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1to2 Swap_unit:SWAP_UNIT\|demux1to2:DEMUX_1_TO_2 " "Elaborating entity \"demux1to2\" for hierarchy \"Swap_unit:SWAP_UNIT\|demux1to2:DEMUX_1_TO_2\"" {  } { { "../../02_rtl/Swap_unit.sv" "DEMUX_1_TO_2" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_data Swap_unit:SWAP_UNIT\|Swap_data:SWAP_DATA_UNIT " "Elaborating entity \"Swap_data\" for hierarchy \"Swap_unit:SWAP_UNIT\|Swap_data:SWAP_DATA_UNIT\"" {  } { { "../../02_rtl/Swap_unit.sv" "SWAP_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap_addr Swap_unit:SWAP_UNIT\|Swap_addr:SWAP_ADDR_UNIT " "Elaborating entity \"Swap_addr\" for hierarchy \"Swap_unit:SWAP_UNIT\|Swap_addr:SWAP_ADDR_UNIT\"" {  } { { "../../02_rtl/Swap_unit.sv" "SWAP_ADDR_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Swap_unit.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204207 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765039204569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[1\] GND " "Pin \"o_data_ram\[1\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[2\] GND " "Pin \"o_data_ram\[2\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[3\] GND " "Pin \"o_data_ram\[3\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[4\] GND " "Pin \"o_data_ram\[4\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[5\] GND " "Pin \"o_data_ram\[5\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[6\] GND " "Pin \"o_data_ram\[6\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data_ram\[7\] GND " "Pin \"o_data_ram\[7\]\" is stuck at GND" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765039204590 "|DataPath|o_data_ram[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765039204590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765039204654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765039204887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765039204887 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[1\] " "No output dependent on input pin \"i_data_ram\[1\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[2\] " "No output dependent on input pin \"i_data_ram\[2\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[3\] " "No output dependent on input pin \"i_data_ram\[3\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[4\] " "No output dependent on input pin \"i_data_ram\[4\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[5\] " "No output dependent on input pin \"i_data_ram\[5\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[6\] " "No output dependent on input pin \"i_data_ram\[6\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data_ram\[7\] " "No output dependent on input pin \"i_data_ram\[7\]\"" {  } { { "../../02_rtl/DataPath.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/DataPath.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765039204934 "|DataPath|i_data_ram[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765039204934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765039204935 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765039204935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765039204935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765039204935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765039204940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  6 23:40:04 2025 " "Processing ended: Sat Dec  6 23:40:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765039204940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765039204940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765039204940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765039204940 ""}
