Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 15:06:12 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.795        0.000                      0                  262        0.151        0.000                      0                  262        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.795        0.000                      0                  262        0.151        0.000                      0                  262        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.795ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.764%)  route 4.111ns (83.236%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.894    10.048    input_xt_stream[7]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  input_xt_stream_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  input_xt_stream_reg[4]/C
                         clock pessimism              0.273    88.084    
                         clock uncertainty           -0.035    88.049    
    SLICE_X43Y41         FDRE (Setup_fdre_C_CE)      -0.205    87.844    input_xt_stream_reg[4]
  -------------------------------------------------------------------
                         required time                         87.844    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 77.795    

Slack (MET) :             77.795ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.764%)  route 4.111ns (83.236%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.894    10.048    input_xt_stream[7]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  input_xt_stream_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  input_xt_stream_reg[6]/C
                         clock pessimism              0.273    88.084    
                         clock uncertainty           -0.035    88.049    
    SLICE_X43Y41         FDRE (Setup_fdre_C_CE)      -0.205    87.844    input_xt_stream_reg[6]
  -------------------------------------------------------------------
                         required time                         87.844    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 77.795    

Slack (MET) :             77.928ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.828ns (17.227%)  route 3.978ns (82.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.761     9.915    input_xt_stream[7]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  input_xt_stream_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism              0.273    88.084    
                         clock uncertainty           -0.035    88.049    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205    87.844    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         87.844    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 77.928    

Slack (MET) :             77.928ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.828ns (17.227%)  route 3.978ns (82.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.761     9.915    input_xt_stream[7]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  input_xt_stream_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  input_xt_stream_reg[2]/C
                         clock pessimism              0.273    88.084    
                         clock uncertainty           -0.035    88.049    
    SLICE_X40Y41         FDRE (Setup_fdre_C_CE)      -0.205    87.844    input_xt_stream_reg[2]
  -------------------------------------------------------------------
                         required time                         87.844    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 77.928    

Slack (MET) :             77.979ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.676ns (14.217%)  route 4.079ns (85.783%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 87.810 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  keys_mem_address_reg[5]/Q
                         net (fo=9, routed)           1.247     6.812    keys_mem_address_reg__0[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  Ks_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.892     7.828    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.924 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.940     9.864    Ks_BUFG
    SLICE_X43Y40         FDRE                                         r  Kt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.445    87.810    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  Kt_reg[0]/C
                         clock pessimism              0.273    88.083    
                         clock uncertainty           -0.035    88.048    
    SLICE_X43Y40         FDRE (Setup_fdre_C_CE)      -0.205    87.843    Kt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.843    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                 77.979    

Slack (MET) :             77.994ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.828ns (17.335%)  route 3.949ns (82.665%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.731     9.885    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[3]/C
                         clock pessimism              0.273    88.084    
                         clock uncertainty           -0.035    88.049    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    87.880    input_xt_stream_reg[3]
  -------------------------------------------------------------------
                         required time                         87.880    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 77.994    

Slack (MET) :             77.994ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.828ns (17.335%)  route 3.949ns (82.665%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.731     9.885    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[5]/C
                         clock pessimism              0.273    88.084    
                         clock uncertainty           -0.035    88.049    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    87.880    input_xt_stream_reg[5]
  -------------------------------------------------------------------
                         required time                         87.880    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 77.994    

Slack (MET) :             78.093ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.901%)  route 3.797ns (82.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.580     9.734    input_xt_stream[7]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  input_xt_stream_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.444    87.809    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  input_xt_stream_reg[0]/C
                         clock pessimism              0.259    88.068    
                         clock uncertainty           -0.035    88.033    
    SLICE_X39Y41         FDRE (Setup_fdre_C_CE)      -0.205    87.828    input_xt_stream_reg[0]
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 78.093    

Slack (MET) :             78.093ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.828ns (17.901%)  route 3.797ns (82.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 87.809 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  next_state_reg[2]/Q
                         net (fo=8, routed)           1.267     6.832    next_state_reg_n_0_[2]
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.956 f  next_state[2]_i_9/O
                         net (fo=9, routed)           1.320     8.276    next_state[2]_i_9_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.400 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.630     9.031    next_state[2]_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.155 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.580     9.734    input_xt_stream[7]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  input_xt_stream_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.444    87.809    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  input_xt_stream_reg[7]/C
                         clock pessimism              0.259    88.068    
                         clock uncertainty           -0.035    88.033    
    SLICE_X39Y41         FDRE (Setup_fdre_C_CE)      -0.205    87.828    input_xt_stream_reg[7]
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 78.093    

Slack (MET) :             78.154ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.676ns (14.800%)  route 3.892ns (85.200%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.565     5.109    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  keys_mem_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  keys_mem_address_reg[5]/Q
                         net (fo=9, routed)           1.247     6.812    keys_mem_address_reg__0[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  Ks_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.892     7.828    Ks
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.924 r  Ks_BUFG_inst/O
                         net (fo=112, routed)         1.753     9.677    Ks_BUFG
    SLICE_X45Y42         FDRE                                         r  Kf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  Kf_reg[11]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X45Y42         FDRE (Setup_fdre_C_CE)      -0.205    87.831    Kf_reg[11]
  -------------------------------------------------------------------
                         required time                         87.831    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 78.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  input_xt_stream_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  input_xt_stream_reg[4]/Q
                         net (fo=2, routed)           0.098     1.705    R1/Q[4]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  R1/input_xt_stream[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    R1_n_7
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[3]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120     1.599    input_xt_stream_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[39][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.306%)  route 0.163ns (53.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[7]/Q
                         net (fo=9, routed)           0.163     1.771    r_Rx_Byte[7]
    SLICE_X40Y44         FDRE                                         r  key_storage_mem_reg[39][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  key_storage_mem_reg[39][7]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.078     1.581    key_storage_mem_reg[39][7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 R1/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.604%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  R1/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  R1/r_Rx_Data_reg/Q
                         net (fo=12, routed)          0.096     1.726    R1/r_Rx_Data
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  R1/r_Rx_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    R1/r_Rx_Byte[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[5]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.572    R1/r_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.357%)  route 0.150ns (44.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  input_xt_stream_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  input_xt_stream_reg[6]/Q
                         net (fo=2, routed)           0.150     1.757    R1/Q[6]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  R1/input_xt_stream[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    R1_n_5
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  input_xt_stream_reg[5]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.121     1.600    input_xt_stream_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 R1/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.936%)  route 0.099ns (32.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  R1/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  R1/r_Rx_Data_reg/Q
                         net (fo=12, routed)          0.099     1.729    R1/r_Rx_Data
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  R1/r_Rx_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.774    R1/r_Rx_Byte[7]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[7]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.572    R1/r_Rx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  FSM_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  FSM_output_reg[0]/Q
                         net (fo=2, routed)           0.121     1.752    FSM_output[0]
    SLICE_X42Y47         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.059     1.543    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[39][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.815%)  route 0.154ns (52.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[3]/Q
                         net (fo=9, routed)           0.154     1.762    r_Rx_Byte[3]
    SLICE_X40Y44         FDRE                                         r  key_storage_mem_reg[39][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  key_storage_mem_reg[39][3]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.047     1.550    key_storage_mem_reg[39][3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 R1/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.832%)  route 0.140ns (40.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X38Y47         FDSE                                         r  R1/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDSE (Prop_fdse_C_Q)         0.164     1.632 r  R1/r_Clock_Count_reg[4]/Q
                         net (fo=6, routed)           0.140     1.772    R1/r_Clock_Count_reg_n_0_[4]
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  R1/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    R1/r_Clock_Count[5]_i_1_n_0
    SLICE_X38Y46         FDSE                                         r  R1/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X38Y46         FDSE                                         r  R1/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X38Y46         FDSE (Hold_fdse_C_D)         0.121     1.604    R1/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 num_xt_sampled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.507%)  route 0.103ns (29.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  num_xt_sampled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  num_xt_sampled_reg[0]/Q
                         net (fo=7, routed)           0.103     1.717    num_xt_sampled__0[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.098     1.815 r  num_xt_sampled[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    num_xt_sampled[1]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  num_xt_sampled_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  num_xt_sampled_reg[1]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120     1.586    num_xt_sampled_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[5]/Q
                         net (fo=9, routed)           0.195     1.802    r_Rx_Byte[5]
    SLICE_X41Y41         FDRE                                         r  key_storage_mem_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  key_storage_mem_reg[5][5]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.071     1.573    key_storage_mem_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y46   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y46   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y46   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y45   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y44   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y42   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X47Y44   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X48Y43   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y42   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y46   FSM_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y46   FSM_output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y46   FSM_output_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y45   Kf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y44   Kf_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y42   Kf_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X47Y44   Kf_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X48Y43   Kf_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y42   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y43   Kf_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   FSM_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y45   Kf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y44   Kf_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   Kf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   Kf_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   Kf_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y44   Kf_reg[18]/C



