Loading plugins phase: Elapsed time ==> 0s.181ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -d CY8C4245AXI-483 -s D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.294ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.044ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LIN-Internal_Light_Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -dcpsoc3 LIN-Internal_Light_Control.v -verilog
======================================================================

======================================================================
Compiling:  LIN-Internal_Light_Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -dcpsoc3 LIN-Internal_Light_Control.v -verilog
======================================================================

======================================================================
Compiling:  LIN-Internal_Light_Control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -dcpsoc3 -verilog LIN-Internal_Light_Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 21 13:02:40 2020


======================================================================
Compiling:  LIN-Internal_Light_Control.v
Program  :   vpp
Options  :    -yv2 -q10 LIN-Internal_Light_Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 21 13:02:40 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LIN-Internal_Light_Control.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LIN-Internal_Light_Control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -dcpsoc3 -verilog LIN-Internal_Light_Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 21 13:02:41 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\codegentemp\LIN-Internal_Light_Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\codegentemp\LIN-Internal_Light_Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  LIN-Internal_Light_Control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -dcpsoc3 -verilog LIN-Internal_Light_Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 21 13:02:41 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\codegentemp\LIN-Internal_Light_Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\codegentemp\LIN-Internal_Light_Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LINS:SCB:Net_1257\
	\LINS:SCB:uncfg_rx_irq\
	\LINS:SCB:Net_1099\
	\LINS:SCB:Net_1258\
	\LINS:Net_54\
	\LINS:Net_59\
	\LINS:Net_60\
	\LINS:Net_61\
	\LINS:Net_62\
	\LINS:Net_63\
	\LINS:Net_64\
	\LINS:Net_65\
	\LINS:Net_53\
	\LINS:Net_71\
	Net_1
	\PWM_Left:PWMUDB:km_run\
	\PWM_Left:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Left:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Left:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Left:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Left:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Left:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Left:PWMUDB:capt_rising\
	\PWM_Left:PWMUDB:capt_falling\
	\PWM_Left:PWMUDB:trig_rise\
	\PWM_Left:PWMUDB:trig_fall\
	\PWM_Left:PWMUDB:sc_kill\
	\PWM_Left:PWMUDB:min_kill\
	\PWM_Left:PWMUDB:db_tc\
	\PWM_Left:PWMUDB:dith_sel\
	\PWM_Left:PWMUDB:compare2\
	Net_358
	Net_359
	Net_360
	\PWM_Left:PWMUDB:MODULE_1:b_31\
	\PWM_Left:PWMUDB:MODULE_1:b_30\
	\PWM_Left:PWMUDB:MODULE_1:b_29\
	\PWM_Left:PWMUDB:MODULE_1:b_28\
	\PWM_Left:PWMUDB:MODULE_1:b_27\
	\PWM_Left:PWMUDB:MODULE_1:b_26\
	\PWM_Left:PWMUDB:MODULE_1:b_25\
	\PWM_Left:PWMUDB:MODULE_1:b_24\
	\PWM_Left:PWMUDB:MODULE_1:b_23\
	\PWM_Left:PWMUDB:MODULE_1:b_22\
	\PWM_Left:PWMUDB:MODULE_1:b_21\
	\PWM_Left:PWMUDB:MODULE_1:b_20\
	\PWM_Left:PWMUDB:MODULE_1:b_19\
	\PWM_Left:PWMUDB:MODULE_1:b_18\
	\PWM_Left:PWMUDB:MODULE_1:b_17\
	\PWM_Left:PWMUDB:MODULE_1:b_16\
	\PWM_Left:PWMUDB:MODULE_1:b_15\
	\PWM_Left:PWMUDB:MODULE_1:b_14\
	\PWM_Left:PWMUDB:MODULE_1:b_13\
	\PWM_Left:PWMUDB:MODULE_1:b_12\
	\PWM_Left:PWMUDB:MODULE_1:b_11\
	\PWM_Left:PWMUDB:MODULE_1:b_10\
	\PWM_Left:PWMUDB:MODULE_1:b_9\
	\PWM_Left:PWMUDB:MODULE_1:b_8\
	\PWM_Left:PWMUDB:MODULE_1:b_7\
	\PWM_Left:PWMUDB:MODULE_1:b_6\
	\PWM_Left:PWMUDB:MODULE_1:b_5\
	\PWM_Left:PWMUDB:MODULE_1:b_4\
	\PWM_Left:PWMUDB:MODULE_1:b_3\
	\PWM_Left:PWMUDB:MODULE_1:b_2\
	\PWM_Left:PWMUDB:MODULE_1:b_1\
	\PWM_Left:PWMUDB:MODULE_1:b_0\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_Left:Net_139\
	\PWM_Left:Net_138\
	\PWM_Left:Net_183\
	\PWM_Left:Net_181\
	\PWM_Right:PWMUDB:km_run\
	\PWM_Right:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Right:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Right:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Right:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Right:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Right:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Right:PWMUDB:capt_rising\
	\PWM_Right:PWMUDB:capt_falling\
	\PWM_Right:PWMUDB:trig_rise\
	\PWM_Right:PWMUDB:trig_fall\
	\PWM_Right:PWMUDB:sc_kill\
	\PWM_Right:PWMUDB:min_kill\
	\PWM_Right:PWMUDB:db_tc\
	\PWM_Right:PWMUDB:dith_sel\
	\PWM_Right:PWMUDB:compare2\
	Net_370
	Net_371
	Net_372
	\PWM_Right:PWMUDB:MODULE_2:b_31\
	\PWM_Right:PWMUDB:MODULE_2:b_30\
	\PWM_Right:PWMUDB:MODULE_2:b_29\
	\PWM_Right:PWMUDB:MODULE_2:b_28\
	\PWM_Right:PWMUDB:MODULE_2:b_27\
	\PWM_Right:PWMUDB:MODULE_2:b_26\
	\PWM_Right:PWMUDB:MODULE_2:b_25\
	\PWM_Right:PWMUDB:MODULE_2:b_24\
	\PWM_Right:PWMUDB:MODULE_2:b_23\
	\PWM_Right:PWMUDB:MODULE_2:b_22\
	\PWM_Right:PWMUDB:MODULE_2:b_21\
	\PWM_Right:PWMUDB:MODULE_2:b_20\
	\PWM_Right:PWMUDB:MODULE_2:b_19\
	\PWM_Right:PWMUDB:MODULE_2:b_18\
	\PWM_Right:PWMUDB:MODULE_2:b_17\
	\PWM_Right:PWMUDB:MODULE_2:b_16\
	\PWM_Right:PWMUDB:MODULE_2:b_15\
	\PWM_Right:PWMUDB:MODULE_2:b_14\
	\PWM_Right:PWMUDB:MODULE_2:b_13\
	\PWM_Right:PWMUDB:MODULE_2:b_12\
	\PWM_Right:PWMUDB:MODULE_2:b_11\
	\PWM_Right:PWMUDB:MODULE_2:b_10\
	\PWM_Right:PWMUDB:MODULE_2:b_9\
	\PWM_Right:PWMUDB:MODULE_2:b_8\
	\PWM_Right:PWMUDB:MODULE_2:b_7\
	\PWM_Right:PWMUDB:MODULE_2:b_6\
	\PWM_Right:PWMUDB:MODULE_2:b_5\
	\PWM_Right:PWMUDB:MODULE_2:b_4\
	\PWM_Right:PWMUDB:MODULE_2:b_3\
	\PWM_Right:PWMUDB:MODULE_2:b_2\
	\PWM_Right:PWMUDB:MODULE_2:b_1\
	\PWM_Right:PWMUDB:MODULE_2:b_0\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_Right:Net_139\
	\PWM_Right:Net_138\
	\PWM_Right:Net_183\
	\PWM_Right:Net_181\

    Synthesized names
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 279 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LINS:SCB:sclk_s_wire\ to \LINS:SCB:select_s_wire\
Aliasing \LINS:SCB:mosi_s_wire\ to \LINS:SCB:select_s_wire\
Aliasing \LINS:SCB:miso_m_wire\ to \LINS:SCB:select_s_wire\
Aliasing zero to \LINS:SCB:select_s_wire\
Aliasing one to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \LINS:SCB:tmpOE__rx_net_0\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \LINS:SCB:cts_wire\ to \LINS:SCB:select_s_wire\
Aliasing tmpOE__RedLed_net_0 to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Left:Net_180\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:hwCapture\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:Net_178\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:trig_out\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Left:Net_186\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:runmode_enable\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:Net_179\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Left:PWMUDB:ltch_kill_reg\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:ltch_kill_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:km_tc\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:min_kill_reg\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:min_kill_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:final_kill\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Left:PWMUDB:dith_count_1\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:dith_count_1\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:dith_count_0\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:dith_count_0\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:status_6\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:status_4\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:cmp2\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:cmp1_status_reg\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:cmp1_status_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:cmp2_status_reg\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:cmp2_status_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:final_kill_reg\\R\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:final_kill_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:cs_addr_0\ to \PWM_Left:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Left:PWMUDB:pwm1_i\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:pwm2_i\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_23\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_22\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_21\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_20\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_19\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_18\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_17\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_16\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_15\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_14\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_13\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_12\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_11\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_10\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_9\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_8\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_7\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_6\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_5\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_4\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_3\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_2\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Right:Net_68\ to \PWM_Left:Net_68\
Aliasing \PWM_Right:Net_180\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:hwCapture\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:Net_178\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:trig_out\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Right:Net_186\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:runmode_enable\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:Net_179\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Right:PWMUDB:ltch_kill_reg\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:ltch_kill_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:km_tc\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:min_kill_reg\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:min_kill_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:final_kill\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Right:PWMUDB:dith_count_1\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:dith_count_1\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:dith_count_0\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:dith_count_0\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:status_6\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:status_4\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:cmp2\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:cmp1_status_reg\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:cmp1_status_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:cmp2_status_reg\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:cmp2_status_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:final_kill_reg\\R\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:final_kill_reg\\S\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:cs_addr_0\ to \PWM_Right:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Right:PWMUDB:pwm1_i\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:pwm2_i\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_23\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_22\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_21\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_20\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_19\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_18\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_17\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_16\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_15\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_14\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_13\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_12\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_11\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_10\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_9\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_8\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_7\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_6\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_5\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_4\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_3\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_2\ to \LINS:SCB:select_s_wire\
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LINS:SCB:tmpOE__tx_net_0\
Aliasing tmpOE__Led_Left_net_0 to \LINS:SCB:tmpOE__tx_net_0\
Aliasing tmpOE__Led_Right_net_0 to \LINS:SCB:tmpOE__tx_net_0\
Aliasing \PWM_Left:PWMUDB:prevCompare1\\D\ to \PWM_Left:PWMUDB:pwm_temp\
Aliasing \PWM_Left:PWMUDB:tc_i_reg\\D\ to \PWM_Left:PWMUDB:status_2\
Aliasing \PWM_Right:PWMUDB:prevCompare1\\D\ to \PWM_Right:PWMUDB:pwm_temp\
Aliasing \PWM_Right:PWMUDB:tc_i_reg\\D\ to \PWM_Right:PWMUDB:status_2\
Removing Rhs of wire \LINS:SCB:rx_wire\[5] = \LINS:SCB:Net_1268\[6]
Removing Lhs of wire \LINS:SCB:Net_1170\[9] = \LINS:Net_6\[3]
Removing Lhs of wire \LINS:SCB:sclk_s_wire\[10] = \LINS:SCB:select_s_wire\[4]
Removing Lhs of wire \LINS:SCB:mosi_s_wire\[11] = \LINS:SCB:select_s_wire\[4]
Removing Lhs of wire \LINS:SCB:miso_m_wire\[12] = \LINS:SCB:select_s_wire\[4]
Removing Rhs of wire zero[19] = \LINS:SCB:select_s_wire\[4]
Removing Rhs of wire one[20] = \LINS:SCB:tmpOE__tx_net_0\[14]
Removing Lhs of wire \LINS:SCB:tmpOE__rx_net_0\[26] = one[20]
Removing Lhs of wire \LINS:SCB:cts_wire\[30] = zero[19]
Removing Lhs of wire tmpOE__RedLed_net_0[57] = one[20]
Removing Lhs of wire \PWM_Left:Net_68\[65] = Net_924[393]
Removing Lhs of wire \PWM_Left:PWMUDB:ctrl_enable\[76] = \PWM_Left:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_Left:Net_180\[84] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:hwCapture\[87] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:hwEnable\[88] = \PWM_Left:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_Left:Net_178\[90] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:trig_out\[93] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:runmode_enable\\R\[95] = zero[19]
Removing Lhs of wire \PWM_Left:Net_186\[96] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:runmode_enable\\S\[97] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:final_enable\[98] = \PWM_Left:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM_Left:Net_179\[101] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:ltch_kill_reg\\R\[103] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:ltch_kill_reg\\S\[104] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:km_tc\[105] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:min_kill_reg\\R\[106] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:min_kill_reg\\S\[107] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:final_kill\[110] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_1\[113] = \PWM_Left:PWMUDB:MODULE_1:g2:a0:s_1\[352]
Removing Lhs of wire \PWM_Left:PWMUDB:add_vi_vv_MODGEN_1_0\[115] = \PWM_Left:PWMUDB:MODULE_1:g2:a0:s_0\[353]
Removing Lhs of wire \PWM_Left:PWMUDB:dith_count_1\\R\[116] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:dith_count_1\\S\[117] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:dith_count_0\\R\[118] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:dith_count_0\\S\[119] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:status_6\[122] = zero[19]
Removing Rhs of wire \PWM_Left:PWMUDB:status_5\[123] = \PWM_Left:PWMUDB:final_kill_reg\[137]
Removing Lhs of wire \PWM_Left:PWMUDB:status_4\[124] = zero[19]
Removing Rhs of wire \PWM_Left:PWMUDB:status_3\[125] = \PWM_Left:PWMUDB:fifo_full\[144]
Removing Rhs of wire \PWM_Left:PWMUDB:status_1\[127] = \PWM_Left:PWMUDB:cmp2_status_reg\[136]
Removing Rhs of wire \PWM_Left:PWMUDB:status_0\[128] = \PWM_Left:PWMUDB:cmp1_status_reg\[135]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp2_status\[133] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp2\[134] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp1_status_reg\\R\[138] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp1_status_reg\\S\[139] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp2_status_reg\\R\[140] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp2_status_reg\\S\[141] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:final_kill_reg\\R\[142] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:final_kill_reg\\S\[143] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:cs_addr_2\[145] = \PWM_Left:PWMUDB:tc_i\[100]
Removing Lhs of wire \PWM_Left:PWMUDB:cs_addr_1\[146] = \PWM_Left:PWMUDB:runmode_enable\[94]
Removing Lhs of wire \PWM_Left:PWMUDB:cs_addr_0\[147] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:pwm1_i\[185] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:pwm2_i\[187] = zero[19]
Removing Rhs of wire Net_21[190] = \PWM_Left:PWMUDB:pwm_i_reg\[182]
Removing Lhs of wire \PWM_Left:PWMUDB:pwm_temp\[193] = \PWM_Left:PWMUDB:cmp1\[131]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_23\[234] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_22\[235] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_21\[236] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_20\[237] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_19\[238] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_18\[239] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_17\[240] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_16\[241] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_15\[242] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_14\[243] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_13\[244] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_12\[245] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_11\[246] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_10\[247] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_9\[248] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_8\[249] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_7\[250] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_6\[251] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_5\[252] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_4\[253] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_3\[254] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_2\[255] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_1\[256] = \PWM_Left:PWMUDB:MODIN1_1\[257]
Removing Lhs of wire \PWM_Left:PWMUDB:MODIN1_1\[257] = \PWM_Left:PWMUDB:dith_count_1\[112]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:a_0\[258] = \PWM_Left:PWMUDB:MODIN1_0\[259]
Removing Lhs of wire \PWM_Left:PWMUDB:MODIN1_0\[259] = \PWM_Left:PWMUDB:dith_count_0\[114]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[391] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[392] = one[20]
Removing Lhs of wire \PWM_Right:Net_68\[403] = Net_924[393]
Removing Lhs of wire \PWM_Right:PWMUDB:ctrl_enable\[414] = \PWM_Right:PWMUDB:control_7\[406]
Removing Lhs of wire \PWM_Right:Net_180\[422] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:hwCapture\[425] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:hwEnable\[426] = \PWM_Right:PWMUDB:control_7\[406]
Removing Lhs of wire \PWM_Right:Net_178\[428] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:trig_out\[431] = one[20]
Removing Lhs of wire \PWM_Right:PWMUDB:runmode_enable\\R\[433] = zero[19]
Removing Lhs of wire \PWM_Right:Net_186\[434] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:runmode_enable\\S\[435] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:final_enable\[436] = \PWM_Right:PWMUDB:runmode_enable\[432]
Removing Lhs of wire \PWM_Right:Net_179\[439] = one[20]
Removing Lhs of wire \PWM_Right:PWMUDB:ltch_kill_reg\\R\[441] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:ltch_kill_reg\\S\[442] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:km_tc\[443] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:min_kill_reg\\R\[444] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:min_kill_reg\\S\[445] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:final_kill\[448] = one[20]
Removing Lhs of wire \PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_1\[451] = \PWM_Right:PWMUDB:MODULE_2:g2:a0:s_1\[690]
Removing Lhs of wire \PWM_Right:PWMUDB:add_vi_vv_MODGEN_2_0\[453] = \PWM_Right:PWMUDB:MODULE_2:g2:a0:s_0\[691]
Removing Lhs of wire \PWM_Right:PWMUDB:dith_count_1\\R\[454] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:dith_count_1\\S\[455] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:dith_count_0\\R\[456] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:dith_count_0\\S\[457] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:status_6\[460] = zero[19]
Removing Rhs of wire \PWM_Right:PWMUDB:status_5\[461] = \PWM_Right:PWMUDB:final_kill_reg\[475]
Removing Lhs of wire \PWM_Right:PWMUDB:status_4\[462] = zero[19]
Removing Rhs of wire \PWM_Right:PWMUDB:status_3\[463] = \PWM_Right:PWMUDB:fifo_full\[482]
Removing Rhs of wire \PWM_Right:PWMUDB:status_1\[465] = \PWM_Right:PWMUDB:cmp2_status_reg\[474]
Removing Rhs of wire \PWM_Right:PWMUDB:status_0\[466] = \PWM_Right:PWMUDB:cmp1_status_reg\[473]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp2_status\[471] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp2\[472] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp1_status_reg\\R\[476] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp1_status_reg\\S\[477] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp2_status_reg\\R\[478] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp2_status_reg\\S\[479] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:final_kill_reg\\R\[480] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:final_kill_reg\\S\[481] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:cs_addr_2\[483] = \PWM_Right:PWMUDB:tc_i\[438]
Removing Lhs of wire \PWM_Right:PWMUDB:cs_addr_1\[484] = \PWM_Right:PWMUDB:runmode_enable\[432]
Removing Lhs of wire \PWM_Right:PWMUDB:cs_addr_0\[485] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:pwm1_i\[523] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:pwm2_i\[525] = zero[19]
Removing Rhs of wire Net_35[528] = \PWM_Right:PWMUDB:pwm_i_reg\[520]
Removing Lhs of wire \PWM_Right:PWMUDB:pwm_temp\[531] = \PWM_Right:PWMUDB:cmp1\[469]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_23\[572] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_22\[573] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_21\[574] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_20\[575] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_19\[576] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_18\[577] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_17\[578] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_16\[579] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_15\[580] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_14\[581] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_13\[582] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_12\[583] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_11\[584] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_10\[585] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_9\[586] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_8\[587] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_7\[588] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_6\[589] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_5\[590] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_4\[591] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_3\[592] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_2\[593] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_1\[594] = \PWM_Right:PWMUDB:MODIN2_1\[595]
Removing Lhs of wire \PWM_Right:PWMUDB:MODIN2_1\[595] = \PWM_Right:PWMUDB:dith_count_1\[450]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:a_0\[596] = \PWM_Right:PWMUDB:MODIN2_0\[597]
Removing Lhs of wire \PWM_Right:PWMUDB:MODIN2_0\[597] = \PWM_Right:PWMUDB:dith_count_0\[452]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[729] = one[20]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[730] = one[20]
Removing Lhs of wire tmpOE__Led_Left_net_0[737] = one[20]
Removing Lhs of wire tmpOE__Led_Right_net_0[743] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:prevCapture\\D\[749] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:trig_last\\D\[750] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:prevCompare1\\D\[756] = \PWM_Left:PWMUDB:cmp1\[131]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp1_status_reg\\D\[757] = \PWM_Left:PWMUDB:cmp1_status\[132]
Removing Lhs of wire \PWM_Left:PWMUDB:cmp2_status_reg\\D\[758] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:pwm_i_reg\\D\[760] = \PWM_Left:PWMUDB:pwm_i\[183]
Removing Lhs of wire \PWM_Left:PWMUDB:pwm1_i_reg\\D\[761] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:pwm2_i_reg\\D\[762] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:tc_i_reg\\D\[763] = \PWM_Left:PWMUDB:status_2\[126]
Removing Lhs of wire \PWM_Right:PWMUDB:prevCapture\\D\[765] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:trig_last\\D\[766] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:prevCompare1\\D\[772] = \PWM_Right:PWMUDB:cmp1\[469]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp1_status_reg\\D\[773] = \PWM_Right:PWMUDB:cmp1_status\[470]
Removing Lhs of wire \PWM_Right:PWMUDB:cmp2_status_reg\\D\[774] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:pwm_i_reg\\D\[776] = \PWM_Right:PWMUDB:pwm_i\[521]
Removing Lhs of wire \PWM_Right:PWMUDB:pwm1_i_reg\\D\[777] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:pwm2_i_reg\\D\[778] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:tc_i_reg\\D\[779] = \PWM_Right:PWMUDB:status_2\[464]

------------------------------------------------------
Aliased 0 equations, 176 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:compare1\' (cost = 0):
\PWM_Left:PWMUDB:compare1\ <= (not \PWM_Left:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Left:PWMUDB:dith_count_1\ and \PWM_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:compare1\' (cost = 0):
\PWM_Right:PWMUDB:compare1\ <= (not \PWM_Right:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Right:PWMUDB:dith_count_1\ and \PWM_Right:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:cmp1\' (cost = 0):
\PWM_Left:PWMUDB:cmp1\ <= (not \PWM_Left:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Left:PWMUDB:dith_count_0\ and \PWM_Left:PWMUDB:dith_count_1\)
	OR (not \PWM_Left:PWMUDB:dith_count_1\ and \PWM_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:cmp1\' (cost = 0):
\PWM_Right:PWMUDB:cmp1\ <= (not \PWM_Right:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Right:PWMUDB:dith_count_0\ and \PWM_Right:PWMUDB:dith_count_1\)
	OR (not \PWM_Right:PWMUDB:dith_count_1\ and \PWM_Right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Left:PWMUDB:final_capture\ to zero
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Right:PWMUDB:final_capture\ to zero
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Left:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Left:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Left:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Right:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Right:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Right:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Left:PWMUDB:final_capture\[149] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[362] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[372] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[382] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:final_capture\[487] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[700] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[710] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[720] = zero[19]
Removing Lhs of wire \PWM_Left:PWMUDB:min_kill_reg\\D\[748] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:runmode_enable\\D\[751] = \PWM_Left:PWMUDB:control_7\[68]
Removing Lhs of wire \PWM_Left:PWMUDB:ltch_kill_reg\\D\[753] = one[20]
Removing Lhs of wire \PWM_Left:PWMUDB:final_kill_reg\\D\[759] = zero[19]
Removing Lhs of wire \PWM_Right:PWMUDB:min_kill_reg\\D\[764] = one[20]
Removing Lhs of wire \PWM_Right:PWMUDB:runmode_enable\\D\[767] = \PWM_Right:PWMUDB:control_7\[406]
Removing Lhs of wire \PWM_Right:PWMUDB:ltch_kill_reg\\D\[769] = one[20]
Removing Lhs of wire \PWM_Right:PWMUDB:final_kill_reg\\D\[775] = zero[19]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj" -dcpsoc3 LIN-Internal_Light_Control.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.814ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 21 July 2020 13:02:42
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\LIN-Automotive\3-LIN-Internal-Light-Control\LIN-Internal_Light_Control.cydsn\LIN-Internal_Light_Control.cyprj -d CY8C4245AXI-483 LIN-Internal_Light_Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Left:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Left:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Left:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Left:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Left:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Left:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Right:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Right:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Right:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Right:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Right:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Right:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'LINS_IntClk'. Signal=\LINS:Net_6_ff2\
    Digital Clock 0: Automatic-assigning  clock 'Clock_25KHz'. Fanout=2, Signal=Net_924_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Left:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Right:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LINS:SCB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LINS:SCB:tx(0)\__PA ,
            pin_input => \LINS:SCB:tx_wire\ ,
            pad => \LINS:SCB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LINS:SCB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LINS:SCB:rx(0)\__PA ,
            fb => \LINS:SCB:rx_wire\ ,
            pad => \LINS:SCB:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RedLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RedLed(0)__PA ,
            pad => RedLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_Left(0)__PA ,
            pin_input => Net_21 ,
            pad => Led_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_Right(0)__PA ,
            pin_input => Net_35 ,
            pad => Led_Right(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_Left:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Left:PWMUDB:runmode_enable\ * \PWM_Left:PWMUDB:tc_i\
        );
        Output = \PWM_Left:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Right:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Right:PWMUDB:runmode_enable\ * \PWM_Right:PWMUDB:tc_i\
        );
        Output = \PWM_Right:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Left:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Left:PWMUDB:control_7\
        );
        Output = \PWM_Left:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Left:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Left:PWMUDB:cmp1_less\
        );
        Output = \PWM_Left:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Left:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Left:PWMUDB:prevCompare1\ * !\PWM_Left:PWMUDB:cmp1_less\
        );
        Output = \PWM_Left:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_21, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Left:PWMUDB:runmode_enable\ * !\PWM_Left:PWMUDB:cmp1_less\
        );
        Output = Net_21 (fanout=1)

    MacroCell: Name=\PWM_Right:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Right:PWMUDB:control_7\
        );
        Output = \PWM_Right:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Right:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Right:PWMUDB:cmp1_less\
        );
        Output = \PWM_Right:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Right:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Right:PWMUDB:prevCompare1\ * 
              !\PWM_Right:PWMUDB:cmp1_less\
        );
        Output = \PWM_Right:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_35, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Right:PWMUDB:runmode_enable\ * 
              !\PWM_Right:PWMUDB:cmp1_less\
        );
        Output = Net_35 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Left:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_924_digital ,
            cs_addr_2 => \PWM_Left:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Left:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Left:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Left:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Left:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Right:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_924_digital ,
            cs_addr_2 => \PWM_Right:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Right:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Right:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Right:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Right:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Left:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_924_digital ,
            status_3 => \PWM_Left:PWMUDB:status_3\ ,
            status_2 => \PWM_Left:PWMUDB:status_2\ ,
            status_0 => \PWM_Left:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Right:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_924_digital ,
            status_3 => \PWM_Right:PWMUDB:status_3\ ,
            status_2 => \PWM_Right:PWMUDB:status_2\ ,
            status_0 => \PWM_Right:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Left:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_924_digital ,
            control_7 => \PWM_Left:PWMUDB:control_7\ ,
            control_6 => \PWM_Left:PWMUDB:control_6\ ,
            control_5 => \PWM_Left:PWMUDB:control_5\ ,
            control_4 => \PWM_Left:PWMUDB:control_4\ ,
            control_3 => \PWM_Left:PWMUDB:control_3\ ,
            control_2 => \PWM_Left:PWMUDB:control_2\ ,
            control_1 => \PWM_Left:PWMUDB:control_1\ ,
            control_0 => \PWM_Left:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Right:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_924_digital ,
            control_7 => \PWM_Right:PWMUDB:control_7\ ,
            control_6 => \PWM_Right:PWMUDB:control_6\ ,
            control_5 => \PWM_Right:PWMUDB:control_5\ ,
            control_4 => \PWM_Right:PWMUDB:control_4\ ,
            control_3 => \PWM_Right:PWMUDB:control_3\ ,
            control_2 => \PWM_Right:PWMUDB:control_2\ ,
            control_1 => \PWM_Right:PWMUDB:control_1\ ,
            control_0 => \PWM_Right:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\LINS:ISR\
        PORT MAP (
            interrupt => \LINS:Net_43\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    7 :   29 :   36 : 19.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :   10 :   54 :   64 : 15.63 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.170ms
Tech Mapping phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\LINS:SCB:tx(0)\                    : [IOP=(0)][IoId=(5)]                
\LINS:SCB:rx(0)\                    : [IOP=(0)][IoId=(4)]                
RedLed(0)                           : [IOP=(1)][IoId=(6)]                
Led_Left(0)                         : [IOP=(3)][IoId=(5)]                
Led_Right(0)                        : [IOP=(1)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\LINS:SCB:SCB\                      : SCB_[FFB(SCB,1)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1232179s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0005853 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Left:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Left:PWMUDB:runmode_enable\ * \PWM_Left:PWMUDB:tc_i\
        );
        Output = \PWM_Left:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Left:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Left:PWMUDB:control_7\
        );
        Output = \PWM_Left:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_21, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Left:PWMUDB:runmode_enable\ * !\PWM_Left:PWMUDB:cmp1_less\
        );
        Output = Net_21 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Left:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Left:PWMUDB:cmp1_less\
        );
        Output = \PWM_Left:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Left:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Left:PWMUDB:prevCompare1\ * !\PWM_Left:PWMUDB:cmp1_less\
        );
        Output = \PWM_Left:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Left:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_924_digital ,
        cs_addr_2 => \PWM_Left:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Left:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Left:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Left:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Left:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Left:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_924_digital ,
        status_3 => \PWM_Left:PWMUDB:status_3\ ,
        status_2 => \PWM_Left:PWMUDB:status_2\ ,
        status_0 => \PWM_Left:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Left:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_924_digital ,
        control_7 => \PWM_Left:PWMUDB:control_7\ ,
        control_6 => \PWM_Left:PWMUDB:control_6\ ,
        control_5 => \PWM_Left:PWMUDB:control_5\ ,
        control_4 => \PWM_Left:PWMUDB:control_4\ ,
        control_3 => \PWM_Left:PWMUDB:control_3\ ,
        control_2 => \PWM_Left:PWMUDB:control_2\ ,
        control_1 => \PWM_Left:PWMUDB:control_1\ ,
        control_0 => \PWM_Left:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Right:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Right:PWMUDB:runmode_enable\ * \PWM_Right:PWMUDB:tc_i\
        );
        Output = \PWM_Right:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Right:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Right:PWMUDB:control_7\
        );
        Output = \PWM_Right:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_35, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Right:PWMUDB:runmode_enable\ * 
              !\PWM_Right:PWMUDB:cmp1_less\
        );
        Output = Net_35 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Right:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Right:PWMUDB:cmp1_less\
        );
        Output = \PWM_Right:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Right:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_924_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Right:PWMUDB:prevCompare1\ * 
              !\PWM_Right:PWMUDB:cmp1_less\
        );
        Output = \PWM_Right:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Right:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_924_digital ,
        cs_addr_2 => \PWM_Right:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Right:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Right:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Right:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Right:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Right:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_924_digital ,
        status_3 => \PWM_Right:PWMUDB:status_3\ ,
        status_2 => \PWM_Right:PWMUDB:status_2\ ,
        status_0 => \PWM_Right:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Right:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_924_digital ,
        control_7 => \PWM_Right:PWMUDB:control_7\ ,
        control_6 => \PWM_Right:PWMUDB:control_6\ ,
        control_5 => \PWM_Right:PWMUDB:control_5\ ,
        control_4 => \PWM_Right:PWMUDB:control_4\ ,
        control_3 => \PWM_Right:PWMUDB:control_3\ ,
        control_2 => \PWM_Right:PWMUDB:control_2\ ,
        control_1 => \PWM_Right:PWMUDB:control_1\ ,
        control_0 => \PWM_Right:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\LINS:ISR\
        PORT MAP (
            interrupt => \LINS:Net_43\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \LINS:SCB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LINS:SCB:rx(0)\__PA ,
        fb => \LINS:SCB:rx_wire\ ,
        pad => \LINS:SCB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LINS:SCB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LINS:SCB:tx(0)\__PA ,
        pin_input => \LINS:SCB:tx_wire\ ,
        pad => \LINS:SCB:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Led_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_Right(0)__PA ,
        pin_input => Net_35 ,
        pad => Led_Right(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RedLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RedLed(0)__PA ,
        pad => RedLed(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Led_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_Left(0)__PA ,
        pin_input => Net_21 ,
        pad => Led_Left(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \LINS:Net_6_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\LINS:SCB:SCB\
        PORT MAP (
            clock => \LINS:Net_6_ff2\ ,
            interrupt => \LINS:Net_43\ ,
            uart_rx => \LINS:SCB:rx_wire\ ,
            uart_tx => \LINS:SCB:tx_wire\ ,
            uart_rts => \LINS:SCB:rts_wire\ ,
            mosi_m => \LINS:SCB:mosi_m_wire\ ,
            select_m_3 => \LINS:SCB:select_m_wire_3\ ,
            select_m_2 => \LINS:SCB:select_m_wire_2\ ,
            select_m_1 => \LINS:SCB:select_m_wire_1\ ,
            select_m_0 => \LINS:SCB:select_m_wire_0\ ,
            sclk_m => \LINS:SCB:sclk_m_wire\ ,
            miso_s => \LINS:SCB:miso_s_wire\ ,
            tr_tx_req => \LINS:Net_68\ ,
            tr_rx_req => \LINS:Net_67\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_924_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \LINS:SCB:rx(0)\ | FB(\LINS:SCB:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \LINS:SCB:tx(0)\ | In(\LINS:SCB:tx_wire\)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     Led_Right(0) | In(Net_35)
     |   6 |     * |      NONE |         CMOS_OUT |        RedLed(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |      Led_Left(0) | In(Net_21)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.011ms
Digital Placement phase: Elapsed time ==> 1s.371ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "LIN-Internal_Light_Control_r.vh2" --pcf-path "LIN-Internal_Light_Control.pco" --des-name "LIN-Internal_Light_Control" --dsf-path "LIN-Internal_Light_Control.dsf" --sdc-path "LIN-Internal_Light_Control.sdc" --lib-path "LIN-Internal_Light_Control_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.887ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LIN-Internal_Light_Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.612ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.731ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.733ms
API generation phase: Elapsed time ==> 2s.130ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.002ms
