Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  6 13:42:20 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file milestone_1_control_sets_placed.rpt
| Design       : milestone_1
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+-----------------------------+------------------+----------------+--------------+
|     Clock Signal     | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------+-----------------------------+------------------+----------------+--------------+
| ~ff0/temp            |               |                             |                1 |              1 |         1.00 |
|  ff1/ff0/tick_0      |               |                             |                1 |              1 |         1.00 |
| ~ff1/ff0/tick_0      |               |                             |                1 |              1 |         1.00 |
|  ff1/ff2/tick_2      |               |                             |                1 |              1 |         1.00 |
| ~ff1/ff2/tick_2      |               |                             |                1 |              1 |         1.00 |
|  ff1/ff1/tick_1      |               |                             |                1 |              1 |         1.00 |
| ~ff1/ff1/tick_1      |               |                             |                1 |              1 |         1.00 |
|  ff1/ff3/tick_3      |               |                             |                1 |              1 |         1.00 |
| ~ff1/ff3/tick_3      |               |                             |                1 |              1 |         1.00 |
|  ff1/ff4/tick_4      |               |                             |                1 |              1 |         1.00 |
| ~ff1/ff4/tick_4      |               |                             |                1 |              1 |         1.00 |
|  ff1/ff5/tick_5      |               |                             |                1 |              1 |         1.00 |
| ~ff1/ff5/tick_5      |               |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |               |                             |                1 |              1 |         1.00 |
|  ff0/temp            |               |                             |                2 |              4 |         2.00 |
|  ff0/temp            |               | ff1/ff0/count[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  ff1/ff0/tick_0      |               | ff1/ff1/count[3]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  ff1/ff2/tick_2      |               | ff1/ff3/count[3]_i_1__3_n_0 |                1 |              4 |         4.00 |
|  ff1/ff1/tick_1      |               | ff1/ff2/count[3]_i_1__2_n_0 |                1 |              4 |         4.00 |
|  ff1/ff3/tick_3      |               | ff1/ff4/count[3]_i_1__4_n_0 |                1 |              4 |         4.00 |
|  ff1/ff4/tick_4      |               | ff1/ff5/count[3]_i_1__5_n_0 |                1 |              4 |         4.00 |
|  ff1/ff6/tick_6      |               | ff1/ff7/count[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  ff1/ff5/tick_5      |               | ff1/ff6/count[3]_i_1__6_n_0 |                1 |              4 |         4.00 |
|  ff1/ff3/E[0]        |               |                             |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |               | ff0/clear                   |                5 |             17 |         3.40 |
+----------------------+---------------+-----------------------------+------------------+----------------+--------------+


