#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1865f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x187fbe0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1896920 .functor NOT 1, L_0x18c8a60, C4<0>, C4<0>, C4<0>;
L_0x18c87f0 .functor XOR 1, L_0x18c8690, L_0x18c8750, C4<0>, C4<0>;
L_0x18c8950 .functor XOR 1, L_0x18c87f0, L_0x18c88b0, C4<0>, C4<0>;
v0x18c0020_0 .net *"_ivl_10", 0 0, L_0x18c88b0;  1 drivers
v0x18c0120_0 .net *"_ivl_12", 0 0, L_0x18c8950;  1 drivers
v0x18c0200_0 .net *"_ivl_2", 0 0, L_0x18c2cb0;  1 drivers
v0x18c02c0_0 .net *"_ivl_4", 0 0, L_0x18c8690;  1 drivers
v0x18c03a0_0 .net *"_ivl_6", 0 0, L_0x18c8750;  1 drivers
v0x18c04d0_0 .net *"_ivl_8", 0 0, L_0x18c87f0;  1 drivers
v0x18c05b0_0 .net "a", 0 0, v0x18ba990_0;  1 drivers
v0x18c0650_0 .net "b", 0 0, v0x18baa30_0;  1 drivers
v0x18c06f0_0 .net "c", 0 0, v0x18baad0_0;  1 drivers
v0x18c0790_0 .var "clk", 0 0;
v0x18c0830_0 .net "d", 0 0, v0x18bac40_0;  1 drivers
v0x18c08d0_0 .net "out_dut", 0 0, L_0x18c82d0;  1 drivers
v0x18c0970_0 .net "out_ref", 0 0, L_0x18c1830;  1 drivers
v0x18c0a10_0 .var/2u "stats1", 159 0;
v0x18c0ab0_0 .var/2u "strobe", 0 0;
v0x18c0b50_0 .net "tb_match", 0 0, L_0x18c8a60;  1 drivers
v0x18c0c10_0 .net "tb_mismatch", 0 0, L_0x1896920;  1 drivers
v0x18c0cd0_0 .net "wavedrom_enable", 0 0, v0x18bad30_0;  1 drivers
v0x18c0d70_0 .net "wavedrom_title", 511 0, v0x18badd0_0;  1 drivers
L_0x18c2cb0 .concat [ 1 0 0 0], L_0x18c1830;
L_0x18c8690 .concat [ 1 0 0 0], L_0x18c1830;
L_0x18c8750 .concat [ 1 0 0 0], L_0x18c82d0;
L_0x18c88b0 .concat [ 1 0 0 0], L_0x18c1830;
L_0x18c8a60 .cmp/eeq 1, L_0x18c2cb0, L_0x18c8950;
S_0x187fd70 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x187fbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1880680 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18971e0 .functor NOT 1, v0x18baa30_0, C4<0>, C4<0>, C4<0>;
L_0x18c0f80 .functor AND 1, L_0x1880680, L_0x18971e0, C4<1>, C4<1>;
L_0x18c1020 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c1150 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c1250 .functor AND 1, L_0x18c1020, L_0x18c1150, C4<1>, C4<1>;
L_0x18c1330 .functor OR 1, L_0x18c0f80, L_0x18c1250, C4<0>, C4<0>;
L_0x18c13f0 .functor AND 1, v0x18ba990_0, v0x18baad0_0, C4<1>, C4<1>;
L_0x18c14b0 .functor AND 1, L_0x18c13f0, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c1570 .functor OR 1, L_0x18c1330, L_0x18c14b0, C4<0>, C4<0>;
L_0x18c16e0 .functor AND 1, v0x18baa30_0, v0x18baad0_0, C4<1>, C4<1>;
L_0x18c1750 .functor AND 1, L_0x18c16e0, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c1830 .functor OR 1, L_0x18c1570, L_0x18c1750, C4<0>, C4<0>;
v0x1896b90_0 .net *"_ivl_0", 0 0, L_0x1880680;  1 drivers
v0x1896c30_0 .net *"_ivl_10", 0 0, L_0x18c1250;  1 drivers
v0x18b9180_0 .net *"_ivl_12", 0 0, L_0x18c1330;  1 drivers
v0x18b9240_0 .net *"_ivl_14", 0 0, L_0x18c13f0;  1 drivers
v0x18b9320_0 .net *"_ivl_16", 0 0, L_0x18c14b0;  1 drivers
v0x18b9450_0 .net *"_ivl_18", 0 0, L_0x18c1570;  1 drivers
v0x18b9530_0 .net *"_ivl_2", 0 0, L_0x18971e0;  1 drivers
v0x18b9610_0 .net *"_ivl_20", 0 0, L_0x18c16e0;  1 drivers
v0x18b96f0_0 .net *"_ivl_22", 0 0, L_0x18c1750;  1 drivers
v0x18b97d0_0 .net *"_ivl_4", 0 0, L_0x18c0f80;  1 drivers
v0x18b98b0_0 .net *"_ivl_6", 0 0, L_0x18c1020;  1 drivers
v0x18b9990_0 .net *"_ivl_8", 0 0, L_0x18c1150;  1 drivers
v0x18b9a70_0 .net "a", 0 0, v0x18ba990_0;  alias, 1 drivers
v0x18b9b30_0 .net "b", 0 0, v0x18baa30_0;  alias, 1 drivers
v0x18b9bf0_0 .net "c", 0 0, v0x18baad0_0;  alias, 1 drivers
v0x18b9cb0_0 .net "d", 0 0, v0x18bac40_0;  alias, 1 drivers
v0x18b9d70_0 .net "out", 0 0, L_0x18c1830;  alias, 1 drivers
S_0x18b9ed0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x187fbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18ba990_0 .var "a", 0 0;
v0x18baa30_0 .var "b", 0 0;
v0x18baad0_0 .var "c", 0 0;
v0x18baba0_0 .net "clk", 0 0, v0x18c0790_0;  1 drivers
v0x18bac40_0 .var "d", 0 0;
v0x18bad30_0 .var "wavedrom_enable", 0 0;
v0x18badd0_0 .var "wavedrom_title", 511 0;
S_0x18ba170 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18b9ed0;
 .timescale -12 -12;
v0x18ba3d0_0 .var/2s "count", 31 0;
E_0x187aac0/0 .event negedge, v0x18baba0_0;
E_0x187aac0/1 .event posedge, v0x18baba0_0;
E_0x187aac0 .event/or E_0x187aac0/0, E_0x187aac0/1;
E_0x187ad10 .event negedge, v0x18baba0_0;
E_0x18629f0 .event posedge, v0x18baba0_0;
S_0x18ba4d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18b9ed0;
 .timescale -12 -12;
v0x18ba6d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18ba7b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18b9ed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18baf30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x187fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18c1990 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c1a00 .functor NOT 1, v0x18baa30_0, C4<0>, C4<0>, C4<0>;
L_0x18c1a90 .functor AND 1, L_0x18c1990, L_0x18c1a00, C4<1>, C4<1>;
L_0x18c1ba0 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c1c40 .functor AND 1, L_0x18c1a90, L_0x18c1ba0, C4<1>, C4<1>;
L_0x18c1d50 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c1e00 .functor AND 1, L_0x18c1c40, L_0x18c1d50, C4<1>, C4<1>;
L_0x18c1f10 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c1fd0 .functor NOT 1, v0x18baa30_0, C4<0>, C4<0>, C4<0>;
L_0x18c2040 .functor AND 1, L_0x18c1f10, L_0x18c1fd0, C4<1>, C4<1>;
L_0x18c21b0 .functor AND 1, L_0x18c2040, v0x18baad0_0, C4<1>, C4<1>;
L_0x18c2330 .functor AND 1, L_0x18c21b0, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c2570 .functor OR 1, L_0x18c1e00, L_0x18c2330, C4<0>, C4<0>;
L_0x18c2680 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c2500 .functor AND 1, L_0x18c2680, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c29e0 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c2ae0 .functor AND 1, L_0x18c2500, L_0x18c29e0, C4<1>, C4<1>;
L_0x18c2bf0 .functor AND 1, L_0x18c2ae0, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c2d50 .functor OR 1, L_0x18c2570, L_0x18c2bf0, C4<0>, C4<0>;
L_0x18c2e60 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c2f80 .functor AND 1, L_0x18c2e60, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c3040 .functor AND 1, L_0x18c2f80, v0x18baad0_0, C4<1>, C4<1>;
L_0x18c31c0 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c3230 .functor AND 1, L_0x18c3040, L_0x18c31c0, C4<1>, C4<1>;
L_0x18c3410 .functor OR 1, L_0x18c2d50, L_0x18c3230, C4<0>, C4<0>;
L_0x18c3520 .functor AND 1, v0x18ba990_0, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c3670 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c36e0 .functor AND 1, L_0x18c3520, L_0x18c3670, C4<1>, C4<1>;
L_0x18c38e0 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c3950 .functor AND 1, L_0x18c36e0, L_0x18c38e0, C4<1>, C4<1>;
L_0x18c3b60 .functor OR 1, L_0x18c3410, L_0x18c3950, C4<0>, C4<0>;
L_0x18c3c70 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c3df0 .functor NOT 1, v0x18baa30_0, C4<0>, C4<0>, C4<0>;
L_0x18c3e60 .functor AND 1, L_0x18c3c70, L_0x18c3df0, C4<1>, C4<1>;
L_0x18c4090 .functor AND 1, L_0x18c3e60, v0x18baad0_0, C4<1>, C4<1>;
L_0x18c4150 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c42f0 .functor AND 1, L_0x18c4090, L_0x18c4150, C4<1>, C4<1>;
L_0x18c4400 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c41c0 .functor AND 1, L_0x18c4400, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c4280 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c45c0 .functor AND 1, L_0x18c41c0, L_0x18c4280, C4<1>, C4<1>;
L_0x18c46d0 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c48a0 .functor AND 1, L_0x18c45c0, L_0x18c46d0, C4<1>, C4<1>;
L_0x18c49b0 .functor OR 1, L_0x18c42f0, L_0x18c48a0, C4<0>, C4<0>;
L_0x18c4c30 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c4ca0 .functor NOT 1, v0x18baa30_0, C4<0>, C4<0>, C4<0>;
L_0x18c4e90 .functor AND 1, L_0x18c4c30, L_0x18c4ca0, C4<1>, C4<1>;
L_0x18c4fa0 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c51a0 .functor AND 1, L_0x18c4e90, L_0x18c4fa0, C4<1>, C4<1>;
L_0x18c52b0 .functor AND 1, L_0x18c51a0, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c5510 .functor NOT 1, v0x18ba990_0, C4<0>, C4<0>, C4<0>;
L_0x18c5580 .functor AND 1, L_0x18c5510, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c57f0 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c5860 .functor AND 1, L_0x18c5580, L_0x18c57f0, C4<1>, C4<1>;
L_0x18c5b30 .functor AND 1, L_0x18c5860, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c5bf0 .functor OR 1, L_0x18c52b0, L_0x18c5b30, C4<0>, C4<0>;
L_0x18c5ed0 .functor NOT 1, v0x18baa30_0, C4<0>, C4<0>, C4<0>;
L_0x18c5f40 .functor AND 1, v0x18ba990_0, L_0x18c5ed0, C4<1>, C4<1>;
L_0x18c61e0 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c6250 .functor AND 1, L_0x18c5f40, L_0x18c61e0, C4<1>, C4<1>;
L_0x18c6550 .functor AND 1, L_0x18c6250, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c6820 .functor OR 1, L_0x18c5bf0, L_0x18c6550, C4<0>, C4<0>;
L_0x18c6b30 .functor AND 1, v0x18ba990_0, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c6fc0 .functor NOT 1, v0x18baad0_0, C4<0>, C4<0>, C4<0>;
L_0x18c7240 .functor AND 1, L_0x18c6b30, L_0x18c6fc0, C4<1>, C4<1>;
L_0x18c7350 .functor NOT 1, v0x18bac40_0, C4<0>, C4<0>, C4<0>;
L_0x18c75e0 .functor AND 1, L_0x18c7240, L_0x18c7350, C4<1>, C4<1>;
L_0x18c76f0 .functor OR 1, L_0x18c6820, L_0x18c75e0, C4<0>, C4<0>;
L_0x18c7a30 .functor AND 1, v0x18ba990_0, v0x18baa30_0, C4<1>, C4<1>;
L_0x18c7aa0 .functor AND 1, L_0x18c7a30, v0x18baad0_0, C4<1>, C4<1>;
L_0x18c7da0 .functor AND 1, L_0x18c7aa0, v0x18bac40_0, C4<1>, C4<1>;
L_0x18c7e60 .functor OR 1, L_0x18c76f0, L_0x18c7da0, C4<0>, C4<0>;
L_0x18c81c0 .functor OR 1, L_0x18c3b60, L_0x18c49b0, C4<0>, C4<0>;
L_0x18c82d0 .functor OR 1, L_0x18c81c0, L_0x18c7e60, C4<0>, C4<0>;
v0x18bb220_0 .net *"_ivl_0", 0 0, L_0x18c1990;  1 drivers
v0x18bb300_0 .net *"_ivl_10", 0 0, L_0x18c1d50;  1 drivers
v0x18bb3e0_0 .net *"_ivl_100", 0 0, L_0x18c5510;  1 drivers
v0x18bb4d0_0 .net *"_ivl_102", 0 0, L_0x18c5580;  1 drivers
v0x18bb5b0_0 .net *"_ivl_104", 0 0, L_0x18c57f0;  1 drivers
v0x18bb6e0_0 .net *"_ivl_106", 0 0, L_0x18c5860;  1 drivers
v0x18bb7c0_0 .net *"_ivl_108", 0 0, L_0x18c5b30;  1 drivers
v0x18bb8a0_0 .net *"_ivl_110", 0 0, L_0x18c5bf0;  1 drivers
v0x18bb980_0 .net *"_ivl_112", 0 0, L_0x18c5ed0;  1 drivers
v0x18bba60_0 .net *"_ivl_114", 0 0, L_0x18c5f40;  1 drivers
v0x18bbb40_0 .net *"_ivl_116", 0 0, L_0x18c61e0;  1 drivers
v0x18bbc20_0 .net *"_ivl_118", 0 0, L_0x18c6250;  1 drivers
v0x18bbd00_0 .net *"_ivl_12", 0 0, L_0x18c1e00;  1 drivers
v0x18bbde0_0 .net *"_ivl_120", 0 0, L_0x18c6550;  1 drivers
v0x18bbec0_0 .net *"_ivl_122", 0 0, L_0x18c6820;  1 drivers
v0x18bbfa0_0 .net *"_ivl_124", 0 0, L_0x18c6b30;  1 drivers
v0x18bc080_0 .net *"_ivl_126", 0 0, L_0x18c6fc0;  1 drivers
v0x18bc270_0 .net *"_ivl_128", 0 0, L_0x18c7240;  1 drivers
v0x18bc350_0 .net *"_ivl_130", 0 0, L_0x18c7350;  1 drivers
v0x18bc430_0 .net *"_ivl_132", 0 0, L_0x18c75e0;  1 drivers
v0x18bc510_0 .net *"_ivl_134", 0 0, L_0x18c76f0;  1 drivers
v0x18bc5f0_0 .net *"_ivl_136", 0 0, L_0x18c7a30;  1 drivers
v0x18bc6d0_0 .net *"_ivl_138", 0 0, L_0x18c7aa0;  1 drivers
v0x18bc7b0_0 .net *"_ivl_14", 0 0, L_0x18c1f10;  1 drivers
v0x18bc890_0 .net *"_ivl_140", 0 0, L_0x18c7da0;  1 drivers
v0x18bc970_0 .net *"_ivl_144", 0 0, L_0x18c81c0;  1 drivers
v0x18bca50_0 .net *"_ivl_16", 0 0, L_0x18c1fd0;  1 drivers
v0x18bcb30_0 .net *"_ivl_18", 0 0, L_0x18c2040;  1 drivers
v0x18bcc10_0 .net *"_ivl_2", 0 0, L_0x18c1a00;  1 drivers
v0x18bccf0_0 .net *"_ivl_20", 0 0, L_0x18c21b0;  1 drivers
v0x18bcdd0_0 .net *"_ivl_22", 0 0, L_0x18c2330;  1 drivers
v0x18bceb0_0 .net *"_ivl_24", 0 0, L_0x18c2570;  1 drivers
v0x18bcf90_0 .net *"_ivl_26", 0 0, L_0x18c2680;  1 drivers
v0x18bd280_0 .net *"_ivl_28", 0 0, L_0x18c2500;  1 drivers
v0x18bd360_0 .net *"_ivl_30", 0 0, L_0x18c29e0;  1 drivers
v0x18bd440_0 .net *"_ivl_32", 0 0, L_0x18c2ae0;  1 drivers
v0x18bd520_0 .net *"_ivl_34", 0 0, L_0x18c2bf0;  1 drivers
v0x18bd600_0 .net *"_ivl_36", 0 0, L_0x18c2d50;  1 drivers
v0x18bd6e0_0 .net *"_ivl_38", 0 0, L_0x18c2e60;  1 drivers
v0x18bd7c0_0 .net *"_ivl_4", 0 0, L_0x18c1a90;  1 drivers
v0x18bd8a0_0 .net *"_ivl_40", 0 0, L_0x18c2f80;  1 drivers
v0x18bd980_0 .net *"_ivl_42", 0 0, L_0x18c3040;  1 drivers
v0x18bda60_0 .net *"_ivl_44", 0 0, L_0x18c31c0;  1 drivers
v0x18bdb40_0 .net *"_ivl_46", 0 0, L_0x18c3230;  1 drivers
v0x18bdc20_0 .net *"_ivl_48", 0 0, L_0x18c3410;  1 drivers
v0x18bdd00_0 .net *"_ivl_50", 0 0, L_0x18c3520;  1 drivers
v0x18bdde0_0 .net *"_ivl_52", 0 0, L_0x18c3670;  1 drivers
v0x18bdec0_0 .net *"_ivl_54", 0 0, L_0x18c36e0;  1 drivers
v0x18bdfa0_0 .net *"_ivl_56", 0 0, L_0x18c38e0;  1 drivers
v0x18be080_0 .net *"_ivl_58", 0 0, L_0x18c3950;  1 drivers
v0x18be160_0 .net *"_ivl_6", 0 0, L_0x18c1ba0;  1 drivers
v0x18be240_0 .net *"_ivl_62", 0 0, L_0x18c3c70;  1 drivers
v0x18be320_0 .net *"_ivl_64", 0 0, L_0x18c3df0;  1 drivers
v0x18be400_0 .net *"_ivl_66", 0 0, L_0x18c3e60;  1 drivers
v0x18be4e0_0 .net *"_ivl_68", 0 0, L_0x18c4090;  1 drivers
v0x18be5c0_0 .net *"_ivl_70", 0 0, L_0x18c4150;  1 drivers
v0x18be6a0_0 .net *"_ivl_72", 0 0, L_0x18c42f0;  1 drivers
v0x18be780_0 .net *"_ivl_74", 0 0, L_0x18c4400;  1 drivers
v0x18be860_0 .net *"_ivl_76", 0 0, L_0x18c41c0;  1 drivers
v0x18be940_0 .net *"_ivl_78", 0 0, L_0x18c4280;  1 drivers
v0x18bea20_0 .net *"_ivl_8", 0 0, L_0x18c1c40;  1 drivers
v0x18beb00_0 .net *"_ivl_80", 0 0, L_0x18c45c0;  1 drivers
v0x18bebe0_0 .net *"_ivl_82", 0 0, L_0x18c46d0;  1 drivers
v0x18becc0_0 .net *"_ivl_84", 0 0, L_0x18c48a0;  1 drivers
v0x18beda0_0 .net *"_ivl_88", 0 0, L_0x18c4c30;  1 drivers
v0x18bf290_0 .net *"_ivl_90", 0 0, L_0x18c4ca0;  1 drivers
v0x18bf370_0 .net *"_ivl_92", 0 0, L_0x18c4e90;  1 drivers
v0x18bf450_0 .net *"_ivl_94", 0 0, L_0x18c4fa0;  1 drivers
v0x18bf530_0 .net *"_ivl_96", 0 0, L_0x18c51a0;  1 drivers
v0x18bf610_0 .net *"_ivl_98", 0 0, L_0x18c52b0;  1 drivers
v0x18bf6f0_0 .net "a", 0 0, v0x18ba990_0;  alias, 1 drivers
v0x18bf790_0 .net "b", 0 0, v0x18baa30_0;  alias, 1 drivers
v0x18bf880_0 .net "c", 0 0, v0x18baad0_0;  alias, 1 drivers
v0x18bf970_0 .net "d", 0 0, v0x18bac40_0;  alias, 1 drivers
v0x18bfa60_0 .net "out", 0 0, L_0x18c82d0;  alias, 1 drivers
v0x18bfb20_0 .net "w1", 0 0, L_0x18c3b60;  1 drivers
v0x18bfbe0_0 .net "w2", 0 0, L_0x18c49b0;  1 drivers
v0x18bfca0_0 .net "w3", 0 0, L_0x18c7e60;  1 drivers
S_0x18bfe00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x187fbe0;
 .timescale -12 -12;
E_0x187a860 .event anyedge, v0x18c0ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18c0ab0_0;
    %nor/r;
    %assign/vec4 v0x18c0ab0_0, 0;
    %wait E_0x187a860;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b9ed0;
T_3 ;
    %fork t_1, S_0x18ba170;
    %jmp t_0;
    .scope S_0x18ba170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18ba3d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18bac40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18baad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18baa30_0, 0;
    %assign/vec4 v0x18ba990_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18629f0;
    %load/vec4 v0x18ba3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18ba3d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18bac40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18baad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18baa30_0, 0;
    %assign/vec4 v0x18ba990_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x187ad10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18ba7b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187aac0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18ba990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18baa30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18baad0_0, 0;
    %assign/vec4 v0x18bac40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18b9ed0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x187fbe0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c0790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c0ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x187fbe0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18c0790_0;
    %inv;
    %store/vec4 v0x18c0790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x187fbe0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18baba0_0, v0x18c0c10_0, v0x18c05b0_0, v0x18c0650_0, v0x18c06f0_0, v0x18c0830_0, v0x18c0970_0, v0x18c08d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x187fbe0;
T_7 ;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x187fbe0;
T_8 ;
    %wait E_0x187aac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c0a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c0a10_0, 4, 32;
    %load/vec4 v0x18c0b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c0a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c0a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c0a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18c0970_0;
    %load/vec4 v0x18c0970_0;
    %load/vec4 v0x18c08d0_0;
    %xor;
    %load/vec4 v0x18c0970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c0a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18c0a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c0a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response15/top_module.sv";
