
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126256                       # Number of seconds simulated
sim_ticks                                126255991561                       # Number of ticks simulated
final_tick                               1267891327192                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48956                       # Simulator instruction rate (inst/s)
host_op_rate                                    62659                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1320072                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940156                       # Number of bytes of host memory used
host_seconds                                 95643.30                       # Real time elapsed on the host
sim_insts                                  4682347863                       # Number of instructions simulated
sim_ops                                    5992877773                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1578496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2169088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       424576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       397952                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4577920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1311744                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1311744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12332                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16946                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3317                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3109                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35765                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10248                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10248                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12502345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17180080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3362819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        20276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3151945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36259032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13180                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        20276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              61843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10389558                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10389558                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10389558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12502345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17180080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3362819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        20276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3151945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46648590                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151567818                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22295299                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19539457                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739185                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11139599                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10776362                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552583                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54442                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117617258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123900745                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22295299                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12328945                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25216096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5677033                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2039431                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13404252                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1092531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148800458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123584362     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270787      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2326746      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1948483      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3560087      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3866108      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846156      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663338      0.45%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10734391      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148800458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147098                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.817461                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116702111                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3145771                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25005005                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25069                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3922494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2397189                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139849559                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3922494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117170477                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1521819                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792582                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24550037                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       843042                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138869933                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90060                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506302                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184440023                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630081927                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630081927                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35543812                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19854                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2681654                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23111541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4487597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84375                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       996663                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137258978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128984633                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103882                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22693903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48708568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148800458                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866830                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477845                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95097704     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21885533     14.71%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10984502      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7190286      4.83%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7508283      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3876557      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742209      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433005      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82379      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148800458                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322915     59.82%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136190     25.23%     85.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80671     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101832552     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081902      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21605328     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4454930      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128984633                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.851003                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             539776                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407413378                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159973046                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126065716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129524409                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       244175                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4181470                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       134242                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3922494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1036821                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51577                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137278833                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23111541                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4487597                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1033294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1873904                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127595978                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21270331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388651                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25725091                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19656373                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4454760                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.841841                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126178586                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126065716                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72821949                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172905002                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.831745                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421167                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23668144                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1743948                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144877964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102667118     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388684     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11838720      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2650031      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013586      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069218      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453926      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902066      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894615      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144877964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894615                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280263082                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278482036                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2767360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.515678                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.515678                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659771                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659771                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590262950                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165631631                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146664898                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151567818                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24964626                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20229716                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2160411                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10143036                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9591041                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2669361                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96240                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108867900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137416336                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24964626                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12260402                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30021410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7023107                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3447019                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12703102                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1743009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147150426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117129016     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2811415      1.91%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2156653      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5291991      3.60%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1198461      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1705624      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1295250      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          811678      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14750338     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147150426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164709                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906633                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107586615                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5115979                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29559406                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118641                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4769780                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4309545                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165762322                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82491                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4769780                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108499107                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1403099                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2153406                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28756022                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1569007                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164057093                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20322                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288087                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       645236                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       176025                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230479980                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    764130678                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    764130678                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181978202                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48501765                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40268                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22644                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5329255                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15831106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7728358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       131906                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1715843                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161193567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149732711                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201033                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29437409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63725206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4993                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147150426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017549                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84435505     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26350132     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12325489      8.38%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9023947      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8026465      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3187348      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3152442      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490276      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158822      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147150426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599517     68.71%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        121417     13.91%     82.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151636     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125670023     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2251801      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17624      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14139444      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7653819      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149732711                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.987893                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             872570                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447689451                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190671667                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145971731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150605281                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371044                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3856026                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1035                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239482                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4769780                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         867338                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97538                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161233808                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15831106                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7728358                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22617                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          451                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1232745                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406851                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147044051                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13589099                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2688660                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21241119                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20885515                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7652020                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970154                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146162783                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145971731                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87569825                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242557573                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963079                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361027                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106606034                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130920602                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30315109                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2164413                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142380646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88677031     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25127537     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11071698      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5807143      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4621739      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1663775      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1408446      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1054483      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2948794      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142380646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106606034                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130920602                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19463956                       # Number of memory references committed
system.switch_cpus1.commit.loads             11975080                       # Number of loads committed
system.switch_cpus1.commit.membars              17624                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18810348                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117964229                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2665074                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2948794                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300667563                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327241478                       # The number of ROB writes
system.switch_cpus1.timesIdled                  74156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4417392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106606034                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130920602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106606034                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.421756                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.421756                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703355                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703355                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663051291                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203325752                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155084165                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35248                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151567818                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25464989                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20650327                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2175604                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10088407                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9763769                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2734875                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100021                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111045047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139316454                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25464989                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12498644                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30645283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7118847                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2773653                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12974390                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1707454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149379551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.545976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118734268     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2149336      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3940202      2.64%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3582064      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2295734      1.54%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1845131      1.24%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1081733      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1135026      0.76%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14616057      9.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149379551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168011                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919169                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109921817                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4249745                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30246677                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51996                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4909315                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4403262                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6238                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168556612                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49424                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4909315                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110815698                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1159817                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1828099                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29384414                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1282206                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166663200                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        243844                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235693802                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    776115423                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    776115423                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186229820                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49463977                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36672                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18336                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4605362                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15828055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7831800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89135                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1761671                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163499879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151758355                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       170293                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28939746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63839877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149379551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015925                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85847166     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26118027     17.48%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13737569      9.20%     84.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7975222      5.34%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8803686      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3268948      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2898525      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       554374      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176034      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149379551                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         605500     68.48%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        129319     14.63%     83.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149411     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127799525     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2146154      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18336      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14000920      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7793420      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151758355                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001257                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             884230                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    453950784                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192476522                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148433674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152642585                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293060                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3687854                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       141251                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4909315                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         749506                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       115434                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163536552                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15828055                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7831800                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18336                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1205317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1222618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2427935                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149266438                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13445803                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2491917                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21238804                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21232588                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7793001                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.984816                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148569647                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148433674                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86597408                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243357604                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979322                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355844                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108460184                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133546286                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29990749                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2196872                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144470236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694507                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89535914     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25452529     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12641264      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4290940      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5301909      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1848766      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1311488      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1081393      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3006033      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144470236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108460184                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133546286                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19830750                       # Number of memory references committed
system.switch_cpus2.commit.loads             12140201                       # Number of loads committed
system.switch_cpus2.commit.membars              18336                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19276195                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120314753                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2754448                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3006033                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305001238                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331983584                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2188267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108460184                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133546286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108460184                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397451                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397451                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715588                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715588                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672077027                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207745596                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157057786                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36672                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151567818                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25487404                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20881428                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2164365                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10435282                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10084707                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2608856                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        99586                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113220861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             136864363                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25487404                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12693563                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29649071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6462051                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3871920                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13244022                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1690316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    151020809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.108553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.533197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121371738     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2391733      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4073360      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2360108      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1850809      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1627911      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          999159      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2509908      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13836083      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    151020809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168158                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.902991                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112504940                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5138884                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29020575                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77868                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4278530                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4174615                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          430                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164908093                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2423                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4278530                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113075379                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         650678                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3512521                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28509549                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       994141                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     163784705                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        101526                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       574938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    231228038                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    761970214                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    761970214                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    185274488                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45953535                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36826                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18442                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2889595                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15194164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7786202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81694                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1820982                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158414448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36826                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148787681                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        92856                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23452256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51899046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    151020809                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.985213                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.546409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     90290112     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23295238     15.43%     75.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12602913      8.35%     83.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9311265      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9070959      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3361720      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2552491      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       343448      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       192663      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    151020809                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         132679     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        176712     37.37%     65.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163411     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125567585     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2018901      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18384      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13425385      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7757426      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148787681                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.981657                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             472809                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    449161835                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181903941                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145622252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149260490                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       306060                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3139587                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          415                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       126444                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4278530                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         434264                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58522                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158451274                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       824758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15194164                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7786202                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18442                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          415                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1247834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1145453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2393287                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146473172                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13091811                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2314508                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20848956                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20722241                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7757145                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.966387                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145622406                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145622252                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86098452                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238387011                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.960773                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361171                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107750168                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132813797                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25637764                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2182380                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    146742279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.905082                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.714136                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93046152     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25866247     17.63%     81.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10120139      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5333295      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4527897      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2186432      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1022563      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1588171      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3051383      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    146742279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107750168                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132813797                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19714335                       # Number of memory references committed
system.switch_cpus3.commit.loads             12054577                       # Number of loads committed
system.switch_cpus3.commit.membars              18384                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19263699                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        119567191                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2744552                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3051383                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           302142457                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321183414                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 547009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107750168                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132813797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107750168                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.406660                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.406660                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.710904                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.710904                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       658764472                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203279285                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      154044597                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36768                       # number of misc regfile writes
system.l20.replacements                         12346                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252271                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28730                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.780752                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.095907                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.999286                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6026.081067                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9515.823741                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050604                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000793                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367803                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.580800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37192                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37192                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11495                       # number of Writeback hits
system.l20.Writeback_hits::total                11495                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37192                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37192                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37192                       # number of overall hits
system.l20.overall_hits::total                  37192                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12332                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12346                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12332                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12346                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12332                       # number of overall misses
system.l20.overall_misses::total                12346                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3826154                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3682926540                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3686752694                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3826154                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3682926540                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3686752694                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3826154                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3682926540                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3686752694                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49524                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49538                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11495                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11495                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49524                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49538                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49524                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49538                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.249011                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.249223                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.249011                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249223                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.249011                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249223                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298647.951670                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298619.204115                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298647.951670                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298619.204115                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298647.951670                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298619.204115                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2017                       # number of writebacks
system.l20.writebacks::total                     2017                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12332                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12346                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12332                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12346                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12332                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12346                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2895030174                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2897961202                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2895030174                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2897961202                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2895030174                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2897961202                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249011                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.249223                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.249011                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249223                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.249011                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249223                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234757.555465                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234728.754414                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234757.555465                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234728.754414                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234757.555465                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234728.754414                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16959                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          879336                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33343                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.372432                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          814.561133                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.984354                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4300.544186                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11258.910326                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049717                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000609                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.262484                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.687189                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        60954                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  60954                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22939                       # number of Writeback hits
system.l21.Writeback_hits::total                22939                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        60954                       # number of demand (read+write) hits
system.l21.demand_hits::total                   60954                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        60954                       # number of overall hits
system.l21.overall_hits::total                  60954                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16946                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16959                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16946                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16959                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16946                       # number of overall misses
system.l21.overall_misses::total                16959                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4337230                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5746512941                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5750850171                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4337230                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5746512941                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5750850171                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4337230                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5746512941                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5750850171                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77900                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77913                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22939                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22939                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77900                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77913                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77900                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77913                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.217535                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.217666                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.217535                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217666                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.217535                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217666                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 333633.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 339107.337484                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 339103.141164                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 333633.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 339107.337484                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 339103.141164                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 333633.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 339107.337484                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 339103.141164                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3203                       # number of writebacks
system.l21.writebacks::total                     3203                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16946                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16959                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16946                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16959                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16946                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16959                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3505812                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4662831841                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4666337653                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3505812                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4662831841                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4666337653                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3505812                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4662831841                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4666337653                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217535                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.217666                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.217535                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217666                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.217535                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217666                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269677.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 275158.258055                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 275154.057020                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 269677.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 275158.258055                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 275154.057020                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 269677.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 275158.258055                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 275154.057020                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3331                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          464981                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19715                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.585138                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1021.745936                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997222                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1638.117393                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13710.139449                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.062362                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.099983                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836801                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38836                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38836                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11586                       # number of Writeback hits
system.l22.Writeback_hits::total                11586                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38836                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38836                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38836                       # number of overall hits
system.l22.overall_hits::total                  38836                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3317                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3331                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3317                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3331                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3317                       # number of overall misses
system.l22.overall_misses::total                 3331                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4014566                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1017953002                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1021967568                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4014566                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1017953002                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1021967568                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4014566                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1017953002                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1021967568                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42153                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42167                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11586                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11586                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42153                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42167                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42153                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42167                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.078690                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.078995                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.078690                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.078995                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.078690                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.078995                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 286754.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 306889.659934                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 306805.033924                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 286754.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 306889.659934                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 306805.033924                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 286754.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 306889.659934                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 306805.033924                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2723                       # number of writebacks
system.l22.writebacks::total                     2723                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3317                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3331                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3317                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3331                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3317                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3331                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3121094                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    806001402                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    809122496                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3121094                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    806001402                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    809122496                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3121094                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    806001402                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    809122496                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.078690                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.078995                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.078690                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.078995                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.078690                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.078995                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222935.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 242991.076877                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 242906.783548                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 222935.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 242991.076877                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 242906.783548                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 222935.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 242991.076877                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 242906.783548                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3129                       # number of replacements
system.l23.tagsinuse                     16383.894418                       # Cycle average of tags in use
system.l23.total_refs                          391631                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19513                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.070261                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1288.922156                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    17.480488                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1486.968345                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             9.345819                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13581.177610                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.078670                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001067                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.090757                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000570                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.828929                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        32610                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  32611                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10734                       # number of Writeback hits
system.l23.Writeback_hits::total                10734                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        32611                       # number of demand (read+write) hits
system.l23.demand_hits::total                   32612                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        32611                       # number of overall hits
system.l23.overall_hits::total                  32612                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3090                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3110                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3109                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3129                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3109                       # number of overall misses
system.l23.overall_misses::total                 3129                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      7065147                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1065450497                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1072515644                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      6626314                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      6626314                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      7065147                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1072076811                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1079141958                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      7065147                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1072076811                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1079141958                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           21                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35700                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35721                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10734                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10734                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           20                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           21                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35720                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35741                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           21                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35720                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35741                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.086555                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.087064                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.950000                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.950000                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.087038                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.087547                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.087038                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.087547                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 353257.350000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 344805.986084                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 344860.335691                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 348753.368421                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 348753.368421                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 353257.350000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 344830.109682                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 344883.975072                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 353257.350000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 344830.109682                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 344883.975072                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2305                       # number of writebacks
system.l23.writebacks::total                     2305                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3090                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3110                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3109                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3129                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3109                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3129                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5788069                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    867988435                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    873776504                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      5413864                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      5413864                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5788069                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    873402299                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    879190368                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5788069                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    873402299                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    879190368                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.086555                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.087064                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.950000                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.087038                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.087547                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.087038                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.087547                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 289403.450000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 280902.406149                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 280957.075241                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 284940.210526                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 284940.210526                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 289403.450000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 280927.082342                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 280981.261745                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 289403.450000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 280927.082342                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 280981.261745                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977893                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013436349                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873264.970425                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977893                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13404235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13404235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13404235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13404235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13404235                       # number of overall hits
system.cpu0.icache.overall_hits::total       13404235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4902742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4902742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4902742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4902742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4902742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4902742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13404252                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13404252                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13404252                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13404252                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13404252                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13404252                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 288396.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 288396.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 288396.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3942354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3942354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3942354                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 281596.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49524                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245023790                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49780                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4922.133186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.643739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.356261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826733                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173267                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19241027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19241027                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23574519                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23574519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23574519                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23574519                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182069                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182069                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182069                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182069                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182069                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28114118992                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28114118992                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28114118992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28114118992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28114118992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28114118992                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19423096                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19423096                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23756588                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23756588                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23756588                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23756588                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009374                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007664                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007664                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007664                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007664                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 154414.639461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 154414.639461                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 154414.639461                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 154414.639461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 154414.639461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 154414.639461                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11495                       # number of writebacks
system.cpu0.dcache.writebacks::total            11495                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       132545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       132545                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       132545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       132545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       132545                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       132545                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49524                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6208092359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6208092359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6208092359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6208092359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6208092359                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6208092359                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125355.228960                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125355.228960                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 125355.228960                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 125355.228960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 125355.228960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 125355.228960                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996974                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099676497                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217089.711694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12703083                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12703083                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12703083                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12703083                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12703083                       # number of overall hits
system.cpu1.icache.overall_hits::total       12703083                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5821666                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5821666                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5821666                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5821666                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5821666                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5821666                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12703102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12703102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12703102                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12703102                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12703102                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12703102                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 306403.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 306403.473684                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 306403.473684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 306403.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 306403.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 306403.473684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4455330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4455330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4455330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4455330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4455330                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4455330                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 342717.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 342717.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 342717.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 342717.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 342717.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 342717.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77900                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193919774                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78156                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2481.188572                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.244055                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.755945                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899391                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100609                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10225419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10225419                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7453628                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7453628                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22419                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22419                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17624                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17679047                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17679047                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17679047                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17679047                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190639                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190639                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190639                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190639                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190639                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26657375543                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26657375543                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26657375543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26657375543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26657375543                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26657375543                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10416058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10416058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7453628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7453628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17869686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17869686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17869686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17869686                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018302                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018302                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010668                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010668                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 139831.700455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 139831.700455                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 139831.700455                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 139831.700455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 139831.700455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 139831.700455                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22939                       # number of writebacks
system.cpu1.dcache.writebacks::total            22939                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112739                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112739                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112739                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77900                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77900                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77900                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77900                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9871763916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9871763916                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9871763916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9871763916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9871763916                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9871763916                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126723.541926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126723.541926                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 126723.541926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 126723.541926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 126723.541926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 126723.541926                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997215                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097614058                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370656.712743                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997215                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12974374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12974374                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12974374                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12974374                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12974374                       # number of overall hits
system.cpu2.icache.overall_hits::total       12974374                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4615755                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4615755                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4615755                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4615755                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4615755                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4615755                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12974390                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12974390                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12974390                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12974390                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12974390                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12974390                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 288484.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 288484.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 288484.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 288484.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 288484.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 288484.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4130766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4130766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4130766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4130766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4130766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4130766                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 295054.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 295054.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 295054.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 295054.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 295054.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 295054.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42153                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182362476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42409                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4300.089038                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.655437                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.344563                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908810                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091190                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10114905                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10114905                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7654457                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7654457                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18336                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18336                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18336                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17769362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17769362                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17769362                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17769362                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127709                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127709                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127709                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127709                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127709                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127709                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14195570292                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14195570292                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14195570292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14195570292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14195570292                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14195570292                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10242614                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10242614                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7654457                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7654457                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17897071                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17897071                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17897071                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17897071                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012468                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012468                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111155.598212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111155.598212                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111155.598212                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111155.598212                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111155.598212                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111155.598212                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11586                       # number of writebacks
system.cpu2.dcache.writebacks::total            11586                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85556                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85556                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85556                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85556                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42153                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42153                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42153                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42153                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42153                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42153                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3573175033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3573175033                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3573175033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3573175033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3573175033                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3573175033                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002355                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002355                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84766.802671                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84766.802671                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84766.802671                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84766.802671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84766.802671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84766.802671                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.893605                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101185287                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2357998.473233                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.893605                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028676                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743419                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13244000                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13244000                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13244000                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13244000                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13244000                       # number of overall hits
system.cpu3.icache.overall_hits::total       13244000                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7766166                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7766166                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7766166                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7766166                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7766166                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7766166                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13244022                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13244022                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13244022                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13244022                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13244022                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13244022                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 353007.545455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 353007.545455                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 353007.545455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 353007.545455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 353007.545455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 353007.545455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7295247                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7295247                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7295247                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7295247                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7295247                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7295247                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 347392.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 347392.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 347392.714286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 347392.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 347392.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 347392.714286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35720                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               177011071                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35976                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4920.254364                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.174997                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.825003                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.903027                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.096973                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9766047                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9766047                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7622554                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7622554                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18417                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18417                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18384                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18384                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17388601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17388601                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17388601                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17388601                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        91387                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        91387                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          166                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        91553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         91553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        91553                       # number of overall misses
system.cpu3.dcache.overall_misses::total        91553                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8997930597                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8997930597                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     54323728                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     54323728                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9052254325                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9052254325                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9052254325                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9052254325                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9857434                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9857434                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7622720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7622720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17480154                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17480154                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17480154                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17480154                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009271                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009271                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005238                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005238                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005238                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005238                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98459.634270                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98459.634270                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 327251.373494                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 327251.373494                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98874.469706                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98874.469706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98874.469706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98874.469706                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       489255                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       489255                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10734                       # number of writebacks
system.cpu3.dcache.writebacks::total            10734                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55687                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55687                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          146                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55833                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55833                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55833                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55833                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35700                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35700                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35720                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35720                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35720                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35720                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3219192483                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3219192483                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6851864                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6851864                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3226044347                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3226044347                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3226044347                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3226044347                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90173.458908                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90173.458908                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 342593.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 342593.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90314.791349                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90314.791349                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90314.791349                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90314.791349                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
