Adapt to one lane/ one register
Solve uppercase issue
Add write ports
Take a look why the registers enable signal are registered
review the dual lane scheme
Get hardware resources with ECC
Take a look to the warnings
Add license
Add documentation
Change way in which registers behave in the FIFO
Add driver
Try it in a bitstream


