

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Mon May 13 12:01:58 2019

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        TPG
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.25|      5.42|        0.78|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     407|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       1|
|Register         |        -|      -|     307|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     307|     408|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |TPG_am_submul_12nbkb_U1  |TPG_am_submul_12nbkb  | i0 * (i1 - i2) |
    |TPG_mul_mul_7s_21cud_U2  |TPG_mul_mul_7s_21cud  |     i0 * i1    |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |acc_1_3_i_cast_fu_481_p2    |     +    |      0|  0|  28|          28|          28|
    |acc_1_3_i_fu_475_p2         |     +    |      0|  0|  29|          29|          29|
    |tmp2_fu_441_p2              |     +    |      0|  0|  27|          27|          27|
    |tmp3_fu_461_p2              |     +    |      0|  0|  28|          28|          28|
    |tmp4_fu_451_p2              |     +    |      0|  0|  27|          27|          27|
    |tmp_8_i_fu_236_p2           |     +    |      0|  0|   5|           2|           5|
    |p_neg_i_fu_275_p2           |     -    |      0|  0|  16|           1|          32|
    |pro_1_2_i_fu_418_p2         |     -    |      0|  0|  27|          27|          27|
    |pro_1_3_i_fu_331_p2         |     -    |      0|  0|  25|          25|          25|
    |pro_fu_287_p2               |     -    |      0|  0|  16|          32|          32|
    |out_0_peakOut               |    and   |      0|  0|   1|           1|           1|
    |linearizerOutput_fu_246_p2  |   ashr   |      0|  0|  55|          21|          21|
    |icmp1_fu_517_p2             |   icmp   |      0|  0|   4|          10|           1|
    |icmp2_fu_571_p2             |   icmp   |      0|  0|   3|           6|           1|
    |icmp3_fu_609_p2             |   icmp   |      0|  0|   3|           6|           1|
    |icmp_fu_181_p2              |   icmp   |      0|  0|   3|           8|           1|
    |tmp_19_i_fu_538_p2          |   icmp   |      0|  0|   7|          18|          18|
    |tmp_20_i_fu_548_p2          |   icmp   |      0|  0|   7|          18|          18|
    |o_filOut_fu_522_p3          |  select  |      0|  0|  18|           1|           2|
    |p_acc_i_fu_495_p3           |  select  |      0|  0|  28|           1|           1|
    |tmpPeak_2_fu_615_p3         |  select  |      0|  0|  10|           1|           2|
    |tmpPeak_fu_587_p3           |  select  |      0|  0|  16|           1|          10|
    |tmp_1_fu_187_p3             |  select  |      0|  0|  24|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 407|         319|         338|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |base_reg_654              |  12|   0|   12|          0|
    |linearizerOutput_reg_674  |  21|   0|   21|          0|
    |mult_reg_664              |   8|   0|    8|          0|
    |pro_1_i_reg_684           |  32|   0|   32|          0|
    |prod_reg_669              |  21|   0|   21|          0|
    |reg_peak_reg_0_0          |  18|   0|   18|          0|
    |reg_peak_reg_0_1          |  18|   0|   18|          0|
    |reg_shift_reg_0_0         |  21|   0|   21|          0|
    |reg_shift_reg_0_1         |  21|   0|   21|          0|
    |reg_shift_reg_0_2         |  21|   0|   21|          0|
    |reg_shift_reg_0_3         |  32|   0|   32|          0|
    |shiftlin_reg_659          |   4|   0|    4|          0|
    |tmp_13_i_reg_679          |  26|   0|   26|          0|
    |tmp_15_reg_694            |  18|   0|   18|          0|
    |tmp_16_reg_699            |  10|   0|   10|          0|
    |tmp_5_reg_689             |  19|   0|   19|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 307|   0|  307|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |       TPG       | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |       TPG       | return value |
|ap_start              |  in |    1| ap_ctrl_hs |       TPG       | return value |
|ap_done               | out |    1| ap_ctrl_hs |       TPG       | return value |
|ap_idle               | out |    1| ap_ctrl_hs |       TPG       | return value |
|ap_ready              | out |    1| ap_ctrl_hs |       TPG       | return value |
|in_0_data_input       |  in |   16|   ap_none  | in_0_data_input |    pointer   |
|in_0_lincoeff         |  in |   32|   ap_none  |  in_0_lincoeff  |    pointer   |
|out_0_filOut          | out |   32|   ap_vld   |   out_0_filOut  |    pointer   |
|out_0_filOut_ap_vld   | out |    1|   ap_vld   |   out_0_filOut  |    pointer   |
|out_0_peakOut         | out |    1|   ap_vld   |  out_0_peakOut  |    pointer   |
|out_0_peakOut_ap_vld  | out |    1|   ap_vld   |  out_0_peakOut  |    pointer   |
|out_0_peakAmp         | out |   16|   ap_vld   |  out_0_peakAmp  |    pointer   |
|out_0_peakAmp_ap_vld  | out |    1|   ap_vld   |  out_0_peakAmp  |    pointer   |
+----------------------+-----+-----+------------+-----------------+--------------+

