============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 24 2014  05:04:39 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

            Pin                  Type     Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock iCLK)                    launch                                 0 R 
mul_11_16_retime_s1_25_reg/CP                            0             0 R 
mul_11_16_retime_s1_25_reg/Q    DFCND1         3  3.7   50  +147     147 R 
mul_11_16_g13600/A1                                           +0     147   
mul_11_16_g13600/ZN             ND2D2          1  3.0   28   +29     176 F 
mul_11_16_g13598/A1                                           +0     176   
mul_11_16_g13598/ZN             CKND2D3        3  4.0   31   +25     201 R 
mul_11_16_g13594/A1                                           +0     201   
mul_11_16_g13594/ZN             CKND2D2        2  4.0   29   +27     228 F 
g82/A1                                                        +0     228   
g82/ZN                          CKND2D2        5  7.6   57   +40     268 R 
mul_11_16_g13586/A1                                           +0     268   
mul_11_16_g13586/ZN             NR2D1          1  2.3   25   +28     295 F 
g22368/A1                                                     +0     295   
g22368/ZN                       IND2D4         7  8.8   36   +58     353 F 
mul_13_19_g21927/B1                                           +0     353   
mul_13_19_g21927/ZN             MOAI22D1       2  2.4   45   +65     418 F 
mul_13_19_g22325/A1                                           +0     418   
mul_13_19_g22325/Z              AN2XD1         1  4.3   31   +51     468 F 
g249/B                                                        +0     468   
g249/ZN                         AOI21D4        2  4.1   53   +50     518 R 
g22406/B                                                      +0     518   
g22406/CO                       FCICIND1       1  1.2   41   +92     610 R 
g22180/I                                                      +0     610   
g22180/ZN                       INVD1          2  1.8   18   +21     632 F 
mul_13_19_retime_s2_32_reg/SI   SDFQND1                       +0     632   
mul_13_19_retime_s2_32_reg/CP   setup                    0  +168     800 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock iCLK)                    capture                              800 R 
---------------------------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :       0ps 
Start-point  : mul_11_16_retime_s1_25_reg/CP
End-point    : mul_13_19_retime_s2_32_reg/SI
