/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* ADC_CH0 */
#define ADC_CH0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define ADC_CH0_0_INBUF_ENABLED 0u
#define ADC_CH0_0_INIT_DRIVESTATE 1u
#define ADC_CH0_0_INIT_MUXSEL 0u
#define ADC_CH0_0_INPUT_SYNC 2u
#define ADC_CH0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ADC_CH0_0_NUM 0u
#define ADC_CH0_0_PORT GPIO_PRT10
#define ADC_CH0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ADC_CH0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ADC_CH0_DRIVEMODE CY_GPIO_DM_ANALOG
#define ADC_CH0_INBUF_ENABLED 0u
#define ADC_CH0_INIT_DRIVESTATE 1u
#define ADC_CH0_INIT_MUXSEL 0u
#define ADC_CH0_INPUT_SYNC 2u
#define ADC_CH0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ADC_CH0_NUM 0u
#define ADC_CH0_PORT GPIO_PRT10
#define ADC_CH0_SLEWRATE CY_GPIO_SLEW_FAST
#define ADC_CH0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP0_INN */
#define OP0_INN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INN_0_INBUF_ENABLED 0u
#define OP0_INN_0_INIT_DRIVESTATE 1u
#define OP0_INN_0_INIT_MUXSEL 0u
#define OP0_INN_0_INPUT_SYNC 2u
#define OP0_INN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INN_0_NUM 6u
#define OP0_INN_0_PORT GPIO_PRT9
#define OP0_INN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP0_INN_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INN_INBUF_ENABLED 0u
#define OP0_INN_INIT_DRIVESTATE 1u
#define OP0_INN_INIT_MUXSEL 0u
#define OP0_INN_INPUT_SYNC 2u
#define OP0_INN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INN_NUM 6u
#define OP0_INN_PORT GPIO_PRT9
#define OP0_INN_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP0_INP */
#define OP0_INP_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INP_0_INBUF_ENABLED 0u
#define OP0_INP_0_INIT_DRIVESTATE 1u
#define OP0_INP_0_INIT_MUXSEL 0u
#define OP0_INP_0_INPUT_SYNC 2u
#define OP0_INP_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INP_0_NUM 7u
#define OP0_INP_0_PORT GPIO_PRT9
#define OP0_INP_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INP_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP0_INP_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INP_INBUF_ENABLED 0u
#define OP0_INP_INIT_DRIVESTATE 1u
#define OP0_INP_INIT_MUXSEL 0u
#define OP0_INP_INPUT_SYNC 2u
#define OP0_INP_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INP_NUM 7u
#define OP0_INP_PORT GPIO_PRT9
#define OP0_INP_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INP_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP0_OUT */
#define OP0_OUT_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_OUT_0_INBUF_ENABLED 0u
#define OP0_OUT_0_INIT_DRIVESTATE 1u
#define OP0_OUT_0_INIT_MUXSEL 4u
#define OP0_OUT_0_INPUT_SYNC 2u
#define OP0_OUT_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_OUT_0_NUM 7u
#define OP0_OUT_0_PORT GPIO_PRT13
#define OP0_OUT_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_OUT_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP0_OUT_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_OUT_INBUF_ENABLED 0u
#define OP0_OUT_INIT_DRIVESTATE 1u
#define OP0_OUT_INIT_MUXSEL 4u
#define OP0_OUT_INPUT_SYNC 2u
#define OP0_OUT_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_OUT_NUM 7u
#define OP0_OUT_PORT GPIO_PRT13
#define OP0_OUT_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_OUT_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP1_INN */
#define OP1_INN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INN_0_INBUF_ENABLED 0u
#define OP1_INN_0_INIT_DRIVESTATE 1u
#define OP1_INN_0_INIT_MUXSEL 0u
#define OP1_INN_0_INPUT_SYNC 2u
#define OP1_INN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INN_0_NUM 1u
#define OP1_INN_0_PORT GPIO_PRT9
#define OP1_INN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP1_INN_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INN_INBUF_ENABLED 0u
#define OP1_INN_INIT_DRIVESTATE 1u
#define OP1_INN_INIT_MUXSEL 0u
#define OP1_INN_INPUT_SYNC 2u
#define OP1_INN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INN_NUM 1u
#define OP1_INN_PORT GPIO_PRT9
#define OP1_INN_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP1_INP */
#define OP1_INP_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INP_0_INBUF_ENABLED 0u
#define OP1_INP_0_INIT_DRIVESTATE 1u
#define OP1_INP_0_INIT_MUXSEL 0u
#define OP1_INP_0_INPUT_SYNC 2u
#define OP1_INP_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INP_0_NUM 0u
#define OP1_INP_0_PORT GPIO_PRT9
#define OP1_INP_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INP_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP1_INP_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INP_INBUF_ENABLED 0u
#define OP1_INP_INIT_DRIVESTATE 1u
#define OP1_INP_INIT_MUXSEL 0u
#define OP1_INP_INPUT_SYNC 2u
#define OP1_INP_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INP_NUM 0u
#define OP1_INP_PORT GPIO_PRT9
#define OP1_INP_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INP_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP1_OUT */
#define OP1_OUT_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_OUT_0_INBUF_ENABLED 0u
#define OP1_OUT_0_INIT_DRIVESTATE 1u
#define OP1_OUT_0_INIT_MUXSEL 0u
#define OP1_OUT_0_INPUT_SYNC 2u
#define OP1_OUT_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_OUT_0_NUM 2u
#define OP1_OUT_0_PORT GPIO_PRT9
#define OP1_OUT_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_OUT_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP1_OUT_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_OUT_INBUF_ENABLED 0u
#define OP1_OUT_INIT_DRIVESTATE 1u
#define OP1_OUT_INIT_MUXSEL 0u
#define OP1_OUT_INPUT_SYNC 2u
#define OP1_OUT_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_OUT_NUM 2u
#define OP1_OUT_PORT GPIO_PRT9
#define OP1_OUT_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_OUT_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_RX */
#define UART_RX_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_RX_0_INBUF_ENABLED 1u
#define UART_RX_0_INIT_DRIVESTATE 0u
#define UART_RX_0_INIT_MUXSEL 18u
#define UART_RX_0_INPUT_SYNC 2u
#define UART_RX_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_RX_0_NUM 0u
#define UART_RX_0_PORT GPIO_PRT5
#define UART_RX_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_RX_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_RX_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_RX_INBUF_ENABLED 1u
#define UART_RX_INIT_DRIVESTATE 0u
#define UART_RX_INIT_MUXSEL 18u
#define UART_RX_INPUT_SYNC 2u
#define UART_RX_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_RX_NUM 0u
#define UART_RX_PORT GPIO_PRT5
#define UART_RX_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_RX_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_TX */
#define UART_TX_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_TX_0_INBUF_ENABLED 0u
#define UART_TX_0_INIT_DRIVESTATE 1u
#define UART_TX_0_INIT_MUXSEL 18u
#define UART_TX_0_INPUT_SYNC 2u
#define UART_TX_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_TX_0_NUM 1u
#define UART_TX_0_PORT GPIO_PRT5
#define UART_TX_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_TX_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_TX_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_TX_INBUF_ENABLED 0u
#define UART_TX_INIT_DRIVESTATE 1u
#define UART_TX_INIT_MUXSEL 18u
#define UART_TX_INPUT_SYNC 2u
#define UART_TX_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_TX_NUM 1u
#define UART_TX_PORT GPIO_PRT5
#define UART_TX_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_TX_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_GPIO */
#define LED_GPIO_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_GPIO_0_INBUF_ENABLED 0u
#define LED_GPIO_0_INIT_DRIVESTATE 0u
#define LED_GPIO_0_INIT_MUXSEL 0u
#define LED_GPIO_0_INPUT_SYNC 2u
#define LED_GPIO_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_GPIO_0_NUM 1u
#define LED_GPIO_0_PORT GPIO_PRT1
#define LED_GPIO_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_GPIO_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_GPIO_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_GPIO_INBUF_ENABLED 0u
#define LED_GPIO_INIT_DRIVESTATE 0u
#define LED_GPIO_INIT_MUXSEL 0u
#define LED_GPIO_INPUT_SYNC 2u
#define LED_GPIO_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_GPIO_NUM 1u
#define LED_GPIO_PORT GPIO_PRT1
#define LED_GPIO_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_GPIO_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
