INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/MULT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reorder_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reorder_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Reordering.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reordering
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Shift_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Stage6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sources_1/imports/Lab_SD2019_2_prob/Top_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sim_1/imports/Lab_SD2019_2_prob/tb_Top_FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top_FFT
