library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

--note that I tried to make two different designs for 13 and 14: this one is a combinational circuit that takes in the present state
--and outputs the next state. This output should be connected back into the input. Number 14 is coded like a state machine.
entity counter is
port (Q: in std_logic_vector(1 downto 0);
       led: out std_logic_vector(3 downto 0);
       NS: out std_logic);
end counter;

architecture Behavioral of counter is
begin
case Q is
when "00" => led <= "0001";
when "01" => led <= "0010";
when "10" => led <= "0100";
when "11" => led <= "1000";
end case;
NS(1) <= NOT Q(1);
NS(0) <= Q(1) XOR Q(0);
end Behavioral;
