<!doctype html>
<head>
<meta charset=utf-8>
<link rel="stylesheet" href="simics.css">
<title>i21154</title>
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head><body>
<div class=chain>
<a href="__rm_class_i21152.html" class="previous">i21152</a>
<a href="__rm_class_i21554-prim.html" class="next">i21554-prim</a>
</div>
<div class=path>
<a href="index.html">Simics Reference Manual</a>&nbsp;/&nbsp;
<a href="classes.html">5 Classes</a>&nbsp;/&nbsp;
</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_i21154">i21154</a></h1>
<p>

<a name="i21154"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_i21154">i21154</a>
</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">IntelÂ® 21154 PCI-PCI bridge. Not implemented:<ul><li>VGA mode</li><li>ISA mode</li></ul>
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem">bridge, conf_object, io_memory, log_object, pci_bridge, pci_device, pci_upstream</dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.pci_config</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (probe) : Port for generic device access count</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:config_registers"><b><i>config_registers</i></b></dt><p><a name="__rm_attribute_i21154_config_registers"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[i*]</code>.
The PCI configuration registers, each 32 bits in size.</dd></dl><p></p><dl><dt id="dt:expansion_rom_size"><b><i>expansion_rom_size</i></b></dt><p><a name="__rm_attribute_i21154_expansion_rom_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The size of the expansion ROM mapping.</dd></dl><p></p><dl><dt id="dt:mapping_setup"><b><i>mapping_setup</i></b></dt><p><a name="__rm_attribute_i21154_mapping_setup"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{15}]</code>.
Attributes for the different bridge mappings: io-memory up/down, memory up/down, prefetchable memory down: (<i>io_down.priority</i>, <i>io_down.align_size</i>, <i>io_down.endian</i>, <i>mem_down.priority</i>, <i>mem_down.align_size</i>, <i>mem_down.endian</i>, <i>pref_down.priority</i>, <i>pref_down.align_size</i>,  <i>pref_down.endian</i>, <i>io_up.priority</i>, <i>io_up.align_size</i>, <i>io_up.endian</i>, <i>mem_up.priority</i>, <i>mem_up.align_size</i>, <i>mem_up.endian</i>)</dd></dl><p></p><dl><dt id="dt:pci_bus"><b><i>pci_bus</i></b></dt><p><a name="__rm_attribute_i21154_pci_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
The PCI bus this device is connected to, implementing the <code>pci-bus</code> interface.
<p>
Required interfaces: <code>io_memory</code>, <code>pci_bus</code>.</p></dd></dl><p></p><dl><dt id="dt:bank-pci_config-bist"><b><i>bank.pci_config.bist</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.bist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Build-in Self Test</dd></dl><p></p><dl><dt id="dt:bank-pci_config-bridge_control"><b><i>bank.pci_config.bridge_control</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.bridge_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Bridge Control</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cache_line_size"><b><i>bank.pci_config.cache_line_size</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.cache_line_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
CacheLine Size</dd></dl><p></p><dl><dt id="dt:bank-pci_config-capabilities_ptr"><b><i>bank.pci_config.capabilities_ptr</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.capabilities_ptr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Capabilities Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-class_code"><b><i>bank.pci_config.class_code</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.class_code"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Class Code</dd></dl><p></p><dl><dt id="dt:bank-pci_config-command"><b><i>bank.pci_config.command</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.command"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Command Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-device_id"><b><i>bank.pci_config.device_id</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.device_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Device ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-header_type"><b><i>bank.pci_config.header_type</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.header_type"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Header Type</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_line"><b><i>bank.pci_config.interrupt_line</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.interrupt_line"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Line</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_pin"><b><i>bank.pci_config.interrupt_pin</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.interrupt_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Pin</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupts"><b><i>bank.pci_config.interrupts</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.interrupts"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Raised _internal_ interrupts</dd></dl><p></p><dl><dt id="dt:bank-pci_config-io_base"><b><i>bank.pci_config.io_base</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.io_base"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
I/O Base</dd></dl><p></p><dl><dt id="dt:bank-pci_config-io_base_upper"><b><i>bank.pci_config.io_base_upper</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.io_base_upper"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
I/O Base Upper 16 Bits</dd></dl><p></p><dl><dt id="dt:bank-pci_config-io_limit"><b><i>bank.pci_config.io_limit</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.io_limit"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
I/O Limit</dd></dl><p></p><dl><dt id="dt:bank-pci_config-io_limit_upper"><b><i>bank.pci_config.io_limit_upper</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.io_limit_upper"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
I/O Limit Upper 16 Bits</dd></dl><p></p><dl><dt id="dt:bank-pci_config-irq_pin_count"><b><i>bank.pci_config.irq_pin_count</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.irq_pin_count"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{4}]</code>.
Forwarded interrupt count for bridges</dd></dl><p></p><dl><dt id="dt:bank-pci_config-latency_timer"><b><i>bank.pci_config.latency_timer</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.latency_timer"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Latency Timer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-memory_base"><b><i>bank.pci_config.memory_base</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.memory_base"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Memory Base</dd></dl><p></p><dl><dt id="dt:bank-pci_config-memory_limit"><b><i>bank.pci_config.memory_limit</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.memory_limit"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Memory Limit</dd></dl><p></p><dl><dt id="dt:bank-pci_config-prefetchable_base"><b><i>bank.pci_config.prefetchable_base</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.prefetchable_base"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Prefetchable Memory Base</dd></dl><p></p><dl><dt id="dt:bank-pci_config-prefetchable_base_upper"><b><i>bank.pci_config.prefetchable_base_upper</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.prefetchable_base_upper"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Prefetchable Memory Base Upper 32 Bits</dd></dl><p></p><dl><dt id="dt:bank-pci_config-prefetchable_limit"><b><i>bank.pci_config.prefetchable_limit</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.prefetchable_limit"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Prefetchable Memory Limit</dd></dl><p></p><dl><dt id="dt:bank-pci_config-prefetchable_limit_upper"><b><i>bank.pci_config.prefetchable_limit_upper</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.prefetchable_limit_upper"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Prefetchable Memory Limit Upper 32 Bits</dd></dl><p></p><dl><dt id="dt:bank-pci_config-primary_bus_number"><b><i>bank.pci_config.primary_bus_number</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.primary_bus_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Primary Bus Number</dd></dl><p></p><dl><dt id="dt:bank-pci_config-revision_id"><b><i>bank.pci_config.revision_id</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.revision_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Revision ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-secondary_bus_number"><b><i>bank.pci_config.secondary_bus_number</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.secondary_bus_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Secondary Bus Number</dd></dl><p></p><dl><dt id="dt:bank-pci_config-secondary_latency_timer"><b><i>bank.pci_config.secondary_latency_timer</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.secondary_latency_timer"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Secondary Latency Timer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-secondary_status"><b><i>bank.pci_config.secondary_status</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.secondary_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Secondary Status</dd></dl><p></p><dl><dt id="dt:bank-pci_config-status"><b><i>bank.pci_config.status</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subordinate_bus_number"><b><i>bank.pci_config.subordinate_bus_number</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.subordinate_bus_number"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subordinate Bus Number</dd></dl><p></p><dl><dt id="dt:bank-pci_config-vendor_id"><b><i>bank.pci_config.vendor_id</i></b></dt><p><a name="__rm_attribute_i21154_pci_config.vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="dt:secondary_bus"><b><i>secondary_bus</i></b></dt><p><a name="__rm_attribute_i21154_secondary_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
Secondary bus
<p>
Required interfaces: <code>io_memory</code>, <code>pci_bus</code>, <code>pci_downstream</code>.</p></dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands defined by interface conf_object</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.break-hap">break-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.get-attribute-list">get-attribute-list</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.get-interface-list">get-interface-list</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.get-interface-port-list">get-interface-port-list</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.list-attributes">list-attributes</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.list-interfaces">list-interfaces</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log">log</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-group">log-group</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-level">log-level</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-setup">log-setup</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-size">log-size</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-type">log-type</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.trace-hap">trace-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.unbreak-hap">unbreak-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.untrace-hap">untrace-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.wait-for-log">wait-for-log</a></dd>
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_i21154_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_i21154_gt_.print-pci-config-regs">print-pci-config-regs</a></b></td><td class="jdocu_noborder">print PCI configuration registers</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_i21154_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p><div class=chain>
<a href="__rm_class_i21152.html" class="previous">i21152</a>
<a href="__rm_class_i21554-prim.html" class="next">i21554-prim</a>
</div>
