/*
 * stm32f407xx.h
 *
 *  Created on: Nov 5, 2022
 *      Author: ViralPatel
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>

#define __vo volatile
// define the flash and SRAM memories

#define FLASH_BASEADDR				0x08000000U			// main memory in the datasheet is called flash memory
#define SRAM1_BASEADDR				0x20000000U			//112kb bytes of SRM1
#define SRMA2_BASEADDR				0x20001C00U			//after SRM1 112kb=112*1024 = some bytes and then convert it into hex
#define ROM							0x1FFF0000U
#define SRAM 						SRAM1_BASEADDR

// define the base addresses of the Bus Peripheral

#define PERIPH_BASE 				0x40000000U
#define APB1PERIPH_BASE 			PERIPH_BASE
#define APB2PERIPH_BASE				0X40010000U
#define AHB1PERIPH_BASE 			0X40020000U
#define AHB2PERIPH_BASE 			0X50000000U

// define each peripheral hanginf to the AHB1 bus
// to do : complete for all the other peripherals..

#define GPIOA_BASEADDR 				(AHB1PERIPH_BASE+0x0000)
#define GPIOB_BASEADDR 				(AHB1PERIPH_BASE+0x0400)
#define GPIOC_BASEADDR 				(AHB1PERIPH_BASE+0x0800)
#define GPIOD_BASEADDR 				(AHB1PERIPH_BASE+0x0C00)
#define GPIOE_BASEADDR 				(AHB1PERIPH_BASE+0x1000)
#define GPIOF_BASEADDR 				(AHB1PERIPH_BASE+0x1400)
#define GPIOG_BASEADDR 				(AHB1PERIPH_BASE+0x1800)
#define GPIOH_BASEADDR 				(AHB1PERIPH_BASE+0x1C00)
#define GPIOI_BASEADDR 				(AHB1PERIPH_BASE+0x2000)

// Base addr of the peripheral of hanging to APB1 bus

#define I2C1_BASEADDR 				(APB1PERIPH_BASE+0x5400)
#define I2C2_BASEADDR 				(APB1PERIPH_BASE+0x5800)
#define I2C3_BASEADDR 				(APB1PERIPH_BASE+0x5C00)

#define SPI2_BASEADDR 				(APB1PERIPH_BASE+0x3800)
#define SPI3_BASEADDR 				(APB1PERIPH_BASE+0x3C00)

#define USART2_BASEADDR 			(APB1PERIPH_BASE+0x4400)
#define USART3_BASEADDR 			(APB1PERIPH_BASE+0x4800)
#define UART4_BASEADDR 				(APB1PERIPH_BASE+0x4C00)
#define UART5_BASEADDR 				(APB1PERIPH_BASE+0x5000)

// Base addr of the peripheral that are hanging to the APB2 Bus

#define SPI1_BASEADDR 				(APB2PERIPH_BASE+0x3000)
#define USART1_BASEADDR 			(APB2PERIPH_BASE+0x1000)
#define USART6_BASEADDR 			(APB2PERIPH_BASE+0x1400)
#define EXTI_BASEADDR 				(APB2PERIPH_BASE+0x3C00)
#define SYSCFG_BASEADDR 			(APB2PERIPH_BASE+0x3800)

/************peripheral register definition*******************/

typedef struct
{
	__vo uint32_t MODER;					//defining structural
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];				// AFR[0] is AFLR and AFR[1] is the AFHR
}GPIO_RegDef_t;





#endif /* INC_STM32F407XX_H_ */
