Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/shares/tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 548 differs from formal bit length 541 for port 'ddr_wr_req_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/new/tb_2.sv:581]
WARNING: [VRFC 10-3091] actual bit length 34 differs from formal bit length 29 for port 'ddr_rd_req_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/new/tb_2.sv:584]
WARNING: [VRFC 10-3091] actual bit length 704 differs from formal bit length 512 for port 'D_OUT' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/service_converter.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'overflow' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/services/unified_fifo_service.sv:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/unified_fifo.sv:150]
WARNING: [VRFC 10-3091] actual bit length 130 differs from formal bit length 132 for port 'data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/reassembly/linked_list.sv:356]
WARNING: [VRFC 10-3091] actual bit length 130 differs from formal bit length 132 for port 'q' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/reassembly/linked_list.sv:361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fill_level' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'overflow' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/unified_pkt_fifo_service.sv:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/unified_pkt_fifo.sv:155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fill_level' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:803]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/unified_pkt_fifo.sv:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fill_level' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:812]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fill_level' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:821]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fill_level' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:830]
WARNING: [VRFC 10-3091] actual bit length 252 differs from formal bit length 512 for port 'in_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/common_usr/channel_fifo.sv:148]
WARNING: [VRFC 10-3091] actual bit length 252 differs from formal bit length 512 for port 'out_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/common_usr/channel_fifo.sv:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/unified_fifo.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/unified_fifo.sv:99]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/dc_fifo_wrapper_infill.v:68]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'out_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/dc_fifo_wrapper_infill.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/unified_fifo.sv:172]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6577]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6590]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6603]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6616]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6629]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6642]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6655]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'address_a' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6668]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6693]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'out_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/backend.sv:6699]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/unified_fifo.sv:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/common_usr/unified_fifo.sv:129]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/dc_fifo_wrapper_infill_mlab.v:68]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'out_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/new/dc_fifo_wrapper_infill_mlab.v:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'out_meta_channel' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/string_matcher_wrapper.sv:441]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'out_meta_channel' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/fast_pattern_matcher/string_matcher_wrapper.sv:491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out_rule_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/port_group/port_group.sv:324]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/common_usr/rule_depacker_512_128.sv:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'out_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/common_usr/rule_depacker_512_128.sv:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/port_group/port_group.sv:525]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'out_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/port_group/port_group.sv:531]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'out_meta_channel' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/port_group/port_group.sv:678]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/non_fast_pattern_matcher/nf_rule_reduction.sv:533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fill_level' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/non_fast_pattern_matcher/nf_rule_reduction.sv:540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'in_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/non_fast_pattern_matcher/nf_fp_matcher.sv:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'out_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/non_fast_pattern_matcher/nf_fp_matcher.sv:188]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'out_meta_channel' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/non_fast_pattern_matcher/non_fast_pattern_wrapper.sv:584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'ddr_rd_resp_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:988]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'out_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/services/dma_service.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'ddr_rd_resp_data' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/services/dma_service.sv:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_csr_address' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/new/tb_2.sv:605]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:791]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:834]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:908]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/src/top.sv:952]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/services/reassembler_service.sv:84]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/sources_1/imports/services/reassembler_service.sv:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in_rule_empty' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/port_group/port_group.sv:545]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/services/non_fast_pm_service.sv:75]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/services/non_fast_pm_service.sv:96]
WARNING: [VRFC 10-5021] port 'Clk_o' is not connected on this instance [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/testbench/testbench.srcs/sources_1/imports/imports/imports/services/non_fast_pm_service.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
