Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Sep  8 21:13:53 2023
| Host         : LAPTOP-DKA13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Channel_timing_summary_routed.rpt -pb Channel_timing_summary_routed.pb -rpx Channel_timing_summary_routed.rpx -warn_on_violation
| Design       : Channel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clockDiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.596        0.000                      0                    5        0.290        0.000                      0                    5        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.596        0.000                      0                    5        0.290        0.000                      0                    5        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 clockDiv/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.715ns (51.069%)  route 0.685ns (48.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.701     5.303    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.419     5.722 f  clockDiv/counter_reg[2]/Q
                         net (fo=4, routed)           0.685     6.407    clockDiv/counter_reg[2]
    SLICE_X1Y116         LUT4 (Prop_lut4_I2_O)        0.296     6.703 r  clockDiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.703    clockDiv/counter[0]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582    15.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y116         FDCE (Setup_fdce_C_D)        0.031    15.299    clockDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 clockDiv/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.715ns (51.142%)  route 0.683ns (48.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.701     5.303    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.419     5.722 f  clockDiv/counter_reg[2]/Q
                         net (fo=4, routed)           0.683     6.405    clockDiv/counter_reg[2]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.296     6.701 r  clockDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     6.701    clockDiv/p_0_in
    SLICE_X1Y116         FDCE                                         r  clockDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582    15.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/clk_out_reg/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y116         FDCE (Setup_fdce_C_D)        0.029    15.297    clockDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 clockDiv/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.701     5.303    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.419     5.722 r  clockDiv/counter_reg[2]/Q
                         net (fo=4, routed)           0.685     6.407    clockDiv/counter_reg[2]
    SLICE_X1Y116         LUT4 (Prop_lut4_I2_O)        0.324     6.731 r  clockDiv/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.731    clockDiv/counter[2]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582    15.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y116         FDCE (Setup_fdce_C_D)        0.075    15.343    clockDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 clockDiv/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.743ns (52.101%)  route 0.683ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.701     5.303    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.419     5.722 r  clockDiv/counter_reg[2]/Q
                         net (fo=4, routed)           0.683     6.405    clockDiv/counter_reg[2]
    SLICE_X1Y116         LUT4 (Prop_lut4_I2_O)        0.324     6.729 r  clockDiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.729    clockDiv/counter[3]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582    15.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y116         FDCE (Setup_fdce_C_D)        0.075    15.343    clockDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 clockDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.580ns (44.906%)  route 0.712ns (55.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.701     5.303    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.456     5.759 r  clockDiv/counter_reg[0]/Q
                         net (fo=5, routed)           0.712     6.471    clockDiv/counter_reg[0]
    SLICE_X1Y116         LUT3 (Prop_lut3_I1_O)        0.124     6.595 r  clockDiv/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.595    clockDiv/counter[1]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582    15.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y116         FDCE (Setup_fdce_C_D)        0.031    15.299    clockDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  8.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clockDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.400%)  route 0.155ns (40.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.512    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.128     1.640 f  clockDiv/counter_reg[3]/Q
                         net (fo=5, routed)           0.155     1.796    clockDiv/counter_reg[3]
    SLICE_X1Y116         LUT3 (Prop_lut3_I2_O)        0.099     1.895 r  clockDiv/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clockDiv/counter[1]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092     1.604    clockDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clockDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.512    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  clockDiv/counter_reg[1]/Q
                         net (fo=5, routed)           0.218     1.871    clockDiv/counter_reg[1]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.045     1.916 r  clockDiv/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.916    clockDiv/counter[2]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.107     1.619    clockDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clockDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.177%)  route 0.218ns (53.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.512    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  clockDiv/counter_reg[1]/Q
                         net (fo=5, routed)           0.218     1.871    clockDiv/counter_reg[1]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.046     1.917 r  clockDiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    clockDiv/counter[3]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.107     1.619    clockDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clockDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.512    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  clockDiv/counter_reg[1]/Q
                         net (fo=5, routed)           0.218     1.871    clockDiv/counter_reg[1]
    SLICE_X1Y116         LUT4 (Prop_lut4_I0_O)        0.045     1.916 r  clockDiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    clockDiv/counter[0]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092     1.604    clockDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clockDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.512    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  clockDiv/counter_reg[1]/Q
                         net (fo=5, routed)           0.218     1.871    clockDiv/counter_reg[1]
    SLICE_X1Y116         LUT4 (Prop_lut4_I1_O)        0.045     1.916 r  clockDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.916    clockDiv/p_0_in
    SLICE_X1Y116         FDCE                                         r  clockDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/clk_out_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.091     1.603    clockDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    clockDiv/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    clockDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    clockDiv/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    clockDiv/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    clockDiv/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    clockDiv/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.363ns  (logic 5.364ns (57.289%)  route 3.999ns (42.711%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT5 (Prop_lut5_I0_O)        0.118     2.955 r  PWMGen/PWM_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.639     5.594    PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768     9.363 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     9.363    PWM
    A11                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.932ns  (logic 1.792ns (45.570%)  route 2.140ns (54.430%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[8]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PWMGen/counter_Next_reg[8]/Q
                         net (fo=5, routed)           0.860     1.316    PWMGen/counter_Next_reg[8]
    SLICE_X1Y114         LUT2 (Prop_lut2_I0_O)        0.124     1.440 r  PWMGen/counter_Next[0]_i_7/O
                         net (fo=10, routed)          1.086     2.525    PWMGen/counter_Next[0]_i_7_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  PWMGen/counter_Next[0]_i_2/O
                         net (fo=1, routed)           0.195     2.844    PWMGen/counter_Next[0]_i_2_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.370 r  PWMGen/counter_Next_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.370    PWMGen/counter_Next_reg[0]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.484 r  PWMGen/counter_Next_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.484    PWMGen/counter_Next_reg[4]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  PWMGen/counter_Next_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.598    PWMGen/counter_Next_reg[8]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.932 r  PWMGen/counter_Next_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.932    PWMGen/counter_Next_reg[12]_i_1_n_6
    SLICE_X0Y117         FDCE                                         r  PWMGen/counter_Next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.821ns  (logic 1.681ns (43.989%)  route 2.140ns (56.011%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[8]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PWMGen/counter_Next_reg[8]/Q
                         net (fo=5, routed)           0.860     1.316    PWMGen/counter_Next_reg[8]
    SLICE_X1Y114         LUT2 (Prop_lut2_I0_O)        0.124     1.440 r  PWMGen/counter_Next[0]_i_7/O
                         net (fo=10, routed)          1.086     2.525    PWMGen/counter_Next[0]_i_7_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  PWMGen/counter_Next[0]_i_2/O
                         net (fo=1, routed)           0.195     2.844    PWMGen/counter_Next[0]_i_2_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.370 r  PWMGen/counter_Next_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.370    PWMGen/counter_Next_reg[0]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.484 r  PWMGen/counter_Next_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.484    PWMGen/counter_Next_reg[4]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.598 r  PWMGen/counter_Next_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.598    PWMGen/counter_Next_reg[8]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.821 r  PWMGen/counter_Next_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.821    PWMGen/counter_Next_reg[12]_i_1_n_7
    SLICE_X0Y117         FDCE                                         r  PWMGen/counter_Next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.818ns  (logic 1.678ns (43.945%)  route 2.140ns (56.055%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[8]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PWMGen/counter_Next_reg[8]/Q
                         net (fo=5, routed)           0.860     1.316    PWMGen/counter_Next_reg[8]
    SLICE_X1Y114         LUT2 (Prop_lut2_I0_O)        0.124     1.440 r  PWMGen/counter_Next[0]_i_7/O
                         net (fo=10, routed)          1.086     2.525    PWMGen/counter_Next[0]_i_7_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  PWMGen/counter_Next[0]_i_2/O
                         net (fo=1, routed)           0.195     2.844    PWMGen/counter_Next[0]_i_2_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.370 r  PWMGen/counter_Next_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.370    PWMGen/counter_Next_reg[0]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.484 r  PWMGen/counter_Next_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.484    PWMGen/counter_Next_reg[4]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.818 r  PWMGen/counter_Next_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.818    PWMGen/counter_Next_reg[8]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  PWMGen/counter_Next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWMGen/counter_Next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.602ns (42.176%)  route 2.196ns (57.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.836     3.797    PWMGen/reset
    SLICE_X0Y114         FDPE                                         f  PWMGen/counter_Next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWMGen/counter_Next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.602ns (42.176%)  route 2.196ns (57.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.836     3.797    PWMGen/reset
    SLICE_X0Y114         FDCE                                         f  PWMGen/counter_Next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWMGen/counter_Next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.602ns (42.176%)  route 2.196ns (57.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.836     3.797    PWMGen/reset
    SLICE_X0Y114         FDCE                                         f  PWMGen/counter_Next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWMGen/counter_Next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.602ns (42.176%)  route 2.196ns (57.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.836     3.797    PWMGen/reset
    SLICE_X0Y114         FDCE                                         f  PWMGen/counter_Next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.657ns (43.635%)  route 2.140ns (56.365%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[8]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PWMGen/counter_Next_reg[8]/Q
                         net (fo=5, routed)           0.860     1.316    PWMGen/counter_Next_reg[8]
    SLICE_X1Y114         LUT2 (Prop_lut2_I0_O)        0.124     1.440 r  PWMGen/counter_Next[0]_i_7/O
                         net (fo=10, routed)          1.086     2.525    PWMGen/counter_Next[0]_i_7_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I2_O)        0.124     2.649 r  PWMGen/counter_Next[0]_i_2/O
                         net (fo=1, routed)           0.195     2.844    PWMGen/counter_Next[0]_i_2_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.370 r  PWMGen/counter_Next_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.370    PWMGen/counter_Next_reg[0]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.484 r  PWMGen/counter_Next_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.484    PWMGen/counter_Next_reg[4]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.797 r  PWMGen/counter_Next_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.797    PWMGen/counter_Next_reg[8]_i_1_n_4
    SLICE_X0Y116         FDCE                                         r  PWMGen/counter_Next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWMGen/counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 1.602ns (42.224%)  route 2.191ns (57.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.832     3.793    PWMGen/reset
    SLICE_X1Y114         FDCE                                         f  PWMGen/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[3]/C
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    PWMGen/counter_Next_reg[3]
    SLICE_X1Y115         FDCE                                         r  PWMGen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.277%)  route 0.193ns (57.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[13]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[13]/Q
                         net (fo=16, routed)          0.193     0.334    PWMGen/counter_Next_reg[13]
    SLICE_X1Y115         FDCE                                         r  PWMGen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[7]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[7]/Q
                         net (fo=3, routed)           0.195     0.336    PWMGen/counter_Next_reg[7]
    SLICE_X1Y114         FDCE                                         r  PWMGen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.786%)  route 0.196ns (58.214%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[4]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[4]/Q
                         net (fo=3, routed)           0.196     0.337    PWMGen/counter_Next_reg[4]
    SLICE_X1Y115         FDCE                                         r  PWMGen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.425%)  route 0.236ns (62.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[10]/C
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[10]/Q
                         net (fo=3, routed)           0.236     0.377    PWMGen/counter_Next_reg[10]
    SLICE_X2Y115         FDCE                                         r  PWMGen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[3]/C
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    PWMGen/counter_Next_reg[3]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  PWMGen/counter_Next[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    PWMGen/counter_Next[0]_i_3_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  PWMGen/counter_Next_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    PWMGen/counter_Next_reg[0]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  PWMGen/counter_Next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.249ns (58.465%)  route 0.177ns (41.535%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[13]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PWMGen/counter_Next_reg[13]/Q
                         net (fo=16, routed)          0.177     0.318    PWMGen/counter_Next_reg[13]
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.045     0.363 r  PWMGen/counter_Next[8]_i_2/O
                         net (fo=1, routed)           0.000     0.363    PWMGen/counter_Next[8]_i_2_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.426 r  PWMGen/counter_Next_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.426    PWMGen/counter_Next_reg[8]_i_1_n_4
    SLICE_X0Y116         FDCE                                         r  PWMGen/counter_Next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.252ns (58.914%)  route 0.176ns (41.086%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[13]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PWMGen/counter_Next_reg[13]/Q
                         net (fo=16, routed)          0.176     0.317    PWMGen/counter_Next_reg[13]
    SLICE_X0Y116         LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  PWMGen/counter_Next[8]_i_3/O
                         net (fo=1, routed)           0.000     0.362    PWMGen/counter_Next[8]_i_3_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.428 r  PWMGen/counter_Next_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.428    PWMGen/counter_Next_reg[8]_i_1_n_5
    SLICE_X0Y116         FDCE                                         r  PWMGen/counter_Next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.251ns (58.306%)  route 0.179ns (41.694%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[12]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PWMGen/counter_Next_reg[12]/Q
                         net (fo=15, routed)          0.179     0.320    PWMGen/counter_Next_reg[12]
    SLICE_X0Y116         LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  PWMGen/counter_Next[8]_i_4/O
                         net (fo=1, routed)           0.000     0.365    PWMGen/counter_Next[8]_i_4_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.430 r  PWMGen/counter_Next_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.430    PWMGen/counter_Next_reg[8]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  PWMGen/counter_Next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMGen/counter_Next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWMGen/counter_Next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  PWMGen/counter_Next_reg[7]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWMGen/counter_Next_reg[7]/Q
                         net (fo=3, routed)           0.184     0.325    PWMGen/counter_Next_reg[7]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  PWMGen/counter_Next[4]_i_2/O
                         net (fo=1, routed)           0.000     0.370    PWMGen/counter_Next[4]_i_2_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.433 r  PWMGen/counter_Next_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.433    PWMGen/counter_Next_reg[4]_i_1_n_4
    SLICE_X0Y115         FDCE                                         r  PWMGen/counter_Next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 1.602ns (42.715%)  route 2.148ns (57.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.789     3.749    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582     5.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/clk_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 1.602ns (42.715%)  route 2.148ns (57.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.789     3.749    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582     5.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 1.602ns (42.715%)  route 2.148ns (57.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.789     3.749    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582     5.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 1.602ns (42.715%)  route 2.148ns (57.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.789     3.749    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582     5.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.749ns  (logic 1.602ns (42.715%)  route 2.148ns (57.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.359     2.837    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.124     2.961 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.789     3.749    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.582     5.004    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.290ns (25.605%)  route 0.844ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.546     0.792    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045     0.837 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.298     1.134    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/clk_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.290ns (25.605%)  route 0.844ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.546     0.792    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045     0.837 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.298     1.134    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.290ns (25.605%)  route 0.844ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.546     0.792    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045     0.837 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.298     1.134    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.290ns (25.605%)  route 0.844ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.546     0.792    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045     0.837 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.298     1.134    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clockDiv/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.290ns (25.605%)  route 0.844ns (74.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.546     0.792    PWMGen/reset_IBUF
    SLICE_X1Y115         LUT1 (Prop_lut1_I0_O)        0.045     0.837 f  PWMGen/clk_out_i_2/O
                         net (fo=30, routed)          0.298     1.134    clockDiv/clk_out_reg_0
    SLICE_X1Y116         FDCE                                         f  clockDiv/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     2.029    clockDiv/clk_IBUF_BUFG
    SLICE_X1Y116         FDCE                                         r  clockDiv/counter_reg[3]/C





