Report: Power(uW)
Solution,,,Total,Tot Mem,Tot Reg,Tot Comb,Tot Seq,Clk Tot,Dyn Tot,Dyn Mem,Dyn Reg,Dyn Comb,Dyn Seq,Clk Dyn,Leak Tot,Leak Mem,Leak Reg,Leak Comb,Leak Seq,Clk Leak,SA Flops,SA UserNets,
top<5,4,4,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>.v1,,,,,,,,,,,,,,,,,,,,,,
top<5,4,4,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>.v1,pre_pwropt_default_Verilog,,81684.00,57975.94,10473.53,8649.87,0.00,4584.67,67414.00,57381.60,6338.70,3905.37,0.00,4398.5,9659.83,594.34,4134.83,4744.50,0.00,186.17000000000002,100,99.9873
top<5,4,4,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>.v1,pre_pwropt_default_Verilog,top_5_4_4_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_ty000001,81683.60,57975.94,10473.53,8649.68,0.00,,67414.00,57381.60,6338.70,3905.18,0.00,,9659.83,594.34,4134.83,4744.50,0.00,,,
top<5,4,4,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>.v1,pre_pwropt_default_VHDL,,22334.60,0.00,10046.21,7537.46,0.00,4750.97,8895.80,0.00,5710.32,2605.43,0.00,4557.8,9461.10,0.00,4335.89,4932.03,0.00,193.17,100,100
top<5,4,4,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>.v1,pre_pwropt_default_VHDL,top_5_4_4_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_ty000001,22334.10,0.00,10046.21,7537.20,0.00,,8895.80,0.00,5710.32,2605.17,0.00,,9461.10,0.00,4335.89,4932.03,0.00,,,
