AArch64 2+2W+dmb.syss
"DMB.SYsWW Wse DMB.SYsWW Wse"
Cycle=Wse DMB.SYsWW Wse DMB.SYsWW
Relax=
Safe=Wse DMB.SYsWW
Prefetch=
Com=Ws Ws
Orig=DMB.SYsWW Wse DMB.SYsWW Wse
{
0:X1=x;
1:X1=x;
}
 P0          | P1          ;
 MOV W0,#1   | MOV W0,#3   ;
 STR W0,[X1] | STR W0,[X1] ;
 DMB SY      | DMB SY      ;
 MOV W2,#2   | MOV W2,#4   ;
 STR W2,[X1] | STR W2,[X1] ;
exists (not (x=2 \/ x=4))
