Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date             : Sat Apr 21 11:28:50 2018
| Host             : litexia running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.434 |
| Dynamic (W)              | 1.283 |
| Device Static (W)        | 0.151 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.5  |
| Junction Temperature (C) | 41.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        4 |       --- |             --- |
| Slice Logic              |     0.003 |    19351 |       --- |             --- |
|   LUT as Logic           |     0.002 |     6039 |     53200 |           11.35 |
|   CARRY4                 |    <0.001 |      176 |     13300 |            1.32 |
|   Register               |    <0.001 |     9924 |    106400 |            9.33 |
|   LUT as Distributed RAM |    <0.001 |       60 |     17400 |            0.34 |
|   LUT as Shift Register  |    <0.001 |      452 |     17400 |            2.60 |
|   F7/F8 Muxes            |    <0.001 |       19 |     53200 |            0.04 |
|   Others                 |     0.000 |     1135 |       --- |             --- |
| Signals                  |     0.004 |    14030 |       --- |             --- |
| Block RAM                |     0.001 |        5 |       140 |            3.57 |
| DSPs                     |    <0.001 |        4 |       220 |            1.82 |
| I/O                      |    <0.001 |       16 |       125 |           12.80 |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| PS7                      |     1.257 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.434 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.024 |      0.013 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.682 |       0.655 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.025 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                      | Constraint (ns) |
+-------------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs           |            33.0 |
+-------------------------------------------------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                          | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                                                                                                              |     1.283 |
|   dbg_hub                                                                                                                                                                                                     |     0.002 |
|     inst                                                                                                                                                                                                      |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                                                                                                                                                    |     0.001 |
|         U_ICON_INTERFACE                                                                                                                                                                                      |     0.001 |
|           U_CMD1                                                                                                                                                                                              |    <0.001 |
|           U_CMD2                                                                                                                                                                                              |    <0.001 |
|           U_CMD3                                                                                                                                                                                              |    <0.001 |
|           U_CMD4                                                                                                                                                                                              |    <0.001 |
|           U_CMD5                                                                                                                                                                                              |    <0.001 |
|           U_CMD6_RD                                                                                                                                                                                           |    <0.001 |
|             U_RD_FIFO                                                                                                                                                                                         |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst                                                                                                                                                           |    <0.001 |
|                 inst_fifo_gen                                                                                                                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                                                                                                                |    <0.001 |
|                     grf.rf                                                                                                                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                                              |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                                                |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                                                                                     |    <0.001 |
|                         gras.rsts                                                                                                                                                                             |    <0.001 |
|                         rpntr                                                                                                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                                                |    <0.001 |
|                         gwas.wsts                                                                                                                                                                             |    <0.001 |
|                         wpntr                                                                                                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                                                   |    <0.001 |
|                         gdm.dm_gen.dm                                                                                                                                                                         |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                                                                                    |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                                                                                                  |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                                                                                   |    <0.001 |
|                       rstblk                                                                                                                                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                              |    <0.001 |
|           U_CMD6_WR                                                                                                                                                                                           |    <0.001 |
|             U_WR_FIFO                                                                                                                                                                                         |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst                                                                                                                                                           |    <0.001 |
|                 inst_fifo_gen                                                                                                                                                                                 |    <0.001 |
|                   gconvfifo.rf                                                                                                                                                                                |    <0.001 |
|                     grf.rf                                                                                                                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                                              |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                  |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                                                |    <0.001 |
|                         gras.rsts                                                                                                                                                                             |    <0.001 |
|                         rpntr                                                                                                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                                                |    <0.001 |
|                         gwas.wsts                                                                                                                                                                             |    <0.001 |
|                         wpntr                                                                                                                                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                                                   |    <0.001 |
|                         gdm.dm_gen.dm                                                                                                                                                                         |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                                                                                                    |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                                                                                                  |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                                                                                                   |    <0.001 |
|                       rstblk                                                                                                                                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                              |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                              |    <0.001 |
|           U_CMD7_CTL                                                                                                                                                                                          |    <0.001 |
|           U_CMD7_STAT                                                                                                                                                                                         |    <0.001 |
|           U_STATIC_STATUS                                                                                                                                                                                     |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                                                                                                             |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                                                                                        |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                                                                                                 |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                                                                                                     |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                                                                                                       |    <0.001 |
|           U_TIMER                                                                                                                                                                                             |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                                                                                         |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                                                                                                                                    |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                                                                                                                        |    <0.001 |
|         U_CMD                                                                                                                                                                                                 |    <0.001 |
|         U_STAT                                                                                                                                                                                                |    <0.001 |
|         U_SYNC                                                                                                                                                                                                |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                                                                                                                           |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                                                                                                                                         |    <0.001 |
|   design_1_i                                                                                                                                                                                                  |     1.280 |
|     XADC_SignalChannel_PreProcess_64_0                                                                                                                                                                        |    <0.001 |
|       inst                                                                                                                                                                                                    |    <0.001 |
|     XADC_SignalChannel_PreProcess_64_1                                                                                                                                                                        |    <0.001 |
|       inst                                                                                                                                                                                                    |    <0.001 |
|     XADC_multiChannels_PreProcess_0                                                                                                                                                                           |    <0.001 |
|       inst                                                                                                                                                                                                    |    <0.001 |
|     axi_dma_0                                                                                                                                                                                                 |     0.004 |
|       U0                                                                                                                                                                                                      |     0.004 |
|         GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5 |    <0.001 |
|         GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8 |    <0.001 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                                                                                                             |     0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                                                                                                    |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                                                                                                                  |    <0.001 |
|             I_UPDT_SG                                                                                                                                                                                         |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                                                                                                   |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                                                                                       |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                                                                                                 |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                                                                                                                  |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                                                                                               |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                     |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                    |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                            |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                    |    <0.001 |
|               I_MSTR_SCC                                                                                                                                                                                      |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                                                                                                  |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                                                                                               |    <0.001 |
|               I_RESET                                                                                                                                                                                         |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                                                                                               |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                     |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                    |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                            |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                    |    <0.001 |
|               I_MSTR_SCC                                                                                                                                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                  |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                               |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                            |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                            |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                                                                                                                     |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                                                                                                                  |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                                                                                                                  |    <0.001 |
|             I_FTCH_SG                                                                                                                                                                                         |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                                                                                                                    |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                                                                                                            |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                                                                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                                                                                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                                                                                              |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                                                                                                      |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                                                                                                  |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                       |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                                                                                                     |     0.002 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                   |     0.002 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                             |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                               |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                           |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                     |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                   |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                           |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                         grf.rf                                                                                                                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                         |    <0.001 |
|                             rpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                             gwss.wsts                                                                                                                                                                         |    <0.001 |
|                             wpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                          |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                          |    <0.001 |
|                                   valid.cstr                                                                                                                                                                  |    <0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                          |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                         |    <0.001 |
|               I_XD_FIFO                                                                                                                                                                                       |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                               |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                           |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                         grf.rf                                                                                                                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                             grhf.rhf                                                                                                                                                                          |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                       |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                      |    <0.001 |
|                             grss.rsts                                                                                                                                                                         |    <0.001 |
|                             rpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                             gwss.wsts                                                                                                                                                                         |    <0.001 |
|                             wpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                             |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                            |    <0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                                |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                              |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                              |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                            |    <0.001 |
|                 SLICE_INSERTION                                                                                                                                                                               |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                       |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                      |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                              |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                      |    <0.001 |
|             I_RESET                                                                                                                                                                                           |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                              |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                    |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                                 |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|         I_RST_MODULE                                                                                                                                                                                          |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                          |    <0.001 |
|           REG_HRD_RST                                                                                                                                                                                         |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                                                                                                     |    <0.001 |
|     axi_dma_1                                                                                                                                                                                                 |     0.004 |
|       U0                                                                                                                                                                                                      |     0.004 |
|         GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5 |    <0.001 |
|         GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8 |    <0.001 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                                                                                                             |     0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                                                                                                    |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                                                                                                                  |    <0.001 |
|             I_UPDT_SG                                                                                                                                                                                         |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                                                                                                   |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                                                                                       |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                                                                                                 |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                                                                                                                  |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                                                                                               |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                     |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                    |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                            |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                    |    <0.001 |
|               I_MSTR_SCC                                                                                                                                                                                      |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                                                                                                  |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                                                                                               |    <0.001 |
|               I_RESET                                                                                                                                                                                         |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                                                                                               |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                     |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                    |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                            |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                    |    <0.001 |
|               I_MSTR_SCC                                                                                                                                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                  |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                               |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                            |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                            |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                                                                                                                     |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                                                                                                                  |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                                                                                                                  |    <0.001 |
|             I_FTCH_SG                                                                                                                                                                                         |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                                                                                                                    |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                                                                                                            |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                                                                                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                                                                                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                                                                                              |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                                                                                                      |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                                                                                                  |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                       |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                                                                                                     |     0.002 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                   |     0.002 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                             |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                               |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                           |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                     |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                   |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                           |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                         grf.rf                                                                                                                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                         |    <0.001 |
|                             rpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                             gwss.wsts                                                                                                                                                                         |    <0.001 |
|                             wpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                          |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                          |    <0.001 |
|                                   valid.cstr                                                                                                                                                                  |    <0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                          |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                         |    <0.001 |
|               I_XD_FIFO                                                                                                                                                                                       |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                               |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                           |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                             |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                            |    <0.001 |
|                         grf.rf                                                                                                                                                                                |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                            |    <0.001 |
|                             grhf.rhf                                                                                                                                                                          |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                       |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                      |    <0.001 |
|                             grss.rsts                                                                                                                                                                         |    <0.001 |
|                             rpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                            |    <0.001 |
|                             gwss.wsts                                                                                                                                                                         |    <0.001 |
|                             wpntr                                                                                                                                                                             |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                               |    <0.001 |
|                             gdm.dm_gen.dm                                                                                                                                                                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                             |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                            |    <0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                                |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                              |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                              |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                    |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                          |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                 |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                            |    <0.001 |
|                 SLICE_INSERTION                                                                                                                                                                               |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                       |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                      |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                              |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                      |    <0.001 |
|             I_RESET                                                                                                                                                                                           |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                              |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                    |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                                 |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                            |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                   |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                              |    <0.001 |
|         I_RST_MODULE                                                                                                                                                                                          |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                          |    <0.001 |
|           REG_HRD_RST                                                                                                                                                                                         |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                                                                                                     |    <0.001 |
|     axi_mem_intercon                                                                                                                                                                                          |     0.002 |
|       m00_couplers                                                                                                                                                                                            |    <0.001 |
|         auto_pc                                                                                                                                                                                               |    <0.001 |
|           inst                                                                                                                                                                                                |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                      |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                             |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                                                                                                       |    <0.001 |
|                   inst                                                                                                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                          |    <0.001 |
|                           grf.rf                                                                                                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                       |    <0.001 |
|                               rpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                          |    <0.001 |
|                               gwss.wsts                                                                                                                                                                       |    <0.001 |
|                               wpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                                                                                                              |    <0.001 |
|                             rstblk                                                                                                                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                        |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                                                                                                       |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                                                                                                                          |    <0.001 |
|                   inst                                                                                                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                          |    <0.001 |
|                           grf.rf                                                                                                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                       |    <0.001 |
|                               rpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                          |    <0.001 |
|                               gwss.wsts                                                                                                                                                                       |    <0.001 |
|                               wpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                                                                                              |    <0.001 |
|                             rstblk                                                                                                                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                        |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                                                                                     |    <0.001 |
|                   inst                                                                                                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                          |    <0.001 |
|                           grf.rf                                                                                                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                       |    <0.001 |
|                               rpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                          |    <0.001 |
|                               gwss.wsts                                                                                                                                                                       |    <0.001 |
|                               wpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                                                                                              |    <0.001 |
|                             rstblk                                                                                                                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                                                                                                       |    <0.001 |
|       xbar                                                                                                                                                                                                    |    <0.001 |
|         inst                                                                                                                                                                                                  |    <0.001 |
|           gen_samd.crossbar_samd                                                                                                                                                                              |    <0.001 |
|             addr_arbiter_ar                                                                                                                                                                                   |    <0.001 |
|             addr_arbiter_aw                                                                                                                                                                                   |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                                                                                                                |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                                                                                                                  |    <0.001 |
|               b_pipe                                                                                                                                                                                          |    <0.001 |
|               r_pipe                                                                                                                                                                                          |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                                                                                                                  |    <0.001 |
|               b_pipe                                                                                                                                                                                          |    <0.001 |
|               r_pipe                                                                                                                                                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                                                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                                                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                                                                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                                                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                                                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                                                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             splitter_aw_mi                                                                                                                                                                                    |    <0.001 |
|     axi_mem_intercon1                                                                                                                                                                                         |     0.002 |
|       m00_couplers                                                                                                                                                                                            |    <0.001 |
|         auto_pc                                                                                                                                                                                               |    <0.001 |
|           inst                                                                                                                                                                                                |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                      |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                             |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                                                                                                       |    <0.001 |
|                   inst                                                                                                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                          |    <0.001 |
|                           grf.rf                                                                                                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                       |    <0.001 |
|                               rpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                          |    <0.001 |
|                               gwss.wsts                                                                                                                                                                       |    <0.001 |
|                               wpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                                                                                                              |    <0.001 |
|                             rstblk                                                                                                                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                        |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                                                                                                       |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                                                                                                                          |    <0.001 |
|                   inst                                                                                                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                          |    <0.001 |
|                           grf.rf                                                                                                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                       |    <0.001 |
|                               rpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                          |    <0.001 |
|                               gwss.wsts                                                                                                                                                                       |    <0.001 |
|                               wpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                                                                                              |    <0.001 |
|                             rstblk                                                                                                                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                        |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                                                                                     |    <0.001 |
|                   inst                                                                                                                                                                                        |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                             |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                           |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                          |    <0.001 |
|                           grf.rf                                                                                                                                                                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                          |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                                                                                                               |    <0.001 |
|                               grss.rsts                                                                                                                                                                       |    <0.001 |
|                               rpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                          |    <0.001 |
|                               gwss.wsts                                                                                                                                                                       |    <0.001 |
|                               wpntr                                                                                                                                                                           |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                             |    <0.001 |
|                               gdm.dm_gen.dm                                                                                                                                                                   |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                                                                                              |    <0.001 |
|                             rstblk                                                                                                                                                                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                                                                                                       |    <0.001 |
|       xbar                                                                                                                                                                                                    |    <0.001 |
|         inst                                                                                                                                                                                                  |    <0.001 |
|           gen_samd.crossbar_samd                                                                                                                                                                              |    <0.001 |
|             addr_arbiter_ar                                                                                                                                                                                   |    <0.001 |
|             addr_arbiter_aw                                                                                                                                                                                   |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                                                                                                                |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                                                                                                                  |    <0.001 |
|               b_pipe                                                                                                                                                                                          |    <0.001 |
|               r_pipe                                                                                                                                                                                          |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                      |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                                                                                                                  |    <0.001 |
|               b_pipe                                                                                                                                                                                          |    <0.001 |
|               r_pipe                                                                                                                                                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                                                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                                                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                                                                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                                                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                                                                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                                                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                                                                                    |    <0.001 |
|               wrouter_aw_fifo                                                                                                                                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                |    <0.001 |
|             splitter_aw_mi                                                                                                                                                                                    |    <0.001 |
|     axi_uartlite_0                                                                                                                                                                                            |    <0.001 |
|       U0                                                                                                                                                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                                                                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                                                                   |    <0.001 |
|         UARTLITE_CORE_I                                                                                                                                                                                       |    <0.001 |
|           BAUD_RATE_I                                                                                                                                                                                         |    <0.001 |
|           UARTLITE_RX_I                                                                                                                                                                                       |    <0.001 |
|             DELAY_16_I                                                                                                                                                                                        |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                                                                                                |    <0.001 |
|             SRL_FIFO_I                                                                                                                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                                                                                                                  |    <0.001 |
|           UARTLITE_TX_I                                                                                                                                                                                       |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                                                                                                                             |    <0.001 |
|             SRL_FIFO_I                                                                                                                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                                                                                                |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                       |    <0.001 |
|                 DYNSHREG_F_I                                                                                                                                                                                  |    <0.001 |
|     fir_compiler_0                                                                                                                                                                                            |    <0.001 |
|       U0                                                                                                                                                                                                      |    <0.001 |
|         i_synth                                                                                                                                                                                               |    <0.001 |
|           g_polyphase_decimation.i_polyphase_decimation                                                                                                                                                       |    <0.001 |
|             g_parallel.g_no_compressor_cntrl.i_latch_op                                                                                                                                                       |    <0.001 |
|             g_parallel.g_paths[0].g_accum.i_accum                                                                                                                                                             |    <0.001 |
|               i_add_accum                                                                                                                                                                                     |    <0.001 |
|             g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                                                                                                        |    <0.001 |
|               g_individual.i_mem_a                                                                                                                                                                            |    <0.001 |
|             g_parallel.g_paths[0].g_non_symmetric.g_madds[0].i_madd                                                                                                                                           |    <0.001 |
|               i_addsub_mult_add                                                                                                                                                                               |    <0.001 |
|             g_parallel.i_accumulate                                                                                                                                                                           |    <0.001 |
|             g_parallel.i_data_in                                                                                                                                                                              |    <0.001 |
|             g_parallel.i_first_phase_dly                                                                                                                                                                      |    <0.001 |
|             g_parallel.i_store_accum                                                                                                                                                                          |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                                                                                                             |    <0.001 |
|               fifo0                                                                                                                                                                                           |    <0.001 |
|     fir_compiler_1                                                                                                                                                                                            |    <0.001 |
|       U0                                                                                                                                                                                                      |    <0.001 |
|         i_synth                                                                                                                                                                                               |    <0.001 |
|           g_polyphase_decimation.i_polyphase_decimation                                                                                                                                                       |    <0.001 |
|             g_parallel.g_no_compressor_cntrl.i_latch_op                                                                                                                                                       |    <0.001 |
|             g_parallel.g_paths[0].g_accum.i_accum                                                                                                                                                             |    <0.001 |
|               i_add_accum                                                                                                                                                                                     |    <0.001 |
|             g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                                                                                                        |    <0.001 |
|               g_individual.i_mem_a                                                                                                                                                                            |    <0.001 |
|             g_parallel.g_paths[0].g_non_symmetric.g_madds[0].i_madd                                                                                                                                           |    <0.001 |
|               i_addsub_mult_add                                                                                                                                                                               |    <0.001 |
|             g_parallel.i_accumulate                                                                                                                                                                           |    <0.001 |
|             g_parallel.i_data_in                                                                                                                                                                              |    <0.001 |
|             g_parallel.i_first_phase_dly                                                                                                                                                                      |    <0.001 |
|             g_parallel.i_store_accum                                                                                                                                                                          |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                                                                                                             |    <0.001 |
|               fifo0                                                                                                                                                                                           |    <0.001 |
|     processing_system7_0                                                                                                                                                                                      |     1.257 |
|       inst                                                                                                                                                                                                    |     1.257 |
|     processing_system7_0_axi_periph                                                                                                                                                                           |     0.002 |
|       s00_couplers                                                                                                                                                                                            |     0.002 |
|         auto_pc                                                                                                                                                                                               |     0.002 |
|           inst                                                                                                                                                                                                |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                              |     0.002 |
|               RD.ar_channel_0                                                                                                                                                                                 |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                  |    <0.001 |
|               RD.r_channel_0                                                                                                                                                                                  |    <0.001 |
|                 rd_data_fifo_0                                                                                                                                                                                |    <0.001 |
|                 transaction_fifo_0                                                                                                                                                                            |    <0.001 |
|               SI_REG                                                                                                                                                                                          |    <0.001 |
|                 ar_pipe                                                                                                                                                                                       |    <0.001 |
|                 aw_pipe                                                                                                                                                                                       |    <0.001 |
|                 b_pipe                                                                                                                                                                                        |    <0.001 |
|                 r_pipe                                                                                                                                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                                                                                                                                 |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                                                                                                  |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                              |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                  |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                  |    <0.001 |
|               WR.b_channel_0                                                                                                                                                                                  |    <0.001 |
|                 bid_fifo_0                                                                                                                                                                                    |    <0.001 |
|                 bresp_fifo_0                                                                                                                                                                                  |    <0.001 |
|       xbar                                                                                                                                                                                                    |    <0.001 |
|         inst                                                                                                                                                                                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                                                                                            |    <0.001 |
|             addr_arbiter_inst                                                                                                                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                                                                                      |    <0.001 |
|             reg_slice_r                                                                                                                                                                                       |    <0.001 |
|             splitter_ar                                                                                                                                                                                       |    <0.001 |
|             splitter_aw                                                                                                                                                                                       |    <0.001 |
|     rst_processing_system7_0_50M                                                                                                                                                                              |    <0.001 |
|       U0                                                                                                                                                                                                      |    <0.001 |
|         EXT_LPF                                                                                                                                                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                           |    <0.001 |
|         SEQ                                                                                                                                                                                                   |    <0.001 |
|           SEQ_COUNTER                                                                                                                                                                                         |    <0.001 |
|     system_ila                                                                                                                                                                                                |     0.003 |
|       inst                                                                                                                                                                                                    |     0.003 |
|         g_inst                                                                                                                                                                                                |     0.000 |
|           inst                                                                                                                                                                                                |     0.000 |
|         ila_lib                                                                                                                                                                                               |     0.003 |
|           inst                                                                                                                                                                                                |     0.003 |
|             ila_core_inst                                                                                                                                                                                     |     0.003 |
|               ila_trace_memory_inst                                                                                                                                                                           |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                                                                                      |    <0.001 |
|                   inst_blk_mem_gen                                                                                                                                                                            |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                      |    <0.001 |
|                       valid.cstr                                                                                                                                                                              |    <0.001 |
|                         ramloop[0].ram.r                                                                                                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                                                                                                  |    <0.001 |
|                 U_CDONE                                                                                                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                                                                                                 |    <0.001 |
|                   U_CMPRESET                                                                                                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                                                                                                        |    <0.001 |
|                     U_SCE                                                                                                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                 |    <0.001 |
|                         DUT                                                                                                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                                                                                                        |    <0.001 |
|                     U_WCE                                                                                                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                 |    <0.001 |
|                         DUT                                                                                                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                 |    <0.001 |
|                         DUT                                                                                                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                                                                                                      |     0.002 |
|                 MU_SRL[0].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                                                                                                  |    <0.001 |
|                 reg_15                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_16                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_17                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_18                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_19                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_1a                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_6                                                                                                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_7                                                                                                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_8                                                                                                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_80                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_81                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_82                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_83                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_84                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_85                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_887                                                                                                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_88d                                                                                                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_890                                                                                                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_9                                                                                                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                                                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                                                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                                                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                                                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                                                                                                           |    <0.001 |
|               u_trig                                                                                                                                                                                          |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                     |    <0.001 |
|                     DUT                                                                                                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                            |    <0.001 |
|                         u_srlA                                                                                                                                                                                |    <0.001 |
|                         u_srlB                                                                                                                                                                                |    <0.001 |
|                         u_srlC                                                                                                                                                                                |    <0.001 |
|                         u_srlD                                                                                                                                                                                |    <0.001 |
|                 U_TM                                                                                                                                                                                          |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                                                                                                           |    <0.001 |
|     system_ila1                                                                                                                                                                                               |     0.003 |
|       inst                                                                                                                                                                                                    |     0.003 |
|         g_inst                                                                                                                                                                                                |     0.000 |
|           inst                                                                                                                                                                                                |     0.000 |
|         ila_lib                                                                                                                                                                                               |     0.003 |
|           inst                                                                                                                                                                                                |     0.003 |
|             ila_core_inst                                                                                                                                                                                     |     0.003 |
|               ila_trace_memory_inst                                                                                                                                                                           |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                                                                                      |    <0.001 |
|                   inst_blk_mem_gen                                                                                                                                                                            |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                      |    <0.001 |
|                       valid.cstr                                                                                                                                                                              |    <0.001 |
|                         ramloop[0].ram.r                                                                                                                                                                      |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                     |    <0.001 |
|               u_ila_cap_ctrl                                                                                                                                                                                  |    <0.001 |
|                 U_CDONE                                                                                                                                                                                       |    <0.001 |
|                 U_NS0                                                                                                                                                                                         |    <0.001 |
|                 U_NS1                                                                                                                                                                                         |    <0.001 |
|                 u_cap_addrgen                                                                                                                                                                                 |    <0.001 |
|                   U_CMPRESET                                                                                                                                                                                  |    <0.001 |
|                   u_cap_sample_counter                                                                                                                                                                        |    <0.001 |
|                     U_SCE                                                                                                                                                                                     |    <0.001 |
|                     U_SCMPCE                                                                                                                                                                                  |    <0.001 |
|                     U_SCRST                                                                                                                                                                                   |    <0.001 |
|                     u_scnt_cmp                                                                                                                                                                                |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                 |    <0.001 |
|                         DUT                                                                                                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                   u_cap_window_counter                                                                                                                                                                        |    <0.001 |
|                     U_WCE                                                                                                                                                                                     |    <0.001 |
|                     U_WHCMPCE                                                                                                                                                                                 |    <0.001 |
|                     U_WLCMPCE                                                                                                                                                                                 |    <0.001 |
|                     u_wcnt_hcmp                                                                                                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                 |    <0.001 |
|                         DUT                                                                                                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                     u_wcnt_lcmp                                                                                                                                                                               |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                 |    <0.001 |
|                         DUT                                                                                                                                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                        |    <0.001 |
|                             u_srlA                                                                                                                                                                            |    <0.001 |
|                             u_srlB                                                                                                                                                                            |    <0.001 |
|                             u_srlC                                                                                                                                                                            |    <0.001 |
|                             u_srlD                                                                                                                                                                            |    <0.001 |
|               u_ila_regs                                                                                                                                                                                      |     0.002 |
|                 MU_SRL[0].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                                                                                                                          |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                                                                                                          |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                                                                                                  |    <0.001 |
|                 reg_15                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_16                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_17                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_18                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_19                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_1a                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_6                                                                                                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_7                                                                                                                                                                                         |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_8                                                                                                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_80                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_81                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_82                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_83                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_84                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_85                                                                                                                                                                                        |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_887                                                                                                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_88d                                                                                                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_890                                                                                                                                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_9                                                                                                                                                                                         |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|                 reg_srl_fff                                                                                                                                                                                   |    <0.001 |
|                 reg_stream_ffd                                                                                                                                                                                |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                                                                                          |    <0.001 |
|                 reg_stream_ffe                                                                                                                                                                                |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                                                                                        |    <0.001 |
|               u_ila_reset_ctrl                                                                                                                                                                                |    <0.001 |
|                 arm_detection_inst                                                                                                                                                                            |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                                                                                                    |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                                                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                                                                                                   |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                                                                                                  |    <0.001 |
|                 halt_detection_inst                                                                                                                                                                           |    <0.001 |
|               u_trig                                                                                                                                                                                          |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                                                                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                     |    <0.001 |
|                     DUT                                                                                                                                                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                            |    <0.001 |
|                         u_srlA                                                                                                                                                                                |    <0.001 |
|                         u_srlB                                                                                                                                                                                |    <0.001 |
|                         u_srlC                                                                                                                                                                                |    <0.001 |
|                         u_srlD                                                                                                                                                                                |    <0.001 |
|                 U_TM                                                                                                                                                                                          |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                                                                                                                     |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                                                                                   |    <0.001 |
|                       DUT                                                                                                                                                                                     |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                                                                                          |    <0.001 |
|                           u_srlA                                                                                                                                                                              |    <0.001 |
|                           u_srlB                                                                                                                                                                              |    <0.001 |
|                           u_srlC                                                                                                                                                                              |    <0.001 |
|                           u_srlD                                                                                                                                                                              |    <0.001 |
|               xsdb_memory_read_inst                                                                                                                                                                           |    <0.001 |
|     xadc_wiz_0                                                                                                                                                                                                |     0.002 |
|       inst                                                                                                                                                                                                    |     0.002 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                  |    <0.001 |
|             I_DECODER                                                                                                                                                                                         |    <0.001 |
|         AXI_XADC_CORE_I                                                                                                                                                                                       |     0.002 |
|           Inst_drp_arbiter                                                                                                                                                                                    |    <0.001 |
|           axi4_stream_inst                                                                                                                                                                                    |    <0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                                                                                                                  |    <0.001 |
|         SOFT_RESET_I                                                                                                                                                                                          |    <0.001 |
|     xlconcat_0                                                                                                                                                                                                |     0.000 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


