#[doc = "Register `IO_MUX_CONF` reader"]
pub type R = crate::R<IO_MUX_CONF_SPEC>;
#[doc = "Register `IO_MUX_CONF` writer"]
pub type W = crate::W<IO_MUX_CONF_SPEC>;
#[doc = "Field `SPI0_CLK_EQU_SYS_CLK` reader - "]
pub type SPI0_CLK_EQU_SYS_CLK_R = crate::BitReader;
#[doc = "Field `SPI0_CLK_EQU_SYS_CLK` writer - "]
pub type SPI0_CLK_EQU_SYS_CLK_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SPI1_CLK_EQU_SYS_CLK` reader - "]
pub type SPI1_CLK_EQU_SYS_CLK_R = crate::BitReader;
#[doc = "Field `SPI1_CLK_EQU_SYS_CLK` writer - "]
pub type SPI1_CLK_EQU_SYS_CLK_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn spi0_clk_equ_sys_clk(&self) -> SPI0_CLK_EQU_SYS_CLK_R {
        SPI0_CLK_EQU_SYS_CLK_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn spi1_clk_equ_sys_clk(&self) -> SPI1_CLK_EQU_SYS_CLK_R {
        SPI1_CLK_EQU_SYS_CLK_R::new(((self.bits >> 9) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IO_MUX_CONF")
            .field(
                "spi0_clk_equ_sys_clk",
                &format_args!("{}", self.spi0_clk_equ_sys_clk().bit()),
            )
            .field(
                "spi1_clk_equ_sys_clk",
                &format_args!("{}", self.spi1_clk_equ_sys_clk().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<IO_MUX_CONF_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn spi0_clk_equ_sys_clk(&mut self) -> SPI0_CLK_EQU_SYS_CLK_W<IO_MUX_CONF_SPEC> {
        SPI0_CLK_EQU_SYS_CLK_W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn spi1_clk_equ_sys_clk(&mut self) -> SPI1_CLK_EQU_SYS_CLK_W<IO_MUX_CONF_SPEC> {
        SPI1_CLK_EQU_SYS_CLK_W::new(self, 9)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "IO_MUX_CONF\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`io_mux_conf::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`io_mux_conf::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IO_MUX_CONF_SPEC;
impl crate::RegisterSpec for IO_MUX_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`io_mux_conf::R`](R) reader structure"]
impl crate::Readable for IO_MUX_CONF_SPEC {}
#[doc = "`write(|w| ..)` method takes [`io_mux_conf::W`](W) writer structure"]
impl crate::Writable for IO_MUX_CONF_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets IO_MUX_CONF to value 0"]
impl crate::Resettable for IO_MUX_CONF_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
