=======
Systems:
=======
System:  PMT
  Type:  minippc
  Locally-defined Cores:
    Name:  "Thread"
    Register Files:
      Name:  "GPR"
      Size:  32
      Width:  32
      -------------------------------
    Registers:
      Name:  "CIA"
      Usage:  read, written
      Width:  32
      Attributes:  cia
      -------------------------------
      Name:  "CR"
      Usage:  written
      Width:  32
      -------------------------------
      Name:  "CTR"
      Width:  32
      -------------------------------
      Name:  "FACTIVE"
      Usage:  read
      Width:  32
      -------------------------------
      Name:  "LR"
      Width:  32
      -------------------------------
      Name:  "NIA"
      Usage:  read, written
      Width:  32
      Attributes:  nia
      -------------------------------
      Name:  "NIA0"
      Read alias/hook:
        thread(0).NIA

      Write alias/hook:
        thread(0).NIA

      Width:  32
      Pseudo:  1
      -------------------------------
      Name:  "NIA1"
      Read alias/hook:
        thread(1).NIA

      Write alias/hook:
        thread(1).NIA

      Width:  32
      Pseudo:  1
      -------------------------------
      Name:  "TA0"
      Write alias/hook:
        func ( bits < 32 > x ) {
    if ( thread ( 1 ) . TA0 == 0 ) {
        CR = x * 2 ;
    } else {
        CR = x ;
    }
}
        Target Registers:  CR 

      Usage:  read
      Width:  32
      -------------------------------
      Name:  "TACTIVE"
      Usage:  read
      Width:  32
      -------------------------------
      Name:  "VPIR"
      Usage:  written
      Width:  32
      Reset:  func ( unsigned index ) {
    VPIR = index ;
}
      -------------------------------
      Name:  "X"
      Width:  32
      -------------------------------
      Name:  "XER"
      Width:  32
      -------------------------------
      Name:  "Y"
      Width:  32
      -------------------------------
    Contexts:
      Name:  foo
      Number contexts:  3
      Registers:  X Y 
      MMU lookups:  TlbCam 
      Memory layout:  X TlbCam
      Context Activity Function:  {
    return FACTIVE ;
}
      -------------------------------
      Name:  thread (thread)
      Number contexts:  2
      Registers:  CIA CR CTR LR NIA TA0 VPIR XER 
      Register-files:  GPR 
      Context Activity Function:  {
    return TACTIVE ;
}
      -------------------------------
    Current-instruction-address register:  CIA
    Next-instruction-address register:  NIA
    Real-address Mask:
      Initial mask:  0xffffffff (constant)
    Effective-address Mask:
      Initial mask:  0xffffffff (constant)
    MMU:

      Interleaved fetch :  1
      Interleaved reads :  1
      Interleaved writes:  1

      Enable:  <always>
      Lookup:  TlbCam
        Type:  both
        Priority:  0
        Size:  2^(1 * SIZE + 0) << 0
        Page Number Shift:  0
        Real-page Field:  RPN
        Min Page Size:  1 (bytes)
        Array:  16 entries, fully associative.
        Way Fields:
          EPN:  24 bits.
            Reset value:  0
          RPN:  24 bits.
            Reset value:  0
          SIZE:  6 bits.
            Reset value:  0
          V:  1 bits.
            Reset value:  0

        Tests:

          AddrComp ( EPN )

        Valid Predicate:  {
    return ( V != 0 ) ;
}

         Memory read handler:  func ( unsigned set , unsigned way , addr_t addr ) {
 }

         Memory write handler:  func ( unsigned set , unsigned way , addr_t addr ) {
 }

         Memory size:  128
      -------------------------------
    -------------------------------
    -------------------------------
  Constituent Items:
    t0:  Thread
    t1:  Thread
-------------------------------

