Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Nov 24 10:10:16 2023
| Host             : 192.168.2.204 running 64-bit unknown
| Command          : report_power -file bypass_690t_power_routed.rpt -pb bypass_690t_power_summary_routed.pb -rpx bypass_690t_power_routed.rpx
| Design           : bypass_690t
| Device           : xc7vx690tffg1157-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.459        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.062        |
| Device Static (W)        | 0.397        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 80.2         |
| Junction Temperature (C) | 29.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.139 |       24 |       --- |             --- |
| Slice Logic              |     0.011 |    26488 |       --- |             --- |
|   LUT as Logic           |     0.009 |     9329 |    433200 |            2.15 |
|   Register               |    <0.001 |    12160 |    866400 |            1.40 |
|   CARRY4                 |    <0.001 |      400 |    108300 |            0.37 |
|   LUT as Distributed RAM |    <0.001 |      280 |    174200 |            0.16 |
|   F7/F8 Muxes            |    <0.001 |      370 |    433200 |            0.09 |
|   LUT as Shift Register  |    <0.001 |      602 |    174200 |            0.35 |
|   Others                 |     0.000 |     1411 |       --- |             --- |
| Signals                  |     0.055 |    24077 |       --- |             --- |
| Block RAM                |     0.136 |       54 |      1470 |            3.67 |
| MMCM                     |     0.216 |        2 |        20 |           10.00 |
| I/O                      |    <0.001 |        3 |       600 |            0.50 |
| GTH                      |     2.210 |        8 |       --- |             --- |
| Hard IPs                 |     0.296 |        2 |       --- |             --- |
|   PCIE                   |     0.296 |        2 |       --- |             --- |
| Static Power             |     0.397 |          |           |                 |
| Total                    |     3.459 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.148 |       0.919 |      0.229 |
| Vccaux    |       1.800 |     0.172 |       0.118 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.010 |      0.007 |
| MGTAVcc   |       1.000 |     1.156 |       1.137 |      0.019 |
| MGTAVtt   |       1.200 |     0.627 |       0.622 |      0.005 |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y1                                                                        | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg2_reg[3]_0                  |             4.0 |
| clk_125mhz_mux_x0y2                                                                        | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg2_reg[3]_0 |             4.0 |
| clk_125mhz_x0y1                                                                            | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                                    |             8.0 |
| clk_125mhz_x0y2                                                                            | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                   |             8.0 |
| clk_250mhz_mux_x0y1                                                                        | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg2_reg[3]_0                  |             4.0 |
| clk_250mhz_mux_x0y2                                                                        | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg2_reg[3]_0 |             4.0 |
| clk_250mhz_x0y1                                                                            | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                                    |             4.0 |
| clk_250mhz_x0y2                                                                            | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                   |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                  |            33.0 |
| ep_sys_clk                                                                                 | ep_sys_clk_p                                                                                                          |            10.0 |
| mmcm_fb                                                                                    | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                       |            10.0 |
| mmcm_fb_1                                                                                  | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                      |            10.0 |
| rp_sys_clk                                                                                 | rp_sys_clk_p                                                                                                          |            10.0 |
| txoutclk_x0y1                                                                              | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                               |            10.0 |
| txoutclk_x0y2                                                                              | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out              |            10.0 |
| userclk1                                                                                   | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                      |             4.0 |
| userclk1_1                                                                                 | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                     |             4.0 |
| userclk2                                                                                   | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                                      |             8.0 |
| userclk2                                                                                   | ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                                      |             8.0 |
| userclk2_1                                                                                 | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk                     |             8.0 |
| userclk2_1                                                                                 | rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                     |             8.0 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------+-----------+
| Name                                                                                | Power (W) |
+-------------------------------------------------------------------------------------+-----------+
| bypass_690t                                                                         |     3.062 |
|   dbg_hub                                                                           |     0.003 |
|     inst                                                                            |     0.003 |
|       BSCANID.u_xsdbm_id                                                            |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                        |     0.003 |
|           U_ICON_INTERFACE                                                          |     0.002 |
|             U_CMD1                                                                  |    <0.001 |
|             U_CMD2                                                                  |    <0.001 |
|             U_CMD3                                                                  |    <0.001 |
|             U_CMD4                                                                  |    <0.001 |
|             U_CMD5                                                                  |    <0.001 |
|             U_CMD6_RD                                                               |    <0.001 |
|               U_RD_FIFO                                                             |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                               |    <0.001 |
|                   inst_fifo_gen                                                     |    <0.001 |
|                     gconvfifo.rf                                                    |    <0.001 |
|                       grf.rf                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                           gr1.gr1_int.rfwft                                         |    <0.001 |
|                           gras.rsts                                                 |    <0.001 |
|                           grhf.rhf                                                  |    <0.001 |
|                           rpntr                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                           gwas.wsts                                                 |    <0.001 |
|                           gwhf.whf                                                  |    <0.001 |
|                           wpntr                                                     |    <0.001 |
|                         gntv_or_sync_fifo.mem                                       |    <0.001 |
|                           gdm.dm_gen.dm                                             |    <0.001 |
|                             RAM_reg_0_15_0_5                                        |    <0.001 |
|                             RAM_reg_0_15_12_15                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                       |    <0.001 |
|                         rstblk                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |    <0.001 |
|             U_CMD6_WR                                                               |    <0.001 |
|               U_WR_FIFO                                                             |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                               |    <0.001 |
|                   inst_fifo_gen                                                     |    <0.001 |
|                     gconvfifo.rf                                                    |    <0.001 |
|                       grf.rf                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                  |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                           gras.rsts                                                 |    <0.001 |
|                           grhf.rhf                                                  |    <0.001 |
|                           rpntr                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                           gwas.wsts                                                 |    <0.001 |
|                           gwhf.whf                                                  |    <0.001 |
|                           wpntr                                                     |    <0.001 |
|                         gntv_or_sync_fifo.mem                                       |    <0.001 |
|                           gdm.dm_gen.dm                                             |    <0.001 |
|                             RAM_reg_0_15_0_5                                        |    <0.001 |
|                             RAM_reg_0_15_12_15                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                       |    <0.001 |
|                         rstblk                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |    <0.001 |
|             U_CMD7_CTL                                                              |    <0.001 |
|             U_CMD7_STAT                                                             |    <0.001 |
|             U_STATIC_STATUS                                                         |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                 |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                            |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                     |    <0.001 |
|             U_RD_ABORT_FLAG                                                         |    <0.001 |
|             U_RD_REQ_FLAG                                                           |    <0.001 |
|             U_TIMER                                                                 |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                             |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                        |    <0.001 |
|         CORE_XSDB.U_ICON                                                            |    <0.001 |
|           U_CMD                                                                     |    <0.001 |
|           U_STAT                                                                    |    <0.001 |
|           U_SYNC                                                                    |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                               |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                             |    <0.001 |
|   ep_cq_to_rp_rq_fifo_i                                                             |     0.006 |
|     U0                                                                              |     0.006 |
|       inst_fifo_gen                                                                 |     0.006 |
|         gconvfifo.rf                                                                |     0.006 |
|           grf.rf                                                                    |     0.006 |
|             gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|               rd_pntr_cdc_inst                                                      |    <0.001 |
|               wr_pntr_cdc_inst                                                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|               gr1.gr1_int.rfwft                                                     |    <0.001 |
|               gras.rsts                                                             |    <0.001 |
|                 c0                                                                  |    <0.001 |
|                 c1                                                                  |    <0.001 |
|               rpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|               gwas.gpf.wrpf                                                         |    <0.001 |
|               gwas.wsts                                                             |    <0.001 |
|                 c1                                                                  |    <0.001 |
|                 c2                                                                  |    <0.001 |
|                 gaf.c3                                                              |    <0.001 |
|               wpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.mem                                                   |     0.004 |
|               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.004 |
|                 inst_blk_mem_gen                                                    |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                     valid.cstr                                                      |     0.004 |
|                       ramloop[0].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[1].ram.r                                              |     0.001 |
|                         prim_noinit.ram                                             |     0.001 |
|                       ramloop[2].ram.r                                              |     0.001 |
|                         prim_noinit.ram                                             |     0.001 |
|                       ramloop[3].ram.r                                              |     0.001 |
|                         prim_noinit.ram                                             |     0.001 |
|             rstblk                                                                  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|   ep_i                                                                              |     1.510 |
|     ep_690t_i                                                                       |     1.481 |
|       inst                                                                          |     1.481 |
|         gt_top_i                                                                    |     1.248 |
|           pipe_wrapper_i                                                            |     1.247 |
|             pipe_clock_int.pipe_clock_i                                             |     0.109 |
|             pipe_lane[0].gt_wrapper_i                                               |     0.277 |
|               cpllPDInst                                                            |    <0.001 |
|             pipe_lane[0].pipe_drp_i                                                 |     0.001 |
|             pipe_lane[0].pipe_eq.pipe_eq_i                                          |     0.003 |
|               rxeq_scan_i                                                           |    <0.001 |
|             pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i      |     0.001 |
|               qpll_drp_i                                                            |     0.001 |
|               qpll_wrapper_i                                                        |    <0.001 |
|             pipe_lane[0].pipe_rate_i                                                |     0.001 |
|             pipe_lane[0].pipe_sync_i                                                |    <0.001 |
|             pipe_lane[0].pipe_user_i                                                |     0.001 |
|             pipe_lane[1].gt_wrapper_i                                               |     0.277 |
|               cpllPDInst                                                            |    <0.001 |
|             pipe_lane[1].pipe_drp_i                                                 |     0.001 |
|             pipe_lane[1].pipe_eq.pipe_eq_i                                          |     0.003 |
|               rxeq_scan_i                                                           |    <0.001 |
|             pipe_lane[1].pipe_rate_i                                                |     0.001 |
|             pipe_lane[1].pipe_sync_i                                                |    <0.001 |
|             pipe_lane[1].pipe_user_i                                                |     0.001 |
|             pipe_lane[2].gt_wrapper_i                                               |     0.277 |
|               cpllPDInst                                                            |    <0.001 |
|             pipe_lane[2].pipe_drp_i                                                 |     0.001 |
|             pipe_lane[2].pipe_eq.pipe_eq_i                                          |     0.003 |
|               rxeq_scan_i                                                           |    <0.001 |
|             pipe_lane[2].pipe_rate_i                                                |     0.001 |
|             pipe_lane[2].pipe_sync_i                                                |    <0.001 |
|             pipe_lane[2].pipe_user_i                                                |     0.001 |
|             pipe_lane[3].gt_wrapper_i                                               |     0.277 |
|               cpllPDInst                                                            |    <0.001 |
|             pipe_lane[3].pipe_drp_i                                                 |     0.001 |
|             pipe_lane[3].pipe_eq.pipe_eq_i                                          |     0.003 |
|               rxeq_scan_i                                                           |    <0.001 |
|             pipe_lane[3].pipe_rate_i                                                |     0.001 |
|             pipe_lane[3].pipe_sync_i                                                |    <0.001 |
|             pipe_lane[3].pipe_user_i                                                |     0.001 |
|             pipe_reset_i                                                            |     0.002 |
|             qpll_reset.qpll_reset_i                                                 |    <0.001 |
|         pcie_top_i                                                                  |     0.233 |
|           force_adapt_i                                                             |     0.002 |
|           pcie_7vx_i                                                                |     0.224 |
|             pcie_bram_7vx_i                                                         |     0.062 |
|               cpl_fifo                                                              |     0.016 |
|                 genblk1.CPL_FIFO_16KB.U0                                            |     0.016 |
|               replay_buffer                                                         |     0.027 |
|                 U0                                                                  |     0.027 |
|               req_fifo                                                              |     0.019 |
|                 U0                                                                  |     0.019 |
|           pcie_init_ctrl_7vx_i                                                      |    <0.001 |
|           pcie_tlp_tph_tbl_7vx_i                                                    |     0.006 |
|     ep_ila_i                                                                        |     0.029 |
|       inst                                                                          |     0.029 |
|         ila_core_inst                                                               |     0.029 |
|           ADV_TRIG.u_adv_trig                                                       |     0.002 |
|             fsm_mem_data_reg_r1_0_63_0_2                                            |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_12_14                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_15_17                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_18_20                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_21_23                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_3_5                                            |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_6_8                                            |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_9_11                                           |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_0_2                                          |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_12_14                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_15_17                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_18_20                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_21_23                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_3_5                                          |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_6_8                                          |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_9_11                                         |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_0_2                                            |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_12_14                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_15_17                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_18_20                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_21_23                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_3_5                                            |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_6_8                                            |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_9_11                                           |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_0_2                                          |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_12_14                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_15_17                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_18_20                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_21_23                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_3_5                                          |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_6_8                                          |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_9_11                                         |    <0.001 |
|           ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                  |    <0.001 |
|           COUNTER.u_count                                                           |     0.002 |
|             G_COUNTER[0].U_COUNTER                                                  |    <0.001 |
|             G_COUNTER[1].U_COUNTER                                                  |    <0.001 |
|             G_COUNTER[2].U_COUNTER                                                  |    <0.001 |
|             G_COUNTER[3].U_COUNTER                                                  |    <0.001 |
|           ila_trace_memory_inst                                                     |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                |    <0.001 |
|               inst_blk_mem_gen                                                      |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                |    <0.001 |
|                   valid.cstr                                                        |    <0.001 |
|                     ramloop[0].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                               |    <0.001 |
|           u_ila_cap_ctrl                                                            |     0.002 |
|             U_CDONE                                                                 |    <0.001 |
|             U_NS0                                                                   |    <0.001 |
|             U_NS1                                                                   |    <0.001 |
|             u_cap_addrgen                                                           |     0.002 |
|               U_CMPRESET                                                            |    <0.001 |
|               u_cap_sample_counter                                                  |    <0.001 |
|                 U_SCE                                                               |    <0.001 |
|                 U_SCMPCE                                                            |    <0.001 |
|                 U_SCRST                                                             |    <0.001 |
|                 u_scnt_cmp                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                     DUT                                                             |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|               u_cap_window_counter                                                  |    <0.001 |
|                 U_WCE                                                               |    <0.001 |
|                 U_WHCMPCE                                                           |    <0.001 |
|                 U_WLCMPCE                                                           |    <0.001 |
|                 u_wcnt_hcmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                     DUT                                                             |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                 u_wcnt_lcmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                     DUT                                                             |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|           u_ila_regs                                                                |     0.017 |
|             ADV_TRIG_STREAM.reg_stream_ffc                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             CNT.CNT_SRL[0].cnt_srl_reg                                              |    <0.001 |
|             CNT.CNT_SRL[1].cnt_srl_reg                                              |    <0.001 |
|             CNT.CNT_SRL[2].cnt_srl_reg                                              |    <0.001 |
|             CNT.CNT_SRL[3].cnt_srl_reg                                              |    <0.001 |
|             MU_SRL[0].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                    |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                             |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[10].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[11].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[12].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[13].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[14].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[15].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[16].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[17].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[18].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[19].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[1].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[20].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[21].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[22].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[23].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[24].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[25].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[26].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[27].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[28].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[29].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[2].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[30].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[31].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[3].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[4].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[5].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[6].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[7].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[8].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[9].tc_srl_reg                                                    |    <0.001 |
|             U_XSDB_SLAVE                                                            |     0.002 |
|             reg_15                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_16                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_17                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_18                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_19                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_1a                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_6                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_7                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_8                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_80                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_81                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_82                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_83                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_84                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_85                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_887                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_88d                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_88f                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_890                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_892                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_9                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_srl_fff                                                             |    <0.001 |
|             reg_stream_ffd                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_stream_ffe                                                          |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|           u_ila_reset_ctrl                                                          |    <0.001 |
|             arm_detection_inst                                                      |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                              |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                            |    <0.001 |
|             halt_detection_inst                                                     |    <0.001 |
|           u_trig                                                                    |     0.004 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[10].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[11].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[12].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[13].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[14].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[15].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[16].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[17].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[18].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[19].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[1].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[20].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[21].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[22].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[23].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[24].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[25].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[26].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[27].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[28].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[29].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[2].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[30].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[31].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[3].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[4].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[5].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[6].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[7].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[8].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[9].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             U_TM                                                                    |     0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|           xsdb_memory_read_inst                                                     |    <0.001 |
|   ep_rc_to_rp_cc_fifo_i                                                             |     0.006 |
|     U0                                                                              |     0.006 |
|       inst_fifo_gen                                                                 |     0.006 |
|         gconvfifo.rf                                                                |     0.006 |
|           grf.rf                                                                    |     0.006 |
|             gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|               rd_pntr_cdc_inst                                                      |    <0.001 |
|               wr_pntr_cdc_inst                                                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|               gr1.gr1_int.rfwft                                                     |    <0.001 |
|               gras.rsts                                                             |    <0.001 |
|                 c0                                                                  |    <0.001 |
|                 c1                                                                  |    <0.001 |
|               rpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|               gwas.gpf.wrpf                                                         |    <0.001 |
|               gwas.wsts                                                             |    <0.001 |
|                 c1                                                                  |    <0.001 |
|                 c2                                                                  |    <0.001 |
|               wpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.mem                                                   |     0.004 |
|               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.004 |
|                 inst_blk_mem_gen                                                    |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                     valid.cstr                                                      |     0.004 |
|                       ramloop[0].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[1].ram.r                                              |     0.002 |
|                         prim_noinit.ram                                             |     0.002 |
|                       ramloop[2].ram.r                                              |     0.002 |
|                         prim_noinit.ram                                             |     0.002 |
|             rstblk                                                                  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|   rp_cq_to_ep_rq_fifo_i                                                             |     0.012 |
|     U0                                                                              |     0.012 |
|       inst_fifo_gen                                                                 |     0.012 |
|         gconvfifo.rf                                                                |     0.012 |
|           grf.rf                                                                    |     0.012 |
|             gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|               rd_pntr_cdc_inst                                                      |    <0.001 |
|               wr_pntr_cdc_inst                                                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|               gr1.gr1_int.rfwft                                                     |    <0.001 |
|               gras.rsts                                                             |    <0.001 |
|                 c0                                                                  |    <0.001 |
|                 c1                                                                  |    <0.001 |
|               rpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|               gwas.gpf.wrpf                                                         |    <0.001 |
|               gwas.wsts                                                             |    <0.001 |
|                 c1                                                                  |    <0.001 |
|                 c2                                                                  |    <0.001 |
|               wpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.mem                                                   |     0.009 |
|               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.009 |
|                 inst_blk_mem_gen                                                    |     0.009 |
|                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.009 |
|                     valid.cstr                                                      |     0.009 |
|                       ramloop[0].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[1].ram.r                                              |     0.003 |
|                         prim_noinit.ram                                             |     0.003 |
|                       ramloop[2].ram.r                                              |     0.003 |
|                         prim_noinit.ram                                             |     0.003 |
|                       ramloop[3].ram.r                                              |     0.003 |
|                         prim_noinit.ram                                             |     0.003 |
|             rstblk                                                                  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|   rp_i                                                                              |     1.516 |
|     cgator_wrapper_i                                                                |     1.489 |
|       cgator_i                                                                      |     0.002 |
|         cgator_controller_i                                                         |    <0.001 |
|         cgator_cpl_decoder_i                                                        |    <0.001 |
|         cgator_pkt_generator_i                                                      |    <0.001 |
|         cgator_tx_mux_i                                                             |    <0.001 |
|       rp_690t_i                                                                     |     1.487 |
|         inst                                                                        |     1.487 |
|           gt_top_i                                                                  |     1.256 |
|             pipe_wrapper_i                                                          |     1.255 |
|               pipe_clock_int.pipe_clock_i                                           |     0.111 |
|               pipe_lane[0].gt_wrapper_i                                             |     0.277 |
|                 cpllPDInst                                                          |    <0.001 |
|               pipe_lane[0].pipe_drp_i                                               |     0.001 |
|               pipe_lane[0].pipe_eq.pipe_eq_i                                        |     0.003 |
|                 rxeq_scan_i                                                         |    <0.001 |
|               pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i    |     0.001 |
|                 qpll_drp_i                                                          |     0.001 |
|                 qpll_wrapper_i                                                      |    <0.001 |
|               pipe_lane[0].pipe_rate_i                                              |     0.001 |
|               pipe_lane[0].pipe_sync_i                                              |    <0.001 |
|               pipe_lane[0].pipe_user_i                                              |     0.001 |
|               pipe_lane[1].gt_wrapper_i                                             |     0.277 |
|                 cpllPDInst                                                          |    <0.001 |
|               pipe_lane[1].pipe_drp_i                                               |     0.001 |
|               pipe_lane[1].pipe_eq.pipe_eq_i                                        |     0.003 |
|                 rxeq_scan_i                                                         |    <0.001 |
|               pipe_lane[1].pipe_rate_i                                              |     0.001 |
|               pipe_lane[1].pipe_sync_i                                              |    <0.001 |
|               pipe_lane[1].pipe_user_i                                              |     0.001 |
|               pipe_lane[2].gt_wrapper_i                                             |     0.277 |
|                 cpllPDInst                                                          |    <0.001 |
|               pipe_lane[2].pipe_drp_i                                               |     0.001 |
|               pipe_lane[2].pipe_eq.pipe_eq_i                                        |     0.004 |
|                 rxeq_scan_i                                                         |    <0.001 |
|               pipe_lane[2].pipe_rate_i                                              |     0.001 |
|               pipe_lane[2].pipe_sync_i                                              |    <0.001 |
|               pipe_lane[2].pipe_user_i                                              |     0.001 |
|               pipe_lane[3].gt_wrapper_i                                             |     0.277 |
|                 cpllPDInst                                                          |    <0.001 |
|               pipe_lane[3].pipe_drp_i                                               |     0.001 |
|               pipe_lane[3].pipe_eq.pipe_eq_i                                        |     0.004 |
|                 rxeq_scan_i                                                         |    <0.001 |
|               pipe_lane[3].pipe_rate_i                                              |     0.001 |
|               pipe_lane[3].pipe_sync_i                                              |    <0.001 |
|               pipe_lane[3].pipe_user_i                                              |     0.001 |
|               pipe_reset_i                                                          |     0.002 |
|               qpll_reset.qpll_reset_i                                               |    <0.001 |
|           pcie_top_i                                                                |     0.231 |
|             force_adapt_i                                                           |     0.002 |
|             pcie_7vx_i                                                              |     0.223 |
|               pcie_bram_7vx_i                                                       |     0.062 |
|                 cpl_fifo                                                            |     0.016 |
|                   genblk1.CPL_FIFO_16KB.U0                                          |     0.016 |
|                 replay_buffer                                                       |     0.027 |
|                   U0                                                                |     0.027 |
|                 req_fifo                                                            |     0.019 |
|                   U0                                                                |     0.019 |
|             pcie_init_ctrl_7vx_i                                                    |    <0.001 |
|             pcie_tlp_tph_tbl_7vx_i                                                  |     0.006 |
|     rp_ila_i                                                                        |     0.026 |
|       inst                                                                          |     0.026 |
|         ila_core_inst                                                               |     0.026 |
|           ADV_TRIG.u_adv_trig                                                       |     0.001 |
|             fsm_mem_data_reg_r1_0_63_0_2                                            |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_12_14                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_15_17                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_18_20                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_21_23                                          |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_3_5                                            |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_6_8                                            |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_9_11                                           |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_0_2                                          |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_12_14                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_15_17                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_18_20                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_21_23                                        |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_3_5                                          |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_6_8                                          |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_9_11                                         |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_0_2                                            |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_12_14                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_15_17                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_18_20                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_21_23                                          |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_3_5                                            |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_6_8                                            |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_9_11                                           |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_0_2                                          |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_12_14                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_15_17                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_18_20                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_21_23                                        |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_3_5                                          |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_6_8                                          |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_9_11                                         |    <0.001 |
|           ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                  |    <0.001 |
|           COUNTER.u_count                                                           |     0.001 |
|             G_COUNTER[0].U_COUNTER                                                  |    <0.001 |
|             G_COUNTER[1].U_COUNTER                                                  |    <0.001 |
|             G_COUNTER[2].U_COUNTER                                                  |    <0.001 |
|             G_COUNTER[3].U_COUNTER                                                  |    <0.001 |
|           ila_trace_memory_inst                                                     |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                |    <0.001 |
|               inst_blk_mem_gen                                                      |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                |    <0.001 |
|                   valid.cstr                                                        |    <0.001 |
|                     ramloop[0].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                               |    <0.001 |
|           u_ila_cap_ctrl                                                            |     0.001 |
|             U_CDONE                                                                 |    <0.001 |
|             U_NS0                                                                   |    <0.001 |
|             U_NS1                                                                   |    <0.001 |
|             u_cap_addrgen                                                           |     0.001 |
|               U_CMPRESET                                                            |    <0.001 |
|               u_cap_sample_counter                                                  |    <0.001 |
|                 U_SCE                                                               |    <0.001 |
|                 U_SCMPCE                                                            |    <0.001 |
|                 U_SCRST                                                             |    <0.001 |
|                 u_scnt_cmp                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                     DUT                                                             |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|               u_cap_window_counter                                                  |    <0.001 |
|                 U_WCE                                                               |    <0.001 |
|                 U_WHCMPCE                                                           |    <0.001 |
|                 U_WLCMPCE                                                           |    <0.001 |
|                 u_wcnt_hcmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                     DUT                                                             |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                 u_wcnt_lcmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                     DUT                                                             |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                         u_srlA                                                      |    <0.001 |
|                         u_srlB                                                      |    <0.001 |
|                         u_srlC                                                      |    <0.001 |
|                         u_srlD                                                      |    <0.001 |
|           u_ila_regs                                                                |     0.017 |
|             ADV_TRIG_STREAM.reg_stream_ffc                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             CNT.CNT_SRL[0].cnt_srl_reg                                              |    <0.001 |
|             CNT.CNT_SRL[1].cnt_srl_reg                                              |    <0.001 |
|             CNT.CNT_SRL[2].cnt_srl_reg                                              |    <0.001 |
|             CNT.CNT_SRL[3].cnt_srl_reg                                              |    <0.001 |
|             MU_SRL[0].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                    |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                             |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[10].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[11].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[12].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[13].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[14].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[15].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[16].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[17].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[18].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[19].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[1].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[20].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[21].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[22].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[23].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[24].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[25].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[26].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[27].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[28].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[29].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[2].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[30].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[31].tc_srl_reg                                                   |    <0.001 |
|             TC_SRL[3].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[4].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[5].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[6].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[7].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[8].tc_srl_reg                                                    |    <0.001 |
|             TC_SRL[9].tc_srl_reg                                                    |    <0.001 |
|             U_XSDB_SLAVE                                                            |     0.002 |
|             reg_15                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_16                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_17                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_18                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_19                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_1a                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_6                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_7                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_8                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_80                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_81                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_82                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_83                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_84                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_85                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_887                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_88d                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_88f                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_890                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_892                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_9                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|             reg_srl_fff                                                             |    <0.001 |
|             reg_stream_ffd                                                          |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|             reg_stream_ffe                                                          |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|           u_ila_reset_ctrl                                                          |    <0.001 |
|             arm_detection_inst                                                      |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                              |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                            |    <0.001 |
|             halt_detection_inst                                                     |    <0.001 |
|           u_trig                                                                    |     0.003 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[10].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[11].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[12].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[13].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[14].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[15].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[16].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[17].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[18].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[19].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[1].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[20].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[21].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[22].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[23].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[24].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[25].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[26].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[27].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[28].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[29].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[2].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[30].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[31].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[3].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[4].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[5].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[6].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[7].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[8].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[9].U_TC                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                 DUT                                                                 |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                     u_srlA                                                          |    <0.001 |
|                     u_srlB                                                          |    <0.001 |
|                     u_srlC                                                          |    <0.001 |
|                     u_srlD                                                          |    <0.001 |
|             U_TM                                                                    |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                   DUT                                                               |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                       u_srlA                                                        |    <0.001 |
|                       u_srlB                                                        |    <0.001 |
|                       u_srlC                                                        |    <0.001 |
|                       u_srlD                                                        |    <0.001 |
|           xsdb_memory_read_inst                                                     |    <0.001 |
|   rp_rc_to_ep_cc_fifo_i                                                             |     0.006 |
|     U0                                                                              |     0.006 |
|       inst_fifo_gen                                                                 |     0.006 |
|         gconvfifo.rf                                                                |     0.006 |
|           grf.rf                                                                    |     0.006 |
|             gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|               rd_pntr_cdc_inst                                                      |    <0.001 |
|               wr_pntr_cdc_inst                                                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|               gr1.gr1_int.rfwft                                                     |    <0.001 |
|               gras.rsts                                                             |    <0.001 |
|                 c0                                                                  |    <0.001 |
|                 c1                                                                  |    <0.001 |
|               rpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|               gwas.gpf.wrpf                                                         |    <0.001 |
|               gwas.wsts                                                             |    <0.001 |
|                 c1                                                                  |    <0.001 |
|                 c2                                                                  |    <0.001 |
|               wpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.mem                                                   |     0.004 |
|               gbm.gbmg.gbmgb.ngecc.bmg                                              |     0.004 |
|                 inst_blk_mem_gen                                                    |     0.004 |
|                   gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                     valid.cstr                                                      |     0.004 |
|                       ramloop[0].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[1].ram.r                                              |     0.002 |
|                         prim_noinit.ram                                             |     0.002 |
|                       ramloop[2].ram.r                                              |     0.002 |
|                         prim_noinit.ram                                             |     0.002 |
|             rstblk                                                                  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
+-------------------------------------------------------------------------------------+-----------+


