Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7e18e4cd696d4e5c8140fd28a2b58471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2la1
Compiling module xil_defaultlib.mux4la1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.registri
Compiling module xil_defaultlib.caledate
Compiling module xil_defaultlib.comanda
Compiling module xil_defaultlib.final
Compiling module xil_defaultlib.simulare
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare_behav
