<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>infer</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.288</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>8609628</Best-caseLatency>
<Average-caseLatency>8609628</Average-caseLatency>
<Worst-caseLatency>8609628</Worst-caseLatency>
<Best-caseRealTimeLatency>86.096 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>86.096 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>86.096 ms</Worst-caseRealTimeLatency>
<Interval-min>8609629</Interval-min>
<Interval-max>8609629</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<get_input1>
<TripCount>60</TripCount>
<Latency>115320</Latency>
<AbsoluteTimeLatency>1153200</AbsoluteTimeLatency>
<IterationLatency>1922</IterationLatency>
<get_input1_2>
<TripCount>60</TripCount>
<Latency>1920</Latency>
<AbsoluteTimeLatency>19200</AbsoluteTimeLatency>
<IterationLatency>32</IterationLatency>
</get_input1_2>
</get_input1>
<conv2d1_conv2d1_2_conv2d1_3>
<TripCount>107648</TripCount>
<Latency>215316</Latency>
<AbsoluteTimeLatency>2153160</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>23</PipelineDepth>
</conv2d1_conv2d1_2_conv2d1_3>
<max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3>
<TripCount>26912</TripCount>
<Latency>53825</Latency>
<AbsoluteTimeLatency>538250</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3>
<conv2d1_conv2d1_2_conv2d1_3>
<TripCount>23328</TripCount>
<Latency>6998400</Latency>
<AbsoluteTimeLatency>69984000</AbsoluteTimeLatency>
<IterationLatency>300</IterationLatency>
<conv2d1_4_conv2d1_5_conv2d1_6>
<TripCount>288</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>2940</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</conv2d1_4_conv2d1_5_conv2d1_6>
</conv2d1_conv2d1_2_conv2d1_3>
<max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3>
<TripCount>5408</TripCount>
<Latency>10817</Latency>
<AbsoluteTimeLatency>108170</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3>
<conv2d1_conv2d1_2_conv2d1_3>
<TripCount>3872</TripCount>
<Latency>1161600</Latency>
<AbsoluteTimeLatency>11616000</AbsoluteTimeLatency>
<IterationLatency>300</IterationLatency>
<conv2d1_4_conv2d1_5_conv2d1_6>
<TripCount>288</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>2940</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</conv2d1_4_conv2d1_5_conv2d1_6>
</conv2d1_conv2d1_2_conv2d1_3>
<max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3>
<TripCount>800</TripCount>
<Latency>1600</Latency>
<AbsoluteTimeLatency>16000</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>3</PipelineDepth>
</max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3>
<VITIS_LOOP_185_1_VITIS_LOOP_186_2_VITIS_LOOP_187_3>
<TripCount>800</TripCount>
<Latency>800</Latency>
<AbsoluteTimeLatency>8000</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_185_1_VITIS_LOOP_186_2_VITIS_LOOP_187_3>
<dense_relu1>
<TripCount>64</TripCount>
<Latency>51648</Latency>
<AbsoluteTimeLatency>516480</AbsoluteTimeLatency>
<IterationLatency>807</IterationLatency>
<dense_relu1_2>
<TripCount>800</TripCount>
<Latency>803</Latency>
<AbsoluteTimeLatency>8030</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</dense_relu1_2>
</dense_relu1>
<dense_relu1>
<TripCount>32</TripCount>
<Latency>98</Latency>
<AbsoluteTimeLatency>980</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>68</PipelineDepth>
</dense_relu1>
<dense_relu1>
<TripCount>16</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>500</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>36</PipelineDepth>
</dense_relu1>
<dense1>
<TripCount>4</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</dense1>
<softmax1>
<TripCount>4</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</softmax1>
<softmax2>
<TripCount>4</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>540</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>52</PipelineDepth>
</softmax2>
<send_result>
<TripCount>4</TripCount>
<Latency>5</Latency>
<AbsoluteTimeLatency>50</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</send_result>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>272</BRAM_18K>
<DSP>155</DSP>
<FF>23207</FF>
<LUT>25455</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP>360</DSP>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>infer_input_V_TDATA</name>
<Object>infer_input_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_input_V_TVALID</name>
<Object>infer_input_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_input_V_TREADY</name>
<Object>infer_input_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_output_V_TDATA</name>
<Object>infer_output_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_output_V_TVALID</name>
<Object>infer_output_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_output_V_TREADY</name>
<Object>infer_output_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
