{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559107908103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559107908108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 11:01:48 2019 " "Processing started: Wed May 29 11:01:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559107908108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107908108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix_mul -c matrix_mul " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_mul -c matrix_mul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107908108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559107908882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559107908882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/matrix_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/matrix_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul " "Found entity 1: matrix_mul" {  } { { "matrix_mul/synthesis/matrix_mul.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "matrix_mul/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "matrix_mul/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_irq_mapper " "Found entity 1: matrix_mul_irq_mapper" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0 " "Found entity 1: matrix_mul_mm_interconnect_0" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_avalon_st_adapter " "Found entity 1: matrix_mul_mm_interconnect_0_avalon_st_adapter" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_rsp_mux_001 " "Found entity 1: matrix_mul_mm_interconnect_0_rsp_mux_001" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916763 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_rsp_mux " "Found entity 1: matrix_mul_mm_interconnect_0_rsp_mux" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_rsp_demux_001 " "Found entity 1: matrix_mul_mm_interconnect_0_rsp_demux_001" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_cmd_mux_001 " "Found entity 1: matrix_mul_mm_interconnect_0_cmd_mux_001" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_cmd_mux " "Found entity 1: matrix_mul_mm_interconnect_0_cmd_mux" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_cmd_demux_001 " "Found entity 1: matrix_mul_mm_interconnect_0_cmd_demux_001" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_cmd_demux " "Found entity 1: matrix_mul_mm_interconnect_0_cmd_demux" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel matrix_mul_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel matrix_mul_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_router_003_default_decode " "Found entity 1: matrix_mul_mm_interconnect_0_router_003_default_decode" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916778 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_mm_interconnect_0_router_003 " "Found entity 2: matrix_mul_mm_interconnect_0_router_003" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel matrix_mul_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel matrix_mul_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_router_002_default_decode " "Found entity 1: matrix_mul_mm_interconnect_0_router_002_default_decode" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916780 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_mm_interconnect_0_router_002 " "Found entity 2: matrix_mul_mm_interconnect_0_router_002" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel matrix_mul_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel matrix_mul_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_router_001_default_decode " "Found entity 1: matrix_mul_mm_interconnect_0_router_001_default_decode" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916783 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_mm_interconnect_0_router_001 " "Found entity 2: matrix_mul_mm_interconnect_0_router_001" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel matrix_mul_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel matrix_mul_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at matrix_mul_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559107916784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_mm_interconnect_0_router_default_decode " "Found entity 1: matrix_mul_mm_interconnect_0_router_default_decode" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916785 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_mm_interconnect_0_router " "Found entity 2: matrix_mul_mm_interconnect_0_router" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_uart_0_tx " "Found entity 1: matrix_mul_uart_0_tx" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916805 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_uart_0_rx_stimulus_source " "Found entity 2: matrix_mul_uart_0_rx_stimulus_source" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916805 ""} { "Info" "ISGN_ENTITY_NAME" "3 matrix_mul_uart_0_rx " "Found entity 3: matrix_mul_uart_0_rx" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916805 ""} { "Info" "ISGN_ENTITY_NAME" "4 matrix_mul_uart_0_regs " "Found entity 4: matrix_mul_uart_0_regs" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916805 ""} { "Info" "ISGN_ENTITY_NAME" "5 matrix_mul_uart_0 " "Found entity 5: matrix_mul_uart_0" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_onchip_memory2_0 " "Found entity 1: matrix_mul_onchip_memory2_0" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_nios2_gen2_0 " "Found entity 1: matrix_mul_nios2_gen2_0" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: matrix_mul_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: matrix_mul_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "3 matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "4 matrix_mul_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: matrix_mul_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "5 matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "6 matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "7 matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "8 matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "9 matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "10 matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "11 matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "12 matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "13 matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "14 matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "15 matrix_mul_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: matrix_mul_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "16 matrix_mul_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: matrix_mul_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "17 matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "18 matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "19 matrix_mul_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: matrix_mul_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "20 matrix_mul_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: matrix_mul_nios2_gen2_0_cpu_nios2_oci" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""} { "Info" "ISGN_ENTITY_NAME" "21 matrix_mul_nios2_gen2_0_cpu " "Found entity 21: matrix_mul_nios2_gen2_0_cpu" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: matrix_mul_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_nios2_gen2_0_cpu_test_bench " "Found entity 1: matrix_mul_nios2_gen2_0_cpu_test_bench" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107916840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107916840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix_mul " "Elaborating entity \"matrix_mul\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559107916917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0 matrix_mul_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"matrix_mul_nios2_gen2_0\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\"" {  } { { "matrix_mul/synthesis/matrix_mul.v" "nios2_gen2_0" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107916933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v" "cpu" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107916943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_test_bench matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_test_bench:the_matrix_mul_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_test_bench\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_test_bench:the_matrix_mul_nios2_gen2_0_cpu_test_bench\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_test_bench" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_register_bank_a_module matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "matrix_mul_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917139 ""}  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559107917139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107917190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107917190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_register_bank_b_module matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "matrix_mul_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917298 ""}  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559107917298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_break matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode:matrix_mul_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode:matrix_mul_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_oci_im matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_im:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_oci_im:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_nios2_ocimem matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917510 ""}  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559107917510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107917558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107917558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem\|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_debug_slave_tck matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "matrix_mul_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107917699 ""}  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559107917699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107917712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"matrix_mul_nios2_gen2_0:nios2_gen2_0\|matrix_mul_nios2_gen2_0_cpu:cpu\|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci\|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_onchip_memory2_0 matrix_mul_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"matrix_mul_onchip_memory2_0\" for hierarchy \"matrix_mul_onchip_memory2_0:onchip_memory2_0\"" {  } { { "matrix_mul/synthesis/matrix_mul.v" "onchip_memory2_0" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matrix_mul_onchip_memory2_0.hex " "Parameter \"init_file\" = \"matrix_mul_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559107918383 ""}  } { { "matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559107918383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5gh1 " "Found entity 1: altsyncram_5gh1" {  } { { "db/altsyncram_5gh1.tdf" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_5gh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107918432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107918432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5gh1 matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5gh1:auto_generated " "Elaborating entity \"altsyncram_5gh1\" for hierarchy \"matrix_mul_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_uart_0 matrix_mul_uart_0:uart_0 " "Elaborating entity \"matrix_mul_uart_0\" for hierarchy \"matrix_mul_uart_0:uart_0\"" {  } { { "matrix_mul/synthesis/matrix_mul.v" "uart_0" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_uart_0_tx matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx " "Elaborating entity \"matrix_mul_uart_0_tx\" for hierarchy \"matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "the_matrix_mul_uart_0_tx" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_uart_0_rx matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx " "Elaborating entity \"matrix_mul_uart_0_rx\" for hierarchy \"matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "the_matrix_mul_uart_0_rx" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_uart_0_rx_stimulus_source matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx\|matrix_mul_uart_0_rx_stimulus_source:the_matrix_mul_uart_0_rx_stimulus_source " "Elaborating entity \"matrix_mul_uart_0_rx_stimulus_source\" for hierarchy \"matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx\|matrix_mul_uart_0_rx_stimulus_source:the_matrix_mul_uart_0_rx_stimulus_source\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "the_matrix_mul_uart_0_rx_stimulus_source" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_uart_0_regs matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs " "Elaborating entity \"matrix_mul_uart_0_regs\" for hierarchy \"matrix_mul_uart_0:uart_0\|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "the_matrix_mul_uart_0_regs" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0 matrix_mul_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"matrix_mul_mm_interconnect_0\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\"" {  } { { "matrix_mul/synthesis/matrix_mul.v" "mm_interconnect_0" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "uart_0_s1_translator" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107918981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router:router " "Elaborating entity \"matrix_mul_mm_interconnect_0_router\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router:router\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "router" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_default_decode matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router:router\|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_default_decode\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router:router\|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_001 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_001\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_001:router_001\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "router_001" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_001_default_decode matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_001:router_001\|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_001_default_decode\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_001:router_001\|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_002 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_002\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_002:router_002\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "router_002" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_002_default_decode matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_002:router_002\|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_002_default_decode\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_002:router_002\|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_003 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_003\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_003:router_003\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "router_003" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_router_003_default_decode matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_003:router_003\|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"matrix_mul_mm_interconnect_0_router_003_default_decode\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_router_003:router_003\|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_cmd_demux matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"matrix_mul_mm_interconnect_0_cmd_demux\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "cmd_demux" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_cmd_demux_001 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"matrix_mul_mm_interconnect_0_cmd_demux_001\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_cmd_mux matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"matrix_mul_mm_interconnect_0_cmd_mux\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "cmd_mux" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_cmd_mux_001 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"matrix_mul_mm_interconnect_0_cmd_mux_001\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_rsp_demux_001 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"matrix_mul_mm_interconnect_0_rsp_demux_001\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_rsp_mux matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"matrix_mul_mm_interconnect_0_rsp_mux\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "rsp_mux" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_rsp_mux_001 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"matrix_mul_mm_interconnect_0_rsp_mux_001\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_avalon_st_adapter matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"matrix_mul_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0 matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"matrix_mul_mm_interconnect_0:mm_interconnect_0\|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_irq_mapper matrix_mul_irq_mapper:irq_mapper " "Elaborating entity \"matrix_mul_irq_mapper\" for hierarchy \"matrix_mul_irq_mapper:irq_mapper\"" {  } { { "matrix_mul/synthesis/matrix_mul.v" "irq_mapper" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "matrix_mul/synthesis/matrix_mul.v" "rst_controller" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "matrix_mul/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "matrix_mul/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107919210 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559107919763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.29.11:02:02 Progress: Loading sld18f6fa4e/alt_sld_fab_wrapper_hw.tcl " "2019.05.29.11:02:02 Progress: Loading sld18f6fa4e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107922916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107924937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107925043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107926703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107926844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107926984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107927138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107927143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107927143 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559107927823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18f6fa4e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld18f6fa4e/alt_sld_fab.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107928022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107928090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107928093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107928148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928218 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107928218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559107928279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107928279 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559107930480 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 43 -1 0 } } { "matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v" 42 -1 0 } } { "matrix_mul/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559107930560 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559107930560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107931119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559107932042 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559107932091 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559107932091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107932196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/output_files/matrix_mul.map.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/output_files/matrix_mul.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107932740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559107934635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559107934635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1752 " "Implemented 1752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559107934808 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559107934808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1618 " "Implemented 1618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559107934808 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559107934808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559107934808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559107934841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 11:02:14 2019 " "Processing ended: Wed May 29 11:02:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559107934841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559107934841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559107934841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559107934841 ""}
