/home/david/Documents/ufba/ENGG56/ModelSim/Definitions.v {1 {vlog -work work -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/Definitions.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/CPURegisters.v {1 {vlog -work work -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/CPURegisters.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPURegisters

Top level modules:
	CPURegisters

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/ValuesRAM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/ValuesRAM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ValuesRAM
-- Compiling architecture SYN of valuesram

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/CPUControl.v {1 {vlog -work work -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/CPUControl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CPUControl

Top level modules:
	CPUControl

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/Processador.v {1 {vlog -work work -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/Processador.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Processador

Top level modules:
	Processador

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/Stack.v {1 {vlog -work work -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/Stack.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Stack

Top level modules:
	Stack

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/ALU.v {1 {vlog -work work -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} /home/david/Documents/ufba/ENGG56/ModelSim/InstructionsROM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/david/Documents/ufba/ENGG56/ModelSim/InstructionsROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity InstructionsROM
-- Compiling architecture SYN of instructionsrom

} {} {}}
