
Gameing101.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060f8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b38  08006298  08006298  00016298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dd0  08006dd0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006dd0  08006dd0  00016dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dd8  08006dd8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dd8  08006dd8  00016dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ddc  08006ddc  00016ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006de0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000078  08006e58  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08006e58  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d69b  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000220c  00000000  00000000  0002d743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0002f950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c68  00000000  00000000  000306b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001791f  00000000  00000000  00031320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ebb0  00000000  00000000  00048c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f2a2  00000000  00000000  000577ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6a91  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004398  00000000  00000000  000e6ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006280 	.word	0x08006280

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08006280 	.word	0x08006280

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_uldivmod>:
 8000c6c:	b953      	cbnz	r3, 8000c84 <__aeabi_uldivmod+0x18>
 8000c6e:	b94a      	cbnz	r2, 8000c84 <__aeabi_uldivmod+0x18>
 8000c70:	2900      	cmp	r1, #0
 8000c72:	bf08      	it	eq
 8000c74:	2800      	cmpeq	r0, #0
 8000c76:	bf1c      	itt	ne
 8000c78:	f04f 31ff 	movne.w	r1, #4294967295
 8000c7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c80:	f000 b974 	b.w	8000f6c <__aeabi_idiv0>
 8000c84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c8c:	f000 f806 	bl	8000c9c <__udivmoddi4>
 8000c90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c98:	b004      	add	sp, #16
 8000c9a:	4770      	bx	lr

08000c9c <__udivmoddi4>:
 8000c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca0:	9d08      	ldr	r5, [sp, #32]
 8000ca2:	4604      	mov	r4, r0
 8000ca4:	468e      	mov	lr, r1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d14d      	bne.n	8000d46 <__udivmoddi4+0xaa>
 8000caa:	428a      	cmp	r2, r1
 8000cac:	4694      	mov	ip, r2
 8000cae:	d969      	bls.n	8000d84 <__udivmoddi4+0xe8>
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	b152      	cbz	r2, 8000ccc <__udivmoddi4+0x30>
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	f1c2 0120 	rsb	r1, r2, #32
 8000cbe:	fa20 f101 	lsr.w	r1, r0, r1
 8000cc2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc6:	ea41 0e03 	orr.w	lr, r1, r3
 8000cca:	4094      	lsls	r4, r2
 8000ccc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd0:	0c21      	lsrs	r1, r4, #16
 8000cd2:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd6:	fa1f f78c 	uxth.w	r7, ip
 8000cda:	fb08 e316 	mls	r3, r8, r6, lr
 8000cde:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ce2:	fb06 f107 	mul.w	r1, r6, r7
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	d90a      	bls.n	8000d00 <__udivmoddi4+0x64>
 8000cea:	eb1c 0303 	adds.w	r3, ip, r3
 8000cee:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cf2:	f080 811f 	bcs.w	8000f34 <__udivmoddi4+0x298>
 8000cf6:	4299      	cmp	r1, r3
 8000cf8:	f240 811c 	bls.w	8000f34 <__udivmoddi4+0x298>
 8000cfc:	3e02      	subs	r6, #2
 8000cfe:	4463      	add	r3, ip
 8000d00:	1a5b      	subs	r3, r3, r1
 8000d02:	b2a4      	uxth	r4, r4
 8000d04:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d08:	fb08 3310 	mls	r3, r8, r0, r3
 8000d0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d10:	fb00 f707 	mul.w	r7, r0, r7
 8000d14:	42a7      	cmp	r7, r4
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x92>
 8000d18:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d20:	f080 810a 	bcs.w	8000f38 <__udivmoddi4+0x29c>
 8000d24:	42a7      	cmp	r7, r4
 8000d26:	f240 8107 	bls.w	8000f38 <__udivmoddi4+0x29c>
 8000d2a:	4464      	add	r4, ip
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d32:	1be4      	subs	r4, r4, r7
 8000d34:	2600      	movs	r6, #0
 8000d36:	b11d      	cbz	r5, 8000d40 <__udivmoddi4+0xa4>
 8000d38:	40d4      	lsrs	r4, r2
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e9c5 4300 	strd	r4, r3, [r5]
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d909      	bls.n	8000d5e <__udivmoddi4+0xc2>
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	f000 80ef 	beq.w	8000f2e <__udivmoddi4+0x292>
 8000d50:	2600      	movs	r6, #0
 8000d52:	e9c5 0100 	strd	r0, r1, [r5]
 8000d56:	4630      	mov	r0, r6
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	fab3 f683 	clz	r6, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d14a      	bne.n	8000dfc <__udivmoddi4+0x160>
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xd4>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 80f9 	bhi.w	8000f62 <__udivmoddi4+0x2c6>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb61 0303 	sbc.w	r3, r1, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	469e      	mov	lr, r3
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e0      	beq.n	8000d40 <__udivmoddi4+0xa4>
 8000d7e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d82:	e7dd      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000d84:	b902      	cbnz	r2, 8000d88 <__udivmoddi4+0xec>
 8000d86:	deff      	udf	#255	; 0xff
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	2a00      	cmp	r2, #0
 8000d8e:	f040 8092 	bne.w	8000eb6 <__udivmoddi4+0x21a>
 8000d92:	eba1 010c 	sub.w	r1, r1, ip
 8000d96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9a:	fa1f fe8c 	uxth.w	lr, ip
 8000d9e:	2601      	movs	r6, #1
 8000da0:	0c20      	lsrs	r0, r4, #16
 8000da2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da6:	fb07 1113 	mls	r1, r7, r3, r1
 8000daa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dae:	fb0e f003 	mul.w	r0, lr, r3
 8000db2:	4288      	cmp	r0, r1
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x12c>
 8000db6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dba:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dbe:	d202      	bcs.n	8000dc6 <__udivmoddi4+0x12a>
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	f200 80cb 	bhi.w	8000f5c <__udivmoddi4+0x2c0>
 8000dc6:	4643      	mov	r3, r8
 8000dc8:	1a09      	subs	r1, r1, r0
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd0:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd8:	fb0e fe00 	mul.w	lr, lr, r0
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x156>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de8:	d202      	bcs.n	8000df0 <__udivmoddi4+0x154>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	f200 80bb 	bhi.w	8000f66 <__udivmoddi4+0x2ca>
 8000df0:	4608      	mov	r0, r1
 8000df2:	eba4 040e 	sub.w	r4, r4, lr
 8000df6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dfa:	e79c      	b.n	8000d36 <__udivmoddi4+0x9a>
 8000dfc:	f1c6 0720 	rsb	r7, r6, #32
 8000e00:	40b3      	lsls	r3, r6
 8000e02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000e12:	431c      	orrs	r4, r3
 8000e14:	40f9      	lsrs	r1, r7
 8000e16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1a:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e22:	0c20      	lsrs	r0, r4, #16
 8000e24:	fa1f fe8c 	uxth.w	lr, ip
 8000e28:	fb09 1118 	mls	r1, r9, r8, r1
 8000e2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e30:	fb08 f00e 	mul.w	r0, r8, lr
 8000e34:	4288      	cmp	r0, r1
 8000e36:	fa02 f206 	lsl.w	r2, r2, r6
 8000e3a:	d90b      	bls.n	8000e54 <__udivmoddi4+0x1b8>
 8000e3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e40:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e44:	f080 8088 	bcs.w	8000f58 <__udivmoddi4+0x2bc>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f240 8085 	bls.w	8000f58 <__udivmoddi4+0x2bc>
 8000e4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e52:	4461      	add	r1, ip
 8000e54:	1a09      	subs	r1, r1, r0
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e5c:	fb09 1110 	mls	r1, r9, r0, r1
 8000e60:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e64:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e68:	458e      	cmp	lr, r1
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x1e2>
 8000e6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e70:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e74:	d26c      	bcs.n	8000f50 <__udivmoddi4+0x2b4>
 8000e76:	458e      	cmp	lr, r1
 8000e78:	d96a      	bls.n	8000f50 <__udivmoddi4+0x2b4>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	4461      	add	r1, ip
 8000e7e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e82:	fba0 9402 	umull	r9, r4, r0, r2
 8000e86:	eba1 010e 	sub.w	r1, r1, lr
 8000e8a:	42a1      	cmp	r1, r4
 8000e8c:	46c8      	mov	r8, r9
 8000e8e:	46a6      	mov	lr, r4
 8000e90:	d356      	bcc.n	8000f40 <__udivmoddi4+0x2a4>
 8000e92:	d053      	beq.n	8000f3c <__udivmoddi4+0x2a0>
 8000e94:	b15d      	cbz	r5, 8000eae <__udivmoddi4+0x212>
 8000e96:	ebb3 0208 	subs.w	r2, r3, r8
 8000e9a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9e:	fa01 f707 	lsl.w	r7, r1, r7
 8000ea2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea6:	40f1      	lsrs	r1, r6
 8000ea8:	431f      	orrs	r7, r3
 8000eaa:	e9c5 7100 	strd	r7, r1, [r5]
 8000eae:	2600      	movs	r6, #0
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	f1c2 0320 	rsb	r3, r2, #32
 8000eba:	40d8      	lsrs	r0, r3
 8000ebc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec4:	4091      	lsls	r1, r2
 8000ec6:	4301      	orrs	r1, r0
 8000ec8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed8:	0c0b      	lsrs	r3, r1, #16
 8000eda:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ede:	fb00 f60e 	mul.w	r6, r0, lr
 8000ee2:	429e      	cmp	r6, r3
 8000ee4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee8:	d908      	bls.n	8000efc <__udivmoddi4+0x260>
 8000eea:	eb1c 0303 	adds.w	r3, ip, r3
 8000eee:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef2:	d22f      	bcs.n	8000f54 <__udivmoddi4+0x2b8>
 8000ef4:	429e      	cmp	r6, r3
 8000ef6:	d92d      	bls.n	8000f54 <__udivmoddi4+0x2b8>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	4463      	add	r3, ip
 8000efc:	1b9b      	subs	r3, r3, r6
 8000efe:	b289      	uxth	r1, r1
 8000f00:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f04:	fb07 3316 	mls	r3, r7, r6, r3
 8000f08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0c:	fb06 f30e 	mul.w	r3, r6, lr
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x28a>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f1c:	d216      	bcs.n	8000f4c <__udivmoddi4+0x2b0>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d914      	bls.n	8000f4c <__udivmoddi4+0x2b0>
 8000f22:	3e02      	subs	r6, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f2c:	e738      	b.n	8000da0 <__udivmoddi4+0x104>
 8000f2e:	462e      	mov	r6, r5
 8000f30:	4628      	mov	r0, r5
 8000f32:	e705      	b.n	8000d40 <__udivmoddi4+0xa4>
 8000f34:	4606      	mov	r6, r0
 8000f36:	e6e3      	b.n	8000d00 <__udivmoddi4+0x64>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6f8      	b.n	8000d2e <__udivmoddi4+0x92>
 8000f3c:	454b      	cmp	r3, r9
 8000f3e:	d2a9      	bcs.n	8000e94 <__udivmoddi4+0x1f8>
 8000f40:	ebb9 0802 	subs.w	r8, r9, r2
 8000f44:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f48:	3801      	subs	r0, #1
 8000f4a:	e7a3      	b.n	8000e94 <__udivmoddi4+0x1f8>
 8000f4c:	4646      	mov	r6, r8
 8000f4e:	e7ea      	b.n	8000f26 <__udivmoddi4+0x28a>
 8000f50:	4620      	mov	r0, r4
 8000f52:	e794      	b.n	8000e7e <__udivmoddi4+0x1e2>
 8000f54:	4640      	mov	r0, r8
 8000f56:	e7d1      	b.n	8000efc <__udivmoddi4+0x260>
 8000f58:	46d0      	mov	r8, sl
 8000f5a:	e77b      	b.n	8000e54 <__udivmoddi4+0x1b8>
 8000f5c:	3b02      	subs	r3, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	e732      	b.n	8000dc8 <__udivmoddi4+0x12c>
 8000f62:	4630      	mov	r0, r6
 8000f64:	e709      	b.n	8000d7a <__udivmoddi4+0xde>
 8000f66:	4464      	add	r4, ip
 8000f68:	3802      	subs	r0, #2
 8000f6a:	e742      	b.n	8000df2 <__udivmoddi4+0x156>

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <smallRbit>:
static uint8_t SendBuf[2];

//This buffer holds 1 Character bitmap image (8x8)
//static uint8_t chBuf[8];

uint8_t smallRbit(uint8_t re) {
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
	return (uint8_t) (__RBIT(re) >> 24);
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	fa93 f3a3 	rbit	r3, r3
 8000f84:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	0e1b      	lsrs	r3, r3, #24
 8000f8a:	b2db      	uxtb	r3, r3
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <modulo>:

int modulo(int x, int N) {
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
	return (x % N + N) % N;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	fb93 f2f2 	sdiv	r2, r3, r2
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	fb01 f202 	mul.w	r2, r1, r2
 8000fb0:	1a9a      	subs	r2, r3, r2
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	fb01 f202 	mul.w	r2, r1, r2
 8000fc2:	1a9b      	subs	r3, r3, r2
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <LCD_Init>:

// Display Initialization
void LCD_Init(LS013B4DN04 *MemDisp, SPI_HandleTypeDef *Bus,
		GPIO_TypeDef *dispGPIO, uint16_t LCDcs) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
 8000fdc:	807b      	strh	r3, [r7, #2]

	//Store params into our struct
	MemDisp->Bus = Bus;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	601a      	str	r2, [r3, #0]
	MemDisp->dispGPIO = dispGPIO;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	605a      	str	r2, [r3, #4]
	MemDisp->LCDcs = LCDcs;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	887a      	ldrh	r2, [r7, #2]
 8000fee:	811a      	strh	r2, [r3, #8]

	DispBuf = malloc(1152);
 8000ff0:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8000ff4:	f003 ffd2 	bl	8004f9c <malloc>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b21      	ldr	r3, [pc, #132]	; (8001084 <LCD_Init+0xb4>)
 8000ffe:	601a      	str	r2, [r3, #0]
	DispBuf2 = malloc(1152);
 8001000:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8001004:	f003 ffca 	bl	8004f9c <malloc>
 8001008:	4603      	mov	r3, r0
 800100a:	461a      	mov	r2, r3
 800100c:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <LCD_Init+0xb8>)
 800100e:	601a      	str	r2, [r3, #0]
	TextBuf = malloc(8);
 8001010:	2008      	movs	r0, #8
 8001012:	f003 ffc3 	bl	8004f9c <malloc>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	4b1c      	ldr	r3, [pc, #112]	; (800108c <LCD_Init+0xbc>)
 800101c:	601a      	str	r2, [r3, #0]

	memset(DispBuf, 0x00, 1152);
 800101e:	4b19      	ldr	r3, [pc, #100]	; (8001084 <LCD_Init+0xb4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f003 ffbf 	bl	8004fac <memset>
	memset(DispBuf2, 0x00, 1152);
 800102e:	4b16      	ldr	r3, [pc, #88]	; (8001088 <LCD_Init+0xb8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f003 ffb7 	bl	8004fac <memset>
	memset(TextBuf, 0x00, 1152);
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <LCD_Init+0xbc>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f003 ffaf 	bl	8004fac <memset>

	//At lease 3 + 13 clock is needed for Display clear (16 Clock = 8x2 bit = 2 byte)
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	6858      	ldr	r0, [r3, #4]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	891b      	ldrh	r3, [r3, #8]
 8001056:	2201      	movs	r2, #1
 8001058:	4619      	mov	r1, r3
 800105a:	f002 fc07 	bl	800386c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, (uint8_t*) clearCMD, 2, 150); //According to data sheet
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	2396      	movs	r3, #150	; 0x96
 8001064:	2202      	movs	r2, #2
 8001066:	490a      	ldr	r1, [pc, #40]	; (8001090 <LCD_Init+0xc0>)
 8001068:	f003 f921 	bl	80042ae <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6858      	ldr	r0, [r3, #4]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	891b      	ldrh	r3, [r3, #8]
 8001074:	2200      	movs	r2, #0
 8001076:	4619      	mov	r1, r3
 8001078:	f002 fbf8 	bl	800386c <HAL_GPIO_WritePin>
}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000098 	.word	0x20000098
 8001088:	2000009c 	.word	0x2000009c
 800108c:	200000a0 	.word	0x200000a0
 8001090:	20000000 	.word	0x20000000

08001094 <LCD_UpdateFull>:

// Display update (Transmit data)
void LCD_UpdateFull(LS013B4DN04 *MemDisp) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 800109c:	4b31      	ldr	r3, [pc, #196]	; (8001164 <LCD_UpdateFull+0xd0>)
 800109e:	781a      	ldrb	r2, [r3, #0]
 80010a0:	4b31      	ldr	r3, [pc, #196]	; (8001168 <LCD_UpdateFull+0xd4>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010aa:	701a      	strb	r2, [r3, #0]
	SendBuf[0] ^= 1 << 6;
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010b8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6858      	ldr	r0, [r3, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	891b      	ldrh	r3, [r3, #8]
 80010c2:	2201      	movs	r2, #1
 80010c4:	4619      	mov	r1, r3
 80010c6:	f002 fbd1 	bl	800386c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6818      	ldr	r0, [r3, #0]
 80010ce:	2396      	movs	r3, #150	; 0x96
 80010d0:	2201      	movs	r2, #1
 80010d2:	4924      	ldr	r1, [pc, #144]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010d4:	f003 f8eb 	bl	80042ae <HAL_SPI_Transmit>

	for (uint8_t row = 0; row < 96; row++) {
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	e02b      	b.n	8001136 <LCD_UpdateFull+0xa2>
		SendBuf[1] = smallRbit(row + 1); // counting from row number 1 to row number 96
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	3301      	adds	r3, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff43 	bl	8000f70 <smallRbit>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <LCD_UpdateFull+0xd0>)
 80010f0:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	491d      	ldr	r1, [pc, #116]	; (800116c <LCD_UpdateFull+0xd8>)
 80010f8:	2396      	movs	r3, #150	; 0x96
 80010fa:	2201      	movs	r2, #1
 80010fc:	f003 f8d7 	bl	80042ae <HAL_SPI_Transmit>

		uint16_t offset = row * 12;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	b29b      	uxth	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	0052      	lsls	r2, r2, #1
 8001108:	4413      	add	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	81bb      	strh	r3, [r7, #12]
		HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <LCD_UpdateFull+0xdc>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	89bb      	ldrh	r3, [r7, #12]
 8001118:	18d1      	adds	r1, r2, r3
 800111a:	2396      	movs	r3, #150	; 0x96
 800111c:	220c      	movs	r2, #12
 800111e:	f003 f8c6 	bl	80042ae <HAL_SPI_Transmit>

		HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6818      	ldr	r0, [r3, #0]
 8001126:	2396      	movs	r3, #150	; 0x96
 8001128:	2201      	movs	r2, #1
 800112a:	4912      	ldr	r1, [pc, #72]	; (8001174 <LCD_UpdateFull+0xe0>)
 800112c:	f003 f8bf 	bl	80042ae <HAL_SPI_Transmit>
	for (uint8_t row = 0; row < 96; row++) {
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	3301      	adds	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	2b5f      	cmp	r3, #95	; 0x5f
 800113a:	d9d0      	bls.n	80010de <LCD_UpdateFull+0x4a>
	}

	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 1, 150);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6818      	ldr	r0, [r3, #0]
 8001140:	2396      	movs	r3, #150	; 0x96
 8001142:	2201      	movs	r2, #1
 8001144:	490b      	ldr	r1, [pc, #44]	; (8001174 <LCD_UpdateFull+0xe0>)
 8001146:	f003 f8b2 	bl	80042ae <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6858      	ldr	r0, [r3, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	891b      	ldrh	r3, [r3, #8]
 8001152:	2200      	movs	r2, #0
 8001154:	4619      	mov	r1, r3
 8001156:	f002 fb89 	bl	800386c <HAL_GPIO_WritePin>
}
 800115a:	bf00      	nop
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200000a4 	.word	0x200000a4
 8001168:	20000004 	.word	0x20000004
 800116c:	200000a5 	.word	0x200000a5
 8001170:	20000098 	.word	0x20000098
 8001174:	20000094 	.word	0x20000094

08001178 <LCD_UpdateLine>:

// Display update (Transmit data)
void LCD_UpdateLine(LS013B4DN04 *MemDisp, uint8_t lineNum) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	SendBuf[0] |= printCMD[0]; // M0 High, M2 Low
 8001184:	4b25      	ldr	r3, [pc, #148]	; (800121c <LCD_UpdateLine+0xa4>)
 8001186:	781a      	ldrb	r2, [r3, #0]
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <LCD_UpdateLine+0xa8>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4313      	orrs	r3, r2
 800118e:	b2da      	uxtb	r2, r3
 8001190:	4b22      	ldr	r3, [pc, #136]	; (800121c <LCD_UpdateLine+0xa4>)
 8001192:	701a      	strb	r2, [r3, #0]
//	SendBuf[0] ^= 1 << 6;

	// CS On
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_SET); // Begin
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6858      	ldr	r0, [r3, #4]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	891b      	ldrh	r3, [r3, #8]
 800119c:	2201      	movs	r2, #1
 800119e:	4619      	mov	r1, r3
 80011a0:	f002 fb64 	bl	800386c <HAL_GPIO_WritePin>

	// Command
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf, 1, 150);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	2396      	movs	r3, #150	; 0x96
 80011aa:	2201      	movs	r2, #1
 80011ac:	491b      	ldr	r1, [pc, #108]	; (800121c <LCD_UpdateLine+0xa4>)
 80011ae:	f003 f87e 	bl	80042ae <HAL_SPI_Transmit>

	// Line num
	SendBuf[1] = smallRbit(lineNum + 1); // counting from row number 1 to row number 96
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fed9 	bl	8000f70 <smallRbit>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <LCD_UpdateLine+0xa4>)
 80011c4:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(MemDisp->Bus, SendBuf + 1, 1, 150);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	4916      	ldr	r1, [pc, #88]	; (8001224 <LCD_UpdateLine+0xac>)
 80011cc:	2396      	movs	r3, #150	; 0x96
 80011ce:	2201      	movs	r2, #1
 80011d0:	f003 f86d 	bl	80042ae <HAL_SPI_Transmit>

	uint16_t offset = lineNum * 12;
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	461a      	mov	r2, r3
 80011da:	0052      	lsls	r2, r2, #1
 80011dc:	4413      	add	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	81fb      	strh	r3, [r7, #14]
	HAL_SPI_Transmit(MemDisp->Bus, DispBuf + offset, 12, 150);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6818      	ldr	r0, [r3, #0]
 80011e6:	4b10      	ldr	r3, [pc, #64]	; (8001228 <LCD_UpdateLine+0xb0>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	89fb      	ldrh	r3, [r7, #14]
 80011ec:	18d1      	adds	r1, r2, r3
 80011ee:	2396      	movs	r3, #150	; 0x96
 80011f0:	220c      	movs	r2, #12
 80011f2:	f003 f85c 	bl	80042ae <HAL_SPI_Transmit>

	// Trailer
	HAL_SPI_Transmit(MemDisp->Bus, &emptyByte, 2, 150);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6818      	ldr	r0, [r3, #0]
 80011fa:	2396      	movs	r3, #150	; 0x96
 80011fc:	2202      	movs	r2, #2
 80011fe:	490b      	ldr	r1, [pc, #44]	; (800122c <LCD_UpdateLine+0xb4>)
 8001200:	f003 f855 	bl	80042ae <HAL_SPI_Transmit>

	// Cs Off
	HAL_GPIO_WritePin(MemDisp->dispGPIO, MemDisp->LCDcs, GPIO_PIN_RESET); // Done
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6858      	ldr	r0, [r3, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	891b      	ldrh	r3, [r3, #8]
 800120c:	2200      	movs	r2, #0
 800120e:	4619      	mov	r1, r3
 8001210:	f002 fb2c 	bl	800386c <HAL_GPIO_WritePin>
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200000a4 	.word	0x200000a4
 8001220:	20000004 	.word	0x20000004
 8001224:	200000a5 	.word	0x200000a5
 8001228:	20000098 	.word	0x20000098
 800122c:	20000094 	.word	0x20000094

08001230 <LCD_LoadObjs>:
void LCD_LoadFull(uint8_t *BMP) {
	memcpy(DispBuf, BMP, 1152);
}

void LCD_LoadObjs(GameObj *header, uint8_t drawMode, uint8_t repeatMode,
		bool flip) {
 8001230:	b5b0      	push	{r4, r5, r7, lr}
 8001232:	b088      	sub	sp, #32
 8001234:	af04      	add	r7, sp, #16
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	4608      	mov	r0, r1
 800123a:	4611      	mov	r1, r2
 800123c:	461a      	mov	r2, r3
 800123e:	4603      	mov	r3, r0
 8001240:	70fb      	strb	r3, [r7, #3]
 8001242:	460b      	mov	r3, r1
 8001244:	70bb      	strb	r3, [r7, #2]
 8001246:	4613      	mov	r3, r2
 8001248:	707b      	strb	r3, [r7, #1]
	GameObj *ptr = header;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	60fb      	str	r3, [r7, #12]

	if (!ptr->full)
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	7c1b      	ldrb	r3, [r3, #16]
 8001252:	f083 0301 	eor.w	r3, r3, #1
 8001256:	b2db      	uxtb	r3, r3
 8001258:	2b00      	cmp	r3, #0
 800125a:	d12c      	bne.n	80012b6 <LCD_LoadObjs+0x86>
		return;

	for (;;) {
		LCD_LoadObj(ptr->bmpAsset, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6818      	ldr	r0, [r3, #0]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	edd3 7a01 	vldr	s15, [r3, #4]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	ed93 7a02 	vldr	s14, [r3, #8]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	7b19      	ldrb	r1, [r3, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	7b5c      	ldrb	r4, [r3, #13]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	7bdb      	ldrb	r3, [r3, #15]
 8001278:	78fd      	ldrb	r5, [r7, #3]
 800127a:	787a      	ldrb	r2, [r7, #1]
 800127c:	9202      	str	r2, [sp, #8]
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	78bb      	ldrb	r3, [r7, #2]
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	462b      	mov	r3, r5
 8001286:	4622      	mov	r2, r4
 8001288:	eef0 0a47 	vmov.f32	s1, s14
 800128c:	eeb0 0a67 	vmov.f32	s0, s15
 8001290:	f000 f818 	bl	80012c4 <LCD_LoadObj>
				repeatMode, ptr->index, flip);

		// If looped through all / next buffer is empty
		if (!ptr->next->full || ptr->next == header)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	7c1b      	ldrb	r3, [r3, #16]
 800129a:	f083 0301 	eor.w	r3, r3, #1
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d10a      	bne.n	80012ba <LCD_LoadObjs+0x8a>
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	695b      	ldr	r3, [r3, #20]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d005      	beq.n	80012ba <LCD_LoadObjs+0x8a>
			return;
		ptr = ptr->next;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	60fb      	str	r3, [r7, #12]
		LCD_LoadObj(ptr->bmpAsset, ptr->x, ptr->y, ptr->width, ptr->height, drawMode,
 80012b4:	e7d2      	b.n	800125c <LCD_LoadObjs+0x2c>
		return;
 80012b6:	bf00      	nop
 80012b8:	e000      	b.n	80012bc <LCD_LoadObjs+0x8c>
			return;
 80012ba:	bf00      	nop
	}
}
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080012c4 <LCD_LoadObj>:

void LCD_LoadObj(uint8_t *bmpAsset, float posX, float posY, uint8_t width,
		uint8_t height, uint8_t drawMode, uint8_t repeatMode, uint8_t index,
		bool flip) {
 80012c4:	b5b0      	push	{r4, r5, r7, lr}
 80012c6:	b08a      	sub	sp, #40	; 0x28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80012d0:	edc7 0a01 	vstr	s1, [r7, #4]
 80012d4:	4608      	mov	r0, r1
 80012d6:	4611      	mov	r1, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4603      	mov	r3, r0
 80012dc:	70fb      	strb	r3, [r7, #3]
 80012de:	460b      	mov	r3, r1
 80012e0:	70bb      	strb	r3, [r7, #2]
 80012e2:	4613      	mov	r3, r2
 80012e4:	707b      	strb	r3, [r7, #1]
	short displayRow;
	short displayRowOffset;

	//Counting from Y origin point to bmpH using for loop
	for (uint8_t y = 0; y < height; y++) {
 80012e6:	2300      	movs	r3, #0
 80012e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012ec:	e18e      	b.n	800160c <LCD_LoadObj+0x348>
		displayRow = modulo(floor(posY) + y, 96);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff f932 	bl	8000558 <__aeabi_f2d>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	ec43 2b10 	vmov	d0, r2, r3
 80012fc:	f004 ff40 	bl	8006180 <floor>
 8001300:	ec55 4b10 	vmov	r4, r5, d0
 8001304:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f913 	bl	8000534 <__aeabi_i2d>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4620      	mov	r0, r4
 8001314:	4629      	mov	r1, r5
 8001316:	f7fe ffc1 	bl	800029c <__adddf3>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc0b 	bl	8000b3c <__aeabi_d2iz>
 8001326:	4603      	mov	r3, r0
 8001328:	2160      	movs	r1, #96	; 0x60
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff fe34 	bl	8000f98 <modulo>
 8001330:	4603      	mov	r3, r0
 8001332:	847b      	strh	r3, [r7, #34]	; 0x22

		if ((repeatMode == REPEATMODE_NONE)
 8001334:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001338:	2b00      	cmp	r3, #0
 800133a:	d109      	bne.n	8001350 <LCD_LoadObj+0x8c>
				&& (displayRow < 0 || displayRow >= 96)) {
 800133c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001340:	2b00      	cmp	r3, #0
 8001342:	f2c0 815d 	blt.w	8001600 <LCD_LoadObj+0x33c>
 8001346:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800134a:	2b5f      	cmp	r3, #95	; 0x5f
 800134c:	f300 8158 	bgt.w	8001600 <LCD_LoadObj+0x33c>
			continue;
		}

		displayRowOffset = displayRow * 12;
 8001350:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001352:	461a      	mov	r2, r3
 8001354:	0052      	lsls	r2, r2, #1
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	b29b      	uxth	r3, r3
 800135c:	843b      	strh	r3, [r7, #32]

		int firstXByte = floor(floor(posX) / 8);
 800135e:	68b8      	ldr	r0, [r7, #8]
 8001360:	f7ff f8fa 	bl	8000558 <__aeabi_f2d>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	ec43 2b10 	vmov	d0, r2, r3
 800136c:	f004 ff08 	bl	8006180 <floor>
 8001370:	ec51 0b10 	vmov	r0, r1, d0
 8001374:	f04f 0200 	mov.w	r2, #0
 8001378:	4baa      	ldr	r3, [pc, #680]	; (8001624 <LCD_LoadObj+0x360>)
 800137a:	f7ff fa6f 	bl	800085c <__aeabi_ddiv>
 800137e:	4602      	mov	r2, r0
 8001380:	460b      	mov	r3, r1
 8001382:	ec43 2b17 	vmov	d7, r2, r3
 8001386:	eeb0 0a47 	vmov.f32	s0, s14
 800138a:	eef0 0a67 	vmov.f32	s1, s15
 800138e:	f004 fef7 	bl	8006180 <floor>
 8001392:	ec53 2b10 	vmov	r2, r3, d0
 8001396:	4610      	mov	r0, r2
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff fbcf 	bl	8000b3c <__aeabi_d2iz>
 800139e:	4603      	mov	r3, r0
 80013a0:	61fb      	str	r3, [r7, #28]
		uint8_t leftOffset = modulo(floor(posX), 8);
 80013a2:	68b8      	ldr	r0, [r7, #8]
 80013a4:	f7ff f8d8 	bl	8000558 <__aeabi_f2d>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	ec43 2b10 	vmov	d0, r2, r3
 80013b0:	f004 fee6 	bl	8006180 <floor>
 80013b4:	ec53 2b10 	vmov	r2, r3, d0
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fbbe 	bl	8000b3c <__aeabi_d2iz>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2108      	movs	r1, #8
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fde7 	bl	8000f98 <modulo>
 80013ca:	4603      	mov	r3, r0
 80013cc:	76fb      	strb	r3, [r7, #27]

		uint8_t v1 = 0x00, v2 = 0x00;
 80013ce:	2300      	movs	r3, #0
 80013d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80013d4:	2300      	movs	r3, #0
 80013d6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint8_t *currentEditingBuf;

		for (uint8_t j = 0; j < width + 1; j++) {
 80013da:	2300      	movs	r3, #0
 80013dc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80013e0:	e107      	b.n	80015f2 <LCD_LoadObj+0x32e>
			if (j == width)
 80013e2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d103      	bne.n	80013f4 <LCD_LoadObj+0x130>
				v2 = 0x00;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80013f2:	e016      	b.n	8001422 <LCD_LoadObj+0x15e>
			else
				v2 = *(bmpAsset + width * y + j + index * (height * width));
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80013fa:	fb02 f303 	mul.w	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001404:	78ba      	ldrb	r2, [r7, #2]
 8001406:	78f9      	ldrb	r1, [r7, #3]
 8001408:	fb01 f202 	mul.w	r2, r1, r2
 800140c:	fb02 f303 	mul.w	r3, r2, r3
 8001410:	18c2      	adds	r2, r0, r3
 8001412:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001416:	4413      	add	r3, r2
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	4413      	add	r3, r2
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

			if (repeatMode == REPEATMODE_NONE
 8001422:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001426:	2b00      	cmp	r3, #0
 8001428:	d110      	bne.n	800144c <LCD_LoadObj+0x188>
					&& (firstXByte + j < 0 || firstXByte + j > 11)) {
 800142a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	4413      	add	r3, r2
 8001432:	2b00      	cmp	r3, #0
 8001434:	db05      	blt.n	8001442 <LCD_LoadObj+0x17e>
 8001436:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	4413      	add	r3, r2
 800143e:	2b0b      	cmp	r3, #11
 8001440:	dd04      	ble.n	800144c <LCD_LoadObj+0x188>
				v1 = v2;
 8001442:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001446:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				continue;
 800144a:	e0cd      	b.n	80015e8 <LCD_LoadObj+0x324>
			}

			currentEditingBuf = DispBuf + displayRowOffset
					+ (firstXByte + j) % 12;
 800144c:	4b76      	ldr	r3, [pc, #472]	; (8001628 <LCD_LoadObj+0x364>)
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8001454:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	441a      	add	r2, r3
 800145c:	4b73      	ldr	r3, [pc, #460]	; (800162c <LCD_LoadObj+0x368>)
 800145e:	fb83 1302 	smull	r1, r3, r3, r2
 8001462:	1059      	asrs	r1, r3, #1
 8001464:	17d3      	asrs	r3, r2, #31
 8001466:	1ac9      	subs	r1, r1, r3
 8001468:	460b      	mov	r3, r1
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	440b      	add	r3, r1
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	1ad1      	subs	r1, r2, r3
 8001472:	460b      	mov	r3, r1
 8001474:	4423      	add	r3, r4
			currentEditingBuf = DispBuf + displayRowOffset
 8001476:	4403      	add	r3, r0
 8001478:	617b      	str	r3, [r7, #20]

			if (flip) {
 800147a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800147e:	2b00      	cmp	r3, #0
 8001480:	d057      	beq.n	8001532 <LCD_LoadObj+0x26e>
				switch (drawMode) {
 8001482:	787b      	ldrb	r3, [r7, #1]
 8001484:	2b02      	cmp	r3, #2
 8001486:	d03b      	beq.n	8001500 <LCD_LoadObj+0x23c>
 8001488:	2b02      	cmp	r3, #2
 800148a:	f300 80a9 	bgt.w	80015e0 <LCD_LoadObj+0x31c>
 800148e:	2b00      	cmp	r3, #0
 8001490:	d002      	beq.n	8001498 <LCD_LoadObj+0x1d4>
 8001492:	2b01      	cmp	r3, #1
 8001494:	d01b      	beq.n	80014ce <LCD_LoadObj+0x20a>
 8001496:	e0a3      	b.n	80015e0 <LCD_LoadObj+0x31c>
				case DRAWMODE_ADD:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b25a      	sxtb	r2, r3
 800149e:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80014a2:	7efb      	ldrb	r3, [r7, #27]
 80014a4:	f1c3 0308 	rsb	r3, r3, #8
 80014a8:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80014ac:	b259      	sxtb	r1, r3
 80014ae:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80014b2:	7efb      	ldrb	r3, [r7, #27]
 80014b4:	fa40 f303 	asr.w	r3, r0, r3
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	430b      	orrs	r3, r1
 80014bc:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 80014be:	43db      	mvns	r3, r3
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	4013      	ands	r3, r2
 80014c4:	b25b      	sxtb	r3, r3
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	701a      	strb	r2, [r3, #0]
					break;
 80014cc:	e088      	b.n	80015e0 <LCD_LoadObj+0x31c>
				case DRAWMODE_CULL:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	b25a      	sxtb	r2, r3
 80014d4:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80014d8:	7efb      	ldrb	r3, [r7, #27]
 80014da:	f1c3 0308 	rsb	r3, r3, #8
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80014e2:	b259      	sxtb	r1, r3
 80014e4:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80014e8:	7efb      	ldrb	r3, [r7, #27]
 80014ea:	fa40 f303 	asr.w	r3, r0, r3
 80014ee:	b25b      	sxtb	r3, r3
 80014f0:	430b      	orrs	r3, r1
 80014f2:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 80014f4:	4313      	orrs	r3, r2
 80014f6:	b25b      	sxtb	r3, r3
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	701a      	strb	r2, [r3, #0]
					break;
 80014fe:	e06f      	b.n	80015e0 <LCD_LoadObj+0x31c>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b25a      	sxtb	r2, r3
 8001506:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 800150a:	7efb      	ldrb	r3, [r7, #27]
 800150c:	f1c3 0308 	rsb	r3, r3, #8
 8001510:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 8001514:	b259      	sxtb	r1, r3
 8001516:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 800151a:	7efb      	ldrb	r3, [r7, #27]
 800151c:	fa40 f303 	asr.w	r3, r0, r3
 8001520:	b25b      	sxtb	r3, r3
 8001522:	430b      	orrs	r3, r1
 8001524:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 8001526:	4053      	eors	r3, r2
 8001528:	b25b      	sxtb	r3, r3
 800152a:	b2da      	uxtb	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	701a      	strb	r2, [r3, #0]
					break;
 8001530:	e056      	b.n	80015e0 <LCD_LoadObj+0x31c>
				}
			} else {
				switch (drawMode) {
 8001532:	787b      	ldrb	r3, [r7, #1]
 8001534:	2b02      	cmp	r3, #2
 8001536:	d03a      	beq.n	80015ae <LCD_LoadObj+0x2ea>
 8001538:	2b02      	cmp	r3, #2
 800153a:	dc51      	bgt.n	80015e0 <LCD_LoadObj+0x31c>
 800153c:	2b00      	cmp	r3, #0
 800153e:	d002      	beq.n	8001546 <LCD_LoadObj+0x282>
 8001540:	2b01      	cmp	r3, #1
 8001542:	d019      	beq.n	8001578 <LCD_LoadObj+0x2b4>
 8001544:	e04c      	b.n	80015e0 <LCD_LoadObj+0x31c>
				case DRAWMODE_ADD:
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	b25a      	sxtb	r2, r3
 800154c:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001550:	7efb      	ldrb	r3, [r7, #27]
 8001552:	f1c3 0308 	rsb	r3, r3, #8
 8001556:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800155a:	b259      	sxtb	r1, r3
 800155c:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001560:	7efb      	ldrb	r3, [r7, #27]
 8001562:	fa40 f303 	asr.w	r3, r0, r3
 8001566:	b25b      	sxtb	r3, r3
 8001568:	430b      	orrs	r3, r1
 800156a:	b25b      	sxtb	r3, r3
					*currentEditingBuf |= ((v1 << (8 - leftOffset))
 800156c:	4313      	orrs	r3, r2
 800156e:	b25b      	sxtb	r3, r3
 8001570:	b2da      	uxtb	r2, r3
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	701a      	strb	r2, [r3, #0]
					break;
 8001576:	e033      	b.n	80015e0 <LCD_LoadObj+0x31c>
				case DRAWMODE_CULL:
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	b25a      	sxtb	r2, r3
 800157e:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001582:	7efb      	ldrb	r3, [r7, #27]
 8001584:	f1c3 0308 	rsb	r3, r3, #8
 8001588:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 800158c:	b259      	sxtb	r1, r3
 800158e:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8001592:	7efb      	ldrb	r3, [r7, #27]
 8001594:	fa40 f303 	asr.w	r3, r0, r3
 8001598:	b25b      	sxtb	r3, r3
 800159a:	430b      	orrs	r3, r1
 800159c:	b25b      	sxtb	r3, r3
					*currentEditingBuf &= ~((v1 << (8 - leftOffset))
 800159e:	43db      	mvns	r3, r3
 80015a0:	b25b      	sxtb	r3, r3
 80015a2:	4013      	ands	r3, r2
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	701a      	strb	r2, [r3, #0]
					break;
 80015ac:	e018      	b.n	80015e0 <LCD_LoadObj+0x31c>
				case DRAWMODE_TOGGLE:
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	b25a      	sxtb	r2, r3
 80015b4:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80015b8:	7efb      	ldrb	r3, [r7, #27]
 80015ba:	f1c3 0308 	rsb	r3, r3, #8
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
							| (v2 >> leftOffset));
 80015c2:	b259      	sxtb	r1, r3
 80015c4:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 80015c8:	7efb      	ldrb	r3, [r7, #27]
 80015ca:	fa40 f303 	asr.w	r3, r0, r3
 80015ce:	b25b      	sxtb	r3, r3
 80015d0:	430b      	orrs	r3, r1
 80015d2:	b25b      	sxtb	r3, r3
					*currentEditingBuf ^= ((v1 << (8 - leftOffset))
 80015d4:	4053      	eors	r3, r2
 80015d6:	b25b      	sxtb	r3, r3
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	701a      	strb	r2, [r3, #0]
					break;
 80015de:	bf00      	nop
				}
			}

			v1 = v2;
 80015e0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		for (uint8_t j = 0; j < width + 1; j++) {
 80015e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015ec:	3301      	adds	r3, #1
 80015ee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80015f2:	78fa      	ldrb	r2, [r7, #3]
 80015f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015f8:	429a      	cmp	r2, r3
 80015fa:	f4bf aef2 	bcs.w	80013e2 <LCD_LoadObj+0x11e>
 80015fe:	e000      	b.n	8001602 <LCD_LoadObj+0x33e>
			continue;
 8001600:	bf00      	nop
	for (uint8_t y = 0; y < height; y++) {
 8001602:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001606:	3301      	adds	r3, #1
 8001608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800160c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001610:	78bb      	ldrb	r3, [r7, #2]
 8001612:	429a      	cmp	r2, r3
 8001614:	f4ff ae6b 	bcc.w	80012ee <LCD_LoadObj+0x2a>
		}
	}
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3728      	adds	r7, #40	; 0x28
 800161e:	46bd      	mov	sp, r7
 8001620:	bdb0      	pop	{r4, r5, r7, pc}
 8001622:	bf00      	nop
 8001624:	40200000 	.word	0x40200000
 8001628:	20000098 	.word	0x20000098
 800162c:	2aaaaaab 	.word	0x2aaaaaab

08001630 <LCD_DrawLine>:

void LCD_DrawLine(uint8_t startingRow, int startingPoint, uint8_t length,
		uint8_t drawMode, bool flip) {
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	6039      	str	r1, [r7, #0]
 8001638:	4611      	mov	r1, r2
 800163a:	461a      	mov	r2, r3
 800163c:	4603      	mov	r3, r0
 800163e:	71fb      	strb	r3, [r7, #7]
 8001640:	460b      	mov	r3, r1
 8001642:	71bb      	strb	r3, [r7, #6]
 8001644:	4613      	mov	r3, r2
 8001646:	717b      	strb	r3, [r7, #5]
	uint16_t rowOffset = (startingRow % 96) * 12;
 8001648:	79fa      	ldrb	r2, [r7, #7]
 800164a:	4b78      	ldr	r3, [pc, #480]	; (800182c <LCD_DrawLine+0x1fc>)
 800164c:	fba3 1302 	umull	r1, r3, r3, r2
 8001650:	0999      	lsrs	r1, r3, #6
 8001652:	460b      	mov	r3, r1
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	440b      	add	r3, r1
 8001658:	015b      	lsls	r3, r3, #5
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	b2db      	uxtb	r3, r3
 800165e:	b29b      	uxth	r3, r3
 8001660:	461a      	mov	r2, r3
 8001662:	0052      	lsls	r2, r2, #1
 8001664:	4413      	add	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	82bb      	strh	r3, [r7, #20]

	for (uint8_t j = 0; j < length; j++) {
 800166a:	2300      	movs	r3, #0
 800166c:	75fb      	strb	r3, [r7, #23]
 800166e:	e0d1      	b.n	8001814 <LCD_DrawLine+0x1e4>
		if (startingPoint + j < 0 || startingPoint + j > 95)
 8001670:	7dfa      	ldrb	r2, [r7, #23]
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	4413      	add	r3, r2
 8001676:	2b00      	cmp	r3, #0
 8001678:	f2c0 80c8 	blt.w	800180c <LCD_DrawLine+0x1dc>
 800167c:	7dfa      	ldrb	r2, [r7, #23]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	4413      	add	r3, r2
 8001682:	2b5f      	cmp	r3, #95	; 0x5f
 8001684:	f300 80c2 	bgt.w	800180c <LCD_DrawLine+0x1dc>
			continue;
		uint8_t additionalOffset = ((startingPoint + j) % 96) / 8;
 8001688:	7dfa      	ldrb	r2, [r7, #23]
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	441a      	add	r2, r3
 800168e:	4b68      	ldr	r3, [pc, #416]	; (8001830 <LCD_DrawLine+0x200>)
 8001690:	fb83 1302 	smull	r1, r3, r3, r2
 8001694:	1119      	asrs	r1, r3, #4
 8001696:	17d3      	asrs	r3, r2, #31
 8001698:	1ac9      	subs	r1, r1, r3
 800169a:	460b      	mov	r3, r1
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	440b      	add	r3, r1
 80016a0:	015b      	lsls	r3, r3, #5
 80016a2:	1ad1      	subs	r1, r2, r3
 80016a4:	460b      	mov	r3, r1
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	da00      	bge.n	80016ac <LCD_DrawLine+0x7c>
 80016aa:	3307      	adds	r3, #7
 80016ac:	10db      	asrs	r3, r3, #3
 80016ae:	74fb      	strb	r3, [r7, #19]

		uint8_t *currentEditingBuf = DispBuf + rowOffset + additionalOffset;
 80016b0:	4b60      	ldr	r3, [pc, #384]	; (8001834 <LCD_DrawLine+0x204>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	8ab9      	ldrh	r1, [r7, #20]
 80016b6:	7cfb      	ldrb	r3, [r7, #19]
 80016b8:	440b      	add	r3, r1
 80016ba:	4413      	add	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
		if (flip) {
 80016be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d051      	beq.n	800176a <LCD_DrawLine+0x13a>
			switch (drawMode) {
 80016c6:	797b      	ldrb	r3, [r7, #5]
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d037      	beq.n	800173c <LCD_DrawLine+0x10c>
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	f300 809e 	bgt.w	800180e <LCD_DrawLine+0x1de>
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <LCD_DrawLine+0xac>
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d019      	beq.n	800170e <LCD_DrawLine+0xde>
 80016da:	e098      	b.n	800180e <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	b25a      	sxtb	r2, r3
 80016e2:	7df9      	ldrb	r1, [r7, #23]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	440b      	add	r3, r1
 80016e8:	4259      	negs	r1, r3
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	f001 0107 	and.w	r1, r1, #7
 80016f2:	bf58      	it	pl
 80016f4:	424b      	negpl	r3, r1
 80016f6:	2180      	movs	r1, #128	; 0x80
 80016f8:	fa41 f303 	asr.w	r3, r1, r3
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	b25b      	sxtb	r3, r3
 8001702:	4013      	ands	r3, r2
 8001704:	b25b      	sxtb	r3, r3
 8001706:	b2da      	uxtb	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	701a      	strb	r2, [r3, #0]
				break;
 800170c:	e07f      	b.n	800180e <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	b25a      	sxtb	r2, r3
 8001714:	7df9      	ldrb	r1, [r7, #23]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	440b      	add	r3, r1
 800171a:	4259      	negs	r1, r3
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	f001 0107 	and.w	r1, r1, #7
 8001724:	bf58      	it	pl
 8001726:	424b      	negpl	r3, r1
 8001728:	2180      	movs	r1, #128	; 0x80
 800172a:	fa41 f303 	asr.w	r3, r1, r3
 800172e:	b25b      	sxtb	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b25b      	sxtb	r3, r3
 8001734:	b2da      	uxtb	r2, r3
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	701a      	strb	r2, [r3, #0]
				break;
 800173a:	e068      	b.n	800180e <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b25a      	sxtb	r2, r3
 8001742:	7df9      	ldrb	r1, [r7, #23]
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	440b      	add	r3, r1
 8001748:	4259      	negs	r1, r3
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	f001 0107 	and.w	r1, r1, #7
 8001752:	bf58      	it	pl
 8001754:	424b      	negpl	r3, r1
 8001756:	2180      	movs	r1, #128	; 0x80
 8001758:	fa41 f303 	asr.w	r3, r1, r3
 800175c:	b25b      	sxtb	r3, r3
 800175e:	4053      	eors	r3, r2
 8001760:	b25b      	sxtb	r3, r3
 8001762:	b2da      	uxtb	r2, r3
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	701a      	strb	r2, [r3, #0]
				break;
 8001768:	e051      	b.n	800180e <LCD_DrawLine+0x1de>
			}
		} else {
			switch (drawMode) {
 800176a:	797b      	ldrb	r3, [r7, #5]
 800176c:	2b02      	cmp	r3, #2
 800176e:	d036      	beq.n	80017de <LCD_DrawLine+0x1ae>
 8001770:	2b02      	cmp	r3, #2
 8001772:	dc4c      	bgt.n	800180e <LCD_DrawLine+0x1de>
 8001774:	2b00      	cmp	r3, #0
 8001776:	d002      	beq.n	800177e <LCD_DrawLine+0x14e>
 8001778:	2b01      	cmp	r3, #1
 800177a:	d017      	beq.n	80017ac <LCD_DrawLine+0x17c>
 800177c:	e047      	b.n	800180e <LCD_DrawLine+0x1de>
			case DRAWMODE_ADD:
				*currentEditingBuf |= (0x80 >> ((startingPoint + j) % 8));
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b25a      	sxtb	r2, r3
 8001784:	7df9      	ldrb	r1, [r7, #23]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	440b      	add	r3, r1
 800178a:	4259      	negs	r1, r3
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	f001 0107 	and.w	r1, r1, #7
 8001794:	bf58      	it	pl
 8001796:	424b      	negpl	r3, r1
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	fa41 f303 	asr.w	r3, r1, r3
 800179e:	b25b      	sxtb	r3, r3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	b25b      	sxtb	r3, r3
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	701a      	strb	r2, [r3, #0]
				break;
 80017aa:	e030      	b.n	800180e <LCD_DrawLine+0x1de>
			case DRAWMODE_CULL:
				*currentEditingBuf &= ~(0x80 >> ((startingPoint + j) % 8));
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b25a      	sxtb	r2, r3
 80017b2:	7df9      	ldrb	r1, [r7, #23]
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	440b      	add	r3, r1
 80017b8:	4259      	negs	r1, r3
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	f001 0107 	and.w	r1, r1, #7
 80017c2:	bf58      	it	pl
 80017c4:	424b      	negpl	r3, r1
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	fa41 f303 	asr.w	r3, r1, r3
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	b25b      	sxtb	r3, r3
 80017d2:	4013      	ands	r3, r2
 80017d4:	b25b      	sxtb	r3, r3
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	701a      	strb	r2, [r3, #0]
				break;
 80017dc:	e017      	b.n	800180e <LCD_DrawLine+0x1de>
			case DRAWMODE_TOGGLE:
				*currentEditingBuf ^= (0x80 >> ((startingPoint + j) % 8));
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	7df9      	ldrb	r1, [r7, #23]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	440b      	add	r3, r1
 80017ea:	4259      	negs	r1, r3
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	f001 0107 	and.w	r1, r1, #7
 80017f4:	bf58      	it	pl
 80017f6:	424b      	negpl	r3, r1
 80017f8:	2180      	movs	r1, #128	; 0x80
 80017fa:	fa41 f303 	asr.w	r3, r1, r3
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	4053      	eors	r3, r2
 8001802:	b25b      	sxtb	r3, r3
 8001804:	b2da      	uxtb	r2, r3
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	701a      	strb	r2, [r3, #0]
				break;
 800180a:	e000      	b.n	800180e <LCD_DrawLine+0x1de>
			continue;
 800180c:	bf00      	nop
	for (uint8_t j = 0; j < length; j++) {
 800180e:	7dfb      	ldrb	r3, [r7, #23]
 8001810:	3301      	adds	r3, #1
 8001812:	75fb      	strb	r3, [r7, #23]
 8001814:	7dfa      	ldrb	r2, [r7, #23]
 8001816:	79bb      	ldrb	r3, [r7, #6]
 8001818:	429a      	cmp	r2, r3
 800181a:	f4ff af29 	bcc.w	8001670 <LCD_DrawLine+0x40>
			}
		}

	}
}
 800181e:	bf00      	nop
 8001820:	bf00      	nop
 8001822:	371c      	adds	r7, #28
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	aaaaaaab 	.word	0xaaaaaaab
 8001830:	2aaaaaab 	.word	0x2aaaaaab
 8001834:	20000098 	.word	0x20000098

08001838 <LCD_Invert>:

// Inverts color, WILL CAUSE PERFORMANCE LOSS
void LCD_Invert(void) {
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
	uint16_t invt = 1152;
 800183e:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001842:	80fb      	strh	r3, [r7, #6]
	do {
		invt--;
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	3b01      	subs	r3, #1
 8001848:	80fb      	strh	r3, [r7, #6]
		DispBuf[invt] = ~DispBuf[invt];
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <LCD_Invert+0x40>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	4413      	add	r3, r2
 8001852:	781a      	ldrb	r2, [r3, #0]
 8001854:	4b08      	ldr	r3, [pc, #32]	; (8001878 <LCD_Invert+0x40>)
 8001856:	6819      	ldr	r1, [r3, #0]
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	440b      	add	r3, r1
 800185c:	43d2      	mvns	r2, r2
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	701a      	strb	r2, [r3, #0]
	} while (invt);
 8001862:	88fb      	ldrh	r3, [r7, #6]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1ed      	bne.n	8001844 <LCD_Invert+0xc>
}
 8001868:	bf00      	nop
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	20000098 	.word	0x20000098

0800187c <LCD_Fill>:

//Fill screen with either black or white color
void LCD_Fill(bool flip) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	71fb      	strb	r3, [r7, #7]
	memset(DispBuf, (flip ? 0xFF : 0x00), 1152);
 8001886:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <LCD_Fill+0x2c>)
 8001888:	6818      	ldr	r0, [r3, #0]
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <LCD_Fill+0x18>
 8001890:	23ff      	movs	r3, #255	; 0xff
 8001892:	e000      	b.n	8001896 <LCD_Fill+0x1a>
 8001894:	2300      	movs	r3, #0
 8001896:	f44f 6290 	mov.w	r2, #1152	; 0x480
 800189a:	4619      	mov	r1, r3
 800189c:	f003 fb86 	bl	8004fac <memset>
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000098 	.word	0x20000098

080018ac <LCD_Print>:
	}

}

void LCD_Print(char *str, short xPos, short yPos, uint8_t drawMode,
		uint8_t repeatMode, bool flip) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	; 0x30
 80018b0:	af04      	add	r7, sp, #16
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	4608      	mov	r0, r1
 80018b6:	4611      	mov	r1, r2
 80018b8:	461a      	mov	r2, r3
 80018ba:	4603      	mov	r3, r0
 80018bc:	817b      	strh	r3, [r7, #10]
 80018be:	460b      	mov	r3, r1
 80018c0:	813b      	strh	r3, [r7, #8]
 80018c2:	4613      	mov	r3, r2
 80018c4:	71fb      	strb	r3, [r7, #7]
	short strLength = strlen(str);
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f7fe fc8a 	bl	80001e0 <strlen>
 80018cc:	4603      	mov	r3, r0
 80018ce:	833b      	strh	r3, [r7, #24]
	short lineSpacing = 1;
 80018d0:	2301      	movs	r3, #1
 80018d2:	82fb      	strh	r3, [r7, #22]
	short charSpacing = -1;
 80018d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d8:	82bb      	strh	r3, [r7, #20]
	short spaceSpacing = 1;
 80018da:	2301      	movs	r3, #1
 80018dc:	827b      	strh	r3, [r7, #18]
	short tabSpacing = 8 + charSpacing;
 80018de:	8abb      	ldrh	r3, [r7, #20]
 80018e0:	3308      	adds	r3, #8
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	823b      	strh	r3, [r7, #16]

	short lineOff = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	83fb      	strh	r3, [r7, #30]
	short charOff = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	83bb      	strh	r3, [r7, #28]

	for (short i = 0; i < strLength; i++) {
 80018ee:	2300      	movs	r3, #0
 80018f0:	837b      	strh	r3, [r7, #26]
 80018f2:	e067      	b.n	80019c4 <LCD_Print+0x118>
		if (str[i] == '\n') {
 80018f4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	4413      	add	r3, r2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b0a      	cmp	r3, #10
 8001900:	d109      	bne.n	8001916 <LCD_Print+0x6a>
			lineOff += (8 + lineSpacing);
 8001902:	8afa      	ldrh	r2, [r7, #22]
 8001904:	8bfb      	ldrh	r3, [r7, #30]
 8001906:	4413      	add	r3, r2
 8001908:	b29b      	uxth	r3, r3
 800190a:	3308      	adds	r3, #8
 800190c:	b29b      	uxth	r3, r3
 800190e:	83fb      	strh	r3, [r7, #30]
			charOff = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	83bb      	strh	r3, [r7, #28]
			continue;
 8001914:	e050      	b.n	80019b8 <LCD_Print+0x10c>
		}
		if (str[i] == ' ') {
 8001916:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b20      	cmp	r3, #32
 8001922:	d105      	bne.n	8001930 <LCD_Print+0x84>
			charOff += spaceSpacing;
 8001924:	8bba      	ldrh	r2, [r7, #28]
 8001926:	8a7b      	ldrh	r3, [r7, #18]
 8001928:	4413      	add	r3, r2
 800192a:	b29b      	uxth	r3, r3
 800192c:	83bb      	strh	r3, [r7, #28]
			continue;
 800192e:	e043      	b.n	80019b8 <LCD_Print+0x10c>
		}
		if (str[i] == '\t') {
 8001930:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	4413      	add	r3, r2
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b09      	cmp	r3, #9
 800193c:	d105      	bne.n	800194a <LCD_Print+0x9e>
			charOff += tabSpacing;
 800193e:	8bba      	ldrh	r2, [r7, #28]
 8001940:	8a3b      	ldrh	r3, [r7, #16]
 8001942:	4413      	add	r3, r2
 8001944:	b29b      	uxth	r3, r3
 8001946:	83bb      	strh	r3, [r7, #28]
			continue;
 8001948:	e036      	b.n	80019b8 <LCD_Print+0x10c>
		}

		FetchText(TextBuf, str[i]);
 800194a:	4b24      	ldr	r3, [pc, #144]	; (80019dc <LCD_Print+0x130>)
 800194c:	6818      	ldr	r0, [r3, #0]
 800194e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	4413      	add	r3, r2
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	4619      	mov	r1, r3
 800195a:	f001 fa07 	bl	8002d6c <FetchText>
		LCD_LoadObj(TextBuf, xPos + charOff, yPos + lineOff, 1, 8, drawMode,
 800195e:	4b1f      	ldr	r3, [pc, #124]	; (80019dc <LCD_Print+0x130>)
 8001960:	6818      	ldr	r0, [r3, #0]
 8001962:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001966:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800196a:	4413      	add	r3, r2
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001974:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001978:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800197c:	4413      	add	r3, r2
 800197e:	ee07 3a10 	vmov	s14, r3
 8001982:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800198c:	9302      	str	r3, [sp, #8]
 800198e:	2300      	movs	r3, #0
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	2208      	movs	r2, #8
 800199c:	2101      	movs	r1, #1
 800199e:	eef0 0a47 	vmov.f32	s1, s14
 80019a2:	eeb0 0a67 	vmov.f32	s0, s15
 80019a6:	f7ff fc8d 	bl	80012c4 <LCD_LoadObj>
				repeatMode, 0, flip);
		charOff += (8 + charSpacing);
 80019aa:	8aba      	ldrh	r2, [r7, #20]
 80019ac:	8bbb      	ldrh	r3, [r7, #28]
 80019ae:	4413      	add	r3, r2
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	3308      	adds	r3, #8
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	83bb      	strh	r3, [r7, #28]
	for (short i = 0; i < strLength; i++) {
 80019b8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	3301      	adds	r3, #1
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	837b      	strh	r3, [r7, #26]
 80019c4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80019c8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	db91      	blt.n	80018f4 <LCD_Print+0x48>
	}
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3720      	adds	r7, #32
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	200000a0 	.word	0x200000a0

080019e0 <LookupKeyState>:

static uint8_t KeyBuffer[4] = { 0, 0, 0, 0 };
static bool KeyStates[4] = { 0, 0, 0, 0 };
static bool KeysUsedToBeLow[4] = { 0, 0, 0, 0 };

uint8_t LookupKeyState(uint8_t n) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
	if (HAL_GPIO_ReadPin(KEYS_GPIO_Port, KeyPins[n])) {
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4a08      	ldr	r2, [pc, #32]	; (8001a10 <LookupKeyState+0x30>)
 80019ee:	5cd3      	ldrb	r3, [r2, r3]
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	4619      	mov	r1, r3
 80019f4:	4807      	ldr	r0, [pc, #28]	; (8001a14 <LookupKeyState+0x34>)
 80019f6:	f001 ff21 	bl	800383c <HAL_GPIO_ReadPin>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <LookupKeyState+0x24>
		return 0xff;
 8001a00:	23ff      	movs	r3, #255	; 0xff
 8001a02:	e000      	b.n	8001a06 <LookupKeyState+0x26>
	}
	return 0x00;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	080062a8 	.word	0x080062a8
 8001a14:	40020800 	.word	0x40020800

08001a18 <KeyScan>:

void KeyScan() {
 8001a18:	b590      	push	{r4, r7, lr}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
	for (uint8_t j = 0; j < 4; j++) {
 8001a1e:	2300      	movs	r3, #0
 8001a20:	71fb      	strb	r3, [r7, #7]
 8001a22:	e02f      	b.n	8001a84 <KeyScan+0x6c>
		KeyBuffer[j] = ((KeyBuffer[j] << 1) | (LookupKeyState(j) & 0x01));
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	4a1b      	ldr	r2, [pc, #108]	; (8001a94 <KeyScan+0x7c>)
 8001a28:	5cd3      	ldrb	r3, [r2, r3]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	b25c      	sxtb	r4, r3
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ffd5 	bl	80019e0 <LookupKeyState>
 8001a36:	4603      	mov	r3, r0
 8001a38:	b25b      	sxtb	r3, r3
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	b25b      	sxtb	r3, r3
 8001a40:	4323      	orrs	r3, r4
 8001a42:	b25a      	sxtb	r2, r3
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	b2d1      	uxtb	r1, r2
 8001a48:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <KeyScan+0x7c>)
 8001a4a:	54d1      	strb	r1, [r2, r3]

		if ((KeyBuffer[j] | 0xf0) == 0xff) {
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	4a11      	ldr	r2, [pc, #68]	; (8001a94 <KeyScan+0x7c>)
 8001a50:	5cd3      	ldrb	r3, [r2, r3]
 8001a52:	f063 030f 	orn	r3, r3, #15
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2bff      	cmp	r3, #255	; 0xff
 8001a5a:	d104      	bne.n	8001a66 <KeyScan+0x4e>
			KeyStates[j] = 1;
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	4a0e      	ldr	r2, [pc, #56]	; (8001a98 <KeyScan+0x80>)
 8001a60:	2101      	movs	r1, #1
 8001a62:	54d1      	strb	r1, [r2, r3]
 8001a64:	e00b      	b.n	8001a7e <KeyScan+0x66>
		} else if ((KeyBuffer[j] | 0xf0) == 0xf0) {
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <KeyScan+0x7c>)
 8001a6a:	5cd3      	ldrb	r3, [r2, r3]
 8001a6c:	f063 030f 	orn	r3, r3, #15
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2bf0      	cmp	r3, #240	; 0xf0
 8001a74:	d103      	bne.n	8001a7e <KeyScan+0x66>
			KeyStates[j] = 0;
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	4a07      	ldr	r2, [pc, #28]	; (8001a98 <KeyScan+0x80>)
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 4; j++) {
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	3301      	adds	r3, #1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d9cc      	bls.n	8001a24 <KeyScan+0xc>
		}
	}
}
 8001a8a:	bf00      	nop
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd90      	pop	{r4, r7, pc}
 8001a94:	200000a8 	.word	0x200000a8
 8001a98:	200000ac 	.word	0x200000ac

08001a9c <GetButtonDown>:
	// To machine index
	buttonIndex--;
	return KeyStates[buttonIndex];
}

bool GetButtonDown(uint8_t buttonIndex) {
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
	// To machine index
	buttonIndex--;
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	71fb      	strb	r3, [r7, #7]

	if(!KeyStates[buttonIndex]){
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	4a11      	ldr	r2, [pc, #68]	; (8001af4 <GetButtonDown+0x58>)
 8001ab0:	5cd3      	ldrb	r3, [r2, r3]
 8001ab2:	f083 0301 	eor.w	r3, r3, #1
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d003      	beq.n	8001ac4 <GetButtonDown+0x28>
		KeysUsedToBeLow[buttonIndex] = true;
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	4a0e      	ldr	r2, [pc, #56]	; (8001af8 <GetButtonDown+0x5c>)
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	54d1      	strb	r1, [r2, r3]
	}

	if (KeyStates[buttonIndex] && KeysUsedToBeLow[buttonIndex]) {
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <GetButtonDown+0x58>)
 8001ac8:	5cd3      	ldrb	r3, [r2, r3]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d00a      	beq.n	8001ae4 <GetButtonDown+0x48>
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	4a09      	ldr	r2, [pc, #36]	; (8001af8 <GetButtonDown+0x5c>)
 8001ad2:	5cd3      	ldrb	r3, [r2, r3]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d005      	beq.n	8001ae4 <GetButtonDown+0x48>
		KeysUsedToBeLow[buttonIndex] = false;
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <GetButtonDown+0x5c>)
 8001adc:	2100      	movs	r1, #0
 8001ade:	54d1      	strb	r1, [r2, r3]
		return 1;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e000      	b.n	8001ae6 <GetButtonDown+0x4a>
	}
	return 0;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	200000ac 	.word	0x200000ac
 8001af8:	200000b0 	.word	0x200000b0

08001afc <IsOverlapping>:
 */

#include "gamelogic.h"

bool IsOverlapping(short x1, short y1, short x2, short y2, short x3, short y3,
		short x4, short y4) {
 8001afc:	b490      	push	{r4, r7}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4604      	mov	r4, r0
 8001b04:	4608      	mov	r0, r1
 8001b06:	4611      	mov	r1, r2
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4623      	mov	r3, r4
 8001b0c:	80fb      	strh	r3, [r7, #6]
 8001b0e:	4603      	mov	r3, r0
 8001b10:	80bb      	strh	r3, [r7, #4]
 8001b12:	460b      	mov	r3, r1
 8001b14:	807b      	strh	r3, [r7, #2]
 8001b16:	4613      	mov	r3, r2
 8001b18:	803b      	strh	r3, [r7, #0]
	if (x1 > x4 || x3 > x2 || y1 > y4 || y3 > y2) {
 8001b1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b1e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	dc11      	bgt.n	8001b4a <IsOverlapping+0x4e>
 8001b26:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001b2a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	dc0b      	bgt.n	8001b4a <IsOverlapping+0x4e>
 8001b32:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b36:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	dc05      	bgt.n	8001b4a <IsOverlapping+0x4e>
 8001b3e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001b42:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	dd01      	ble.n	8001b4e <IsOverlapping+0x52>
		return false;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e000      	b.n	8001b50 <IsOverlapping+0x54>
	}
	return true;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc90      	pop	{r4, r7}
 8001b58:	4770      	bx	lr

08001b5a <IsFadedOutOfScene>:

bool IsFadedOutOfScene(GameObj *obj) {
 8001b5a:	b480      	push	{r7}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
	if (obj->x + obj->width * 8 < 0) {
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	7b1b      	ldrb	r3, [r3, #12]
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	ee07 3a90 	vmov	s15, r3
 8001b72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b82:	d501      	bpl.n	8001b88 <IsFadedOutOfScene+0x2e>
		return true;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e000      	b.n	8001b8a <IsFadedOutOfScene+0x30>
	} else {
		return false;
 8001b88:	2300      	movs	r3, #0
	}
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <Append>:

// Append buffer in loop, if buffers are all occupied, use the first buffer
GameObj* Append(GameObj *header, uint8_t index, short xPos, short yPos) {
 8001b96:	b480      	push	{r7}
 8001b98:	b087      	sub	sp, #28
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	4608      	mov	r0, r1
 8001ba0:	4611      	mov	r1, r2
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	72fb      	strb	r3, [r7, #11]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	813b      	strh	r3, [r7, #8]
 8001bac:	4613      	mov	r3, r2
 8001bae:	80fb      	strh	r3, [r7, #6]
	GameObj *ptr = header;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	617b      	str	r3, [r7, #20]

	// If the current pointer is occupied, look for the next pos
	while (ptr->full) {
 8001bb4:	e031      	b.n	8001c1a <Append+0x84>
		ptr = ptr->next;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	617b      	str	r3, [r7, #20]
		// Have cycled for a whole loop
		if (ptr == header) {
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d12a      	bne.n	8001c1a <Append+0x84>
			ptr->bmpAsset = header->bmpAsset;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	601a      	str	r2, [r3, #0]
			ptr->x = xPos;
 8001bcc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	edc3 7a01 	vstr	s15, [r3, #4]
			ptr->y = yPos;
 8001bde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001be2:	ee07 3a90 	vmov	s15, r3
 8001be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	edc3 7a02 	vstr	s15, [r3, #8]
			ptr->width = header->width;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	7b1a      	ldrb	r2, [r3, #12]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	731a      	strb	r2, [r3, #12]
			ptr->height = header->height;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	7b5a      	ldrb	r2, [r3, #13]
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	735a      	strb	r2, [r3, #13]
			ptr->assetSize = header->assetSize;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	7b9a      	ldrb	r2, [r3, #14]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	739a      	strb	r2, [r3, #14]
			ptr->index = index;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	7afa      	ldrb	r2, [r7, #11]
 8001c0c:	73da      	strb	r2, [r3, #15]
			ptr->full = 1;
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	2201      	movs	r2, #1
 8001c12:	741a      	strb	r2, [r3, #16]
			return header->next;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	e02c      	b.n	8001c74 <Append+0xde>
	while (ptr->full) {
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	7c1b      	ldrb	r3, [r3, #16]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1c9      	bne.n	8001bb6 <Append+0x20>
		}
	}

	ptr->bmpAsset = header->bmpAsset;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	601a      	str	r2, [r3, #0]
	ptr->x = xPos;
 8001c2a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	edc3 7a01 	vstr	s15, [r3, #4]
	ptr->y = yPos;
 8001c3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	edc3 7a02 	vstr	s15, [r3, #8]
	ptr->width = header->width;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	7b1a      	ldrb	r2, [r3, #12]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	731a      	strb	r2, [r3, #12]
	ptr->height = header->height;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	7b5a      	ldrb	r2, [r3, #13]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	735a      	strb	r2, [r3, #13]
	ptr->assetSize = header->assetSize;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	7b9a      	ldrb	r2, [r3, #14]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	739a      	strb	r2, [r3, #14]
	ptr->index = index;
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	7afa      	ldrb	r2, [r7, #11]
 8001c6a:	73da      	strb	r2, [r3, #15]
	ptr->full = 1;
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	741a      	strb	r2, [r3, #16]
	return header;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	371c      	adds	r7, #28
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <UpdateHeaderBmpIndex>:

void UpdateHeaderBmpIndex(GameObj *header, uint8_t index) {
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	70fb      	strb	r3, [r7, #3]
	header->index = index;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	78fa      	ldrb	r2, [r7, #3]
 8001c90:	73da      	strb	r2, [r3, #15]
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <DisableAll>:
			return;
	}
}

// Set all buffers to empty
void DisableAll(GameObj *header) {
 8001c9e:	b480      	push	{r7}
 8001ca0:	b085      	sub	sp, #20
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
	GameObj *ptr = header;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	60fb      	str	r3, [r7, #12]

	// If the current pointer is occupied, look for the next pos
	for (;;) {
		ptr->full = 0;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2200      	movs	r2, #0
 8001cae:	741a      	strb	r2, [r3, #16]
		ptr = ptr->next;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	60fb      	str	r3, [r7, #12]

		// Have cycled for a whole loop
		if (ptr == header)
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d000      	beq.n	8001cc0 <DisableAll+0x22>
		ptr->full = 0;
 8001cbe:	e7f4      	b.n	8001caa <DisableAll+0xc>
			return;
 8001cc0:	bf00      	nop
	}
}
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <GenLoopBuf>:

// Generate loop buffer given certain size
GameObj* GenLoopBuf(uint8_t size) {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	71fb      	strb	r3, [r7, #7]
	GameObj *head = NULL, *cyclic = NULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
	head = (GameObj*) malloc(sizeof(GameObj));
 8001cde:	2018      	movs	r0, #24
 8001ce0:	f003 f95c 	bl	8004f9c <malloc>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	60fb      	str	r3, [r7, #12]
	head->full = 0;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2200      	movs	r2, #0
 8001cec:	741a      	strb	r2, [r3, #16]
	cyclic = head;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	613b      	str	r3, [r7, #16]
 8001cf6:	e00f      	b.n	8001d18 <GenLoopBuf+0x4c>
		GameObj *body = (GameObj*) malloc(sizeof(GameObj));
 8001cf8:	2018      	movs	r0, #24
 8001cfa:	f003 f94f 	bl	8004f9c <malloc>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	60bb      	str	r3, [r7, #8]
		body->full = 0;
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2200      	movs	r2, #0
 8001d06:	741a      	strb	r2, [r3, #16]
		cyclic->next = body;
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	615a      	str	r2, [r3, #20]
		cyclic = body;
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	617b      	str	r3, [r7, #20]
	for (int i = 1; i < size; i++) {
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	3301      	adds	r3, #1
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	dbeb      	blt.n	8001cf8 <GenLoopBuf+0x2c>
	}
	cyclic->next = head;
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	615a      	str	r2, [r3, #20]
	return head;
 8001d26:	68fb      	ldr	r3, [r7, #12]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <HeaderInit>:

// Initializes the head pointer with the given values, n resets other buffers
void HeaderInit(GameObj *header, uint8_t *bmpAsset, uint8_t width,
		uint8_t height, uint8_t assetSize) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	460b      	mov	r3, r1
 8001d40:	71fb      	strb	r3, [r7, #7]
 8001d42:	4613      	mov	r3, r2
 8001d44:	71bb      	strb	r3, [r7, #6]
	GameObj *ptr = header;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	617b      	str	r3, [r7, #20]

	ptr->bmpAsset = bmpAsset;
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	68ba      	ldr	r2, [r7, #8]
 8001d4e:	601a      	str	r2, [r3, #0]
	ptr->x = 0;
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	605a      	str	r2, [r3, #4]
	ptr->y = 0;
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	f04f 0200 	mov.w	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
	ptr->width = width;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	79fa      	ldrb	r2, [r7, #7]
 8001d64:	731a      	strb	r2, [r3, #12]
	ptr->height = height;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	79ba      	ldrb	r2, [r7, #6]
 8001d6a:	735a      	strb	r2, [r3, #13]
	ptr->assetSize = assetSize;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d72:	739a      	strb	r2, [r3, #14]
	ptr->index = 0;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	2200      	movs	r2, #0
 8001d78:	73da      	strb	r2, [r3, #15]
	ptr->full = 0;
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	741a      	strb	r2, [r3, #16]

	DisableAll(ptr);
 8001d80:	6978      	ldr	r0, [r7, #20]
 8001d82:	f7ff ff8c 	bl	8001c9e <DisableAll>
}
 8001d86:	bf00      	nop
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <ShiftX>:

// Shift all buffers and return the first active pointer
GameObj* ShiftX(GameObj *header, float byX) {
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	ed87 0a00 	vstr	s0, [r7]
	GameObj *ptr = header;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	60fb      	str	r3, [r7, #12]

	// Cycle through all valid buffers once and apply the drift
	for (;;) {
		if (ptr->full) {
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	7c1b      	ldrb	r3, [r3, #16]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d009      	beq.n	8001dba <ShiftX+0x2c>
			ptr->x += byX;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dac:	edd7 7a00 	vldr	s15, [r7]
 8001db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	edc3 7a01 	vstr	s15, [r3, #4]
		}
		// Have cycled through the buffer
		if (!ptr->next->full || ptr->next == header)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	7c1b      	ldrb	r3, [r3, #16]
 8001dc0:	f083 0301 	eor.w	r3, r3, #1
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d108      	bne.n	8001ddc <ShiftX+0x4e>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d003      	beq.n	8001ddc <ShiftX+0x4e>
			break;
		ptr = ptr->next;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	60fb      	str	r3, [r7, #12]
		if (ptr->full) {
 8001dda:	e7e0      	b.n	8001d9e <ShiftX+0x10>
	}

	ptr = header;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	60fb      	str	r3, [r7, #12]
	// Return the first available buffer, if no buf is available, return header
	while (IsFadedOutOfScene(ptr)) {
 8001de0:	e012      	b.n	8001e08 <ShiftX+0x7a>
		ptr->full = 0;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2200      	movs	r2, #0
 8001de6:	741a      	strb	r2, [r3, #16]
		if (!ptr->next->full || ptr->next == header) {
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	7c1b      	ldrb	r3, [r3, #16]
 8001dee:	f083 0301 	eor.w	r3, r3, #1
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10d      	bne.n	8001e14 <ShiftX+0x86>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	695b      	ldr	r3, [r3, #20]
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d008      	beq.n	8001e14 <ShiftX+0x86>
			break;
		}
		ptr = ptr->next;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	60fb      	str	r3, [r7, #12]
	while (IsFadedOutOfScene(ptr)) {
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f7ff fea6 	bl	8001b5a <IsFadedOutOfScene>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1e6      	bne.n	8001de2 <ShiftX+0x54>
	}
	return ptr;
 8001e14:	68fb      	ldr	r3, [r7, #12]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <DisableCurrent>:

GameObj* DisableCurrent(GameObj *header) {
 8001e1e:	b480      	push	{r7}
 8001e20:	b085      	sub	sp, #20
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
	GameObj *ptr = header;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	60fb      	str	r3, [r7, #12]
	ptr->full = 0;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	741a      	strb	r2, [r3, #16]

//	while (!ptr->next->full) {
//		ptr = ptr->next;
//	}

	return ptr;
 8001e30:	68fb      	ldr	r3, [r7, #12]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <ImgIndexRightShift>:

void ImgIndexRightShift(GameObj *header, bool disableWhenEnd) {
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	460b      	mov	r3, r1
 8001e48:	70fb      	strb	r3, [r7, #3]
	if (header->index < header->assetSize - 1) {
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7bdb      	ldrb	r3, [r3, #15]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	7b9b      	ldrb	r3, [r3, #14]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	429a      	cmp	r2, r3
 8001e58:	da06      	bge.n	8001e68 <ImgIndexRightShift+0x2a>
		header->index++;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	7bdb      	ldrb	r3, [r3, #15]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	73da      	strb	r2, [r3, #15]
		return;
 8001e66:	e008      	b.n	8001e7a <ImgIndexRightShift+0x3c>
	}
	if (disableWhenEnd) {
 8001e68:	78fb      	ldrb	r3, [r7, #3]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d005      	beq.n	8001e7a <ImgIndexRightShift+0x3c>
		header->index = 0;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	73da      	strb	r2, [r3, #15]
		DisableCurrent(header);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ffd2 	bl	8001e1e <DisableCurrent>
	}

}
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <Random>:

short Random(unsigned long seed, short lowerLim, short upperLim) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	807b      	strh	r3, [r7, #2]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	803b      	strh	r3, [r7, #0]
	srand(seed);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f003 f973 	bl	800517c <srand>
	return rand() % (upperLim - lowerLim + 1) + lowerLim;
 8001e96:	f003 f99f 	bl	80051d8 <rand>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001ea0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ea4:	1acb      	subs	r3, r1, r3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	fb92 f1f3 	sdiv	r1, r2, r3
 8001eac:	fb01 f303 	mul.w	r3, r1, r3
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	b21b      	sxth	r3, r3
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	0000      	movs	r0, r0
	...

08001ec8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eca:	b08d      	sub	sp, #52	; 0x34
 8001ecc:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ece:	f001 f989 	bl	80031e4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001ed2:	f000 fd69 	bl	80029a8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001ed6:	f000 fea5 	bl	8002c24 <MX_GPIO_Init>
	MX_SPI1_Init();
 8001eda:	f000 fdcf 	bl	8002a7c <MX_SPI1_Init>
	MX_TIM1_Init();
 8001ede:	f000 fe03 	bl	8002ae8 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001ee2:	f000 fe53 	bl	8002b8c <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 8001ee6:	4893      	ldr	r0, [pc, #588]	; (8002134 <main+0x26c>)
 8001ee8:	f002 fc38 	bl	800475c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8001eec:	4892      	ldr	r0, [pc, #584]	; (8002138 <main+0x270>)
 8001eee:	f002 fc35 	bl	800475c <HAL_TIM_Base_Start_IT>

	// ALL GPIO AND BUSES MUST BE INITED BEFORE CALL THIS FUNCTION
	LCD_Init(&MemDisp, &hspi1, GPIOA, CS_Pin);
 8001ef2:	2310      	movs	r3, #16
 8001ef4:	4a91      	ldr	r2, [pc, #580]	; (800213c <main+0x274>)
 8001ef6:	4992      	ldr	r1, [pc, #584]	; (8002140 <main+0x278>)
 8001ef8:	4892      	ldr	r0, [pc, #584]	; (8002144 <main+0x27c>)
 8001efa:	f7ff f869 	bl	8000fd0 <LCD_Init>

	GameObj *dinoHeader = GenLoopBuf(1);
 8001efe:	2001      	movs	r0, #1
 8001f00:	f7ff fee4 	bl	8001ccc <GenLoopBuf>
 8001f04:	61f8      	str	r0, [r7, #28]
	GameObj *fireHeader = GenLoopBuf(1);
 8001f06:	2001      	movs	r0, #1
 8001f08:	f7ff fee0 	bl	8001ccc <GenLoopBuf>
 8001f0c:	61b8      	str	r0, [r7, #24]
	GameObj *lavaHeader = GenLoopBuf(2);
 8001f0e:	2002      	movs	r0, #2
 8001f10:	f7ff fedc 	bl	8001ccc <GenLoopBuf>
 8001f14:	6178      	str	r0, [r7, #20]
	GameObj *cloudHeader = GenLoopBuf(2);
 8001f16:	2002      	movs	r0, #2
 8001f18:	f7ff fed8 	bl	8001ccc <GenLoopBuf>
 8001f1c:	6138      	str	r0, [r7, #16]
	GameObj *plantHeader = GenLoopBuf(2);
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f7ff fed4 	bl	8001ccc <GenLoopBuf>
 8001f24:	60f8      	str	r0, [r7, #12]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		isJumping = 0, flipStatus = 0;
 8001f26:	4b88      	ldr	r3, [pc, #544]	; (8002148 <main+0x280>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
 8001f2c:	4b87      	ldr	r3, [pc, #540]	; (800214c <main+0x284>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	701a      	strb	r2, [r3, #0]
		nextPlantTickDel = 0, nextCloudTickDel = 0;
 8001f32:	4b87      	ldr	r3, [pc, #540]	; (8002150 <main+0x288>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	801a      	strh	r2, [r3, #0]
 8001f38:	4b86      	ldr	r3, [pc, #536]	; (8002154 <main+0x28c>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	801a      	strh	r2, [r3, #0]
		plantSubTick = 0, cloudSubTick = 0;
 8001f3e:	4b86      	ldr	r3, [pc, #536]	; (8002158 <main+0x290>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	4b85      	ldr	r3, [pc, #532]	; (800215c <main+0x294>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
		groundLength = 29;
 8001f4a:	4b85      	ldr	r3, [pc, #532]	; (8002160 <main+0x298>)
 8001f4c:	221d      	movs	r2, #29
 8001f4e:	701a      	strb	r2, [r3, #0]
		tick = -50;
 8001f50:	4b84      	ldr	r3, [pc, #528]	; (8002164 <main+0x29c>)
 8001f52:	f06f 0231 	mvn.w	r2, #49	; 0x31
 8001f56:	601a      	str	r2, [r3, #0]
		overallSpeed = 1;
 8001f58:	4b83      	ldr	r3, [pc, #524]	; (8002168 <main+0x2a0>)
 8001f5a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f5e:	601a      	str	r2, [r3, #0]
		dinoHeader->y = dinoGroundPos;
 8001f60:	4a82      	ldr	r2, [pc, #520]	; (800216c <main+0x2a4>)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	609a      	str	r2, [r3, #8]

		HeaderInit(dinoHeader, (uint8_t*) DinoAssets, 3, 22, 7);
 8001f66:	2307      	movs	r3, #7
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2316      	movs	r3, #22
 8001f6c:	2203      	movs	r2, #3
 8001f6e:	4980      	ldr	r1, [pc, #512]	; (8002170 <main+0x2a8>)
 8001f70:	69f8      	ldr	r0, [r7, #28]
 8001f72:	f7ff fedd 	bl	8001d30 <HeaderInit>
		HeaderInit(fireHeader, (uint8_t*) FireAssets, 9, 25, 2);
 8001f76:	2302      	movs	r3, #2
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	2319      	movs	r3, #25
 8001f7c:	2209      	movs	r2, #9
 8001f7e:	497d      	ldr	r1, [pc, #500]	; (8002174 <main+0x2ac>)
 8001f80:	69b8      	ldr	r0, [r7, #24]
 8001f82:	f7ff fed5 	bl	8001d30 <HeaderInit>
		HeaderInit(cloudHeader, (uint8_t*) CloudAssets, 6, 14, 1);
 8001f86:	2301      	movs	r3, #1
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	230e      	movs	r3, #14
 8001f8c:	2206      	movs	r2, #6
 8001f8e:	497a      	ldr	r1, [pc, #488]	; (8002178 <main+0x2b0>)
 8001f90:	6938      	ldr	r0, [r7, #16]
 8001f92:	f7ff fecd 	bl	8001d30 <HeaderInit>
		HeaderInit(plantHeader, (uint8_t*) PlantAssets, 2, 22, 7);
 8001f96:	2307      	movs	r3, #7
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	2316      	movs	r3, #22
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	4977      	ldr	r1, [pc, #476]	; (800217c <main+0x2b4>)
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f7ff fec5 	bl	8001d30 <HeaderInit>
		HeaderInit(lavaHeader, (uint8_t*) LavaAssets, 12, 7, 4);
 8001fa6:	2304      	movs	r3, #4
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2307      	movs	r3, #7
 8001fac:	220c      	movs	r2, #12
 8001fae:	4974      	ldr	r1, [pc, #464]	; (8002180 <main+0x2b8>)
 8001fb0:	6978      	ldr	r0, [r7, #20]
 8001fb2:	f7ff febd 	bl	8001d30 <HeaderInit>

		dinoHeader = Append(dinoHeader, DinoNormalStand, 4, dinoGroundPos);
 8001fb6:	eddf 7a73 	vldr	s15, [pc, #460]	; 8002184 <main+0x2bc>
 8001fba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fbe:	ee17 3a90 	vmov	r3, s15
 8001fc2:	b21b      	sxth	r3, r3
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	69f8      	ldr	r0, [r7, #28]
 8001fca:	f7ff fde4 	bl	8001b96 <Append>
 8001fce:	61f8      	str	r0, [r7, #28]
		fireHeader = Append(fireHeader, CloudNormal, 24, 52);
 8001fd0:	2334      	movs	r3, #52	; 0x34
 8001fd2:	2218      	movs	r2, #24
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	69b8      	ldr	r0, [r7, #24]
 8001fd8:	f7ff fddd 	bl	8001b96 <Append>
 8001fdc:	61b8      	str	r0, [r7, #24]

		LCD_Fill(flipStatus);
 8001fde:	4b5b      	ldr	r3, [pc, #364]	; (800214c <main+0x284>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fc4a 	bl	800187c <LCD_Fill>
		LCD_DrawLine(77, 0, 29, DRAWMODE_ADD, flipStatus);
 8001fe8:	4b58      	ldr	r3, [pc, #352]	; (800214c <main+0x284>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	2300      	movs	r3, #0
 8001ff0:	221d      	movs	r2, #29
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	204d      	movs	r0, #77	; 0x4d
 8001ff6:	f7ff fb1b 	bl	8001630 <LCD_DrawLine>
		LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10, DRAWMODE_CULL,
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002000:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8002004:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002008:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800200c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002010:	793b      	ldrb	r3, [r7, #4]
 8002012:	b2d8      	uxtb	r0, r3
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	edd3 7a01 	vldr	s15, [r3, #4]
 800201a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800201e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002022:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002026:	4b49      	ldr	r3, [pc, #292]	; (800214c <main+0x284>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	2301      	movs	r3, #1
 800202e:	220a      	movs	r2, #10
 8002030:	ee17 1a90 	vmov	r1, s15
 8002034:	f7ff fafc 	bl	8001630 <LCD_DrawLine>
				flipStatus);
		LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 8002038:	4b44      	ldr	r3, [pc, #272]	; (800214c <main+0x284>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2200      	movs	r2, #0
 800203e:	2100      	movs	r1, #0
 8002040:	69f8      	ldr	r0, [r7, #28]
 8002042:	f7ff f8f5 	bl	8001230 <LCD_LoadObjs>

		LCD_Print("\t\t\t\tdev\tbuild", 2, 85, DRAWMODE_ADD,
 8002046:	4b41      	ldr	r3, [pc, #260]	; (800214c <main+0x284>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	2300      	movs	r3, #0
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	2300      	movs	r3, #0
 8002052:	2255      	movs	r2, #85	; 0x55
 8002054:	2102      	movs	r1, #2
 8002056:	484c      	ldr	r0, [pc, #304]	; (8002188 <main+0x2c0>)
 8002058:	f7ff fc28 	bl	80018ac <LCD_Print>
		REPEATMODE_NONE, flipStatus);

		LCD_UpdateFull(&MemDisp);
 800205c:	4839      	ldr	r0, [pc, #228]	; (8002144 <main+0x27c>)
 800205e:	f7ff f819 	bl	8001094 <LCD_UpdateFull>
		while (!GetButtonDown(JUMP_BUTTON))
 8002062:	bf00      	nop
 8002064:	2004      	movs	r0, #4
 8002066:	f7ff fd19 	bl	8001a9c <GetButtonDown>
 800206a:	4603      	mov	r3, r0
 800206c:	f083 0301 	eor.w	r3, r3, #1
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f6      	bne.n	8002064 <main+0x19c>
			;
		dinoVel = initVel;
 8002076:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800207a:	4b44      	ldr	r3, [pc, #272]	; (800218c <main+0x2c4>)
 800207c:	601a      	str	r2, [r3, #0]
		isJumping = 1;
 800207e:	4b32      	ldr	r3, [pc, #200]	; (8002148 <main+0x280>)
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]

		/// THE TICK LOOP
		while (1) {
			// Day and night invertion
			flipStatus = ((tick / 800) % 3 == 2) ? 1 : 0;
 8002084:	4b37      	ldr	r3, [pc, #220]	; (8002164 <main+0x29c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a41      	ldr	r2, [pc, #260]	; (8002190 <main+0x2c8>)
 800208a:	fb82 1203 	smull	r1, r2, r2, r3
 800208e:	1212      	asrs	r2, r2, #8
 8002090:	17db      	asrs	r3, r3, #31
 8002092:	1ad1      	subs	r1, r2, r3
 8002094:	4b3f      	ldr	r3, [pc, #252]	; (8002194 <main+0x2cc>)
 8002096:	fb83 3201 	smull	r3, r2, r3, r1
 800209a:	17cb      	asrs	r3, r1, #31
 800209c:	1ad2      	subs	r2, r2, r3
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	1aca      	subs	r2, r1, r3
 80020a6:	2a02      	cmp	r2, #2
 80020a8:	bf0c      	ite	eq
 80020aa:	2301      	moveq	r3, #1
 80020ac:	2300      	movne	r3, #0
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	4b26      	ldr	r3, [pc, #152]	; (800214c <main+0x284>)
 80020b2:	701a      	strb	r2, [r3, #0]

			if (GetButtonDown(JUMP_BUTTON) && !isJumping) {
 80020b4:	2004      	movs	r0, #4
 80020b6:	f7ff fcf1 	bl	8001a9c <GetButtonDown>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00d      	beq.n	80020dc <main+0x214>
 80020c0:	4b21      	ldr	r3, [pc, #132]	; (8002148 <main+0x280>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	f083 0301 	eor.w	r3, r3, #1
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d006      	beq.n	80020dc <main+0x214>
				dinoVel = initVel;
 80020ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020d2:	4b2e      	ldr	r3, [pc, #184]	; (800218c <main+0x2c4>)
 80020d4:	601a      	str	r2, [r3, #0]
				isJumping = 1;
 80020d6:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <main+0x280>)
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]
			}

			if (isJumping) {
 80020dc:	4b1a      	ldr	r3, [pc, #104]	; (8002148 <main+0x280>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d05b      	beq.n	800219c <main+0x2d4>
				// Dino in air
				if (dinoHeader->y <= dinoGroundPos) {
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80020ea:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002184 <main+0x2bc>
 80020ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f6:	d815      	bhi.n	8002124 <main+0x25c>

					dinoHeader->y -= dinoVel;
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	ed93 7a02 	vldr	s14, [r3, #8]
 80020fe:	4b23      	ldr	r3, [pc, #140]	; (800218c <main+0x2c4>)
 8002100:	edd3 7a00 	vldr	s15, [r3]
 8002104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	edc3 7a02 	vstr	s15, [r3, #8]
					dinoVel -= gravity;
 800210e:	4b1f      	ldr	r3, [pc, #124]	; (800218c <main+0x2c4>)
 8002110:	edd3 7a00 	vldr	s15, [r3]
 8002114:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002198 <main+0x2d0>
 8002118:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800211c:	4b1b      	ldr	r3, [pc, #108]	; (800218c <main+0x2c4>)
 800211e:	edc3 7a00 	vstr	s15, [r3]
 8002122:	e03e      	b.n	80021a2 <main+0x2da>
				}
				// Landed
				else {

					isJumping = 0;
 8002124:	4b08      	ldr	r3, [pc, #32]	; (8002148 <main+0x280>)
 8002126:	2200      	movs	r2, #0
 8002128:	701a      	strb	r2, [r3, #0]
					dinoHeader->y = dinoGroundPos;
 800212a:	4a10      	ldr	r2, [pc, #64]	; (800216c <main+0x2a4>)
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	e037      	b.n	80021a2 <main+0x2da>
 8002132:	bf00      	nop
 8002134:	2000010c 	.word	0x2000010c
 8002138:	20000154 	.word	0x20000154
 800213c:	40020000 	.word	0x40020000
 8002140:	200000b4 	.word	0x200000b4
 8002144:	2000019c 	.word	0x2000019c
 8002148:	200001ac 	.word	0x200001ac
 800214c:	200001ad 	.word	0x200001ad
 8002150:	200001ae 	.word	0x200001ae
 8002154:	200001b0 	.word	0x200001b0
 8002158:	200001b8 	.word	0x200001b8
 800215c:	200001bc 	.word	0x200001bc
 8002160:	200001c4 	.word	0x200001c4
 8002164:	200001b4 	.word	0x200001b4
 8002168:	200001c8 	.word	0x200001c8
 800216c:	42680000 	.word	0x42680000
 8002170:	08006434 	.word	0x08006434
 8002174:	08006604 	.word	0x08006604
 8002178:	080062ac 	.word	0x080062ac
 800217c:	08006300 	.word	0x08006300
 8002180:	080067c8 	.word	0x080067c8
 8002184:	42680000 	.word	0x42680000
 8002188:	08006298 	.word	0x08006298
 800218c:	200001a8 	.word	0x200001a8
 8002190:	51eb851f 	.word	0x51eb851f
 8002194:	55555556 	.word	0x55555556
 8002198:	3d75c28f 	.word	0x3d75c28f
				}
			} else {

				dinoHeader->y = dinoGroundPos;
 800219c:	4a6c      	ldr	r2, [pc, #432]	; (8002350 <main+0x488>)
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	609a      	str	r2, [r3, #8]
			}

			// Plant generation
			if (tick - plantSubTick == nextPlantTickDel) {
 80021a2:	4b6c      	ldr	r3, [pc, #432]	; (8002354 <main+0x48c>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	4b6c      	ldr	r3, [pc, #432]	; (8002358 <main+0x490>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	4a6b      	ldr	r2, [pc, #428]	; (800235c <main+0x494>)
 80021ae:	8812      	ldrh	r2, [r2, #0]
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d116      	bne.n	80021e2 <main+0x31a>
				plantHeader = Append(plantHeader, PlantNormal, 96, 59);
 80021b4:	233b      	movs	r3, #59	; 0x3b
 80021b6:	2260      	movs	r2, #96	; 0x60
 80021b8:	2100      	movs	r1, #0
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f7ff fceb 	bl	8001b96 <Append>
 80021c0:	60f8      	str	r0, [r7, #12]
				nextPlantTickDel = Random(tick, 80, 330);
 80021c2:	4b64      	ldr	r3, [pc, #400]	; (8002354 <main+0x48c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80021ca:	2150      	movs	r1, #80	; 0x50
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff fe57 	bl	8001e80 <Random>
 80021d2:	4603      	mov	r3, r0
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	4b61      	ldr	r3, [pc, #388]	; (800235c <main+0x494>)
 80021d8:	801a      	strh	r2, [r3, #0]
				plantSubTick = tick;
 80021da:	4b5e      	ldr	r3, [pc, #376]	; (8002354 <main+0x48c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a5e      	ldr	r2, [pc, #376]	; (8002358 <main+0x490>)
 80021e0:	6013      	str	r3, [r2, #0]
			}
			// Cloud generation
			if (tick - cloudSubTick == nextCloudTickDel) {
 80021e2:	4b5c      	ldr	r3, [pc, #368]	; (8002354 <main+0x48c>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	4b5e      	ldr	r3, [pc, #376]	; (8002360 <main+0x498>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	4a5d      	ldr	r2, [pc, #372]	; (8002364 <main+0x49c>)
 80021ee:	8812      	ldrh	r2, [r2, #0]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d11e      	bne.n	8002232 <main+0x36a>
				cloudHeader = Append(cloudHeader, CloudNormal, 96,
 80021f4:	4b57      	ldr	r3, [pc, #348]	; (8002354 <main+0x48c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2214      	movs	r2, #20
 80021fa:	210c      	movs	r1, #12
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff fe3f 	bl	8001e80 <Random>
 8002202:	4603      	mov	r3, r0
 8002204:	2260      	movs	r2, #96	; 0x60
 8002206:	2100      	movs	r1, #0
 8002208:	6938      	ldr	r0, [r7, #16]
 800220a:	f7ff fcc4 	bl	8001b96 <Append>
 800220e:	6138      	str	r0, [r7, #16]
						Random(tick, 12, 20));
				nextCloudTickDel = Random(tick, 1200, 2000);
 8002210:	4b50      	ldr	r3, [pc, #320]	; (8002354 <main+0x48c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002218:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fe2f 	bl	8001e80 <Random>
 8002222:	4603      	mov	r3, r0
 8002224:	b29a      	uxth	r2, r3
 8002226:	4b4f      	ldr	r3, [pc, #316]	; (8002364 <main+0x49c>)
 8002228:	801a      	strh	r2, [r3, #0]
				cloudSubTick = tick;
 800222a:	4b4a      	ldr	r3, [pc, #296]	; (8002354 <main+0x48c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a4c      	ldr	r2, [pc, #304]	; (8002360 <main+0x498>)
 8002230:	6013      	str	r3, [r2, #0]
			}

			LCD_Fill(flipStatus);
 8002232:	4b4d      	ldr	r3, [pc, #308]	; (8002368 <main+0x4a0>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fb20 	bl	800187c <LCD_Fill>

			// Draw ground
			if (groundLength < 96) {
 800223c:	4b4b      	ldr	r3, [pc, #300]	; (800236c <main+0x4a4>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b5f      	cmp	r3, #95	; 0x5f
 8002242:	d810      	bhi.n	8002266 <main+0x39e>
				LCD_DrawLine(77, 0, groundLength, DRAWMODE_ADD, flipStatus);
 8002244:	4b49      	ldr	r3, [pc, #292]	; (800236c <main+0x4a4>)
 8002246:	781a      	ldrb	r2, [r3, #0]
 8002248:	4b47      	ldr	r3, [pc, #284]	; (8002368 <main+0x4a0>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2300      	movs	r3, #0
 8002250:	2100      	movs	r1, #0
 8002252:	204d      	movs	r0, #77	; 0x4d
 8002254:	f7ff f9ec 	bl	8001630 <LCD_DrawLine>
				groundLength++;
 8002258:	4b44      	ldr	r3, [pc, #272]	; (800236c <main+0x4a4>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	3301      	adds	r3, #1
 800225e:	b2da      	uxtb	r2, r3
 8002260:	4b42      	ldr	r3, [pc, #264]	; (800236c <main+0x4a4>)
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	e008      	b.n	8002278 <main+0x3b0>
			} else {
				// Reset canvas
				LCD_DrawLine(77, 0, 96, DRAWMODE_ADD, flipStatus);
 8002266:	4b40      	ldr	r3, [pc, #256]	; (8002368 <main+0x4a0>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	2300      	movs	r3, #0
 800226e:	2260      	movs	r2, #96	; 0x60
 8002270:	2100      	movs	r1, #0
 8002272:	204d      	movs	r0, #77	; 0x4d
 8002274:	f7ff f9dc 	bl	8001630 <LCD_DrawLine>
			}

			// Ground objs shift
			plantHeader = ShiftX(plantHeader, -1 * overallSpeed);
 8002278:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <main+0x4a8>)
 800227a:	edd3 7a00 	vldr	s15, [r3]
 800227e:	eef1 7a67 	vneg.f32	s15, s15
 8002282:	eeb0 0a67 	vmov.f32	s0, s15
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f7ff fd81 	bl	8001d8e <ShiftX>
 800228c:	60f8      	str	r0, [r7, #12]
			lavaHeader = ShiftX(lavaHeader, -1 * overallSpeed);
 800228e:	4b38      	ldr	r3, [pc, #224]	; (8002370 <main+0x4a8>)
 8002290:	edd3 7a00 	vldr	s15, [r3]
 8002294:	eef1 7a67 	vneg.f32	s15, s15
 8002298:	eeb0 0a67 	vmov.f32	s0, s15
 800229c:	6978      	ldr	r0, [r7, #20]
 800229e:	f7ff fd76 	bl	8001d8e <ShiftX>
 80022a2:	6178      	str	r0, [r7, #20]
			// Air objs shift
			cloudHeader = ShiftX(cloudHeader, -0.1 * overallSpeed);
 80022a4:	4b32      	ldr	r3, [pc, #200]	; (8002370 <main+0x4a8>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe f955 	bl	8000558 <__aeabi_f2d>
 80022ae:	a326      	add	r3, pc, #152	; (adr r3, 8002348 <main+0x480>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	f7fe f9a8 	bl	8000608 <__aeabi_dmul>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fc84 	bl	8000bcc <__aeabi_d2f>
 80022c4:	4603      	mov	r3, r0
 80022c6:	ee00 3a10 	vmov	s0, r3
 80022ca:	6938      	ldr	r0, [r7, #16]
 80022cc:	f7ff fd5f 	bl	8001d8e <ShiftX>
 80022d0:	6138      	str	r0, [r7, #16]

			// Culling masks
			ptr = plantHeader;
 80022d2:	4a28      	ldr	r2, [pc, #160]	; (8002374 <main+0x4ac>)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 80022d8:	4b26      	ldr	r3, [pc, #152]	; (8002374 <main+0x4ac>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	7c1b      	ldrb	r3, [r3, #16]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d01c      	beq.n	800231c <main+0x454>
					for (uint8_t y = 71; y <= 77; y++) {
 80022e2:	2347      	movs	r3, #71	; 0x47
 80022e4:	72fb      	strb	r3, [r7, #11]
 80022e6:	e016      	b.n	8002316 <main+0x44e>
						LCD_DrawLine(y, ptr->x + 2, 6, DRAWMODE_CULL,
 80022e8:	4b22      	ldr	r3, [pc, #136]	; (8002374 <main+0x4ac>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	edd3 7a01 	vldr	s15, [r3, #4]
 80022f0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80022f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022fc:	4b1a      	ldr	r3, [pc, #104]	; (8002368 <main+0x4a0>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	7af8      	ldrb	r0, [r7, #11]
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	2301      	movs	r3, #1
 8002306:	2206      	movs	r2, #6
 8002308:	ee17 1a90 	vmov	r1, s15
 800230c:	f7ff f990 	bl	8001630 <LCD_DrawLine>
					for (uint8_t y = 71; y <= 77; y++) {
 8002310:	7afb      	ldrb	r3, [r7, #11]
 8002312:	3301      	adds	r3, #1
 8002314:	72fb      	strb	r3, [r7, #11]
 8002316:	7afb      	ldrb	r3, [r7, #11]
 8002318:	2b4d      	cmp	r3, #77	; 0x4d
 800231a:	d9e5      	bls.n	80022e8 <main+0x420>
								flipStatus);
					}
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 800231c:	4b15      	ldr	r3, [pc, #84]	; (8002374 <main+0x4ac>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	7c1b      	ldrb	r3, [r3, #16]
 8002324:	f083 0301 	eor.w	r3, r3, #1
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d124      	bne.n	8002378 <main+0x4b0>
 800232e:	4b11      	ldr	r3, [pc, #68]	; (8002374 <main+0x4ac>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	429a      	cmp	r2, r3
 8002338:	d01e      	beq.n	8002378 <main+0x4b0>
					break;
				}
				ptr = ptr->next;
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <main+0x4ac>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <main+0x4ac>)
 8002342:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 8002344:	e7c8      	b.n	80022d8 <main+0x410>
 8002346:	bf00      	nop
 8002348:	9999999a 	.word	0x9999999a
 800234c:	bfb99999 	.word	0xbfb99999
 8002350:	42680000 	.word	0x42680000
 8002354:	200001b4 	.word	0x200001b4
 8002358:	200001b8 	.word	0x200001b8
 800235c:	200001ae 	.word	0x200001ae
 8002360:	200001bc 	.word	0x200001bc
 8002364:	200001b0 	.word	0x200001b0
 8002368:	200001ad 	.word	0x200001ad
 800236c:	200001c4 	.word	0x200001c4
 8002370:	200001c8 	.word	0x200001c8
 8002374:	200001cc 	.word	0x200001cc
			}
			LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	edd3 7a02 	vldr	s15, [r3, #8]
 800237e:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8002382:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238a:	edc7 7a01 	vstr	s15, [r7, #4]
 800238e:	793b      	ldrb	r3, [r7, #4]
 8002390:	b2d8      	uxtb	r0, r3
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	edd3 7a01 	vldr	s15, [r3, #4]
 8002398:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800239c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023a4:	4b7a      	ldr	r3, [pc, #488]	; (8002590 <main+0x6c8>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	2301      	movs	r3, #1
 80023ac:	220a      	movs	r2, #10
 80023ae:	ee17 1a90 	vmov	r1, s15
 80023b2:	f7ff f93d 	bl	8001630 <LCD_DrawLine>
			DRAWMODE_CULL, flipStatus);

			// Render fire
			if (!isJumping) {
 80023b6:	4b77      	ldr	r3, [pc, #476]	; (8002594 <main+0x6cc>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	f083 0301 	eor.w	r3, r3, #1
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d010      	beq.n	80023e6 <main+0x51e>
				if (GetButtonDown(FIRE_BUTTON)) {
 80023c4:	2003      	movs	r0, #3
 80023c6:	f7ff fb69 	bl	8001a9c <GetButtonDown>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <main+0x51e>
					fireSubTick = fireTickLength;
 80023d0:	2314      	movs	r3, #20
 80023d2:	461a      	mov	r2, r3
 80023d4:	4b70      	ldr	r3, [pc, #448]	; (8002598 <main+0x6d0>)
 80023d6:	601a      	str	r2, [r3, #0]
					lavaHeader = Append(lavaHeader, 0, 57, 70);
 80023d8:	2346      	movs	r3, #70	; 0x46
 80023da:	2239      	movs	r2, #57	; 0x39
 80023dc:	2100      	movs	r1, #0
 80023de:	6978      	ldr	r0, [r7, #20]
 80023e0:	f7ff fbd9 	bl	8001b96 <Append>
 80023e4:	6178      	str	r0, [r7, #20]
				}
			}

			if (fireSubTick > 0) {
 80023e6:	4b6c      	ldr	r3, [pc, #432]	; (8002598 <main+0x6d0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	dd2b      	ble.n	8002446 <main+0x57e>
				fireSubTick--;
 80023ee:	4b6a      	ldr	r3, [pc, #424]	; (8002598 <main+0x6d0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	4a68      	ldr	r2, [pc, #416]	; (8002598 <main+0x6d0>)
 80023f6:	6013      	str	r3, [r2, #0]

				if (!isJumping) {
 80023f8:	4b66      	ldr	r3, [pc, #408]	; (8002594 <main+0x6cc>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	f083 0301 	eor.w	r3, r3, #1
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d01f      	beq.n	8002446 <main+0x57e>
					UpdateHeaderBmpIndex(fireHeader,
							((fireTickLength - fireSubTick)
 8002406:	2314      	movs	r3, #20
 8002408:	4a63      	ldr	r2, [pc, #396]	; (8002598 <main+0x6d0>)
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	1a9b      	subs	r3, r3, r2
									/ (int) (12 / overallSpeed)) % 2);
 800240e:	4a63      	ldr	r2, [pc, #396]	; (800259c <main+0x6d4>)
 8002410:	ed92 7a00 	vldr	s14, [r2]
 8002414:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800241c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002420:	ee17 2a90 	vmov	r2, s15
 8002424:	fbb3 f3f2 	udiv	r3, r3, r2
					UpdateHeaderBmpIndex(fireHeader,
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	b2db      	uxtb	r3, r3
 8002430:	4619      	mov	r1, r3
 8002432:	69b8      	ldr	r0, [r7, #24]
 8002434:	f7ff fc24 	bl	8001c80 <UpdateHeaderBmpIndex>
					LCD_LoadObjs(fireHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002438:	4b55      	ldr	r3, [pc, #340]	; (8002590 <main+0x6c8>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2200      	movs	r2, #0
 800243e:	2100      	movs	r1, #0
 8002440:	69b8      	ldr	r0, [r7, #24]
 8002442:	f7fe fef5 	bl	8001230 <LCD_LoadObjs>
							flipStatus);
				}
			}

			UpdateHeaderBmpIndex(lavaHeader,
					(tick / (int) (16 / overallSpeed)) % 4);
 8002446:	4b56      	ldr	r3, [pc, #344]	; (80025a0 <main+0x6d8>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a54      	ldr	r2, [pc, #336]	; (800259c <main+0x6d4>)
 800244c:	ed92 7a00 	vldr	s14, [r2]
 8002450:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002458:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800245c:	ee17 2a90 	vmov	r2, s15
 8002460:	fb93 f3f2 	sdiv	r3, r3, r2
 8002464:	425a      	negs	r2, r3
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	f002 0203 	and.w	r2, r2, #3
 800246e:	bf58      	it	pl
 8002470:	4253      	negpl	r3, r2
			UpdateHeaderBmpIndex(lavaHeader,
 8002472:	b2db      	uxtb	r3, r3
 8002474:	4619      	mov	r1, r3
 8002476:	6978      	ldr	r0, [r7, #20]
 8002478:	f7ff fc02 	bl	8001c80 <UpdateHeaderBmpIndex>
			LCD_LoadObjs(lavaHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 800247c:	4b44      	ldr	r3, [pc, #272]	; (8002590 <main+0x6c8>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2200      	movs	r2, #0
 8002482:	2100      	movs	r1, #0
 8002484:	6978      	ldr	r0, [r7, #20]
 8002486:	f7fe fed3 	bl	8001230 <LCD_LoadObjs>

			LCD_LoadObjs(plantHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 800248a:	4b41      	ldr	r3, [pc, #260]	; (8002590 <main+0x6c8>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2200      	movs	r2, #0
 8002490:	2100      	movs	r1, #0
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f7fe fecc 	bl	8001230 <LCD_LoadObjs>
					flipStatus);

			LCD_LoadObjs(cloudHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002498:	4b3d      	ldr	r3, [pc, #244]	; (8002590 <main+0x6c8>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2200      	movs	r2, #0
 800249e:	2100      	movs	r1, #0
 80024a0:	6938      	ldr	r0, [r7, #16]
 80024a2:	f7fe fec5 	bl	8001230 <LCD_LoadObjs>
					flipStatus);

			// Loop through plants, check death
			ptr = plantHeader;
 80024a6:	4a3f      	ldr	r2, [pc, #252]	; (80025a4 <main+0x6dc>)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6013      	str	r3, [r2, #0]
			for (;;) {
				if (ptr->full) {
 80024ac:	4b3d      	ldr	r3, [pc, #244]	; (80025a4 <main+0x6dc>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	7c1b      	ldrb	r3, [r3, #16]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d057      	beq.n	8002566 <main+0x69e>
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80024bc:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80024c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024c8:	ee17 3a90 	vmov	r3, s15
 80024cc:	b218      	sxth	r0, r3
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80024d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024d8:	ee17 3a90 	vmov	r3, s15
 80024dc:	b219      	sxth	r1, r3
							dinoHeader->x + 23 - 7, dinoHeader->y + 21 - 4,
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80024e4:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 80024e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024ec:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80024f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 80024f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024f8:	ee17 3a90 	vmov	r3, s15
 80024fc:	b21c      	sxth	r4, r3
							dinoHeader->x + 23 - 7, dinoHeader->y + 21 - 4,
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	edd3 7a02 	vldr	s15, [r3, #8]
 8002504:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 8002508:	ee77 7a87 	vadd.f32	s15, s15, s14
 800250c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002510:	ee77 7ac7 	vsub.f32	s15, s15, s14
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 8002514:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002518:	ee17 3a90 	vmov	r3, s15
 800251c:	b21d      	sxth	r5, r3
							ptr->x, 59, ptr->x + 9, 59 + 21)) {
 800251e:	4b21      	ldr	r3, [pc, #132]	; (80025a4 <main+0x6dc>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	edd3 7a01 	vldr	s15, [r3, #4]
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 8002526:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800252a:	ee17 3a90 	vmov	r3, s15
 800252e:	b21b      	sxth	r3, r3
							ptr->x, 59, ptr->x + 9, 59 + 21)) {
 8002530:	4a1c      	ldr	r2, [pc, #112]	; (80025a4 <main+0x6dc>)
 8002532:	6812      	ldr	r2, [r2, #0]
 8002534:	edd2 7a01 	vldr	s15, [r2, #4]
 8002538:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 800253c:	ee77 7a87 	vadd.f32	s15, s15, s14
					if (IsOverlapping(dinoHeader->x + 3, dinoHeader->y,
 8002540:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002544:	ee17 2a90 	vmov	r2, s15
 8002548:	b212      	sxth	r2, r2
 800254a:	2650      	movs	r6, #80	; 0x50
 800254c:	9603      	str	r6, [sp, #12]
 800254e:	9202      	str	r2, [sp, #8]
 8002550:	223b      	movs	r2, #59	; 0x3b
 8002552:	9201      	str	r2, [sp, #4]
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	462b      	mov	r3, r5
 8002558:	4622      	mov	r2, r4
 800255a:	f7ff facf 	bl	8001afc <IsOverlapping>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	f040 812f 	bne.w	80027c4 <main+0x8fc>
						goto Dead;
					}
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == plantHeader) {
 8002566:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <main+0x6dc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	7c1b      	ldrb	r3, [r3, #16]
 800256e:	f083 0301 	eor.w	r3, r3, #1
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d117      	bne.n	80025a8 <main+0x6e0>
 8002578:	4b0a      	ldr	r3, [pc, #40]	; (80025a4 <main+0x6dc>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	429a      	cmp	r2, r3
 8002582:	d011      	beq.n	80025a8 <main+0x6e0>
					break;
				}
				ptr = ptr->next;
 8002584:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <main+0x6dc>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	4a06      	ldr	r2, [pc, #24]	; (80025a4 <main+0x6dc>)
 800258c:	6013      	str	r3, [r2, #0]
				if (ptr->full) {
 800258e:	e78d      	b.n	80024ac <main+0x5e4>
 8002590:	200001ad 	.word	0x200001ad
 8002594:	200001ac 	.word	0x200001ac
 8002598:	200001c0 	.word	0x200001c0
 800259c:	200001c8 	.word	0x200001c8
 80025a0:	200001b4 	.word	0x200001b4
 80025a4:	200001cc 	.word	0x200001cc
			}

			// Loop through GroundFires and Plants, shrink plants
			ptr = lavaHeader;
 80025a8:	4aa8      	ldr	r2, [pc, #672]	; (800284c <main+0x984>)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	6013      	str	r3, [r2, #0]
			ptr2 = plantHeader;
 80025ae:	4aa8      	ldr	r2, [pc, #672]	; (8002850 <main+0x988>)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6013      	str	r3, [r2, #0]
			for (;;) {
				for (;;) {
					if (ptr->full && ptr2->full) {
 80025b4:	4ba5      	ldr	r3, [pc, #660]	; (800284c <main+0x984>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	7c1b      	ldrb	r3, [r3, #16]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d076      	beq.n	80026ac <main+0x7e4>
 80025be:	4ba4      	ldr	r3, [pc, #656]	; (8002850 <main+0x988>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	7c1b      	ldrb	r3, [r3, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d071      	beq.n	80026ac <main+0x7e4>
						if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72,
 80025c8:	4ba0      	ldr	r3, [pc, #640]	; (800284c <main+0x984>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80025d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025d4:	ee17 3a90 	vmov	r3, s15
 80025d8:	b21c      	sxth	r4, r3
 80025da:	4b9c      	ldr	r3, [pc, #624]	; (800284c <main+0x984>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	edd3 7a02 	vldr	s15, [r3, #8]
 80025e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025e6:	ee17 3a90 	vmov	r3, s15
 80025ea:	b21d      	sxth	r5, r3
 80025ec:	4b97      	ldr	r3, [pc, #604]	; (800284c <main+0x984>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80025f4:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8002854 <main+0x98c>
 80025f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002600:	ee17 3a90 	vmov	r3, s15
 8002604:	b21e      	sxth	r6, r3
								ptr->y + 25, ptr2->x, ptr2->y, ptr2->x + 9,
 8002606:	4b91      	ldr	r3, [pc, #580]	; (800284c <main+0x984>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	edd3 7a02 	vldr	s15, [r3, #8]
 800260e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002612:	ee77 7a87 	vadd.f32	s15, s15, s14
						if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72,
 8002616:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800261a:	ee17 3a90 	vmov	r3, s15
 800261e:	fa0f fc83 	sxth.w	ip, r3
								ptr->y + 25, ptr2->x, ptr2->y, ptr2->x + 9,
 8002622:	4b8b      	ldr	r3, [pc, #556]	; (8002850 <main+0x988>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	edd3 7a01 	vldr	s15, [r3, #4]
						if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72,
 800262a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800262e:	ee17 3a90 	vmov	r3, s15
 8002632:	b21b      	sxth	r3, r3
								ptr->y + 25, ptr2->x, ptr2->y, ptr2->x + 9,
 8002634:	4a86      	ldr	r2, [pc, #536]	; (8002850 <main+0x988>)
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	edd2 7a02 	vldr	s15, [r2, #8]
						if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72,
 800263c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002640:	ee17 2a90 	vmov	r2, s15
 8002644:	b212      	sxth	r2, r2
								ptr->y + 25, ptr2->x, ptr2->y, ptr2->x + 9,
 8002646:	4982      	ldr	r1, [pc, #520]	; (8002850 <main+0x988>)
 8002648:	6809      	ldr	r1, [r1, #0]
 800264a:	edd1 7a01 	vldr	s15, [r1, #4]
 800264e:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8002652:	ee77 7a87 	vadd.f32	s15, s15, s14
						if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72,
 8002656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800265a:	ee17 1a90 	vmov	r1, s15
 800265e:	b209      	sxth	r1, r1
								ptr2->y + 21)) {
 8002660:	487b      	ldr	r0, [pc, #492]	; (8002850 <main+0x988>)
 8002662:	6800      	ldr	r0, [r0, #0]
 8002664:	edd0 7a02 	vldr	s15, [r0, #8]
 8002668:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 800266c:	ee77 7a87 	vadd.f32	s15, s15, s14
						if (IsOverlapping(ptr->x, ptr->y, ptr->x + 72,
 8002670:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002674:	ee17 0a90 	vmov	r0, s15
 8002678:	b200      	sxth	r0, r0
 800267a:	9003      	str	r0, [sp, #12]
 800267c:	9102      	str	r1, [sp, #8]
 800267e:	9201      	str	r2, [sp, #4]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	4663      	mov	r3, ip
 8002684:	4632      	mov	r2, r6
 8002686:	4629      	mov	r1, r5
 8002688:	4620      	mov	r0, r4
 800268a:	f7ff fa37 	bl	8001afc <IsOverlapping>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00b      	beq.n	80026ac <main+0x7e4>
							if (tick % 2 == 0) {
 8002694:	4b70      	ldr	r3, [pc, #448]	; (8002858 <main+0x990>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b00      	cmp	r3, #0
 800269e:	d105      	bne.n	80026ac <main+0x7e4>
								ImgIndexRightShift(ptr2, 1);
 80026a0:	4b6b      	ldr	r3, [pc, #428]	; (8002850 <main+0x988>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2101      	movs	r1, #1
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fbc9 	bl	8001e3e <ImgIndexRightShift>
							}
						}
					}
					// If looped through all / next buffer is empty
					if (!ptr2->next->full || ptr2->next == plantHeader) {
 80026ac:	4b68      	ldr	r3, [pc, #416]	; (8002850 <main+0x988>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	7c1b      	ldrb	r3, [r3, #16]
 80026b4:	f083 0301 	eor.w	r3, r3, #1
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10b      	bne.n	80026d6 <main+0x80e>
 80026be:	4b64      	ldr	r3, [pc, #400]	; (8002850 <main+0x988>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d005      	beq.n	80026d6 <main+0x80e>
						break;
					}
					ptr2 = ptr2->next;
 80026ca:	4b61      	ldr	r3, [pc, #388]	; (8002850 <main+0x988>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	4a5f      	ldr	r2, [pc, #380]	; (8002850 <main+0x988>)
 80026d2:	6013      	str	r3, [r2, #0]
					if (ptr->full && ptr2->full) {
 80026d4:	e76e      	b.n	80025b4 <main+0x6ec>
				}
				// If looped through all / next buffer is empty
				if (!ptr->next->full || ptr->next == lavaHeader) {
 80026d6:	4b5d      	ldr	r3, [pc, #372]	; (800284c <main+0x984>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	7c1b      	ldrb	r3, [r3, #16]
 80026de:	f083 0301 	eor.w	r3, r3, #1
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10b      	bne.n	8002700 <main+0x838>
 80026e8:	4b58      	ldr	r3, [pc, #352]	; (800284c <main+0x984>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d005      	beq.n	8002700 <main+0x838>
					break;
				}
				ptr = ptr->next;
 80026f4:	4b55      	ldr	r3, [pc, #340]	; (800284c <main+0x984>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	4a54      	ldr	r2, [pc, #336]	; (800284c <main+0x984>)
 80026fc:	6013      	str	r3, [r2, #0]
			for (;;) {
 80026fe:	e759      	b.n	80025b4 <main+0x6ec>
			}

			// Jumping
			if (isJumping) {
 8002700:	4b56      	ldr	r3, [pc, #344]	; (800285c <main+0x994>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00b      	beq.n	8002720 <main+0x858>
				UpdateHeaderBmpIndex(dinoHeader, DinoNormalStand);
 8002708:	2100      	movs	r1, #0
 800270a:	69f8      	ldr	r0, [r7, #28]
 800270c:	f7ff fab8 	bl	8001c80 <UpdateHeaderBmpIndex>
				LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 8002710:	4b53      	ldr	r3, [pc, #332]	; (8002860 <main+0x998>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2200      	movs	r2, #0
 8002716:	2100      	movs	r1, #0
 8002718:	69f8      	ldr	r0, [r7, #28]
 800271a:	f7fe fd89 	bl	8001230 <LCD_LoadObjs>
 800271e:	e048      	b.n	80027b2 <main+0x8ea>
						flipStatus);
			}
			// Firing
			else if (fireSubTick > 0) {
 8002720:	4b50      	ldr	r3, [pc, #320]	; (8002864 <main+0x99c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	dd22      	ble.n	800276e <main+0x8a6>
				UpdateHeaderBmpIndex(dinoHeader,
						(tick / (int) (12 / overallSpeed)) % 2 + 4);
 8002728:	4b4b      	ldr	r3, [pc, #300]	; (8002858 <main+0x990>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a4e      	ldr	r2, [pc, #312]	; (8002868 <main+0x9a0>)
 800272e:	ed92 7a00 	vldr	s14, [r2]
 8002732:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800273a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800273e:	ee17 2a90 	vmov	r2, s15
 8002742:	fb93 f3f2 	sdiv	r3, r3, r2
 8002746:	2b00      	cmp	r3, #0
 8002748:	f003 0301 	and.w	r3, r3, #1
 800274c:	bfb8      	it	lt
 800274e:	425b      	neglt	r3, r3
				UpdateHeaderBmpIndex(dinoHeader,
 8002750:	b2db      	uxtb	r3, r3
 8002752:	3304      	adds	r3, #4
 8002754:	b2db      	uxtb	r3, r3
 8002756:	4619      	mov	r1, r3
 8002758:	69f8      	ldr	r0, [r7, #28]
 800275a:	f7ff fa91 	bl	8001c80 <UpdateHeaderBmpIndex>
				LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 800275e:	4b40      	ldr	r3, [pc, #256]	; (8002860 <main+0x998>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2200      	movs	r2, #0
 8002764:	2100      	movs	r1, #0
 8002766:	69f8      	ldr	r0, [r7, #28]
 8002768:	f7fe fd62 	bl	8001230 <LCD_LoadObjs>
 800276c:	e021      	b.n	80027b2 <main+0x8ea>
						flipStatus);
			}
			// Running normally
			else {
				UpdateHeaderBmpIndex(dinoHeader,
						(tick / (int) (12 / overallSpeed)) % 2 + 1);
 800276e:	4b3a      	ldr	r3, [pc, #232]	; (8002858 <main+0x990>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a3d      	ldr	r2, [pc, #244]	; (8002868 <main+0x9a0>)
 8002774:	ed92 7a00 	vldr	s14, [r2]
 8002778:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 800277c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002780:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002784:	ee17 2a90 	vmov	r2, s15
 8002788:	fb93 f3f2 	sdiv	r3, r3, r2
 800278c:	2b00      	cmp	r3, #0
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	bfb8      	it	lt
 8002794:	425b      	neglt	r3, r3
				UpdateHeaderBmpIndex(dinoHeader,
 8002796:	b2db      	uxtb	r3, r3
 8002798:	3301      	adds	r3, #1
 800279a:	b2db      	uxtb	r3, r3
 800279c:	4619      	mov	r1, r3
 800279e:	69f8      	ldr	r0, [r7, #28]
 80027a0:	f7ff fa6e 	bl	8001c80 <UpdateHeaderBmpIndex>
				LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 80027a4:	4b2e      	ldr	r3, [pc, #184]	; (8002860 <main+0x998>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2200      	movs	r2, #0
 80027aa:	2100      	movs	r1, #0
 80027ac:	69f8      	ldr	r0, [r7, #28]
 80027ae:	f7fe fd3f 	bl	8001230 <LCD_LoadObjs>
						flipStatus);
			}

			tick++;
 80027b2:	4b29      	ldr	r3, [pc, #164]	; (8002858 <main+0x990>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	3301      	adds	r3, #1
 80027b8:	4a27      	ldr	r2, [pc, #156]	; (8002858 <main+0x990>)
 80027ba:	6013      	str	r3, [r2, #0]
			LCD_UpdateFull(&MemDisp);
 80027bc:	482b      	ldr	r0, [pc, #172]	; (800286c <main+0x9a4>)
 80027be:	f7fe fc69 	bl	8001094 <LCD_UpdateFull>
			flipStatus = ((tick / 800) % 3 == 2) ? 1 : 0;
 80027c2:	e45f      	b.n	8002084 <main+0x1bc>
						goto Dead;
 80027c4:	bf00      	nop
		}

		// Dead handler (outer loop)
		if (0) {
			Dead: LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80027cc:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80027d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027d8:	edc7 7a01 	vstr	s15, [r7, #4]
 80027dc:	793b      	ldrb	r3, [r7, #4]
 80027de:	b2d8      	uxtb	r0, r3
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80027e6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80027ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027f2:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <main+0x998>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2301      	movs	r3, #1
 80027fa:	220a      	movs	r2, #10
 80027fc:	ee17 1a90 	vmov	r1, s15
 8002800:	f7fe ff16 	bl	8001630 <LCD_DrawLine>
			DRAWMODE_CULL, flipStatus);

			UpdateHeaderBmpIndex(dinoHeader, DinoDead);
 8002804:	2106      	movs	r1, #6
 8002806:	69f8      	ldr	r0, [r7, #28]
 8002808:	f7ff fa3a 	bl	8001c80 <UpdateHeaderBmpIndex>
			LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE, flipStatus);
 800280c:	4b14      	ldr	r3, [pc, #80]	; (8002860 <main+0x998>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2200      	movs	r2, #0
 8002812:	2100      	movs	r1, #0
 8002814:	69f8      	ldr	r0, [r7, #28]
 8002816:	f7fe fd0b 	bl	8001230 <LCD_LoadObjs>
			LCD_UpdateFull(&MemDisp);
 800281a:	4814      	ldr	r0, [pc, #80]	; (800286c <main+0x9a4>)
 800281c:	f7fe fc3a 	bl	8001094 <LCD_UpdateFull>

			HAL_Delay(200);
 8002820:	20c8      	movs	r0, #200	; 0xc8
 8002822:	f000 fd51 	bl	80032c8 <HAL_Delay>

			// Flip screen
			for (uint8_t i = 0; i < 2; i++) {
 8002826:	2300      	movs	r3, #0
 8002828:	72bb      	strb	r3, [r7, #10]
 800282a:	e00a      	b.n	8002842 <main+0x97a>
				HAL_Delay(80);
 800282c:	2050      	movs	r0, #80	; 0x50
 800282e:	f000 fd4b 	bl	80032c8 <HAL_Delay>
				LCD_Invert();
 8002832:	f7ff f801 	bl	8001838 <LCD_Invert>
				LCD_UpdateFull(&MemDisp);
 8002836:	480d      	ldr	r0, [pc, #52]	; (800286c <main+0x9a4>)
 8002838:	f7fe fc2c 	bl	8001094 <LCD_UpdateFull>
			for (uint8_t i = 0; i < 2; i++) {
 800283c:	7abb      	ldrb	r3, [r7, #10]
 800283e:	3301      	adds	r3, #1
 8002840:	72bb      	strb	r3, [r7, #10]
 8002842:	7abb      	ldrb	r3, [r7, #10]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d9f1      	bls.n	800282c <main+0x964>
			}

			// Redraw Dino
			while (dinoHeader->y <= dinoGroundPos) {
 8002848:	e056      	b.n	80028f8 <main+0xa30>
 800284a:	bf00      	nop
 800284c:	200001cc 	.word	0x200001cc
 8002850:	200001d0 	.word	0x200001d0
 8002854:	42900000 	.word	0x42900000
 8002858:	200001b4 	.word	0x200001b4
 800285c:	200001ac 	.word	0x200001ac
 8002860:	200001ad 	.word	0x200001ad
 8002864:	200001c0 	.word	0x200001c0
 8002868:	200001c8 	.word	0x200001c8
 800286c:	2000019c 	.word	0x2000019c
				LCD_Fill(flipStatus);
 8002870:	4b49      	ldr	r3, [pc, #292]	; (8002998 <main+0xad0>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff f801 	bl	800187c <LCD_Fill>
				LCD_DrawLine(77, 0, 96, DRAWMODE_ADD, flipStatus);
 800287a:	4b47      	ldr	r3, [pc, #284]	; (8002998 <main+0xad0>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	2300      	movs	r3, #0
 8002882:	2260      	movs	r2, #96	; 0x60
 8002884:	2100      	movs	r1, #0
 8002886:	204d      	movs	r0, #77	; 0x4d
 8002888:	f7fe fed2 	bl	8001630 <LCD_DrawLine>
				LCD_DrawLine(dinoHeader->y + 19, dinoHeader->x + 3, 10,
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002892:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8002896:	ee77 7a87 	vadd.f32	s15, s15, s14
 800289a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800289e:	edc7 7a01 	vstr	s15, [r7, #4]
 80028a2:	793b      	ldrb	r3, [r7, #4]
 80028a4:	b2d8      	uxtb	r0, r3
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80028ac:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80028b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028b8:	4b37      	ldr	r3, [pc, #220]	; (8002998 <main+0xad0>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	9300      	str	r3, [sp, #0]
 80028be:	2301      	movs	r3, #1
 80028c0:	220a      	movs	r2, #10
 80028c2:	ee17 1a90 	vmov	r1, s15
 80028c6:	f7fe feb3 	bl	8001630 <LCD_DrawLine>
				DRAWMODE_CULL, flipStatus);
				LCD_LoadObjs(dinoHeader, DRAWMODE_ADD, REPEATMODE_NONE,
 80028ca:	4b33      	ldr	r3, [pc, #204]	; (8002998 <main+0xad0>)
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	2200      	movs	r2, #0
 80028d0:	2100      	movs	r1, #0
 80028d2:	69f8      	ldr	r0, [r7, #28]
 80028d4:	f7fe fcac 	bl	8001230 <LCD_LoadObjs>
						flipStatus);
				HAL_Delay(5);
 80028d8:	2005      	movs	r0, #5
 80028da:	f000 fcf5 	bl	80032c8 <HAL_Delay>
				LCD_UpdateFull(&MemDisp);
 80028de:	482f      	ldr	r0, [pc, #188]	; (800299c <main+0xad4>)
 80028e0:	f7fe fbd8 	bl	8001094 <LCD_UpdateFull>
				dinoHeader->y++;
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80028ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	edc3 7a02 	vstr	s15, [r3, #8]
			while (dinoHeader->y <= dinoGroundPos) {
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80028fe:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80029a0 <main+0xad8>
 8002902:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290a:	d9b1      	bls.n	8002870 <main+0x9a8>
			}

			for (uint8_t l = 96; l > 28; l--) {
 800290c:	2360      	movs	r3, #96	; 0x60
 800290e:	727b      	strb	r3, [r7, #9]
 8002910:	e03a      	b.n	8002988 <main+0xac0>
				uint8_t delayTime = ceil((float) (96 - l) * 8 / 67);
 8002912:	7a7b      	ldrb	r3, [r7, #9]
 8002914:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 8002918:	ee07 3a90 	vmov	s15, r3
 800291c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002920:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002928:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80029a4 <main+0xadc>
 800292c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002930:	ee16 0a90 	vmov	r0, s13
 8002934:	f7fd fe10 	bl	8000558 <__aeabi_f2d>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	ec43 2b10 	vmov	d0, r2, r3
 8002940:	f003 fb9a 	bl	8006078 <ceil>
 8002944:	ec53 2b10 	vmov	r2, r3, d0
 8002948:	4610      	mov	r0, r2
 800294a:	4619      	mov	r1, r3
 800294c:	f7fe f91e 	bl	8000b8c <__aeabi_d2uiz>
 8002950:	4603      	mov	r3, r0
 8002952:	723b      	strb	r3, [r7, #8]
				LCD_DrawLine(77, l, 1, DRAWMODE_CULL, flipStatus);
 8002954:	7a79      	ldrb	r1, [r7, #9]
 8002956:	4b10      	ldr	r3, [pc, #64]	; (8002998 <main+0xad0>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	2301      	movs	r3, #1
 800295e:	2201      	movs	r2, #1
 8002960:	204d      	movs	r0, #77	; 0x4d
 8002962:	f7fe fe65 	bl	8001630 <LCD_DrawLine>
				LCD_UpdateLine(&MemDisp, 77);
 8002966:	214d      	movs	r1, #77	; 0x4d
 8002968:	480c      	ldr	r0, [pc, #48]	; (800299c <main+0xad4>)
 800296a:	f7fe fc05 	bl	8001178 <LCD_UpdateLine>
				HAL_Delay(delayTime);
 800296e:	7a3b      	ldrb	r3, [r7, #8]
 8002970:	4618      	mov	r0, r3
 8002972:	f000 fca9 	bl	80032c8 <HAL_Delay>
				if (GetButtonDown(JUMP_BUTTON))
 8002976:	2004      	movs	r0, #4
 8002978:	f7ff f890 	bl	8001a9c <GetButtonDown>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d107      	bne.n	8002992 <main+0xaca>
			for (uint8_t l = 96; l > 28; l--) {
 8002982:	7a7b      	ldrb	r3, [r7, #9]
 8002984:	3b01      	subs	r3, #1
 8002986:	727b      	strb	r3, [r7, #9]
 8002988:	7a7b      	ldrb	r3, [r7, #9]
 800298a:	2b1c      	cmp	r3, #28
 800298c:	d8c1      	bhi.n	8002912 <main+0xa4a>
 800298e:	f7ff baca 	b.w	8001f26 <main+0x5e>
					break;
 8002992:	bf00      	nop
		isJumping = 0, flipStatus = 0;
 8002994:	f7ff bac7 	b.w	8001f26 <main+0x5e>
 8002998:	200001ad 	.word	0x200001ad
 800299c:	2000019c 	.word	0x2000019c
 80029a0:	42680000 	.word	0x42680000
 80029a4:	42860000 	.word	0x42860000

080029a8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b094      	sub	sp, #80	; 0x50
 80029ac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80029ae:	f107 0320 	add.w	r3, r7, #32
 80029b2:	2230      	movs	r2, #48	; 0x30
 80029b4:	2100      	movs	r1, #0
 80029b6:	4618      	mov	r0, r3
 80029b8:	f002 faf8 	bl	8004fac <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80029bc:	f107 030c 	add.w	r3, r7, #12
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]
 80029d0:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <SystemClock_Config+0xcc>)
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	4a27      	ldr	r2, [pc, #156]	; (8002a74 <SystemClock_Config+0xcc>)
 80029d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029da:	6413      	str	r3, [r2, #64]	; 0x40
 80029dc:	4b25      	ldr	r3, [pc, #148]	; (8002a74 <SystemClock_Config+0xcc>)
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80029e8:	2300      	movs	r3, #0
 80029ea:	607b      	str	r3, [r7, #4]
 80029ec:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <SystemClock_Config+0xd0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80029f4:	4a20      	ldr	r2, [pc, #128]	; (8002a78 <SystemClock_Config+0xd0>)
 80029f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029fa:	6013      	str	r3, [r2, #0]
 80029fc:	4b1e      	ldr	r3, [pc, #120]	; (8002a78 <SystemClock_Config+0xd0>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a10:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a12:	2302      	movs	r3, #2
 8002a14:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a16:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 96;
 8002a20:	2360      	movs	r3, #96	; 0x60
 8002a22:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8002a24:	2306      	movs	r3, #6
 8002a26:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a28:	2304      	movs	r3, #4
 8002a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002a2c:	f107 0320 	add.w	r3, r7, #32
 8002a30:	4618      	mov	r0, r3
 8002a32:	f000 ff4f 	bl	80038d4 <HAL_RCC_OscConfig>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <SystemClock_Config+0x98>
		Error_Handler();
 8002a3c:	f000 f990 	bl	8002d60 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002a40:	230f      	movs	r3, #15
 8002a42:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a44:	2302      	movs	r3, #2
 8002a46:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a50:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002a56:	f107 030c 	add.w	r3, r7, #12
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f001 f9b1 	bl	8003dc4 <HAL_RCC_ClockConfig>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <SystemClock_Config+0xc4>
		Error_Handler();
 8002a68:	f000 f97a 	bl	8002d60 <Error_Handler>
	}
}
 8002a6c:	bf00      	nop
 8002a6e:	3750      	adds	r7, #80	; 0x50
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40023800 	.word	0x40023800
 8002a78:	40007000 	.word	0x40007000

08002a7c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8002a80:	4b17      	ldr	r3, [pc, #92]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002a82:	4a18      	ldr	r2, [pc, #96]	; (8002ae4 <MX_SPI1_Init+0x68>)
 8002a84:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a86:	4b16      	ldr	r3, [pc, #88]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002a88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a8c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a8e:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a94:	4b12      	ldr	r3, [pc, #72]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a9a:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002aa0:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002aac:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002aae:	4b0c      	ldr	r3, [pc, #48]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aba:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac0:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8002ac6:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002ac8:	220a      	movs	r2, #10
 8002aca:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8002acc:	4804      	ldr	r0, [pc, #16]	; (8002ae0 <MX_SPI1_Init+0x64>)
 8002ace:	f001 fb65 	bl	800419c <HAL_SPI_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_SPI1_Init+0x60>
		Error_Handler();
 8002ad8:	f000 f942 	bl	8002d60 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002adc:	bf00      	nop
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	200000b4 	.word	0x200000b4
 8002ae4:	40013000 	.word	0x40013000

08002ae8 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002aee:	f107 0308 	add.w	r3, r7, #8
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	605a      	str	r2, [r3, #4]
 8002af8:	609a      	str	r2, [r3, #8]
 8002afa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002afc:	463b      	mov	r3, r7
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002b04:	4b1f      	ldr	r3, [pc, #124]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b06:	4a20      	ldr	r2, [pc, #128]	; (8002b88 <MX_TIM1_Init+0xa0>)
 8002b08:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 36000 - 1;
 8002b0a:	4b1e      	ldr	r3, [pc, #120]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b0c:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8002b10:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b12:	4b1c      	ldr	r3, [pc, #112]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 8002b18:	4b1a      	ldr	r3, [pc, #104]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b1a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b1e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b20:	4b18      	ldr	r3, [pc, #96]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002b26:	4b17      	ldr	r3, [pc, #92]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b2c:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8002b32:	4814      	ldr	r0, [pc, #80]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b34:	f001 fdc2 	bl	80046bc <HAL_TIM_Base_Init>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <MX_TIM1_Init+0x5a>
		Error_Handler();
 8002b3e:	f000 f90f 	bl	8002d60 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b46:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8002b48:	f107 0308 	add.w	r3, r7, #8
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	480d      	ldr	r0, [pc, #52]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b50:	f001 ff6e 	bl	8004a30 <HAL_TIM_ConfigClockSource>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM1_Init+0x76>
		Error_Handler();
 8002b5a:	f000 f901 	bl	8002d60 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002b66:	463b      	mov	r3, r7
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4806      	ldr	r0, [pc, #24]	; (8002b84 <MX_TIM1_Init+0x9c>)
 8002b6c:	f002 f96a 	bl	8004e44 <HAL_TIMEx_MasterConfigSynchronization>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_TIM1_Init+0x92>
			!= HAL_OK) {
		Error_Handler();
 8002b76:	f000 f8f3 	bl	8002d60 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8002b7a:	bf00      	nop
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	2000010c 	.word	0x2000010c
 8002b88:	40010000 	.word	0x40010000

08002b8c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002b92:	f107 0308 	add.w	r3, r7, #8
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	605a      	str	r2, [r3, #4]
 8002b9c:	609a      	str	r2, [r3, #8]
 8002b9e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002ba0:	463b      	mov	r3, r7
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002ba8:	4b1d      	ldr	r3, [pc, #116]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002baa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bae:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bb2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002bb6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb8:	4b19      	ldr	r3, [pc, #100]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 100 - 1;
 8002bbe:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bc0:	2263      	movs	r2, #99	; 0x63
 8002bc2:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bc4:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bca:	4b15      	ldr	r3, [pc, #84]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8002bd0:	4813      	ldr	r0, [pc, #76]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bd2:	f001 fd73 	bl	80046bc <HAL_TIM_Base_Init>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <MX_TIM2_Init+0x54>
		Error_Handler();
 8002bdc:	f000 f8c0 	bl	8002d60 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002be4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8002be6:	f107 0308 	add.w	r3, r7, #8
 8002bea:	4619      	mov	r1, r3
 8002bec:	480c      	ldr	r0, [pc, #48]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002bee:	f001 ff1f 	bl	8004a30 <HAL_TIM_ConfigClockSource>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <MX_TIM2_Init+0x70>
		Error_Handler();
 8002bf8:	f000 f8b2 	bl	8002d60 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c00:	2300      	movs	r3, #0
 8002c02:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8002c04:	463b      	mov	r3, r7
 8002c06:	4619      	mov	r1, r3
 8002c08:	4805      	ldr	r0, [pc, #20]	; (8002c20 <MX_TIM2_Init+0x94>)
 8002c0a:	f002 f91b 	bl	8004e44 <HAL_TIMEx_MasterConfigSynchronization>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8002c14:	f000 f8a4 	bl	8002d60 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8002c18:	bf00      	nop
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	20000154 	.word	0x20000154

08002c24 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002c2a:	f107 030c 	add.w	r3, r7, #12
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	60da      	str	r2, [r3, #12]
 8002c38:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	4b33      	ldr	r3, [pc, #204]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c42:	4a32      	ldr	r2, [pc, #200]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c48:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4a:	4b30      	ldr	r3, [pc, #192]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	607b      	str	r3, [r7, #4]
 8002c5a:	4b2c      	ldr	r3, [pc, #176]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	4a2b      	ldr	r2, [pc, #172]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	6313      	str	r3, [r2, #48]	; 0x30
 8002c66:	4b29      	ldr	r3, [pc, #164]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	607b      	str	r3, [r7, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	603b      	str	r3, [r7, #0]
 8002c76:	4b25      	ldr	r3, [pc, #148]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	4a24      	ldr	r2, [pc, #144]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	6313      	str	r3, [r2, #48]	; 0x30
 8002c82:	4b22      	ldr	r3, [pc, #136]	; (8002d0c <MX_GPIO_Init+0xe8>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CS_Pin | COMM_Pin, GPIO_PIN_RESET);
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002c94:	481e      	ldr	r0, [pc, #120]	; (8002d10 <MX_GPIO_Init+0xec>)
 8002c96:	f000 fde9 	bl	800386c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DISP_GPIO_Port, DISP_Pin, GPIO_PIN_SET);
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	2140      	movs	r1, #64	; 0x40
 8002c9e:	481c      	ldr	r0, [pc, #112]	; (8002d10 <MX_GPIO_Init+0xec>)
 8002ca0:	f000 fde4 	bl	800386c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8002caa:	481a      	ldr	r0, [pc, #104]	; (8002d14 <MX_GPIO_Init+0xf0>)
 8002cac:	f000 fdde 	bl	800386c <HAL_GPIO_WritePin>
	KEY1_LED_Pin | KEY2_LED_Pin | KEY3_LED_Pin | KEY4_LED_Pin, GPIO_PIN_SET);

	/*Configure GPIO pins : KEY1_Pin KEY2_Pin KEY3_Pin KEY4_Pin */
	GPIO_InitStruct.Pin = KEY1_Pin | KEY2_Pin | KEY3_Pin | KEY4_Pin;
 8002cb0:	230f      	movs	r3, #15
 8002cb2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cbc:	f107 030c 	add.w	r3, r7, #12
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4814      	ldr	r0, [pc, #80]	; (8002d14 <MX_GPIO_Init+0xf0>)
 8002cc4:	f000 fc36 	bl	8003534 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_Pin DISP_Pin COMM_Pin */
	GPIO_InitStruct.Pin = CS_Pin | DISP_Pin | COMM_Pin;
 8002cc8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002ccc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cda:	f107 030c 	add.w	r3, r7, #12
 8002cde:	4619      	mov	r1, r3
 8002ce0:	480b      	ldr	r0, [pc, #44]	; (8002d10 <MX_GPIO_Init+0xec>)
 8002ce2:	f000 fc27 	bl	8003534 <HAL_GPIO_Init>

	/*Configure GPIO pins : KEY1_LED_Pin KEY2_LED_Pin KEY3_LED_Pin KEY4_LED_Pin */
	GPIO_InitStruct.Pin = KEY1_LED_Pin | KEY2_LED_Pin | KEY3_LED_Pin
 8002ce6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002cea:	60fb      	str	r3, [r7, #12]
			| KEY4_LED_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cec:	2301      	movs	r3, #1
 8002cee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cf8:	f107 030c 	add.w	r3, r7, #12
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4805      	ldr	r0, [pc, #20]	; (8002d14 <MX_GPIO_Init+0xf0>)
 8002d00:	f000 fc18 	bl	8003534 <HAL_GPIO_Init>

}
 8002d04:	bf00      	nop
 8002d06:	3720      	adds	r7, #32
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40020000 	.word	0x40020000
 8002d14:	40020800 	.word	0x40020800

08002d18 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a0b      	ldr	r2, [pc, #44]	; (8002d50 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d104      	bne.n	8002d32 <HAL_TIM_PeriodElapsedCallback+0x1a>
		// fCom = 0.5Hz (min val)
		COMM_TOGGLE;
 8002d28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d2c:	4809      	ldr	r0, [pc, #36]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002d2e:	f000 fdb6 	bl	800389e <HAL_GPIO_TogglePin>
	}
	if (htim == &htim2) {
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a08      	ldr	r2, [pc, #32]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d105      	bne.n	8002d46 <HAL_TIM_PeriodElapsedCallback+0x2e>
		KEY2_LED_TOGGLE;
 8002d3a:	2180      	movs	r1, #128	; 0x80
 8002d3c:	4807      	ldr	r0, [pc, #28]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002d3e:	f000 fdae 	bl	800389e <HAL_GPIO_TogglePin>
		KeyScan();
 8002d42:	f7fe fe69 	bl	8001a18 <KeyScan>
	}
}
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	2000010c 	.word	0x2000010c
 8002d54:	40020000 	.word	0x40020000
 8002d58:	20000154 	.word	0x20000154
 8002d5c:	40020800 	.word	0x40020800

08002d60 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d64:	b672      	cpsid	i
}
 8002d66:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d68:	e7fe      	b.n	8002d68 <Error_Handler+0x8>
	...

08002d6c <FetchText>:
		0x0c, 0x60, 0x92, 0x00, 0xfe, 0x14, 0xc6, 0x38, 0x38, 0xc6, 0x0c, 0x10,
		0x7c, 0x30, 0xc6, 0x18, 0x00, 0xc6, 0x00, 0x10, 0x38, 0x70, 0xc6, 0x18,
		0x38, 0x7c, 0x00, 0x10, 0x10, 0x20, 0x7c, 0x18, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, };

void FetchText(uint8_t *TextBuf, char chr) {
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	460b      	mov	r3, r1
 8002d76:	70fb      	strb	r3, [r7, #3]
	uint8_t charSerialNum = -1;
 8002d78:	23ff      	movs	r3, #255	; 0xff
 8002d7a:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 96; i++) {
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73bb      	strb	r3, [r7, #14]
 8002d80:	e00b      	b.n	8002d9a <FetchText+0x2e>
		if (chr == CharList[i]) {
 8002d82:	7bbb      	ldrb	r3, [r7, #14]
 8002d84:	4a1b      	ldr	r2, [pc, #108]	; (8002df4 <FetchText+0x88>)
 8002d86:	5cd3      	ldrb	r3, [r2, r3]
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d102      	bne.n	8002d94 <FetchText+0x28>
			charSerialNum = i;
 8002d8e:	7bbb      	ldrb	r3, [r7, #14]
 8002d90:	73fb      	strb	r3, [r7, #15]
			break;
 8002d92:	e005      	b.n	8002da0 <FetchText+0x34>
	for (uint8_t i = 0; i < 96; i++) {
 8002d94:	7bbb      	ldrb	r3, [r7, #14]
 8002d96:	3301      	adds	r3, #1
 8002d98:	73bb      	strb	r3, [r7, #14]
 8002d9a:	7bbb      	ldrb	r3, [r7, #14]
 8002d9c:	2b5f      	cmp	r3, #95	; 0x5f
 8002d9e:	d9f0      	bls.n	8002d82 <FetchText+0x16>
	if (charSerialNum == -1) {
		memset(TextBuf, 0x00, 8);
		return;
	}

	uint8_t charLookupX = charSerialNum % 8;
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	72fb      	strb	r3, [r7, #11]
	uint8_t charLookupY = 8 * (charSerialNum / 8);
 8002da8:	7bfb      	ldrb	r3, [r7, #15]
 8002daa:	08db      	lsrs	r3, r3, #3
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	72bb      	strb	r3, [r7, #10]
	uint8_t n = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	737b      	strb	r3, [r7, #13]

	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 8002db6:	7abb      	ldrb	r3, [r7, #10]
 8002db8:	733b      	strb	r3, [r7, #12]
 8002dba:	e011      	b.n	8002de0 <FetchText+0x74>
		TextBuf[n] = *((uint8_t*) PressStartStandard96 + y * 8 + charLookupX);
 8002dbc:	7b3b      	ldrb	r3, [r7, #12]
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	7afb      	ldrb	r3, [r7, #11]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	4a0c      	ldr	r2, [pc, #48]	; (8002df8 <FetchText+0x8c>)
 8002dc8:	441a      	add	r2, r3
 8002dca:	7b7b      	ldrb	r3, [r7, #13]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	440b      	add	r3, r1
 8002dd0:	7812      	ldrb	r2, [r2, #0]
 8002dd2:	701a      	strb	r2, [r3, #0]
		n++;
 8002dd4:	7b7b      	ldrb	r3, [r7, #13]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	737b      	strb	r3, [r7, #13]
	for (uint8_t y = charLookupY; y < charLookupY + 8; y++) {
 8002dda:	7b3b      	ldrb	r3, [r7, #12]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	733b      	strb	r3, [r7, #12]
 8002de0:	7abb      	ldrb	r3, [r7, #10]
 8002de2:	1dda      	adds	r2, r3, #7
 8002de4:	7b3b      	ldrb	r3, [r7, #12]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	dae8      	bge.n	8002dbc <FetchText+0x50>
	}
}
 8002dea:	3714      	adds	r7, #20
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	08006918 	.word	0x08006918
 8002df8:	08006978 	.word	0x08006978

08002dfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	607b      	str	r3, [r7, #4]
 8002e06:	4b10      	ldr	r3, [pc, #64]	; (8002e48 <HAL_MspInit+0x4c>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	4a0f      	ldr	r2, [pc, #60]	; (8002e48 <HAL_MspInit+0x4c>)
 8002e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e10:	6453      	str	r3, [r2, #68]	; 0x44
 8002e12:	4b0d      	ldr	r3, [pc, #52]	; (8002e48 <HAL_MspInit+0x4c>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e1a:	607b      	str	r3, [r7, #4]
 8002e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	603b      	str	r3, [r7, #0]
 8002e22:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <HAL_MspInit+0x4c>)
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	4a08      	ldr	r2, [pc, #32]	; (8002e48 <HAL_MspInit+0x4c>)
 8002e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e2e:	4b06      	ldr	r3, [pc, #24]	; (8002e48 <HAL_MspInit+0x4c>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e36:	603b      	str	r3, [r7, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40023800 	.word	0x40023800

08002e4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08a      	sub	sp, #40	; 0x28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e54:	f107 0314 	add.w	r3, r7, #20
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	605a      	str	r2, [r3, #4]
 8002e5e:	609a      	str	r2, [r3, #8]
 8002e60:	60da      	str	r2, [r3, #12]
 8002e62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a19      	ldr	r2, [pc, #100]	; (8002ed0 <HAL_SPI_MspInit+0x84>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d12b      	bne.n	8002ec6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <HAL_SPI_MspInit+0x88>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e76:	4a17      	ldr	r2, [pc, #92]	; (8002ed4 <HAL_SPI_MspInit+0x88>)
 8002e78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e7e:	4b15      	ldr	r3, [pc, #84]	; (8002ed4 <HAL_SPI_MspInit+0x88>)
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e86:	613b      	str	r3, [r7, #16]
 8002e88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	4b11      	ldr	r3, [pc, #68]	; (8002ed4 <HAL_SPI_MspInit+0x88>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	4a10      	ldr	r2, [pc, #64]	; (8002ed4 <HAL_SPI_MspInit+0x88>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9a:	4b0e      	ldr	r3, [pc, #56]	; (8002ed4 <HAL_SPI_MspInit+0x88>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002ea6:	23a0      	movs	r3, #160	; 0xa0
 8002ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002eb6:	2305      	movs	r3, #5
 8002eb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eba:	f107 0314 	add.w	r3, r7, #20
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4805      	ldr	r0, [pc, #20]	; (8002ed8 <HAL_SPI_MspInit+0x8c>)
 8002ec2:	f000 fb37 	bl	8003534 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002ec6:	bf00      	nop
 8002ec8:	3728      	adds	r7, #40	; 0x28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40013000 	.word	0x40013000
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	40020000 	.word	0x40020000

08002edc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a1c      	ldr	r2, [pc, #112]	; (8002f5c <HAL_TIM_Base_MspInit+0x80>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d116      	bne.n	8002f1c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]
 8002ef2:	4b1b      	ldr	r3, [pc, #108]	; (8002f60 <HAL_TIM_Base_MspInit+0x84>)
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef6:	4a1a      	ldr	r2, [pc, #104]	; (8002f60 <HAL_TIM_Base_MspInit+0x84>)
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	6453      	str	r3, [r2, #68]	; 0x44
 8002efe:	4b18      	ldr	r3, [pc, #96]	; (8002f60 <HAL_TIM_Base_MspInit+0x84>)
 8002f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	2019      	movs	r0, #25
 8002f10:	f000 fad9 	bl	80034c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f14:	2019      	movs	r0, #25
 8002f16:	f000 faf2 	bl	80034fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002f1a:	e01a      	b.n	8002f52 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f24:	d115      	bne.n	8002f52 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	60bb      	str	r3, [r7, #8]
 8002f2a:	4b0d      	ldr	r3, [pc, #52]	; (8002f60 <HAL_TIM_Base_MspInit+0x84>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	4a0c      	ldr	r2, [pc, #48]	; (8002f60 <HAL_TIM_Base_MspInit+0x84>)
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	6413      	str	r3, [r2, #64]	; 0x40
 8002f36:	4b0a      	ldr	r3, [pc, #40]	; (8002f60 <HAL_TIM_Base_MspInit+0x84>)
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	60bb      	str	r3, [r7, #8]
 8002f40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002f42:	2200      	movs	r2, #0
 8002f44:	2100      	movs	r1, #0
 8002f46:	201c      	movs	r0, #28
 8002f48:	f000 fabd 	bl	80034c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f4c:	201c      	movs	r0, #28
 8002f4e:	f000 fad6 	bl	80034fe <HAL_NVIC_EnableIRQ>
}
 8002f52:	bf00      	nop
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40010000 	.word	0x40010000
 8002f60:	40023800 	.word	0x40023800

08002f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f68:	e7fe      	b.n	8002f68 <NMI_Handler+0x4>

08002f6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f6e:	e7fe      	b.n	8002f6e <HardFault_Handler+0x4>

08002f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f74:	e7fe      	b.n	8002f74 <MemManage_Handler+0x4>

08002f76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f76:	b480      	push	{r7}
 8002f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f7a:	e7fe      	b.n	8002f7a <BusFault_Handler+0x4>

08002f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f80:	e7fe      	b.n	8002f80 <UsageFault_Handler+0x4>

08002f82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f82:	b480      	push	{r7}
 8002f84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f86:	bf00      	nop
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f94:	bf00      	nop
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fb0:	f000 f96a 	bl	8003288 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002fbc:	4802      	ldr	r0, [pc, #8]	; (8002fc8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002fbe:	f001 fc2f 	bl	8004820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	2000010c 	.word	0x2000010c

08002fcc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002fd0:	4802      	ldr	r0, [pc, #8]	; (8002fdc <TIM2_IRQHandler+0x10>)
 8002fd2:	f001 fc25 	bl	8004820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000154 	.word	0x20000154

08002fe0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
	return 1;
 8002fe4:	2301      	movs	r3, #1
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <_kill>:

int _kill(int pid, int sig)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ffa:	f001 ffa5 	bl	8004f48 <__errno>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2216      	movs	r2, #22
 8003002:	601a      	str	r2, [r3, #0]
	return -1;
 8003004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <_exit>:

void _exit (int status)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003018:	f04f 31ff 	mov.w	r1, #4294967295
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff ffe7 	bl	8002ff0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003022:	e7fe      	b.n	8003022 <_exit+0x12>

08003024 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003030:	2300      	movs	r3, #0
 8003032:	617b      	str	r3, [r7, #20]
 8003034:	e00a      	b.n	800304c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003036:	f3af 8000 	nop.w
 800303a:	4601      	mov	r1, r0
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	60ba      	str	r2, [r7, #8]
 8003042:	b2ca      	uxtb	r2, r1
 8003044:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	3301      	adds	r3, #1
 800304a:	617b      	str	r3, [r7, #20]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	429a      	cmp	r2, r3
 8003052:	dbf0      	blt.n	8003036 <_read+0x12>
	}

return len;
 8003054:	687b      	ldr	r3, [r7, #4]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	e009      	b.n	8003084 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	60ba      	str	r2, [r7, #8]
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	3301      	adds	r3, #1
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	429a      	cmp	r2, r3
 800308a:	dbf1      	blt.n	8003070 <_write+0x12>
	}
	return len;
 800308c:	687b      	ldr	r3, [r7, #4]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <_close>:

int _close(int file)
{
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
	return -1;
 800309e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030be:	605a      	str	r2, [r3, #4]
	return 0;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <_isatty>:

int _isatty(int file)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
	return 1;
 80030d6:	2301      	movs	r3, #1
}
 80030d8:	4618      	mov	r0, r3
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
	return 0;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
	...

08003100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003108:	4a14      	ldr	r2, [pc, #80]	; (800315c <_sbrk+0x5c>)
 800310a:	4b15      	ldr	r3, [pc, #84]	; (8003160 <_sbrk+0x60>)
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003114:	4b13      	ldr	r3, [pc, #76]	; (8003164 <_sbrk+0x64>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d102      	bne.n	8003122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800311c:	4b11      	ldr	r3, [pc, #68]	; (8003164 <_sbrk+0x64>)
 800311e:	4a12      	ldr	r2, [pc, #72]	; (8003168 <_sbrk+0x68>)
 8003120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003122:	4b10      	ldr	r3, [pc, #64]	; (8003164 <_sbrk+0x64>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4413      	add	r3, r2
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	429a      	cmp	r2, r3
 800312e:	d207      	bcs.n	8003140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003130:	f001 ff0a 	bl	8004f48 <__errno>
 8003134:	4603      	mov	r3, r0
 8003136:	220c      	movs	r2, #12
 8003138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800313a:	f04f 33ff 	mov.w	r3, #4294967295
 800313e:	e009      	b.n	8003154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003140:	4b08      	ldr	r3, [pc, #32]	; (8003164 <_sbrk+0x64>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <_sbrk+0x64>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4413      	add	r3, r2
 800314e:	4a05      	ldr	r2, [pc, #20]	; (8003164 <_sbrk+0x64>)
 8003150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003152:	68fb      	ldr	r3, [r7, #12]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20010000 	.word	0x20010000
 8003160:	00000400 	.word	0x00000400
 8003164:	200001d4 	.word	0x200001d4
 8003168:	200001f0 	.word	0x200001f0

0800316c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <SystemInit+0x20>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	4a05      	ldr	r2, [pc, #20]	; (800318c <SystemInit+0x20>)
 8003178:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800317c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003180:	bf00      	nop
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	e000ed00 	.word	0xe000ed00

08003190 <Reset_Handler>:
 8003190:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031c8 <LoopFillZerobss+0x12>
 8003194:	480d      	ldr	r0, [pc, #52]	; (80031cc <LoopFillZerobss+0x16>)
 8003196:	490e      	ldr	r1, [pc, #56]	; (80031d0 <LoopFillZerobss+0x1a>)
 8003198:	4a0e      	ldr	r2, [pc, #56]	; (80031d4 <LoopFillZerobss+0x1e>)
 800319a:	2300      	movs	r3, #0
 800319c:	e002      	b.n	80031a4 <LoopCopyDataInit>

0800319e <CopyDataInit>:
 800319e:	58d4      	ldr	r4, [r2, r3]
 80031a0:	50c4      	str	r4, [r0, r3]
 80031a2:	3304      	adds	r3, #4

080031a4 <LoopCopyDataInit>:
 80031a4:	18c4      	adds	r4, r0, r3
 80031a6:	428c      	cmp	r4, r1
 80031a8:	d3f9      	bcc.n	800319e <CopyDataInit>
 80031aa:	4a0b      	ldr	r2, [pc, #44]	; (80031d8 <LoopFillZerobss+0x22>)
 80031ac:	4c0b      	ldr	r4, [pc, #44]	; (80031dc <LoopFillZerobss+0x26>)
 80031ae:	2300      	movs	r3, #0
 80031b0:	e001      	b.n	80031b6 <LoopFillZerobss>

080031b2 <FillZerobss>:
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	3204      	adds	r2, #4

080031b6 <LoopFillZerobss>:
 80031b6:	42a2      	cmp	r2, r4
 80031b8:	d3fb      	bcc.n	80031b2 <FillZerobss>
 80031ba:	f7ff ffd7 	bl	800316c <SystemInit>
 80031be:	f001 fec9 	bl	8004f54 <__libc_init_array>
 80031c2:	f7fe fe81 	bl	8001ec8 <main>
 80031c6:	4770      	bx	lr
 80031c8:	20010000 	.word	0x20010000
 80031cc:	20000000 	.word	0x20000000
 80031d0:	20000078 	.word	0x20000078
 80031d4:	08006de0 	.word	0x08006de0
 80031d8:	20000078 	.word	0x20000078
 80031dc:	200001ec 	.word	0x200001ec

080031e0 <ADC_IRQHandler>:
 80031e0:	e7fe      	b.n	80031e0 <ADC_IRQHandler>
	...

080031e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031e8:	4b0e      	ldr	r3, [pc, #56]	; (8003224 <HAL_Init+0x40>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0d      	ldr	r2, [pc, #52]	; (8003224 <HAL_Init+0x40>)
 80031ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031f4:	4b0b      	ldr	r3, [pc, #44]	; (8003224 <HAL_Init+0x40>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a0a      	ldr	r2, [pc, #40]	; (8003224 <HAL_Init+0x40>)
 80031fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003200:	4b08      	ldr	r3, [pc, #32]	; (8003224 <HAL_Init+0x40>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a07      	ldr	r2, [pc, #28]	; (8003224 <HAL_Init+0x40>)
 8003206:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800320a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800320c:	2003      	movs	r0, #3
 800320e:	f000 f94f 	bl	80034b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003212:	200f      	movs	r0, #15
 8003214:	f000 f808 	bl	8003228 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003218:	f7ff fdf0 	bl	8002dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	40023c00 	.word	0x40023c00

08003228 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003230:	4b12      	ldr	r3, [pc, #72]	; (800327c <HAL_InitTick+0x54>)
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b12      	ldr	r3, [pc, #72]	; (8003280 <HAL_InitTick+0x58>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	4619      	mov	r1, r3
 800323a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800323e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003242:	fbb2 f3f3 	udiv	r3, r2, r3
 8003246:	4618      	mov	r0, r3
 8003248:	f000 f967 	bl	800351a <HAL_SYSTICK_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e00e      	b.n	8003274 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2b0f      	cmp	r3, #15
 800325a:	d80a      	bhi.n	8003272 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800325c:	2200      	movs	r2, #0
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	f04f 30ff 	mov.w	r0, #4294967295
 8003264:	f000 f92f 	bl	80034c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003268:	4a06      	ldr	r2, [pc, #24]	; (8003284 <HAL_InitTick+0x5c>)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
 8003270:	e000      	b.n	8003274 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
}
 8003274:	4618      	mov	r0, r3
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	20000008 	.word	0x20000008
 8003280:	20000010 	.word	0x20000010
 8003284:	2000000c 	.word	0x2000000c

08003288 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800328c:	4b06      	ldr	r3, [pc, #24]	; (80032a8 <HAL_IncTick+0x20>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	4b06      	ldr	r3, [pc, #24]	; (80032ac <HAL_IncTick+0x24>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4413      	add	r3, r2
 8003298:	4a04      	ldr	r2, [pc, #16]	; (80032ac <HAL_IncTick+0x24>)
 800329a:	6013      	str	r3, [r2, #0]
}
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	20000010 	.word	0x20000010
 80032ac:	200001d8 	.word	0x200001d8

080032b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  return uwTick;
 80032b4:	4b03      	ldr	r3, [pc, #12]	; (80032c4 <HAL_GetTick+0x14>)
 80032b6:	681b      	ldr	r3, [r3, #0]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	200001d8 	.word	0x200001d8

080032c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032d0:	f7ff ffee 	bl	80032b0 <HAL_GetTick>
 80032d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e0:	d005      	beq.n	80032ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <HAL_Delay+0x44>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4413      	add	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032ee:	bf00      	nop
 80032f0:	f7ff ffde 	bl	80032b0 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d8f7      	bhi.n	80032f0 <HAL_Delay+0x28>
  {
  }
}
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000010 	.word	0x20000010

08003310 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003320:	4b0c      	ldr	r3, [pc, #48]	; (8003354 <__NVIC_SetPriorityGrouping+0x44>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800332c:	4013      	ands	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003338:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800333c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003342:	4a04      	ldr	r2, [pc, #16]	; (8003354 <__NVIC_SetPriorityGrouping+0x44>)
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	60d3      	str	r3, [r2, #12]
}
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	e000ed00 	.word	0xe000ed00

08003358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800335c:	4b04      	ldr	r3, [pc, #16]	; (8003370 <__NVIC_GetPriorityGrouping+0x18>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	0a1b      	lsrs	r3, r3, #8
 8003362:	f003 0307 	and.w	r3, r3, #7
}
 8003366:	4618      	mov	r0, r3
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	e000ed00 	.word	0xe000ed00

08003374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	4603      	mov	r3, r0
 800337c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800337e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003382:	2b00      	cmp	r3, #0
 8003384:	db0b      	blt.n	800339e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	f003 021f 	and.w	r2, r3, #31
 800338c:	4907      	ldr	r1, [pc, #28]	; (80033ac <__NVIC_EnableIRQ+0x38>)
 800338e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003392:	095b      	lsrs	r3, r3, #5
 8003394:	2001      	movs	r0, #1
 8003396:	fa00 f202 	lsl.w	r2, r0, r2
 800339a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	e000e100 	.word	0xe000e100

080033b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	6039      	str	r1, [r7, #0]
 80033ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	db0a      	blt.n	80033da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	490c      	ldr	r1, [pc, #48]	; (80033fc <__NVIC_SetPriority+0x4c>)
 80033ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ce:	0112      	lsls	r2, r2, #4
 80033d0:	b2d2      	uxtb	r2, r2
 80033d2:	440b      	add	r3, r1
 80033d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033d8:	e00a      	b.n	80033f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	b2da      	uxtb	r2, r3
 80033de:	4908      	ldr	r1, [pc, #32]	; (8003400 <__NVIC_SetPriority+0x50>)
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	f003 030f 	and.w	r3, r3, #15
 80033e6:	3b04      	subs	r3, #4
 80033e8:	0112      	lsls	r2, r2, #4
 80033ea:	b2d2      	uxtb	r2, r2
 80033ec:	440b      	add	r3, r1
 80033ee:	761a      	strb	r2, [r3, #24]
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	e000e100 	.word	0xe000e100
 8003400:	e000ed00 	.word	0xe000ed00

08003404 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003404:	b480      	push	{r7}
 8003406:	b089      	sub	sp, #36	; 0x24
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	f1c3 0307 	rsb	r3, r3, #7
 800341e:	2b04      	cmp	r3, #4
 8003420:	bf28      	it	cs
 8003422:	2304      	movcs	r3, #4
 8003424:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	3304      	adds	r3, #4
 800342a:	2b06      	cmp	r3, #6
 800342c:	d902      	bls.n	8003434 <NVIC_EncodePriority+0x30>
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	3b03      	subs	r3, #3
 8003432:	e000      	b.n	8003436 <NVIC_EncodePriority+0x32>
 8003434:	2300      	movs	r3, #0
 8003436:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003438:	f04f 32ff 	mov.w	r2, #4294967295
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43da      	mvns	r2, r3
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	401a      	ands	r2, r3
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800344c:	f04f 31ff 	mov.w	r1, #4294967295
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	fa01 f303 	lsl.w	r3, r1, r3
 8003456:	43d9      	mvns	r1, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800345c:	4313      	orrs	r3, r2
         );
}
 800345e:	4618      	mov	r0, r3
 8003460:	3724      	adds	r7, #36	; 0x24
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
	...

0800346c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3b01      	subs	r3, #1
 8003478:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800347c:	d301      	bcc.n	8003482 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800347e:	2301      	movs	r3, #1
 8003480:	e00f      	b.n	80034a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003482:	4a0a      	ldr	r2, [pc, #40]	; (80034ac <SysTick_Config+0x40>)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	3b01      	subs	r3, #1
 8003488:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800348a:	210f      	movs	r1, #15
 800348c:	f04f 30ff 	mov.w	r0, #4294967295
 8003490:	f7ff ff8e 	bl	80033b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003494:	4b05      	ldr	r3, [pc, #20]	; (80034ac <SysTick_Config+0x40>)
 8003496:	2200      	movs	r2, #0
 8003498:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800349a:	4b04      	ldr	r3, [pc, #16]	; (80034ac <SysTick_Config+0x40>)
 800349c:	2207      	movs	r2, #7
 800349e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	e000e010 	.word	0xe000e010

080034b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f7ff ff29 	bl	8003310 <__NVIC_SetPriorityGrouping>
}
 80034be:	bf00      	nop
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b086      	sub	sp, #24
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	4603      	mov	r3, r0
 80034ce:	60b9      	str	r1, [r7, #8]
 80034d0:	607a      	str	r2, [r7, #4]
 80034d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034d8:	f7ff ff3e 	bl	8003358 <__NVIC_GetPriorityGrouping>
 80034dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	68b9      	ldr	r1, [r7, #8]
 80034e2:	6978      	ldr	r0, [r7, #20]
 80034e4:	f7ff ff8e 	bl	8003404 <NVIC_EncodePriority>
 80034e8:	4602      	mov	r2, r0
 80034ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ee:	4611      	mov	r1, r2
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff ff5d 	bl	80033b0 <__NVIC_SetPriority>
}
 80034f6:	bf00      	nop
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b082      	sub	sp, #8
 8003502:	af00      	add	r7, sp, #0
 8003504:	4603      	mov	r3, r0
 8003506:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff ff31 	bl	8003374 <__NVIC_EnableIRQ>
}
 8003512:	bf00      	nop
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b082      	sub	sp, #8
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff ffa2 	bl	800346c <SysTick_Config>
 8003528:	4603      	mov	r3, r0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003534:	b480      	push	{r7}
 8003536:	b089      	sub	sp, #36	; 0x24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003546:	2300      	movs	r3, #0
 8003548:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800354a:	2300      	movs	r3, #0
 800354c:	61fb      	str	r3, [r7, #28]
 800354e:	e159      	b.n	8003804 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003550:	2201      	movs	r2, #1
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	4013      	ands	r3, r2
 8003562:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	429a      	cmp	r2, r3
 800356a:	f040 8148 	bne.w	80037fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b01      	cmp	r3, #1
 8003578:	d005      	beq.n	8003586 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003582:	2b02      	cmp	r3, #2
 8003584:	d130      	bne.n	80035e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	2203      	movs	r2, #3
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4013      	ands	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035bc:	2201      	movs	r2, #1
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	43db      	mvns	r3, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4013      	ands	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	f003 0201 	and.w	r2, r3, #1
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	4313      	orrs	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f003 0303 	and.w	r3, r3, #3
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	d017      	beq.n	8003624 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	2203      	movs	r2, #3
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4013      	ands	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f003 0303 	and.w	r3, r3, #3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d123      	bne.n	8003678 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	08da      	lsrs	r2, r3, #3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3208      	adds	r2, #8
 8003638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800363c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	220f      	movs	r2, #15
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4013      	ands	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	691a      	ldr	r2, [r3, #16]
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	4313      	orrs	r3, r2
 8003668:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	08da      	lsrs	r2, r3, #3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3208      	adds	r2, #8
 8003672:	69b9      	ldr	r1, [r7, #24]
 8003674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	005b      	lsls	r3, r3, #1
 8003682:	2203      	movs	r2, #3
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	43db      	mvns	r3, r3
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	4013      	ands	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 0203 	and.w	r2, r3, #3
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	fa02 f303 	lsl.w	r3, r2, r3
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80a2 	beq.w	80037fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	4b57      	ldr	r3, [pc, #348]	; (800381c <HAL_GPIO_Init+0x2e8>)
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	4a56      	ldr	r2, [pc, #344]	; (800381c <HAL_GPIO_Init+0x2e8>)
 80036c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036c8:	6453      	str	r3, [r2, #68]	; 0x44
 80036ca:	4b54      	ldr	r3, [pc, #336]	; (800381c <HAL_GPIO_Init+0x2e8>)
 80036cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036d6:	4a52      	ldr	r2, [pc, #328]	; (8003820 <HAL_GPIO_Init+0x2ec>)
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	089b      	lsrs	r3, r3, #2
 80036dc:	3302      	adds	r3, #2
 80036de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	220f      	movs	r2, #15
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a49      	ldr	r2, [pc, #292]	; (8003824 <HAL_GPIO_Init+0x2f0>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d019      	beq.n	8003736 <HAL_GPIO_Init+0x202>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a48      	ldr	r2, [pc, #288]	; (8003828 <HAL_GPIO_Init+0x2f4>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d013      	beq.n	8003732 <HAL_GPIO_Init+0x1fe>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a47      	ldr	r2, [pc, #284]	; (800382c <HAL_GPIO_Init+0x2f8>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d00d      	beq.n	800372e <HAL_GPIO_Init+0x1fa>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a46      	ldr	r2, [pc, #280]	; (8003830 <HAL_GPIO_Init+0x2fc>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d007      	beq.n	800372a <HAL_GPIO_Init+0x1f6>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a45      	ldr	r2, [pc, #276]	; (8003834 <HAL_GPIO_Init+0x300>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d101      	bne.n	8003726 <HAL_GPIO_Init+0x1f2>
 8003722:	2304      	movs	r3, #4
 8003724:	e008      	b.n	8003738 <HAL_GPIO_Init+0x204>
 8003726:	2307      	movs	r3, #7
 8003728:	e006      	b.n	8003738 <HAL_GPIO_Init+0x204>
 800372a:	2303      	movs	r3, #3
 800372c:	e004      	b.n	8003738 <HAL_GPIO_Init+0x204>
 800372e:	2302      	movs	r3, #2
 8003730:	e002      	b.n	8003738 <HAL_GPIO_Init+0x204>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <HAL_GPIO_Init+0x204>
 8003736:	2300      	movs	r3, #0
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	f002 0203 	and.w	r2, r2, #3
 800373e:	0092      	lsls	r2, r2, #2
 8003740:	4093      	lsls	r3, r2
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003748:	4935      	ldr	r1, [pc, #212]	; (8003820 <HAL_GPIO_Init+0x2ec>)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	089b      	lsrs	r3, r3, #2
 800374e:	3302      	adds	r3, #2
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003756:	4b38      	ldr	r3, [pc, #224]	; (8003838 <HAL_GPIO_Init+0x304>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	43db      	mvns	r3, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4013      	ands	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800377a:	4a2f      	ldr	r2, [pc, #188]	; (8003838 <HAL_GPIO_Init+0x304>)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003780:	4b2d      	ldr	r3, [pc, #180]	; (8003838 <HAL_GPIO_Init+0x304>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037a4:	4a24      	ldr	r2, [pc, #144]	; (8003838 <HAL_GPIO_Init+0x304>)
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037aa:	4b23      	ldr	r3, [pc, #140]	; (8003838 <HAL_GPIO_Init+0x304>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ce:	4a1a      	ldr	r2, [pc, #104]	; (8003838 <HAL_GPIO_Init+0x304>)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037d4:	4b18      	ldr	r3, [pc, #96]	; (8003838 <HAL_GPIO_Init+0x304>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037f8:	4a0f      	ldr	r2, [pc, #60]	; (8003838 <HAL_GPIO_Init+0x304>)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3301      	adds	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	2b0f      	cmp	r3, #15
 8003808:	f67f aea2 	bls.w	8003550 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	3724      	adds	r7, #36	; 0x24
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40023800 	.word	0x40023800
 8003820:	40013800 	.word	0x40013800
 8003824:	40020000 	.word	0x40020000
 8003828:	40020400 	.word	0x40020400
 800382c:	40020800 	.word	0x40020800
 8003830:	40020c00 	.word	0x40020c00
 8003834:	40021000 	.word	0x40021000
 8003838:	40013c00 	.word	0x40013c00

0800383c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	460b      	mov	r3, r1
 8003846:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	887b      	ldrh	r3, [r7, #2]
 800384e:	4013      	ands	r3, r2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003854:	2301      	movs	r3, #1
 8003856:	73fb      	strb	r3, [r7, #15]
 8003858:	e001      	b.n	800385e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800385a:	2300      	movs	r3, #0
 800385c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800385e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003860:	4618      	mov	r0, r3
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	460b      	mov	r3, r1
 8003876:	807b      	strh	r3, [r7, #2]
 8003878:	4613      	mov	r3, r2
 800387a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800387c:	787b      	ldrb	r3, [r7, #1]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003882:	887a      	ldrh	r2, [r7, #2]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003888:	e003      	b.n	8003892 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800388a:	887b      	ldrh	r3, [r7, #2]
 800388c:	041a      	lsls	r2, r3, #16
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	619a      	str	r2, [r3, #24]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800389e:	b480      	push	{r7}
 80038a0:	b085      	sub	sp, #20
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
 80038a6:	460b      	mov	r3, r1
 80038a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038b0:	887a      	ldrh	r2, [r7, #2]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4013      	ands	r3, r2
 80038b6:	041a      	lsls	r2, r3, #16
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	43d9      	mvns	r1, r3
 80038bc:	887b      	ldrh	r3, [r7, #2]
 80038be:	400b      	ands	r3, r1
 80038c0:	431a      	orrs	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	619a      	str	r2, [r3, #24]
}
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
	...

080038d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e267      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d075      	beq.n	80039de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038f2:	4b88      	ldr	r3, [pc, #544]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 030c 	and.w	r3, r3, #12
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d00c      	beq.n	8003918 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038fe:	4b85      	ldr	r3, [pc, #532]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003906:	2b08      	cmp	r3, #8
 8003908:	d112      	bne.n	8003930 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800390a:	4b82      	ldr	r3, [pc, #520]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003912:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003916:	d10b      	bne.n	8003930 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003918:	4b7e      	ldr	r3, [pc, #504]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d05b      	beq.n	80039dc <HAL_RCC_OscConfig+0x108>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d157      	bne.n	80039dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e242      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003938:	d106      	bne.n	8003948 <HAL_RCC_OscConfig+0x74>
 800393a:	4b76      	ldr	r3, [pc, #472]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a75      	ldr	r2, [pc, #468]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	e01d      	b.n	8003984 <HAL_RCC_OscConfig+0xb0>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003950:	d10c      	bne.n	800396c <HAL_RCC_OscConfig+0x98>
 8003952:	4b70      	ldr	r3, [pc, #448]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a6f      	ldr	r2, [pc, #444]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800395c:	6013      	str	r3, [r2, #0]
 800395e:	4b6d      	ldr	r3, [pc, #436]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a6c      	ldr	r2, [pc, #432]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	e00b      	b.n	8003984 <HAL_RCC_OscConfig+0xb0>
 800396c:	4b69      	ldr	r3, [pc, #420]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a68      	ldr	r2, [pc, #416]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	4b66      	ldr	r3, [pc, #408]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a65      	ldr	r2, [pc, #404]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 800397e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d013      	beq.n	80039b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398c:	f7ff fc90 	bl	80032b0 <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003994:	f7ff fc8c 	bl	80032b0 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	; 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e207      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a6:	4b5b      	ldr	r3, [pc, #364]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0f0      	beq.n	8003994 <HAL_RCC_OscConfig+0xc0>
 80039b2:	e014      	b.n	80039de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b4:	f7ff fc7c 	bl	80032b0 <HAL_GetTick>
 80039b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039bc:	f7ff fc78 	bl	80032b0 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b64      	cmp	r3, #100	; 0x64
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e1f3      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ce:	4b51      	ldr	r3, [pc, #324]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1f0      	bne.n	80039bc <HAL_RCC_OscConfig+0xe8>
 80039da:	e000      	b.n	80039de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d063      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039ea:	4b4a      	ldr	r3, [pc, #296]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 030c 	and.w	r3, r3, #12
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00b      	beq.n	8003a0e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039f6:	4b47      	ldr	r3, [pc, #284]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039fe:	2b08      	cmp	r3, #8
 8003a00:	d11c      	bne.n	8003a3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a02:	4b44      	ldr	r3, [pc, #272]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d116      	bne.n	8003a3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a0e:	4b41      	ldr	r3, [pc, #260]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d005      	beq.n	8003a26 <HAL_RCC_OscConfig+0x152>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d001      	beq.n	8003a26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e1c7      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a26:	4b3b      	ldr	r3, [pc, #236]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	4937      	ldr	r1, [pc, #220]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a3a:	e03a      	b.n	8003ab2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d020      	beq.n	8003a86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a44:	4b34      	ldr	r3, [pc, #208]	; (8003b18 <HAL_RCC_OscConfig+0x244>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4a:	f7ff fc31 	bl	80032b0 <HAL_GetTick>
 8003a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a52:	f7ff fc2d 	bl	80032b0 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e1a8      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a64:	4b2b      	ldr	r3, [pc, #172]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a70:	4b28      	ldr	r3, [pc, #160]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	4925      	ldr	r1, [pc, #148]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	600b      	str	r3, [r1, #0]
 8003a84:	e015      	b.n	8003ab2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a86:	4b24      	ldr	r3, [pc, #144]	; (8003b18 <HAL_RCC_OscConfig+0x244>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a8c:	f7ff fc10 	bl	80032b0 <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a94:	f7ff fc0c 	bl	80032b0 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e187      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa6:	4b1b      	ldr	r3, [pc, #108]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f0      	bne.n	8003a94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d036      	beq.n	8003b2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d016      	beq.n	8003af4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ac6:	4b15      	ldr	r3, [pc, #84]	; (8003b1c <HAL_RCC_OscConfig+0x248>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003acc:	f7ff fbf0 	bl	80032b0 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ad4:	f7ff fbec 	bl	80032b0 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e167      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae6:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <HAL_RCC_OscConfig+0x240>)
 8003ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0f0      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x200>
 8003af2:	e01b      	b.n	8003b2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003af4:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <HAL_RCC_OscConfig+0x248>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003afa:	f7ff fbd9 	bl	80032b0 <HAL_GetTick>
 8003afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b00:	e00e      	b.n	8003b20 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b02:	f7ff fbd5 	bl	80032b0 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d907      	bls.n	8003b20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e150      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
 8003b14:	40023800 	.word	0x40023800
 8003b18:	42470000 	.word	0x42470000
 8003b1c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b20:	4b88      	ldr	r3, [pc, #544]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d1ea      	bne.n	8003b02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 8097 	beq.w	8003c68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b3e:	4b81      	ldr	r3, [pc, #516]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d10f      	bne.n	8003b6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60bb      	str	r3, [r7, #8]
 8003b4e:	4b7d      	ldr	r3, [pc, #500]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	4a7c      	ldr	r2, [pc, #496]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b58:	6413      	str	r3, [r2, #64]	; 0x40
 8003b5a:	4b7a      	ldr	r3, [pc, #488]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b66:	2301      	movs	r3, #1
 8003b68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6a:	4b77      	ldr	r3, [pc, #476]	; (8003d48 <HAL_RCC_OscConfig+0x474>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d118      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b76:	4b74      	ldr	r3, [pc, #464]	; (8003d48 <HAL_RCC_OscConfig+0x474>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a73      	ldr	r2, [pc, #460]	; (8003d48 <HAL_RCC_OscConfig+0x474>)
 8003b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b82:	f7ff fb95 	bl	80032b0 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8a:	f7ff fb91 	bl	80032b0 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e10c      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	4b6a      	ldr	r3, [pc, #424]	; (8003d48 <HAL_RCC_OscConfig+0x474>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0f0      	beq.n	8003b8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d106      	bne.n	8003bbe <HAL_RCC_OscConfig+0x2ea>
 8003bb0:	4b64      	ldr	r3, [pc, #400]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb4:	4a63      	ldr	r2, [pc, #396]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	6713      	str	r3, [r2, #112]	; 0x70
 8003bbc:	e01c      	b.n	8003bf8 <HAL_RCC_OscConfig+0x324>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	2b05      	cmp	r3, #5
 8003bc4:	d10c      	bne.n	8003be0 <HAL_RCC_OscConfig+0x30c>
 8003bc6:	4b5f      	ldr	r3, [pc, #380]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bca:	4a5e      	ldr	r2, [pc, #376]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bcc:	f043 0304 	orr.w	r3, r3, #4
 8003bd0:	6713      	str	r3, [r2, #112]	; 0x70
 8003bd2:	4b5c      	ldr	r3, [pc, #368]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd6:	4a5b      	ldr	r2, [pc, #364]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	6713      	str	r3, [r2, #112]	; 0x70
 8003bde:	e00b      	b.n	8003bf8 <HAL_RCC_OscConfig+0x324>
 8003be0:	4b58      	ldr	r3, [pc, #352]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be4:	4a57      	ldr	r2, [pc, #348]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003be6:	f023 0301 	bic.w	r3, r3, #1
 8003bea:	6713      	str	r3, [r2, #112]	; 0x70
 8003bec:	4b55      	ldr	r3, [pc, #340]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf0:	4a54      	ldr	r2, [pc, #336]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003bf2:	f023 0304 	bic.w	r3, r3, #4
 8003bf6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d015      	beq.n	8003c2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7ff fb56 	bl	80032b0 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c06:	e00a      	b.n	8003c1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c08:	f7ff fb52 	bl	80032b0 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e0cb      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1e:	4b49      	ldr	r3, [pc, #292]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0ee      	beq.n	8003c08 <HAL_RCC_OscConfig+0x334>
 8003c2a:	e014      	b.n	8003c56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2c:	f7ff fb40 	bl	80032b0 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c32:	e00a      	b.n	8003c4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c34:	f7ff fb3c 	bl	80032b0 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e0b5      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c4a:	4b3e      	ldr	r3, [pc, #248]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003c4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1ee      	bne.n	8003c34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d105      	bne.n	8003c68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5c:	4b39      	ldr	r3, [pc, #228]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c60:	4a38      	ldr	r2, [pc, #224]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 80a1 	beq.w	8003db4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c72:	4b34      	ldr	r3, [pc, #208]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d05c      	beq.n	8003d38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d141      	bne.n	8003d0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c86:	4b31      	ldr	r3, [pc, #196]	; (8003d4c <HAL_RCC_OscConfig+0x478>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8c:	f7ff fb10 	bl	80032b0 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c94:	f7ff fb0c 	bl	80032b0 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e087      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca6:	4b27      	ldr	r3, [pc, #156]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1f0      	bne.n	8003c94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	69da      	ldr	r2, [r3, #28]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc0:	019b      	lsls	r3, r3, #6
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc8:	085b      	lsrs	r3, r3, #1
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	041b      	lsls	r3, r3, #16
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd4:	061b      	lsls	r3, r3, #24
 8003cd6:	491b      	ldr	r1, [pc, #108]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cdc:	4b1b      	ldr	r3, [pc, #108]	; (8003d4c <HAL_RCC_OscConfig+0x478>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce2:	f7ff fae5 	bl	80032b0 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cea:	f7ff fae1 	bl	80032b0 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e05c      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cfc:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0x416>
 8003d08:	e054      	b.n	8003db4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0a:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <HAL_RCC_OscConfig+0x478>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7ff face 	bl	80032b0 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d18:	f7ff faca 	bl	80032b0 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e045      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2a:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <HAL_RCC_OscConfig+0x470>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0x444>
 8003d36:	e03d      	b.n	8003db4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d107      	bne.n	8003d50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e038      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40007000 	.word	0x40007000
 8003d4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d50:	4b1b      	ldr	r3, [pc, #108]	; (8003dc0 <HAL_RCC_OscConfig+0x4ec>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d028      	beq.n	8003db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d121      	bne.n	8003db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d11a      	bne.n	8003db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d80:	4013      	ands	r3, r2
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d111      	bne.n	8003db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d96:	085b      	lsrs	r3, r3, #1
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d107      	bne.n	8003db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d001      	beq.n	8003db4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e000      	b.n	8003db6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3718      	adds	r7, #24
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	40023800 	.word	0x40023800

08003dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0cc      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd8:	4b68      	ldr	r3, [pc, #416]	; (8003f7c <HAL_RCC_ClockConfig+0x1b8>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d90c      	bls.n	8003e00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de6:	4b65      	ldr	r3, [pc, #404]	; (8003f7c <HAL_RCC_ClockConfig+0x1b8>)
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	b2d2      	uxtb	r2, r2
 8003dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dee:	4b63      	ldr	r3, [pc, #396]	; (8003f7c <HAL_RCC_ClockConfig+0x1b8>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d001      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e0b8      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d020      	beq.n	8003e4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0304 	and.w	r3, r3, #4
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d005      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e18:	4b59      	ldr	r3, [pc, #356]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	4a58      	ldr	r2, [pc, #352]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0308 	and.w	r3, r3, #8
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e30:	4b53      	ldr	r3, [pc, #332]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	4a52      	ldr	r2, [pc, #328]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e3c:	4b50      	ldr	r3, [pc, #320]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	494d      	ldr	r1, [pc, #308]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d044      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d107      	bne.n	8003e72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e62:	4b47      	ldr	r3, [pc, #284]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d119      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e07f      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d003      	beq.n	8003e82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e82:	4b3f      	ldr	r3, [pc, #252]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d109      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e06f      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e92:	4b3b      	ldr	r3, [pc, #236]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e067      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ea2:	4b37      	ldr	r3, [pc, #220]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f023 0203 	bic.w	r2, r3, #3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4934      	ldr	r1, [pc, #208]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eb4:	f7ff f9fc 	bl	80032b0 <HAL_GetTick>
 8003eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ebc:	f7ff f9f8 	bl	80032b0 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e04f      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed2:	4b2b      	ldr	r3, [pc, #172]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 020c 	and.w	r2, r3, #12
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d1eb      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ee4:	4b25      	ldr	r3, [pc, #148]	; (8003f7c <HAL_RCC_ClockConfig+0x1b8>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0307 	and.w	r3, r3, #7
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d20c      	bcs.n	8003f0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef2:	4b22      	ldr	r3, [pc, #136]	; (8003f7c <HAL_RCC_ClockConfig+0x1b8>)
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	b2d2      	uxtb	r2, r2
 8003ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003efa:	4b20      	ldr	r3, [pc, #128]	; (8003f7c <HAL_RCC_ClockConfig+0x1b8>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d001      	beq.n	8003f0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e032      	b.n	8003f72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d008      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f18:	4b19      	ldr	r3, [pc, #100]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4916      	ldr	r1, [pc, #88]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0308 	and.w	r3, r3, #8
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d009      	beq.n	8003f4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f36:	4b12      	ldr	r3, [pc, #72]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	490e      	ldr	r1, [pc, #56]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f4a:	f000 f821 	bl	8003f90 <HAL_RCC_GetSysClockFreq>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	4b0b      	ldr	r3, [pc, #44]	; (8003f80 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	091b      	lsrs	r3, r3, #4
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	490a      	ldr	r1, [pc, #40]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003f5c:	5ccb      	ldrb	r3, [r1, r3]
 8003f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f62:	4a09      	ldr	r2, [pc, #36]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003f64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f66:	4b09      	ldr	r3, [pc, #36]	; (8003f8c <HAL_RCC_ClockConfig+0x1c8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7ff f95c 	bl	8003228 <HAL_InitTick>

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40023c00 	.word	0x40023c00
 8003f80:	40023800 	.word	0x40023800
 8003f84:	08006c78 	.word	0x08006c78
 8003f88:	20000008 	.word	0x20000008
 8003f8c:	2000000c 	.word	0x2000000c

08003f90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f94:	b094      	sub	sp, #80	; 0x50
 8003f96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	647b      	str	r3, [r7, #68]	; 0x44
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fa8:	4b79      	ldr	r3, [pc, #484]	; (8004190 <HAL_RCC_GetSysClockFreq+0x200>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f003 030c 	and.w	r3, r3, #12
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d00d      	beq.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x40>
 8003fb4:	2b08      	cmp	r3, #8
 8003fb6:	f200 80e1 	bhi.w	800417c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d002      	beq.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x34>
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d003      	beq.n	8003fca <HAL_RCC_GetSysClockFreq+0x3a>
 8003fc2:	e0db      	b.n	800417c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fc4:	4b73      	ldr	r3, [pc, #460]	; (8004194 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fc6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003fc8:	e0db      	b.n	8004182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fca:	4b73      	ldr	r3, [pc, #460]	; (8004198 <HAL_RCC_GetSysClockFreq+0x208>)
 8003fcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fce:	e0d8      	b.n	8004182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fd0:	4b6f      	ldr	r3, [pc, #444]	; (8004190 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fd8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fda:	4b6d      	ldr	r3, [pc, #436]	; (8004190 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d063      	beq.n	80040ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fe6:	4b6a      	ldr	r3, [pc, #424]	; (8004190 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	099b      	lsrs	r3, r3, #6
 8003fec:	2200      	movs	r2, #0
 8003fee:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ff0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ff8:	633b      	str	r3, [r7, #48]	; 0x30
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	637b      	str	r3, [r7, #52]	; 0x34
 8003ffe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004002:	4622      	mov	r2, r4
 8004004:	462b      	mov	r3, r5
 8004006:	f04f 0000 	mov.w	r0, #0
 800400a:	f04f 0100 	mov.w	r1, #0
 800400e:	0159      	lsls	r1, r3, #5
 8004010:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004014:	0150      	lsls	r0, r2, #5
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4621      	mov	r1, r4
 800401c:	1a51      	subs	r1, r2, r1
 800401e:	6139      	str	r1, [r7, #16]
 8004020:	4629      	mov	r1, r5
 8004022:	eb63 0301 	sbc.w	r3, r3, r1
 8004026:	617b      	str	r3, [r7, #20]
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004034:	4659      	mov	r1, fp
 8004036:	018b      	lsls	r3, r1, #6
 8004038:	4651      	mov	r1, sl
 800403a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800403e:	4651      	mov	r1, sl
 8004040:	018a      	lsls	r2, r1, #6
 8004042:	4651      	mov	r1, sl
 8004044:	ebb2 0801 	subs.w	r8, r2, r1
 8004048:	4659      	mov	r1, fp
 800404a:	eb63 0901 	sbc.w	r9, r3, r1
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	f04f 0300 	mov.w	r3, #0
 8004056:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800405a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800405e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004062:	4690      	mov	r8, r2
 8004064:	4699      	mov	r9, r3
 8004066:	4623      	mov	r3, r4
 8004068:	eb18 0303 	adds.w	r3, r8, r3
 800406c:	60bb      	str	r3, [r7, #8]
 800406e:	462b      	mov	r3, r5
 8004070:	eb49 0303 	adc.w	r3, r9, r3
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	f04f 0200 	mov.w	r2, #0
 800407a:	f04f 0300 	mov.w	r3, #0
 800407e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004082:	4629      	mov	r1, r5
 8004084:	024b      	lsls	r3, r1, #9
 8004086:	4621      	mov	r1, r4
 8004088:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800408c:	4621      	mov	r1, r4
 800408e:	024a      	lsls	r2, r1, #9
 8004090:	4610      	mov	r0, r2
 8004092:	4619      	mov	r1, r3
 8004094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004096:	2200      	movs	r2, #0
 8004098:	62bb      	str	r3, [r7, #40]	; 0x28
 800409a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800409c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040a0:	f7fc fde4 	bl	8000c6c <__aeabi_uldivmod>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4613      	mov	r3, r2
 80040aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040ac:	e058      	b.n	8004160 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040ae:	4b38      	ldr	r3, [pc, #224]	; (8004190 <HAL_RCC_GetSysClockFreq+0x200>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	099b      	lsrs	r3, r3, #6
 80040b4:	2200      	movs	r2, #0
 80040b6:	4618      	mov	r0, r3
 80040b8:	4611      	mov	r1, r2
 80040ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040be:	623b      	str	r3, [r7, #32]
 80040c0:	2300      	movs	r3, #0
 80040c2:	627b      	str	r3, [r7, #36]	; 0x24
 80040c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040c8:	4642      	mov	r2, r8
 80040ca:	464b      	mov	r3, r9
 80040cc:	f04f 0000 	mov.w	r0, #0
 80040d0:	f04f 0100 	mov.w	r1, #0
 80040d4:	0159      	lsls	r1, r3, #5
 80040d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040da:	0150      	lsls	r0, r2, #5
 80040dc:	4602      	mov	r2, r0
 80040de:	460b      	mov	r3, r1
 80040e0:	4641      	mov	r1, r8
 80040e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80040e6:	4649      	mov	r1, r9
 80040e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80040ec:	f04f 0200 	mov.w	r2, #0
 80040f0:	f04f 0300 	mov.w	r3, #0
 80040f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004100:	ebb2 040a 	subs.w	r4, r2, sl
 8004104:	eb63 050b 	sbc.w	r5, r3, fp
 8004108:	f04f 0200 	mov.w	r2, #0
 800410c:	f04f 0300 	mov.w	r3, #0
 8004110:	00eb      	lsls	r3, r5, #3
 8004112:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004116:	00e2      	lsls	r2, r4, #3
 8004118:	4614      	mov	r4, r2
 800411a:	461d      	mov	r5, r3
 800411c:	4643      	mov	r3, r8
 800411e:	18e3      	adds	r3, r4, r3
 8004120:	603b      	str	r3, [r7, #0]
 8004122:	464b      	mov	r3, r9
 8004124:	eb45 0303 	adc.w	r3, r5, r3
 8004128:	607b      	str	r3, [r7, #4]
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	f04f 0300 	mov.w	r3, #0
 8004132:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004136:	4629      	mov	r1, r5
 8004138:	028b      	lsls	r3, r1, #10
 800413a:	4621      	mov	r1, r4
 800413c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004140:	4621      	mov	r1, r4
 8004142:	028a      	lsls	r2, r1, #10
 8004144:	4610      	mov	r0, r2
 8004146:	4619      	mov	r1, r3
 8004148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800414a:	2200      	movs	r2, #0
 800414c:	61bb      	str	r3, [r7, #24]
 800414e:	61fa      	str	r2, [r7, #28]
 8004150:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004154:	f7fc fd8a 	bl	8000c6c <__aeabi_uldivmod>
 8004158:	4602      	mov	r2, r0
 800415a:	460b      	mov	r3, r1
 800415c:	4613      	mov	r3, r2
 800415e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004160:	4b0b      	ldr	r3, [pc, #44]	; (8004190 <HAL_RCC_GetSysClockFreq+0x200>)
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	0c1b      	lsrs	r3, r3, #16
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	3301      	adds	r3, #1
 800416c:	005b      	lsls	r3, r3, #1
 800416e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004170:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004174:	fbb2 f3f3 	udiv	r3, r2, r3
 8004178:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800417a:	e002      	b.n	8004182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800417c:	4b05      	ldr	r3, [pc, #20]	; (8004194 <HAL_RCC_GetSysClockFreq+0x204>)
 800417e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004180:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004184:	4618      	mov	r0, r3
 8004186:	3750      	adds	r7, #80	; 0x50
 8004188:	46bd      	mov	sp, r7
 800418a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800418e:	bf00      	nop
 8004190:	40023800 	.word	0x40023800
 8004194:	00f42400 	.word	0x00f42400
 8004198:	007a1200 	.word	0x007a1200

0800419c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e07b      	b.n	80042a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d108      	bne.n	80041c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041be:	d009      	beq.n	80041d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	61da      	str	r2, [r3, #28]
 80041c6:	e005      	b.n	80041d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fe fe2c 	bl	8002e4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800420a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800421c:	431a      	orrs	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004244:	431a      	orrs	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69db      	ldr	r3, [r3, #28]
 800424a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004258:	ea42 0103 	orr.w	r1, r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004260:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	0c1b      	lsrs	r3, r3, #16
 8004272:	f003 0104 	and.w	r1, r3, #4
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427a:	f003 0210 	and.w	r2, r3, #16
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	69da      	ldr	r2, [r3, #28]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004294:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b088      	sub	sp, #32
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	603b      	str	r3, [r7, #0]
 80042ba:	4613      	mov	r3, r2
 80042bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042be:	2300      	movs	r3, #0
 80042c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d101      	bne.n	80042d0 <HAL_SPI_Transmit+0x22>
 80042cc:	2302      	movs	r3, #2
 80042ce:	e126      	b.n	800451e <HAL_SPI_Transmit+0x270>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042d8:	f7fe ffea 	bl	80032b0 <HAL_GetTick>
 80042dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80042de:	88fb      	ldrh	r3, [r7, #6]
 80042e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d002      	beq.n	80042f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80042ee:	2302      	movs	r3, #2
 80042f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042f2:	e10b      	b.n	800450c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <HAL_SPI_Transmit+0x52>
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d102      	bne.n	8004306 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004304:	e102      	b.n	800450c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2203      	movs	r2, #3
 800430a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	88fa      	ldrh	r2, [r7, #6]
 800431e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	88fa      	ldrh	r2, [r7, #6]
 8004324:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800434c:	d10f      	bne.n	800436e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800435c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800436c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d007      	beq.n	800438c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800438a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004394:	d14b      	bne.n	800442e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_SPI_Transmit+0xf6>
 800439e:	8afb      	ldrh	r3, [r7, #22]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d13e      	bne.n	8004422 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a8:	881a      	ldrh	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b4:	1c9a      	adds	r2, r3, #2
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043be:	b29b      	uxth	r3, r3
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043c8:	e02b      	b.n	8004422 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d112      	bne.n	80043fe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043dc:	881a      	ldrh	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e8:	1c9a      	adds	r2, r3, #2
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80043fc:	e011      	b.n	8004422 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043fe:	f7fe ff57 	bl	80032b0 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	429a      	cmp	r2, r3
 800440c:	d803      	bhi.n	8004416 <HAL_SPI_Transmit+0x168>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004414:	d102      	bne.n	800441c <HAL_SPI_Transmit+0x16e>
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d102      	bne.n	8004422 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004420:	e074      	b.n	800450c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004426:	b29b      	uxth	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1ce      	bne.n	80043ca <HAL_SPI_Transmit+0x11c>
 800442c:	e04c      	b.n	80044c8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <HAL_SPI_Transmit+0x18e>
 8004436:	8afb      	ldrh	r3, [r7, #22]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d140      	bne.n	80044be <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	330c      	adds	r3, #12
 8004446:	7812      	ldrb	r2, [r2, #0]
 8004448:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444e:	1c5a      	adds	r2, r3, #1
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004458:	b29b      	uxth	r3, r3
 800445a:	3b01      	subs	r3, #1
 800445c:	b29a      	uxth	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004462:	e02c      	b.n	80044be <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b02      	cmp	r3, #2
 8004470:	d113      	bne.n	800449a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	330c      	adds	r3, #12
 800447c:	7812      	ldrb	r2, [r2, #0]
 800447e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	86da      	strh	r2, [r3, #54]	; 0x36
 8004498:	e011      	b.n	80044be <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800449a:	f7fe ff09 	bl	80032b0 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d803      	bhi.n	80044b2 <HAL_SPI_Transmit+0x204>
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b0:	d102      	bne.n	80044b8 <HAL_SPI_Transmit+0x20a>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d102      	bne.n	80044be <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044bc:	e026      	b.n	800450c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1cd      	bne.n	8004464 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	6839      	ldr	r1, [r7, #0]
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 f8b3 	bl	8004638 <SPI_EndRxTxTransaction>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d002      	beq.n	80044de <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10a      	bne.n	80044fc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044e6:	2300      	movs	r3, #0
 80044e8:	613b      	str	r3, [r7, #16]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	613b      	str	r3, [r7, #16]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	613b      	str	r3, [r7, #16]
 80044fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	77fb      	strb	r3, [r7, #31]
 8004508:	e000      	b.n	800450c <HAL_SPI_Transmit+0x25e>
  }

error:
 800450a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800451c:	7ffb      	ldrb	r3, [r7, #31]
}
 800451e:	4618      	mov	r0, r3
 8004520:	3720      	adds	r7, #32
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b088      	sub	sp, #32
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	603b      	str	r3, [r7, #0]
 8004534:	4613      	mov	r3, r2
 8004536:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004538:	f7fe feba 	bl	80032b0 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004540:	1a9b      	subs	r3, r3, r2
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	4413      	add	r3, r2
 8004546:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004548:	f7fe feb2 	bl	80032b0 <HAL_GetTick>
 800454c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800454e:	4b39      	ldr	r3, [pc, #228]	; (8004634 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	015b      	lsls	r3, r3, #5
 8004554:	0d1b      	lsrs	r3, r3, #20
 8004556:	69fa      	ldr	r2, [r7, #28]
 8004558:	fb02 f303 	mul.w	r3, r2, r3
 800455c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800455e:	e054      	b.n	800460a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004566:	d050      	beq.n	800460a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004568:	f7fe fea2 	bl	80032b0 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	69fa      	ldr	r2, [r7, #28]
 8004574:	429a      	cmp	r2, r3
 8004576:	d902      	bls.n	800457e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d13d      	bne.n	80045fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800458c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004596:	d111      	bne.n	80045bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045a0:	d004      	beq.n	80045ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045aa:	d107      	bne.n	80045bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045c4:	d10f      	bne.n	80045e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e017      	b.n	800462a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	3b01      	subs	r3, #1
 8004608:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	4013      	ands	r3, r2
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	429a      	cmp	r2, r3
 8004618:	bf0c      	ite	eq
 800461a:	2301      	moveq	r3, #1
 800461c:	2300      	movne	r3, #0
 800461e:	b2db      	uxtb	r3, r3
 8004620:	461a      	mov	r2, r3
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	429a      	cmp	r2, r3
 8004626:	d19b      	bne.n	8004560 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3720      	adds	r7, #32
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000008 	.word	0x20000008

08004638 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af02      	add	r7, sp, #8
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004644:	4b1b      	ldr	r3, [pc, #108]	; (80046b4 <SPI_EndRxTxTransaction+0x7c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a1b      	ldr	r2, [pc, #108]	; (80046b8 <SPI_EndRxTxTransaction+0x80>)
 800464a:	fba2 2303 	umull	r2, r3, r2, r3
 800464e:	0d5b      	lsrs	r3, r3, #21
 8004650:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004654:	fb02 f303 	mul.w	r3, r2, r3
 8004658:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004662:	d112      	bne.n	800468a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2200      	movs	r2, #0
 800466c:	2180      	movs	r1, #128	; 0x80
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f7ff ff5a 	bl	8004528 <SPI_WaitFlagStateUntilTimeout>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d016      	beq.n	80046a8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800467e:	f043 0220 	orr.w	r2, r3, #32
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e00f      	b.n	80046aa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00a      	beq.n	80046a6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	3b01      	subs	r3, #1
 8004694:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a0:	2b80      	cmp	r3, #128	; 0x80
 80046a2:	d0f2      	beq.n	800468a <SPI_EndRxTxTransaction+0x52>
 80046a4:	e000      	b.n	80046a8 <SPI_EndRxTxTransaction+0x70>
        break;
 80046a6:	bf00      	nop
  }

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	20000008 	.word	0x20000008
 80046b8:	165e9f81 	.word	0x165e9f81

080046bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e041      	b.n	8004752 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d106      	bne.n	80046e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7fe fbfa 	bl	8002edc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3304      	adds	r3, #4
 80046f8:	4619      	mov	r1, r3
 80046fa:	4610      	mov	r0, r2
 80046fc:	f000 fa88 	bl	8004c10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
	...

0800475c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d001      	beq.n	8004774 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e044      	b.n	80047fe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a1e      	ldr	r2, [pc, #120]	; (800480c <HAL_TIM_Base_Start_IT+0xb0>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d018      	beq.n	80047c8 <HAL_TIM_Base_Start_IT+0x6c>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800479e:	d013      	beq.n	80047c8 <HAL_TIM_Base_Start_IT+0x6c>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a1a      	ldr	r2, [pc, #104]	; (8004810 <HAL_TIM_Base_Start_IT+0xb4>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d00e      	beq.n	80047c8 <HAL_TIM_Base_Start_IT+0x6c>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a19      	ldr	r2, [pc, #100]	; (8004814 <HAL_TIM_Base_Start_IT+0xb8>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d009      	beq.n	80047c8 <HAL_TIM_Base_Start_IT+0x6c>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a17      	ldr	r2, [pc, #92]	; (8004818 <HAL_TIM_Base_Start_IT+0xbc>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d004      	beq.n	80047c8 <HAL_TIM_Base_Start_IT+0x6c>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a16      	ldr	r2, [pc, #88]	; (800481c <HAL_TIM_Base_Start_IT+0xc0>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d111      	bne.n	80047ec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2b06      	cmp	r3, #6
 80047d8:	d010      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f042 0201 	orr.w	r2, r2, #1
 80047e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ea:	e007      	b.n	80047fc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0201 	orr.w	r2, r2, #1
 80047fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	40010000 	.word	0x40010000
 8004810:	40000400 	.word	0x40000400
 8004814:	40000800 	.word	0x40000800
 8004818:	40000c00 	.word	0x40000c00
 800481c:	40014000 	.word	0x40014000

08004820 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b02      	cmp	r3, #2
 8004834:	d122      	bne.n	800487c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b02      	cmp	r3, #2
 8004842:	d11b      	bne.n	800487c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0202 	mvn.w	r2, #2
 800484c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f9b5 	bl	8004bd2 <HAL_TIM_IC_CaptureCallback>
 8004868:	e005      	b.n	8004876 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f9a7 	bl	8004bbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f9b8 	bl	8004be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b04      	cmp	r3, #4
 8004888:	d122      	bne.n	80048d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f003 0304 	and.w	r3, r3, #4
 8004894:	2b04      	cmp	r3, #4
 8004896:	d11b      	bne.n	80048d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f06f 0204 	mvn.w	r2, #4
 80048a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2202      	movs	r2, #2
 80048a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f98b 	bl	8004bd2 <HAL_TIM_IC_CaptureCallback>
 80048bc:	e005      	b.n	80048ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f97d 	bl	8004bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 f98e 	bl	8004be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d122      	bne.n	8004924 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d11b      	bne.n	8004924 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f06f 0208 	mvn.w	r2, #8
 80048f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2204      	movs	r2, #4
 80048fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f961 	bl	8004bd2 <HAL_TIM_IC_CaptureCallback>
 8004910:	e005      	b.n	800491e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f953 	bl	8004bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f964 	bl	8004be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f003 0310 	and.w	r3, r3, #16
 800492e:	2b10      	cmp	r3, #16
 8004930:	d122      	bne.n	8004978 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b10      	cmp	r3, #16
 800493e:	d11b      	bne.n	8004978 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f06f 0210 	mvn.w	r2, #16
 8004948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2208      	movs	r2, #8
 800494e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800495a:	2b00      	cmp	r3, #0
 800495c:	d003      	beq.n	8004966 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f937 	bl	8004bd2 <HAL_TIM_IC_CaptureCallback>
 8004964:	e005      	b.n	8004972 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f929 	bl	8004bbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f93a 	bl	8004be6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b01      	cmp	r3, #1
 8004984:	d10e      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b01      	cmp	r3, #1
 8004992:	d107      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f06f 0201 	mvn.w	r2, #1
 800499c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fe f9ba 	bl	8002d18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ae:	2b80      	cmp	r3, #128	; 0x80
 80049b0:	d10e      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049bc:	2b80      	cmp	r3, #128	; 0x80
 80049be:	d107      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 fab2 	bl	8004f34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049da:	2b40      	cmp	r3, #64	; 0x40
 80049dc:	d10e      	bne.n	80049fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049e8:	2b40      	cmp	r3, #64	; 0x40
 80049ea:	d107      	bne.n	80049fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f8ff 	bl	8004bfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f003 0320 	and.w	r3, r3, #32
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	d10e      	bne.n	8004a28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	f003 0320 	and.w	r3, r3, #32
 8004a14:	2b20      	cmp	r3, #32
 8004a16:	d107      	bne.n	8004a28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f06f 0220 	mvn.w	r2, #32
 8004a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 fa7c 	bl	8004f20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a28:	bf00      	nop
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d101      	bne.n	8004a4c <HAL_TIM_ConfigClockSource+0x1c>
 8004a48:	2302      	movs	r3, #2
 8004a4a:	e0b4      	b.n	8004bb6 <HAL_TIM_ConfigClockSource+0x186>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a84:	d03e      	beq.n	8004b04 <HAL_TIM_ConfigClockSource+0xd4>
 8004a86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a8a:	f200 8087 	bhi.w	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004a8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a92:	f000 8086 	beq.w	8004ba2 <HAL_TIM_ConfigClockSource+0x172>
 8004a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a9a:	d87f      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004a9c:	2b70      	cmp	r3, #112	; 0x70
 8004a9e:	d01a      	beq.n	8004ad6 <HAL_TIM_ConfigClockSource+0xa6>
 8004aa0:	2b70      	cmp	r3, #112	; 0x70
 8004aa2:	d87b      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004aa4:	2b60      	cmp	r3, #96	; 0x60
 8004aa6:	d050      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x11a>
 8004aa8:	2b60      	cmp	r3, #96	; 0x60
 8004aaa:	d877      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004aac:	2b50      	cmp	r3, #80	; 0x50
 8004aae:	d03c      	beq.n	8004b2a <HAL_TIM_ConfigClockSource+0xfa>
 8004ab0:	2b50      	cmp	r3, #80	; 0x50
 8004ab2:	d873      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004ab4:	2b40      	cmp	r3, #64	; 0x40
 8004ab6:	d058      	beq.n	8004b6a <HAL_TIM_ConfigClockSource+0x13a>
 8004ab8:	2b40      	cmp	r3, #64	; 0x40
 8004aba:	d86f      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004abc:	2b30      	cmp	r3, #48	; 0x30
 8004abe:	d064      	beq.n	8004b8a <HAL_TIM_ConfigClockSource+0x15a>
 8004ac0:	2b30      	cmp	r3, #48	; 0x30
 8004ac2:	d86b      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004ac4:	2b20      	cmp	r3, #32
 8004ac6:	d060      	beq.n	8004b8a <HAL_TIM_ConfigClockSource+0x15a>
 8004ac8:	2b20      	cmp	r3, #32
 8004aca:	d867      	bhi.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d05c      	beq.n	8004b8a <HAL_TIM_ConfigClockSource+0x15a>
 8004ad0:	2b10      	cmp	r3, #16
 8004ad2:	d05a      	beq.n	8004b8a <HAL_TIM_ConfigClockSource+0x15a>
 8004ad4:	e062      	b.n	8004b9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6818      	ldr	r0, [r3, #0]
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	6899      	ldr	r1, [r3, #8]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	f000 f98d 	bl	8004e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004af8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	609a      	str	r2, [r3, #8]
      break;
 8004b02:	e04f      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6818      	ldr	r0, [r3, #0]
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	6899      	ldr	r1, [r3, #8]
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f000 f976 	bl	8004e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689a      	ldr	r2, [r3, #8]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b26:	609a      	str	r2, [r3, #8]
      break;
 8004b28:	e03c      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6818      	ldr	r0, [r3, #0]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	6859      	ldr	r1, [r3, #4]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	461a      	mov	r2, r3
 8004b38:	f000 f8ea 	bl	8004d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2150      	movs	r1, #80	; 0x50
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 f943 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b48:	e02c      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	6859      	ldr	r1, [r3, #4]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	461a      	mov	r2, r3
 8004b58:	f000 f909 	bl	8004d6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2160      	movs	r1, #96	; 0x60
 8004b62:	4618      	mov	r0, r3
 8004b64:	f000 f933 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b68:	e01c      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6818      	ldr	r0, [r3, #0]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	6859      	ldr	r1, [r3, #4]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f000 f8ca 	bl	8004d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2140      	movs	r1, #64	; 0x40
 8004b82:	4618      	mov	r0, r3
 8004b84:	f000 f923 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b88:	e00c      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4619      	mov	r1, r3
 8004b94:	4610      	mov	r0, r2
 8004b96:	f000 f91a 	bl	8004dce <TIM_ITRx_SetConfig>
      break;
 8004b9a:	e003      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004ba0:	e000      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ba2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr

08004bd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bda:	bf00      	nop
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr

08004be6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
	...

08004c10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a34      	ldr	r2, [pc, #208]	; (8004cf4 <TIM_Base_SetConfig+0xe4>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00f      	beq.n	8004c48 <TIM_Base_SetConfig+0x38>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c2e:	d00b      	beq.n	8004c48 <TIM_Base_SetConfig+0x38>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a31      	ldr	r2, [pc, #196]	; (8004cf8 <TIM_Base_SetConfig+0xe8>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d007      	beq.n	8004c48 <TIM_Base_SetConfig+0x38>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a30      	ldr	r2, [pc, #192]	; (8004cfc <TIM_Base_SetConfig+0xec>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d003      	beq.n	8004c48 <TIM_Base_SetConfig+0x38>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a2f      	ldr	r2, [pc, #188]	; (8004d00 <TIM_Base_SetConfig+0xf0>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d108      	bne.n	8004c5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a25      	ldr	r2, [pc, #148]	; (8004cf4 <TIM_Base_SetConfig+0xe4>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d01b      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c68:	d017      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a22      	ldr	r2, [pc, #136]	; (8004cf8 <TIM_Base_SetConfig+0xe8>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d013      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a21      	ldr	r2, [pc, #132]	; (8004cfc <TIM_Base_SetConfig+0xec>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00f      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a20      	ldr	r2, [pc, #128]	; (8004d00 <TIM_Base_SetConfig+0xf0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d00b      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a1f      	ldr	r2, [pc, #124]	; (8004d04 <TIM_Base_SetConfig+0xf4>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d007      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1e      	ldr	r2, [pc, #120]	; (8004d08 <TIM_Base_SetConfig+0xf8>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d003      	beq.n	8004c9a <TIM_Base_SetConfig+0x8a>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a1d      	ldr	r2, [pc, #116]	; (8004d0c <TIM_Base_SetConfig+0xfc>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d108      	bne.n	8004cac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a08      	ldr	r2, [pc, #32]	; (8004cf4 <TIM_Base_SetConfig+0xe4>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d103      	bne.n	8004ce0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	615a      	str	r2, [r3, #20]
}
 8004ce6:	bf00      	nop
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
 8004cf2:	bf00      	nop
 8004cf4:	40010000 	.word	0x40010000
 8004cf8:	40000400 	.word	0x40000400
 8004cfc:	40000800 	.word	0x40000800
 8004d00:	40000c00 	.word	0x40000c00
 8004d04:	40014000 	.word	0x40014000
 8004d08:	40014400 	.word	0x40014400
 8004d0c:	40014800 	.word	0x40014800

08004d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	f023 0201 	bic.w	r2, r3, #1
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f023 030a 	bic.w	r3, r3, #10
 8004d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	621a      	str	r2, [r3, #32]
}
 8004d62:	bf00      	nop
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr

08004d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b087      	sub	sp, #28
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f023 0210 	bic.w	r2, r3, #16
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	031b      	lsls	r3, r3, #12
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004daa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	621a      	str	r2, [r3, #32]
}
 8004dc2:	bf00      	nop
 8004dc4:	371c      	adds	r7, #28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b085      	sub	sp, #20
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	f043 0307 	orr.w	r3, r3, #7
 8004df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	609a      	str	r2, [r3, #8]
}
 8004df8:	bf00      	nop
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
 8004e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	021a      	lsls	r2, r3, #8
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	609a      	str	r2, [r3, #8]
}
 8004e38:	bf00      	nop
 8004e3a:	371c      	adds	r7, #28
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d101      	bne.n	8004e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e050      	b.n	8004efe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a1c      	ldr	r2, [pc, #112]	; (8004f0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d018      	beq.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea8:	d013      	beq.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a18      	ldr	r2, [pc, #96]	; (8004f10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d00e      	beq.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a16      	ldr	r2, [pc, #88]	; (8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d009      	beq.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a15      	ldr	r2, [pc, #84]	; (8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d004      	beq.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a13      	ldr	r2, [pc, #76]	; (8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d10c      	bne.n	8004eec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ed8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68ba      	ldr	r2, [r7, #8]
 8004eea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3714      	adds	r7, #20
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	40010000 	.word	0x40010000
 8004f10:	40000400 	.word	0x40000400
 8004f14:	40000800 	.word	0x40000800
 8004f18:	40000c00 	.word	0x40000c00
 8004f1c:	40014000 	.word	0x40014000

08004f20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <__errno>:
 8004f48:	4b01      	ldr	r3, [pc, #4]	; (8004f50 <__errno+0x8>)
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000014 	.word	0x20000014

08004f54 <__libc_init_array>:
 8004f54:	b570      	push	{r4, r5, r6, lr}
 8004f56:	4d0d      	ldr	r5, [pc, #52]	; (8004f8c <__libc_init_array+0x38>)
 8004f58:	4c0d      	ldr	r4, [pc, #52]	; (8004f90 <__libc_init_array+0x3c>)
 8004f5a:	1b64      	subs	r4, r4, r5
 8004f5c:	10a4      	asrs	r4, r4, #2
 8004f5e:	2600      	movs	r6, #0
 8004f60:	42a6      	cmp	r6, r4
 8004f62:	d109      	bne.n	8004f78 <__libc_init_array+0x24>
 8004f64:	4d0b      	ldr	r5, [pc, #44]	; (8004f94 <__libc_init_array+0x40>)
 8004f66:	4c0c      	ldr	r4, [pc, #48]	; (8004f98 <__libc_init_array+0x44>)
 8004f68:	f001 f98a 	bl	8006280 <_init>
 8004f6c:	1b64      	subs	r4, r4, r5
 8004f6e:	10a4      	asrs	r4, r4, #2
 8004f70:	2600      	movs	r6, #0
 8004f72:	42a6      	cmp	r6, r4
 8004f74:	d105      	bne.n	8004f82 <__libc_init_array+0x2e>
 8004f76:	bd70      	pop	{r4, r5, r6, pc}
 8004f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f7c:	4798      	blx	r3
 8004f7e:	3601      	adds	r6, #1
 8004f80:	e7ee      	b.n	8004f60 <__libc_init_array+0xc>
 8004f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f86:	4798      	blx	r3
 8004f88:	3601      	adds	r6, #1
 8004f8a:	e7f2      	b.n	8004f72 <__libc_init_array+0x1e>
 8004f8c:	08006dd8 	.word	0x08006dd8
 8004f90:	08006dd8 	.word	0x08006dd8
 8004f94:	08006dd8 	.word	0x08006dd8
 8004f98:	08006ddc 	.word	0x08006ddc

08004f9c <malloc>:
 8004f9c:	4b02      	ldr	r3, [pc, #8]	; (8004fa8 <malloc+0xc>)
 8004f9e:	4601      	mov	r1, r0
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	f000 b877 	b.w	8005094 <_malloc_r>
 8004fa6:	bf00      	nop
 8004fa8:	20000014 	.word	0x20000014

08004fac <memset>:
 8004fac:	4402      	add	r2, r0
 8004fae:	4603      	mov	r3, r0
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d100      	bne.n	8004fb6 <memset+0xa>
 8004fb4:	4770      	bx	lr
 8004fb6:	f803 1b01 	strb.w	r1, [r3], #1
 8004fba:	e7f9      	b.n	8004fb0 <memset+0x4>

08004fbc <_free_r>:
 8004fbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fbe:	2900      	cmp	r1, #0
 8004fc0:	d044      	beq.n	800504c <_free_r+0x90>
 8004fc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fc6:	9001      	str	r0, [sp, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f1a1 0404 	sub.w	r4, r1, #4
 8004fce:	bfb8      	it	lt
 8004fd0:	18e4      	addlt	r4, r4, r3
 8004fd2:	f000 f97f 	bl	80052d4 <__malloc_lock>
 8004fd6:	4a1e      	ldr	r2, [pc, #120]	; (8005050 <_free_r+0x94>)
 8004fd8:	9801      	ldr	r0, [sp, #4]
 8004fda:	6813      	ldr	r3, [r2, #0]
 8004fdc:	b933      	cbnz	r3, 8004fec <_free_r+0x30>
 8004fde:	6063      	str	r3, [r4, #4]
 8004fe0:	6014      	str	r4, [r2, #0]
 8004fe2:	b003      	add	sp, #12
 8004fe4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fe8:	f000 b97a 	b.w	80052e0 <__malloc_unlock>
 8004fec:	42a3      	cmp	r3, r4
 8004fee:	d908      	bls.n	8005002 <_free_r+0x46>
 8004ff0:	6825      	ldr	r5, [r4, #0]
 8004ff2:	1961      	adds	r1, r4, r5
 8004ff4:	428b      	cmp	r3, r1
 8004ff6:	bf01      	itttt	eq
 8004ff8:	6819      	ldreq	r1, [r3, #0]
 8004ffa:	685b      	ldreq	r3, [r3, #4]
 8004ffc:	1949      	addeq	r1, r1, r5
 8004ffe:	6021      	streq	r1, [r4, #0]
 8005000:	e7ed      	b.n	8004fde <_free_r+0x22>
 8005002:	461a      	mov	r2, r3
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	b10b      	cbz	r3, 800500c <_free_r+0x50>
 8005008:	42a3      	cmp	r3, r4
 800500a:	d9fa      	bls.n	8005002 <_free_r+0x46>
 800500c:	6811      	ldr	r1, [r2, #0]
 800500e:	1855      	adds	r5, r2, r1
 8005010:	42a5      	cmp	r5, r4
 8005012:	d10b      	bne.n	800502c <_free_r+0x70>
 8005014:	6824      	ldr	r4, [r4, #0]
 8005016:	4421      	add	r1, r4
 8005018:	1854      	adds	r4, r2, r1
 800501a:	42a3      	cmp	r3, r4
 800501c:	6011      	str	r1, [r2, #0]
 800501e:	d1e0      	bne.n	8004fe2 <_free_r+0x26>
 8005020:	681c      	ldr	r4, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	6053      	str	r3, [r2, #4]
 8005026:	4421      	add	r1, r4
 8005028:	6011      	str	r1, [r2, #0]
 800502a:	e7da      	b.n	8004fe2 <_free_r+0x26>
 800502c:	d902      	bls.n	8005034 <_free_r+0x78>
 800502e:	230c      	movs	r3, #12
 8005030:	6003      	str	r3, [r0, #0]
 8005032:	e7d6      	b.n	8004fe2 <_free_r+0x26>
 8005034:	6825      	ldr	r5, [r4, #0]
 8005036:	1961      	adds	r1, r4, r5
 8005038:	428b      	cmp	r3, r1
 800503a:	bf04      	itt	eq
 800503c:	6819      	ldreq	r1, [r3, #0]
 800503e:	685b      	ldreq	r3, [r3, #4]
 8005040:	6063      	str	r3, [r4, #4]
 8005042:	bf04      	itt	eq
 8005044:	1949      	addeq	r1, r1, r5
 8005046:	6021      	streq	r1, [r4, #0]
 8005048:	6054      	str	r4, [r2, #4]
 800504a:	e7ca      	b.n	8004fe2 <_free_r+0x26>
 800504c:	b003      	add	sp, #12
 800504e:	bd30      	pop	{r4, r5, pc}
 8005050:	200001dc 	.word	0x200001dc

08005054 <sbrk_aligned>:
 8005054:	b570      	push	{r4, r5, r6, lr}
 8005056:	4e0e      	ldr	r6, [pc, #56]	; (8005090 <sbrk_aligned+0x3c>)
 8005058:	460c      	mov	r4, r1
 800505a:	6831      	ldr	r1, [r6, #0]
 800505c:	4605      	mov	r5, r0
 800505e:	b911      	cbnz	r1, 8005066 <sbrk_aligned+0x12>
 8005060:	f000 f8f8 	bl	8005254 <_sbrk_r>
 8005064:	6030      	str	r0, [r6, #0]
 8005066:	4621      	mov	r1, r4
 8005068:	4628      	mov	r0, r5
 800506a:	f000 f8f3 	bl	8005254 <_sbrk_r>
 800506e:	1c43      	adds	r3, r0, #1
 8005070:	d00a      	beq.n	8005088 <sbrk_aligned+0x34>
 8005072:	1cc4      	adds	r4, r0, #3
 8005074:	f024 0403 	bic.w	r4, r4, #3
 8005078:	42a0      	cmp	r0, r4
 800507a:	d007      	beq.n	800508c <sbrk_aligned+0x38>
 800507c:	1a21      	subs	r1, r4, r0
 800507e:	4628      	mov	r0, r5
 8005080:	f000 f8e8 	bl	8005254 <_sbrk_r>
 8005084:	3001      	adds	r0, #1
 8005086:	d101      	bne.n	800508c <sbrk_aligned+0x38>
 8005088:	f04f 34ff 	mov.w	r4, #4294967295
 800508c:	4620      	mov	r0, r4
 800508e:	bd70      	pop	{r4, r5, r6, pc}
 8005090:	200001e0 	.word	0x200001e0

08005094 <_malloc_r>:
 8005094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005098:	1ccd      	adds	r5, r1, #3
 800509a:	f025 0503 	bic.w	r5, r5, #3
 800509e:	3508      	adds	r5, #8
 80050a0:	2d0c      	cmp	r5, #12
 80050a2:	bf38      	it	cc
 80050a4:	250c      	movcc	r5, #12
 80050a6:	2d00      	cmp	r5, #0
 80050a8:	4607      	mov	r7, r0
 80050aa:	db01      	blt.n	80050b0 <_malloc_r+0x1c>
 80050ac:	42a9      	cmp	r1, r5
 80050ae:	d905      	bls.n	80050bc <_malloc_r+0x28>
 80050b0:	230c      	movs	r3, #12
 80050b2:	603b      	str	r3, [r7, #0]
 80050b4:	2600      	movs	r6, #0
 80050b6:	4630      	mov	r0, r6
 80050b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050bc:	4e2e      	ldr	r6, [pc, #184]	; (8005178 <_malloc_r+0xe4>)
 80050be:	f000 f909 	bl	80052d4 <__malloc_lock>
 80050c2:	6833      	ldr	r3, [r6, #0]
 80050c4:	461c      	mov	r4, r3
 80050c6:	bb34      	cbnz	r4, 8005116 <_malloc_r+0x82>
 80050c8:	4629      	mov	r1, r5
 80050ca:	4638      	mov	r0, r7
 80050cc:	f7ff ffc2 	bl	8005054 <sbrk_aligned>
 80050d0:	1c43      	adds	r3, r0, #1
 80050d2:	4604      	mov	r4, r0
 80050d4:	d14d      	bne.n	8005172 <_malloc_r+0xde>
 80050d6:	6834      	ldr	r4, [r6, #0]
 80050d8:	4626      	mov	r6, r4
 80050da:	2e00      	cmp	r6, #0
 80050dc:	d140      	bne.n	8005160 <_malloc_r+0xcc>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	4631      	mov	r1, r6
 80050e2:	4638      	mov	r0, r7
 80050e4:	eb04 0803 	add.w	r8, r4, r3
 80050e8:	f000 f8b4 	bl	8005254 <_sbrk_r>
 80050ec:	4580      	cmp	r8, r0
 80050ee:	d13a      	bne.n	8005166 <_malloc_r+0xd2>
 80050f0:	6821      	ldr	r1, [r4, #0]
 80050f2:	3503      	adds	r5, #3
 80050f4:	1a6d      	subs	r5, r5, r1
 80050f6:	f025 0503 	bic.w	r5, r5, #3
 80050fa:	3508      	adds	r5, #8
 80050fc:	2d0c      	cmp	r5, #12
 80050fe:	bf38      	it	cc
 8005100:	250c      	movcc	r5, #12
 8005102:	4629      	mov	r1, r5
 8005104:	4638      	mov	r0, r7
 8005106:	f7ff ffa5 	bl	8005054 <sbrk_aligned>
 800510a:	3001      	adds	r0, #1
 800510c:	d02b      	beq.n	8005166 <_malloc_r+0xd2>
 800510e:	6823      	ldr	r3, [r4, #0]
 8005110:	442b      	add	r3, r5
 8005112:	6023      	str	r3, [r4, #0]
 8005114:	e00e      	b.n	8005134 <_malloc_r+0xa0>
 8005116:	6822      	ldr	r2, [r4, #0]
 8005118:	1b52      	subs	r2, r2, r5
 800511a:	d41e      	bmi.n	800515a <_malloc_r+0xc6>
 800511c:	2a0b      	cmp	r2, #11
 800511e:	d916      	bls.n	800514e <_malloc_r+0xba>
 8005120:	1961      	adds	r1, r4, r5
 8005122:	42a3      	cmp	r3, r4
 8005124:	6025      	str	r5, [r4, #0]
 8005126:	bf18      	it	ne
 8005128:	6059      	strne	r1, [r3, #4]
 800512a:	6863      	ldr	r3, [r4, #4]
 800512c:	bf08      	it	eq
 800512e:	6031      	streq	r1, [r6, #0]
 8005130:	5162      	str	r2, [r4, r5]
 8005132:	604b      	str	r3, [r1, #4]
 8005134:	4638      	mov	r0, r7
 8005136:	f104 060b 	add.w	r6, r4, #11
 800513a:	f000 f8d1 	bl	80052e0 <__malloc_unlock>
 800513e:	f026 0607 	bic.w	r6, r6, #7
 8005142:	1d23      	adds	r3, r4, #4
 8005144:	1af2      	subs	r2, r6, r3
 8005146:	d0b6      	beq.n	80050b6 <_malloc_r+0x22>
 8005148:	1b9b      	subs	r3, r3, r6
 800514a:	50a3      	str	r3, [r4, r2]
 800514c:	e7b3      	b.n	80050b6 <_malloc_r+0x22>
 800514e:	6862      	ldr	r2, [r4, #4]
 8005150:	42a3      	cmp	r3, r4
 8005152:	bf0c      	ite	eq
 8005154:	6032      	streq	r2, [r6, #0]
 8005156:	605a      	strne	r2, [r3, #4]
 8005158:	e7ec      	b.n	8005134 <_malloc_r+0xa0>
 800515a:	4623      	mov	r3, r4
 800515c:	6864      	ldr	r4, [r4, #4]
 800515e:	e7b2      	b.n	80050c6 <_malloc_r+0x32>
 8005160:	4634      	mov	r4, r6
 8005162:	6876      	ldr	r6, [r6, #4]
 8005164:	e7b9      	b.n	80050da <_malloc_r+0x46>
 8005166:	230c      	movs	r3, #12
 8005168:	603b      	str	r3, [r7, #0]
 800516a:	4638      	mov	r0, r7
 800516c:	f000 f8b8 	bl	80052e0 <__malloc_unlock>
 8005170:	e7a1      	b.n	80050b6 <_malloc_r+0x22>
 8005172:	6025      	str	r5, [r4, #0]
 8005174:	e7de      	b.n	8005134 <_malloc_r+0xa0>
 8005176:	bf00      	nop
 8005178:	200001dc 	.word	0x200001dc

0800517c <srand>:
 800517c:	b538      	push	{r3, r4, r5, lr}
 800517e:	4b10      	ldr	r3, [pc, #64]	; (80051c0 <srand+0x44>)
 8005180:	681d      	ldr	r5, [r3, #0]
 8005182:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005184:	4604      	mov	r4, r0
 8005186:	b9b3      	cbnz	r3, 80051b6 <srand+0x3a>
 8005188:	2018      	movs	r0, #24
 800518a:	f7ff ff07 	bl	8004f9c <malloc>
 800518e:	4602      	mov	r2, r0
 8005190:	63a8      	str	r0, [r5, #56]	; 0x38
 8005192:	b920      	cbnz	r0, 800519e <srand+0x22>
 8005194:	4b0b      	ldr	r3, [pc, #44]	; (80051c4 <srand+0x48>)
 8005196:	480c      	ldr	r0, [pc, #48]	; (80051c8 <srand+0x4c>)
 8005198:	2142      	movs	r1, #66	; 0x42
 800519a:	f000 f86b 	bl	8005274 <__assert_func>
 800519e:	490b      	ldr	r1, [pc, #44]	; (80051cc <srand+0x50>)
 80051a0:	4b0b      	ldr	r3, [pc, #44]	; (80051d0 <srand+0x54>)
 80051a2:	e9c0 1300 	strd	r1, r3, [r0]
 80051a6:	4b0b      	ldr	r3, [pc, #44]	; (80051d4 <srand+0x58>)
 80051a8:	6083      	str	r3, [r0, #8]
 80051aa:	230b      	movs	r3, #11
 80051ac:	8183      	strh	r3, [r0, #12]
 80051ae:	2100      	movs	r1, #0
 80051b0:	2001      	movs	r0, #1
 80051b2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80051b6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80051b8:	2200      	movs	r2, #0
 80051ba:	611c      	str	r4, [r3, #16]
 80051bc:	615a      	str	r2, [r3, #20]
 80051be:	bd38      	pop	{r3, r4, r5, pc}
 80051c0:	20000014 	.word	0x20000014
 80051c4:	08006c8c 	.word	0x08006c8c
 80051c8:	08006ca3 	.word	0x08006ca3
 80051cc:	abcd330e 	.word	0xabcd330e
 80051d0:	e66d1234 	.word	0xe66d1234
 80051d4:	0005deec 	.word	0x0005deec

080051d8 <rand>:
 80051d8:	4b16      	ldr	r3, [pc, #88]	; (8005234 <rand+0x5c>)
 80051da:	b510      	push	{r4, lr}
 80051dc:	681c      	ldr	r4, [r3, #0]
 80051de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80051e0:	b9b3      	cbnz	r3, 8005210 <rand+0x38>
 80051e2:	2018      	movs	r0, #24
 80051e4:	f7ff feda 	bl	8004f9c <malloc>
 80051e8:	63a0      	str	r0, [r4, #56]	; 0x38
 80051ea:	b928      	cbnz	r0, 80051f8 <rand+0x20>
 80051ec:	4602      	mov	r2, r0
 80051ee:	4b12      	ldr	r3, [pc, #72]	; (8005238 <rand+0x60>)
 80051f0:	4812      	ldr	r0, [pc, #72]	; (800523c <rand+0x64>)
 80051f2:	214e      	movs	r1, #78	; 0x4e
 80051f4:	f000 f83e 	bl	8005274 <__assert_func>
 80051f8:	4a11      	ldr	r2, [pc, #68]	; (8005240 <rand+0x68>)
 80051fa:	4b12      	ldr	r3, [pc, #72]	; (8005244 <rand+0x6c>)
 80051fc:	e9c0 2300 	strd	r2, r3, [r0]
 8005200:	4b11      	ldr	r3, [pc, #68]	; (8005248 <rand+0x70>)
 8005202:	6083      	str	r3, [r0, #8]
 8005204:	230b      	movs	r3, #11
 8005206:	8183      	strh	r3, [r0, #12]
 8005208:	2201      	movs	r2, #1
 800520a:	2300      	movs	r3, #0
 800520c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005210:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005212:	4a0e      	ldr	r2, [pc, #56]	; (800524c <rand+0x74>)
 8005214:	6920      	ldr	r0, [r4, #16]
 8005216:	6963      	ldr	r3, [r4, #20]
 8005218:	490d      	ldr	r1, [pc, #52]	; (8005250 <rand+0x78>)
 800521a:	4342      	muls	r2, r0
 800521c:	fb01 2203 	mla	r2, r1, r3, r2
 8005220:	fba0 0101 	umull	r0, r1, r0, r1
 8005224:	1c43      	adds	r3, r0, #1
 8005226:	eb42 0001 	adc.w	r0, r2, r1
 800522a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800522e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005232:	bd10      	pop	{r4, pc}
 8005234:	20000014 	.word	0x20000014
 8005238:	08006c8c 	.word	0x08006c8c
 800523c:	08006ca3 	.word	0x08006ca3
 8005240:	abcd330e 	.word	0xabcd330e
 8005244:	e66d1234 	.word	0xe66d1234
 8005248:	0005deec 	.word	0x0005deec
 800524c:	5851f42d 	.word	0x5851f42d
 8005250:	4c957f2d 	.word	0x4c957f2d

08005254 <_sbrk_r>:
 8005254:	b538      	push	{r3, r4, r5, lr}
 8005256:	4d06      	ldr	r5, [pc, #24]	; (8005270 <_sbrk_r+0x1c>)
 8005258:	2300      	movs	r3, #0
 800525a:	4604      	mov	r4, r0
 800525c:	4608      	mov	r0, r1
 800525e:	602b      	str	r3, [r5, #0]
 8005260:	f7fd ff4e 	bl	8003100 <_sbrk>
 8005264:	1c43      	adds	r3, r0, #1
 8005266:	d102      	bne.n	800526e <_sbrk_r+0x1a>
 8005268:	682b      	ldr	r3, [r5, #0]
 800526a:	b103      	cbz	r3, 800526e <_sbrk_r+0x1a>
 800526c:	6023      	str	r3, [r4, #0]
 800526e:	bd38      	pop	{r3, r4, r5, pc}
 8005270:	200001e4 	.word	0x200001e4

08005274 <__assert_func>:
 8005274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005276:	4614      	mov	r4, r2
 8005278:	461a      	mov	r2, r3
 800527a:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <__assert_func+0x2c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4605      	mov	r5, r0
 8005280:	68d8      	ldr	r0, [r3, #12]
 8005282:	b14c      	cbz	r4, 8005298 <__assert_func+0x24>
 8005284:	4b07      	ldr	r3, [pc, #28]	; (80052a4 <__assert_func+0x30>)
 8005286:	9100      	str	r1, [sp, #0]
 8005288:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800528c:	4906      	ldr	r1, [pc, #24]	; (80052a8 <__assert_func+0x34>)
 800528e:	462b      	mov	r3, r5
 8005290:	f000 f80e 	bl	80052b0 <fiprintf>
 8005294:	f000 fbd8 	bl	8005a48 <abort>
 8005298:	4b04      	ldr	r3, [pc, #16]	; (80052ac <__assert_func+0x38>)
 800529a:	461c      	mov	r4, r3
 800529c:	e7f3      	b.n	8005286 <__assert_func+0x12>
 800529e:	bf00      	nop
 80052a0:	20000014 	.word	0x20000014
 80052a4:	08006cfe 	.word	0x08006cfe
 80052a8:	08006d0b 	.word	0x08006d0b
 80052ac:	08006d39 	.word	0x08006d39

080052b0 <fiprintf>:
 80052b0:	b40e      	push	{r1, r2, r3}
 80052b2:	b503      	push	{r0, r1, lr}
 80052b4:	4601      	mov	r1, r0
 80052b6:	ab03      	add	r3, sp, #12
 80052b8:	4805      	ldr	r0, [pc, #20]	; (80052d0 <fiprintf+0x20>)
 80052ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80052be:	6800      	ldr	r0, [r0, #0]
 80052c0:	9301      	str	r3, [sp, #4]
 80052c2:	f000 f83d 	bl	8005340 <_vfiprintf_r>
 80052c6:	b002      	add	sp, #8
 80052c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80052cc:	b003      	add	sp, #12
 80052ce:	4770      	bx	lr
 80052d0:	20000014 	.word	0x20000014

080052d4 <__malloc_lock>:
 80052d4:	4801      	ldr	r0, [pc, #4]	; (80052dc <__malloc_lock+0x8>)
 80052d6:	f000 bd77 	b.w	8005dc8 <__retarget_lock_acquire_recursive>
 80052da:	bf00      	nop
 80052dc:	200001e8 	.word	0x200001e8

080052e0 <__malloc_unlock>:
 80052e0:	4801      	ldr	r0, [pc, #4]	; (80052e8 <__malloc_unlock+0x8>)
 80052e2:	f000 bd72 	b.w	8005dca <__retarget_lock_release_recursive>
 80052e6:	bf00      	nop
 80052e8:	200001e8 	.word	0x200001e8

080052ec <__sfputc_r>:
 80052ec:	6893      	ldr	r3, [r2, #8]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	b410      	push	{r4}
 80052f4:	6093      	str	r3, [r2, #8]
 80052f6:	da08      	bge.n	800530a <__sfputc_r+0x1e>
 80052f8:	6994      	ldr	r4, [r2, #24]
 80052fa:	42a3      	cmp	r3, r4
 80052fc:	db01      	blt.n	8005302 <__sfputc_r+0x16>
 80052fe:	290a      	cmp	r1, #10
 8005300:	d103      	bne.n	800530a <__sfputc_r+0x1e>
 8005302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005306:	f000 badf 	b.w	80058c8 <__swbuf_r>
 800530a:	6813      	ldr	r3, [r2, #0]
 800530c:	1c58      	adds	r0, r3, #1
 800530e:	6010      	str	r0, [r2, #0]
 8005310:	7019      	strb	r1, [r3, #0]
 8005312:	4608      	mov	r0, r1
 8005314:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005318:	4770      	bx	lr

0800531a <__sfputs_r>:
 800531a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531c:	4606      	mov	r6, r0
 800531e:	460f      	mov	r7, r1
 8005320:	4614      	mov	r4, r2
 8005322:	18d5      	adds	r5, r2, r3
 8005324:	42ac      	cmp	r4, r5
 8005326:	d101      	bne.n	800532c <__sfputs_r+0x12>
 8005328:	2000      	movs	r0, #0
 800532a:	e007      	b.n	800533c <__sfputs_r+0x22>
 800532c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005330:	463a      	mov	r2, r7
 8005332:	4630      	mov	r0, r6
 8005334:	f7ff ffda 	bl	80052ec <__sfputc_r>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d1f3      	bne.n	8005324 <__sfputs_r+0xa>
 800533c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005340 <_vfiprintf_r>:
 8005340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005344:	460d      	mov	r5, r1
 8005346:	b09d      	sub	sp, #116	; 0x74
 8005348:	4614      	mov	r4, r2
 800534a:	4698      	mov	r8, r3
 800534c:	4606      	mov	r6, r0
 800534e:	b118      	cbz	r0, 8005358 <_vfiprintf_r+0x18>
 8005350:	6983      	ldr	r3, [r0, #24]
 8005352:	b90b      	cbnz	r3, 8005358 <_vfiprintf_r+0x18>
 8005354:	f000 fc9a 	bl	8005c8c <__sinit>
 8005358:	4b89      	ldr	r3, [pc, #548]	; (8005580 <_vfiprintf_r+0x240>)
 800535a:	429d      	cmp	r5, r3
 800535c:	d11b      	bne.n	8005396 <_vfiprintf_r+0x56>
 800535e:	6875      	ldr	r5, [r6, #4]
 8005360:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005362:	07d9      	lsls	r1, r3, #31
 8005364:	d405      	bmi.n	8005372 <_vfiprintf_r+0x32>
 8005366:	89ab      	ldrh	r3, [r5, #12]
 8005368:	059a      	lsls	r2, r3, #22
 800536a:	d402      	bmi.n	8005372 <_vfiprintf_r+0x32>
 800536c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800536e:	f000 fd2b 	bl	8005dc8 <__retarget_lock_acquire_recursive>
 8005372:	89ab      	ldrh	r3, [r5, #12]
 8005374:	071b      	lsls	r3, r3, #28
 8005376:	d501      	bpl.n	800537c <_vfiprintf_r+0x3c>
 8005378:	692b      	ldr	r3, [r5, #16]
 800537a:	b9eb      	cbnz	r3, 80053b8 <_vfiprintf_r+0x78>
 800537c:	4629      	mov	r1, r5
 800537e:	4630      	mov	r0, r6
 8005380:	f000 faf4 	bl	800596c <__swsetup_r>
 8005384:	b1c0      	cbz	r0, 80053b8 <_vfiprintf_r+0x78>
 8005386:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005388:	07dc      	lsls	r4, r3, #31
 800538a:	d50e      	bpl.n	80053aa <_vfiprintf_r+0x6a>
 800538c:	f04f 30ff 	mov.w	r0, #4294967295
 8005390:	b01d      	add	sp, #116	; 0x74
 8005392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005396:	4b7b      	ldr	r3, [pc, #492]	; (8005584 <_vfiprintf_r+0x244>)
 8005398:	429d      	cmp	r5, r3
 800539a:	d101      	bne.n	80053a0 <_vfiprintf_r+0x60>
 800539c:	68b5      	ldr	r5, [r6, #8]
 800539e:	e7df      	b.n	8005360 <_vfiprintf_r+0x20>
 80053a0:	4b79      	ldr	r3, [pc, #484]	; (8005588 <_vfiprintf_r+0x248>)
 80053a2:	429d      	cmp	r5, r3
 80053a4:	bf08      	it	eq
 80053a6:	68f5      	ldreq	r5, [r6, #12]
 80053a8:	e7da      	b.n	8005360 <_vfiprintf_r+0x20>
 80053aa:	89ab      	ldrh	r3, [r5, #12]
 80053ac:	0598      	lsls	r0, r3, #22
 80053ae:	d4ed      	bmi.n	800538c <_vfiprintf_r+0x4c>
 80053b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053b2:	f000 fd0a 	bl	8005dca <__retarget_lock_release_recursive>
 80053b6:	e7e9      	b.n	800538c <_vfiprintf_r+0x4c>
 80053b8:	2300      	movs	r3, #0
 80053ba:	9309      	str	r3, [sp, #36]	; 0x24
 80053bc:	2320      	movs	r3, #32
 80053be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80053c6:	2330      	movs	r3, #48	; 0x30
 80053c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800558c <_vfiprintf_r+0x24c>
 80053cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053d0:	f04f 0901 	mov.w	r9, #1
 80053d4:	4623      	mov	r3, r4
 80053d6:	469a      	mov	sl, r3
 80053d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053dc:	b10a      	cbz	r2, 80053e2 <_vfiprintf_r+0xa2>
 80053de:	2a25      	cmp	r2, #37	; 0x25
 80053e0:	d1f9      	bne.n	80053d6 <_vfiprintf_r+0x96>
 80053e2:	ebba 0b04 	subs.w	fp, sl, r4
 80053e6:	d00b      	beq.n	8005400 <_vfiprintf_r+0xc0>
 80053e8:	465b      	mov	r3, fp
 80053ea:	4622      	mov	r2, r4
 80053ec:	4629      	mov	r1, r5
 80053ee:	4630      	mov	r0, r6
 80053f0:	f7ff ff93 	bl	800531a <__sfputs_r>
 80053f4:	3001      	adds	r0, #1
 80053f6:	f000 80aa 	beq.w	800554e <_vfiprintf_r+0x20e>
 80053fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053fc:	445a      	add	r2, fp
 80053fe:	9209      	str	r2, [sp, #36]	; 0x24
 8005400:	f89a 3000 	ldrb.w	r3, [sl]
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 80a2 	beq.w	800554e <_vfiprintf_r+0x20e>
 800540a:	2300      	movs	r3, #0
 800540c:	f04f 32ff 	mov.w	r2, #4294967295
 8005410:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005414:	f10a 0a01 	add.w	sl, sl, #1
 8005418:	9304      	str	r3, [sp, #16]
 800541a:	9307      	str	r3, [sp, #28]
 800541c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005420:	931a      	str	r3, [sp, #104]	; 0x68
 8005422:	4654      	mov	r4, sl
 8005424:	2205      	movs	r2, #5
 8005426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800542a:	4858      	ldr	r0, [pc, #352]	; (800558c <_vfiprintf_r+0x24c>)
 800542c:	f7fa fee0 	bl	80001f0 <memchr>
 8005430:	9a04      	ldr	r2, [sp, #16]
 8005432:	b9d8      	cbnz	r0, 800546c <_vfiprintf_r+0x12c>
 8005434:	06d1      	lsls	r1, r2, #27
 8005436:	bf44      	itt	mi
 8005438:	2320      	movmi	r3, #32
 800543a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800543e:	0713      	lsls	r3, r2, #28
 8005440:	bf44      	itt	mi
 8005442:	232b      	movmi	r3, #43	; 0x2b
 8005444:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005448:	f89a 3000 	ldrb.w	r3, [sl]
 800544c:	2b2a      	cmp	r3, #42	; 0x2a
 800544e:	d015      	beq.n	800547c <_vfiprintf_r+0x13c>
 8005450:	9a07      	ldr	r2, [sp, #28]
 8005452:	4654      	mov	r4, sl
 8005454:	2000      	movs	r0, #0
 8005456:	f04f 0c0a 	mov.w	ip, #10
 800545a:	4621      	mov	r1, r4
 800545c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005460:	3b30      	subs	r3, #48	; 0x30
 8005462:	2b09      	cmp	r3, #9
 8005464:	d94e      	bls.n	8005504 <_vfiprintf_r+0x1c4>
 8005466:	b1b0      	cbz	r0, 8005496 <_vfiprintf_r+0x156>
 8005468:	9207      	str	r2, [sp, #28]
 800546a:	e014      	b.n	8005496 <_vfiprintf_r+0x156>
 800546c:	eba0 0308 	sub.w	r3, r0, r8
 8005470:	fa09 f303 	lsl.w	r3, r9, r3
 8005474:	4313      	orrs	r3, r2
 8005476:	9304      	str	r3, [sp, #16]
 8005478:	46a2      	mov	sl, r4
 800547a:	e7d2      	b.n	8005422 <_vfiprintf_r+0xe2>
 800547c:	9b03      	ldr	r3, [sp, #12]
 800547e:	1d19      	adds	r1, r3, #4
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	9103      	str	r1, [sp, #12]
 8005484:	2b00      	cmp	r3, #0
 8005486:	bfbb      	ittet	lt
 8005488:	425b      	neglt	r3, r3
 800548a:	f042 0202 	orrlt.w	r2, r2, #2
 800548e:	9307      	strge	r3, [sp, #28]
 8005490:	9307      	strlt	r3, [sp, #28]
 8005492:	bfb8      	it	lt
 8005494:	9204      	strlt	r2, [sp, #16]
 8005496:	7823      	ldrb	r3, [r4, #0]
 8005498:	2b2e      	cmp	r3, #46	; 0x2e
 800549a:	d10c      	bne.n	80054b6 <_vfiprintf_r+0x176>
 800549c:	7863      	ldrb	r3, [r4, #1]
 800549e:	2b2a      	cmp	r3, #42	; 0x2a
 80054a0:	d135      	bne.n	800550e <_vfiprintf_r+0x1ce>
 80054a2:	9b03      	ldr	r3, [sp, #12]
 80054a4:	1d1a      	adds	r2, r3, #4
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	9203      	str	r2, [sp, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	bfb8      	it	lt
 80054ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80054b2:	3402      	adds	r4, #2
 80054b4:	9305      	str	r3, [sp, #20]
 80054b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800559c <_vfiprintf_r+0x25c>
 80054ba:	7821      	ldrb	r1, [r4, #0]
 80054bc:	2203      	movs	r2, #3
 80054be:	4650      	mov	r0, sl
 80054c0:	f7fa fe96 	bl	80001f0 <memchr>
 80054c4:	b140      	cbz	r0, 80054d8 <_vfiprintf_r+0x198>
 80054c6:	2340      	movs	r3, #64	; 0x40
 80054c8:	eba0 000a 	sub.w	r0, r0, sl
 80054cc:	fa03 f000 	lsl.w	r0, r3, r0
 80054d0:	9b04      	ldr	r3, [sp, #16]
 80054d2:	4303      	orrs	r3, r0
 80054d4:	3401      	adds	r4, #1
 80054d6:	9304      	str	r3, [sp, #16]
 80054d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054dc:	482c      	ldr	r0, [pc, #176]	; (8005590 <_vfiprintf_r+0x250>)
 80054de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054e2:	2206      	movs	r2, #6
 80054e4:	f7fa fe84 	bl	80001f0 <memchr>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	d03f      	beq.n	800556c <_vfiprintf_r+0x22c>
 80054ec:	4b29      	ldr	r3, [pc, #164]	; (8005594 <_vfiprintf_r+0x254>)
 80054ee:	bb1b      	cbnz	r3, 8005538 <_vfiprintf_r+0x1f8>
 80054f0:	9b03      	ldr	r3, [sp, #12]
 80054f2:	3307      	adds	r3, #7
 80054f4:	f023 0307 	bic.w	r3, r3, #7
 80054f8:	3308      	adds	r3, #8
 80054fa:	9303      	str	r3, [sp, #12]
 80054fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054fe:	443b      	add	r3, r7
 8005500:	9309      	str	r3, [sp, #36]	; 0x24
 8005502:	e767      	b.n	80053d4 <_vfiprintf_r+0x94>
 8005504:	fb0c 3202 	mla	r2, ip, r2, r3
 8005508:	460c      	mov	r4, r1
 800550a:	2001      	movs	r0, #1
 800550c:	e7a5      	b.n	800545a <_vfiprintf_r+0x11a>
 800550e:	2300      	movs	r3, #0
 8005510:	3401      	adds	r4, #1
 8005512:	9305      	str	r3, [sp, #20]
 8005514:	4619      	mov	r1, r3
 8005516:	f04f 0c0a 	mov.w	ip, #10
 800551a:	4620      	mov	r0, r4
 800551c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005520:	3a30      	subs	r2, #48	; 0x30
 8005522:	2a09      	cmp	r2, #9
 8005524:	d903      	bls.n	800552e <_vfiprintf_r+0x1ee>
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0c5      	beq.n	80054b6 <_vfiprintf_r+0x176>
 800552a:	9105      	str	r1, [sp, #20]
 800552c:	e7c3      	b.n	80054b6 <_vfiprintf_r+0x176>
 800552e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005532:	4604      	mov	r4, r0
 8005534:	2301      	movs	r3, #1
 8005536:	e7f0      	b.n	800551a <_vfiprintf_r+0x1da>
 8005538:	ab03      	add	r3, sp, #12
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	462a      	mov	r2, r5
 800553e:	4b16      	ldr	r3, [pc, #88]	; (8005598 <_vfiprintf_r+0x258>)
 8005540:	a904      	add	r1, sp, #16
 8005542:	4630      	mov	r0, r6
 8005544:	f3af 8000 	nop.w
 8005548:	4607      	mov	r7, r0
 800554a:	1c78      	adds	r0, r7, #1
 800554c:	d1d6      	bne.n	80054fc <_vfiprintf_r+0x1bc>
 800554e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005550:	07d9      	lsls	r1, r3, #31
 8005552:	d405      	bmi.n	8005560 <_vfiprintf_r+0x220>
 8005554:	89ab      	ldrh	r3, [r5, #12]
 8005556:	059a      	lsls	r2, r3, #22
 8005558:	d402      	bmi.n	8005560 <_vfiprintf_r+0x220>
 800555a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800555c:	f000 fc35 	bl	8005dca <__retarget_lock_release_recursive>
 8005560:	89ab      	ldrh	r3, [r5, #12]
 8005562:	065b      	lsls	r3, r3, #25
 8005564:	f53f af12 	bmi.w	800538c <_vfiprintf_r+0x4c>
 8005568:	9809      	ldr	r0, [sp, #36]	; 0x24
 800556a:	e711      	b.n	8005390 <_vfiprintf_r+0x50>
 800556c:	ab03      	add	r3, sp, #12
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	462a      	mov	r2, r5
 8005572:	4b09      	ldr	r3, [pc, #36]	; (8005598 <_vfiprintf_r+0x258>)
 8005574:	a904      	add	r1, sp, #16
 8005576:	4630      	mov	r0, r6
 8005578:	f000 f880 	bl	800567c <_printf_i>
 800557c:	e7e4      	b.n	8005548 <_vfiprintf_r+0x208>
 800557e:	bf00      	nop
 8005580:	08006d90 	.word	0x08006d90
 8005584:	08006db0 	.word	0x08006db0
 8005588:	08006d70 	.word	0x08006d70
 800558c:	08006d3a 	.word	0x08006d3a
 8005590:	08006d44 	.word	0x08006d44
 8005594:	00000000 	.word	0x00000000
 8005598:	0800531b 	.word	0x0800531b
 800559c:	08006d40 	.word	0x08006d40

080055a0 <_printf_common>:
 80055a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055a4:	4616      	mov	r6, r2
 80055a6:	4699      	mov	r9, r3
 80055a8:	688a      	ldr	r2, [r1, #8]
 80055aa:	690b      	ldr	r3, [r1, #16]
 80055ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055b0:	4293      	cmp	r3, r2
 80055b2:	bfb8      	it	lt
 80055b4:	4613      	movlt	r3, r2
 80055b6:	6033      	str	r3, [r6, #0]
 80055b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055bc:	4607      	mov	r7, r0
 80055be:	460c      	mov	r4, r1
 80055c0:	b10a      	cbz	r2, 80055c6 <_printf_common+0x26>
 80055c2:	3301      	adds	r3, #1
 80055c4:	6033      	str	r3, [r6, #0]
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	0699      	lsls	r1, r3, #26
 80055ca:	bf42      	ittt	mi
 80055cc:	6833      	ldrmi	r3, [r6, #0]
 80055ce:	3302      	addmi	r3, #2
 80055d0:	6033      	strmi	r3, [r6, #0]
 80055d2:	6825      	ldr	r5, [r4, #0]
 80055d4:	f015 0506 	ands.w	r5, r5, #6
 80055d8:	d106      	bne.n	80055e8 <_printf_common+0x48>
 80055da:	f104 0a19 	add.w	sl, r4, #25
 80055de:	68e3      	ldr	r3, [r4, #12]
 80055e0:	6832      	ldr	r2, [r6, #0]
 80055e2:	1a9b      	subs	r3, r3, r2
 80055e4:	42ab      	cmp	r3, r5
 80055e6:	dc26      	bgt.n	8005636 <_printf_common+0x96>
 80055e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80055ec:	1e13      	subs	r3, r2, #0
 80055ee:	6822      	ldr	r2, [r4, #0]
 80055f0:	bf18      	it	ne
 80055f2:	2301      	movne	r3, #1
 80055f4:	0692      	lsls	r2, r2, #26
 80055f6:	d42b      	bmi.n	8005650 <_printf_common+0xb0>
 80055f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055fc:	4649      	mov	r1, r9
 80055fe:	4638      	mov	r0, r7
 8005600:	47c0      	blx	r8
 8005602:	3001      	adds	r0, #1
 8005604:	d01e      	beq.n	8005644 <_printf_common+0xa4>
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	68e5      	ldr	r5, [r4, #12]
 800560a:	6832      	ldr	r2, [r6, #0]
 800560c:	f003 0306 	and.w	r3, r3, #6
 8005610:	2b04      	cmp	r3, #4
 8005612:	bf08      	it	eq
 8005614:	1aad      	subeq	r5, r5, r2
 8005616:	68a3      	ldr	r3, [r4, #8]
 8005618:	6922      	ldr	r2, [r4, #16]
 800561a:	bf0c      	ite	eq
 800561c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005620:	2500      	movne	r5, #0
 8005622:	4293      	cmp	r3, r2
 8005624:	bfc4      	itt	gt
 8005626:	1a9b      	subgt	r3, r3, r2
 8005628:	18ed      	addgt	r5, r5, r3
 800562a:	2600      	movs	r6, #0
 800562c:	341a      	adds	r4, #26
 800562e:	42b5      	cmp	r5, r6
 8005630:	d11a      	bne.n	8005668 <_printf_common+0xc8>
 8005632:	2000      	movs	r0, #0
 8005634:	e008      	b.n	8005648 <_printf_common+0xa8>
 8005636:	2301      	movs	r3, #1
 8005638:	4652      	mov	r2, sl
 800563a:	4649      	mov	r1, r9
 800563c:	4638      	mov	r0, r7
 800563e:	47c0      	blx	r8
 8005640:	3001      	adds	r0, #1
 8005642:	d103      	bne.n	800564c <_printf_common+0xac>
 8005644:	f04f 30ff 	mov.w	r0, #4294967295
 8005648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800564c:	3501      	adds	r5, #1
 800564e:	e7c6      	b.n	80055de <_printf_common+0x3e>
 8005650:	18e1      	adds	r1, r4, r3
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	2030      	movs	r0, #48	; 0x30
 8005656:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800565a:	4422      	add	r2, r4
 800565c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005660:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005664:	3302      	adds	r3, #2
 8005666:	e7c7      	b.n	80055f8 <_printf_common+0x58>
 8005668:	2301      	movs	r3, #1
 800566a:	4622      	mov	r2, r4
 800566c:	4649      	mov	r1, r9
 800566e:	4638      	mov	r0, r7
 8005670:	47c0      	blx	r8
 8005672:	3001      	adds	r0, #1
 8005674:	d0e6      	beq.n	8005644 <_printf_common+0xa4>
 8005676:	3601      	adds	r6, #1
 8005678:	e7d9      	b.n	800562e <_printf_common+0x8e>
	...

0800567c <_printf_i>:
 800567c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005680:	7e0f      	ldrb	r7, [r1, #24]
 8005682:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005684:	2f78      	cmp	r7, #120	; 0x78
 8005686:	4691      	mov	r9, r2
 8005688:	4680      	mov	r8, r0
 800568a:	460c      	mov	r4, r1
 800568c:	469a      	mov	sl, r3
 800568e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005692:	d807      	bhi.n	80056a4 <_printf_i+0x28>
 8005694:	2f62      	cmp	r7, #98	; 0x62
 8005696:	d80a      	bhi.n	80056ae <_printf_i+0x32>
 8005698:	2f00      	cmp	r7, #0
 800569a:	f000 80d8 	beq.w	800584e <_printf_i+0x1d2>
 800569e:	2f58      	cmp	r7, #88	; 0x58
 80056a0:	f000 80a3 	beq.w	80057ea <_printf_i+0x16e>
 80056a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056ac:	e03a      	b.n	8005724 <_printf_i+0xa8>
 80056ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056b2:	2b15      	cmp	r3, #21
 80056b4:	d8f6      	bhi.n	80056a4 <_printf_i+0x28>
 80056b6:	a101      	add	r1, pc, #4	; (adr r1, 80056bc <_printf_i+0x40>)
 80056b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056bc:	08005715 	.word	0x08005715
 80056c0:	08005729 	.word	0x08005729
 80056c4:	080056a5 	.word	0x080056a5
 80056c8:	080056a5 	.word	0x080056a5
 80056cc:	080056a5 	.word	0x080056a5
 80056d0:	080056a5 	.word	0x080056a5
 80056d4:	08005729 	.word	0x08005729
 80056d8:	080056a5 	.word	0x080056a5
 80056dc:	080056a5 	.word	0x080056a5
 80056e0:	080056a5 	.word	0x080056a5
 80056e4:	080056a5 	.word	0x080056a5
 80056e8:	08005835 	.word	0x08005835
 80056ec:	08005759 	.word	0x08005759
 80056f0:	08005817 	.word	0x08005817
 80056f4:	080056a5 	.word	0x080056a5
 80056f8:	080056a5 	.word	0x080056a5
 80056fc:	08005857 	.word	0x08005857
 8005700:	080056a5 	.word	0x080056a5
 8005704:	08005759 	.word	0x08005759
 8005708:	080056a5 	.word	0x080056a5
 800570c:	080056a5 	.word	0x080056a5
 8005710:	0800581f 	.word	0x0800581f
 8005714:	682b      	ldr	r3, [r5, #0]
 8005716:	1d1a      	adds	r2, r3, #4
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	602a      	str	r2, [r5, #0]
 800571c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005720:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005724:	2301      	movs	r3, #1
 8005726:	e0a3      	b.n	8005870 <_printf_i+0x1f4>
 8005728:	6820      	ldr	r0, [r4, #0]
 800572a:	6829      	ldr	r1, [r5, #0]
 800572c:	0606      	lsls	r6, r0, #24
 800572e:	f101 0304 	add.w	r3, r1, #4
 8005732:	d50a      	bpl.n	800574a <_printf_i+0xce>
 8005734:	680e      	ldr	r6, [r1, #0]
 8005736:	602b      	str	r3, [r5, #0]
 8005738:	2e00      	cmp	r6, #0
 800573a:	da03      	bge.n	8005744 <_printf_i+0xc8>
 800573c:	232d      	movs	r3, #45	; 0x2d
 800573e:	4276      	negs	r6, r6
 8005740:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005744:	485e      	ldr	r0, [pc, #376]	; (80058c0 <_printf_i+0x244>)
 8005746:	230a      	movs	r3, #10
 8005748:	e019      	b.n	800577e <_printf_i+0x102>
 800574a:	680e      	ldr	r6, [r1, #0]
 800574c:	602b      	str	r3, [r5, #0]
 800574e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005752:	bf18      	it	ne
 8005754:	b236      	sxthne	r6, r6
 8005756:	e7ef      	b.n	8005738 <_printf_i+0xbc>
 8005758:	682b      	ldr	r3, [r5, #0]
 800575a:	6820      	ldr	r0, [r4, #0]
 800575c:	1d19      	adds	r1, r3, #4
 800575e:	6029      	str	r1, [r5, #0]
 8005760:	0601      	lsls	r1, r0, #24
 8005762:	d501      	bpl.n	8005768 <_printf_i+0xec>
 8005764:	681e      	ldr	r6, [r3, #0]
 8005766:	e002      	b.n	800576e <_printf_i+0xf2>
 8005768:	0646      	lsls	r6, r0, #25
 800576a:	d5fb      	bpl.n	8005764 <_printf_i+0xe8>
 800576c:	881e      	ldrh	r6, [r3, #0]
 800576e:	4854      	ldr	r0, [pc, #336]	; (80058c0 <_printf_i+0x244>)
 8005770:	2f6f      	cmp	r7, #111	; 0x6f
 8005772:	bf0c      	ite	eq
 8005774:	2308      	moveq	r3, #8
 8005776:	230a      	movne	r3, #10
 8005778:	2100      	movs	r1, #0
 800577a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800577e:	6865      	ldr	r5, [r4, #4]
 8005780:	60a5      	str	r5, [r4, #8]
 8005782:	2d00      	cmp	r5, #0
 8005784:	bfa2      	ittt	ge
 8005786:	6821      	ldrge	r1, [r4, #0]
 8005788:	f021 0104 	bicge.w	r1, r1, #4
 800578c:	6021      	strge	r1, [r4, #0]
 800578e:	b90e      	cbnz	r6, 8005794 <_printf_i+0x118>
 8005790:	2d00      	cmp	r5, #0
 8005792:	d04d      	beq.n	8005830 <_printf_i+0x1b4>
 8005794:	4615      	mov	r5, r2
 8005796:	fbb6 f1f3 	udiv	r1, r6, r3
 800579a:	fb03 6711 	mls	r7, r3, r1, r6
 800579e:	5dc7      	ldrb	r7, [r0, r7]
 80057a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80057a4:	4637      	mov	r7, r6
 80057a6:	42bb      	cmp	r3, r7
 80057a8:	460e      	mov	r6, r1
 80057aa:	d9f4      	bls.n	8005796 <_printf_i+0x11a>
 80057ac:	2b08      	cmp	r3, #8
 80057ae:	d10b      	bne.n	80057c8 <_printf_i+0x14c>
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	07de      	lsls	r6, r3, #31
 80057b4:	d508      	bpl.n	80057c8 <_printf_i+0x14c>
 80057b6:	6923      	ldr	r3, [r4, #16]
 80057b8:	6861      	ldr	r1, [r4, #4]
 80057ba:	4299      	cmp	r1, r3
 80057bc:	bfde      	ittt	le
 80057be:	2330      	movle	r3, #48	; 0x30
 80057c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057c8:	1b52      	subs	r2, r2, r5
 80057ca:	6122      	str	r2, [r4, #16]
 80057cc:	f8cd a000 	str.w	sl, [sp]
 80057d0:	464b      	mov	r3, r9
 80057d2:	aa03      	add	r2, sp, #12
 80057d4:	4621      	mov	r1, r4
 80057d6:	4640      	mov	r0, r8
 80057d8:	f7ff fee2 	bl	80055a0 <_printf_common>
 80057dc:	3001      	adds	r0, #1
 80057de:	d14c      	bne.n	800587a <_printf_i+0x1fe>
 80057e0:	f04f 30ff 	mov.w	r0, #4294967295
 80057e4:	b004      	add	sp, #16
 80057e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ea:	4835      	ldr	r0, [pc, #212]	; (80058c0 <_printf_i+0x244>)
 80057ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80057f0:	6829      	ldr	r1, [r5, #0]
 80057f2:	6823      	ldr	r3, [r4, #0]
 80057f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80057f8:	6029      	str	r1, [r5, #0]
 80057fa:	061d      	lsls	r5, r3, #24
 80057fc:	d514      	bpl.n	8005828 <_printf_i+0x1ac>
 80057fe:	07df      	lsls	r7, r3, #31
 8005800:	bf44      	itt	mi
 8005802:	f043 0320 	orrmi.w	r3, r3, #32
 8005806:	6023      	strmi	r3, [r4, #0]
 8005808:	b91e      	cbnz	r6, 8005812 <_printf_i+0x196>
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	f023 0320 	bic.w	r3, r3, #32
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	2310      	movs	r3, #16
 8005814:	e7b0      	b.n	8005778 <_printf_i+0xfc>
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	f043 0320 	orr.w	r3, r3, #32
 800581c:	6023      	str	r3, [r4, #0]
 800581e:	2378      	movs	r3, #120	; 0x78
 8005820:	4828      	ldr	r0, [pc, #160]	; (80058c4 <_printf_i+0x248>)
 8005822:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005826:	e7e3      	b.n	80057f0 <_printf_i+0x174>
 8005828:	0659      	lsls	r1, r3, #25
 800582a:	bf48      	it	mi
 800582c:	b2b6      	uxthmi	r6, r6
 800582e:	e7e6      	b.n	80057fe <_printf_i+0x182>
 8005830:	4615      	mov	r5, r2
 8005832:	e7bb      	b.n	80057ac <_printf_i+0x130>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	6826      	ldr	r6, [r4, #0]
 8005838:	6961      	ldr	r1, [r4, #20]
 800583a:	1d18      	adds	r0, r3, #4
 800583c:	6028      	str	r0, [r5, #0]
 800583e:	0635      	lsls	r5, r6, #24
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	d501      	bpl.n	8005848 <_printf_i+0x1cc>
 8005844:	6019      	str	r1, [r3, #0]
 8005846:	e002      	b.n	800584e <_printf_i+0x1d2>
 8005848:	0670      	lsls	r0, r6, #25
 800584a:	d5fb      	bpl.n	8005844 <_printf_i+0x1c8>
 800584c:	8019      	strh	r1, [r3, #0]
 800584e:	2300      	movs	r3, #0
 8005850:	6123      	str	r3, [r4, #16]
 8005852:	4615      	mov	r5, r2
 8005854:	e7ba      	b.n	80057cc <_printf_i+0x150>
 8005856:	682b      	ldr	r3, [r5, #0]
 8005858:	1d1a      	adds	r2, r3, #4
 800585a:	602a      	str	r2, [r5, #0]
 800585c:	681d      	ldr	r5, [r3, #0]
 800585e:	6862      	ldr	r2, [r4, #4]
 8005860:	2100      	movs	r1, #0
 8005862:	4628      	mov	r0, r5
 8005864:	f7fa fcc4 	bl	80001f0 <memchr>
 8005868:	b108      	cbz	r0, 800586e <_printf_i+0x1f2>
 800586a:	1b40      	subs	r0, r0, r5
 800586c:	6060      	str	r0, [r4, #4]
 800586e:	6863      	ldr	r3, [r4, #4]
 8005870:	6123      	str	r3, [r4, #16]
 8005872:	2300      	movs	r3, #0
 8005874:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005878:	e7a8      	b.n	80057cc <_printf_i+0x150>
 800587a:	6923      	ldr	r3, [r4, #16]
 800587c:	462a      	mov	r2, r5
 800587e:	4649      	mov	r1, r9
 8005880:	4640      	mov	r0, r8
 8005882:	47d0      	blx	sl
 8005884:	3001      	adds	r0, #1
 8005886:	d0ab      	beq.n	80057e0 <_printf_i+0x164>
 8005888:	6823      	ldr	r3, [r4, #0]
 800588a:	079b      	lsls	r3, r3, #30
 800588c:	d413      	bmi.n	80058b6 <_printf_i+0x23a>
 800588e:	68e0      	ldr	r0, [r4, #12]
 8005890:	9b03      	ldr	r3, [sp, #12]
 8005892:	4298      	cmp	r0, r3
 8005894:	bfb8      	it	lt
 8005896:	4618      	movlt	r0, r3
 8005898:	e7a4      	b.n	80057e4 <_printf_i+0x168>
 800589a:	2301      	movs	r3, #1
 800589c:	4632      	mov	r2, r6
 800589e:	4649      	mov	r1, r9
 80058a0:	4640      	mov	r0, r8
 80058a2:	47d0      	blx	sl
 80058a4:	3001      	adds	r0, #1
 80058a6:	d09b      	beq.n	80057e0 <_printf_i+0x164>
 80058a8:	3501      	adds	r5, #1
 80058aa:	68e3      	ldr	r3, [r4, #12]
 80058ac:	9903      	ldr	r1, [sp, #12]
 80058ae:	1a5b      	subs	r3, r3, r1
 80058b0:	42ab      	cmp	r3, r5
 80058b2:	dcf2      	bgt.n	800589a <_printf_i+0x21e>
 80058b4:	e7eb      	b.n	800588e <_printf_i+0x212>
 80058b6:	2500      	movs	r5, #0
 80058b8:	f104 0619 	add.w	r6, r4, #25
 80058bc:	e7f5      	b.n	80058aa <_printf_i+0x22e>
 80058be:	bf00      	nop
 80058c0:	08006d4b 	.word	0x08006d4b
 80058c4:	08006d5c 	.word	0x08006d5c

080058c8 <__swbuf_r>:
 80058c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ca:	460e      	mov	r6, r1
 80058cc:	4614      	mov	r4, r2
 80058ce:	4605      	mov	r5, r0
 80058d0:	b118      	cbz	r0, 80058da <__swbuf_r+0x12>
 80058d2:	6983      	ldr	r3, [r0, #24]
 80058d4:	b90b      	cbnz	r3, 80058da <__swbuf_r+0x12>
 80058d6:	f000 f9d9 	bl	8005c8c <__sinit>
 80058da:	4b21      	ldr	r3, [pc, #132]	; (8005960 <__swbuf_r+0x98>)
 80058dc:	429c      	cmp	r4, r3
 80058de:	d12b      	bne.n	8005938 <__swbuf_r+0x70>
 80058e0:	686c      	ldr	r4, [r5, #4]
 80058e2:	69a3      	ldr	r3, [r4, #24]
 80058e4:	60a3      	str	r3, [r4, #8]
 80058e6:	89a3      	ldrh	r3, [r4, #12]
 80058e8:	071a      	lsls	r2, r3, #28
 80058ea:	d52f      	bpl.n	800594c <__swbuf_r+0x84>
 80058ec:	6923      	ldr	r3, [r4, #16]
 80058ee:	b36b      	cbz	r3, 800594c <__swbuf_r+0x84>
 80058f0:	6923      	ldr	r3, [r4, #16]
 80058f2:	6820      	ldr	r0, [r4, #0]
 80058f4:	1ac0      	subs	r0, r0, r3
 80058f6:	6963      	ldr	r3, [r4, #20]
 80058f8:	b2f6      	uxtb	r6, r6
 80058fa:	4283      	cmp	r3, r0
 80058fc:	4637      	mov	r7, r6
 80058fe:	dc04      	bgt.n	800590a <__swbuf_r+0x42>
 8005900:	4621      	mov	r1, r4
 8005902:	4628      	mov	r0, r5
 8005904:	f000 f92e 	bl	8005b64 <_fflush_r>
 8005908:	bb30      	cbnz	r0, 8005958 <__swbuf_r+0x90>
 800590a:	68a3      	ldr	r3, [r4, #8]
 800590c:	3b01      	subs	r3, #1
 800590e:	60a3      	str	r3, [r4, #8]
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	1c5a      	adds	r2, r3, #1
 8005914:	6022      	str	r2, [r4, #0]
 8005916:	701e      	strb	r6, [r3, #0]
 8005918:	6963      	ldr	r3, [r4, #20]
 800591a:	3001      	adds	r0, #1
 800591c:	4283      	cmp	r3, r0
 800591e:	d004      	beq.n	800592a <__swbuf_r+0x62>
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	07db      	lsls	r3, r3, #31
 8005924:	d506      	bpl.n	8005934 <__swbuf_r+0x6c>
 8005926:	2e0a      	cmp	r6, #10
 8005928:	d104      	bne.n	8005934 <__swbuf_r+0x6c>
 800592a:	4621      	mov	r1, r4
 800592c:	4628      	mov	r0, r5
 800592e:	f000 f919 	bl	8005b64 <_fflush_r>
 8005932:	b988      	cbnz	r0, 8005958 <__swbuf_r+0x90>
 8005934:	4638      	mov	r0, r7
 8005936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005938:	4b0a      	ldr	r3, [pc, #40]	; (8005964 <__swbuf_r+0x9c>)
 800593a:	429c      	cmp	r4, r3
 800593c:	d101      	bne.n	8005942 <__swbuf_r+0x7a>
 800593e:	68ac      	ldr	r4, [r5, #8]
 8005940:	e7cf      	b.n	80058e2 <__swbuf_r+0x1a>
 8005942:	4b09      	ldr	r3, [pc, #36]	; (8005968 <__swbuf_r+0xa0>)
 8005944:	429c      	cmp	r4, r3
 8005946:	bf08      	it	eq
 8005948:	68ec      	ldreq	r4, [r5, #12]
 800594a:	e7ca      	b.n	80058e2 <__swbuf_r+0x1a>
 800594c:	4621      	mov	r1, r4
 800594e:	4628      	mov	r0, r5
 8005950:	f000 f80c 	bl	800596c <__swsetup_r>
 8005954:	2800      	cmp	r0, #0
 8005956:	d0cb      	beq.n	80058f0 <__swbuf_r+0x28>
 8005958:	f04f 37ff 	mov.w	r7, #4294967295
 800595c:	e7ea      	b.n	8005934 <__swbuf_r+0x6c>
 800595e:	bf00      	nop
 8005960:	08006d90 	.word	0x08006d90
 8005964:	08006db0 	.word	0x08006db0
 8005968:	08006d70 	.word	0x08006d70

0800596c <__swsetup_r>:
 800596c:	4b32      	ldr	r3, [pc, #200]	; (8005a38 <__swsetup_r+0xcc>)
 800596e:	b570      	push	{r4, r5, r6, lr}
 8005970:	681d      	ldr	r5, [r3, #0]
 8005972:	4606      	mov	r6, r0
 8005974:	460c      	mov	r4, r1
 8005976:	b125      	cbz	r5, 8005982 <__swsetup_r+0x16>
 8005978:	69ab      	ldr	r3, [r5, #24]
 800597a:	b913      	cbnz	r3, 8005982 <__swsetup_r+0x16>
 800597c:	4628      	mov	r0, r5
 800597e:	f000 f985 	bl	8005c8c <__sinit>
 8005982:	4b2e      	ldr	r3, [pc, #184]	; (8005a3c <__swsetup_r+0xd0>)
 8005984:	429c      	cmp	r4, r3
 8005986:	d10f      	bne.n	80059a8 <__swsetup_r+0x3c>
 8005988:	686c      	ldr	r4, [r5, #4]
 800598a:	89a3      	ldrh	r3, [r4, #12]
 800598c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005990:	0719      	lsls	r1, r3, #28
 8005992:	d42c      	bmi.n	80059ee <__swsetup_r+0x82>
 8005994:	06dd      	lsls	r5, r3, #27
 8005996:	d411      	bmi.n	80059bc <__swsetup_r+0x50>
 8005998:	2309      	movs	r3, #9
 800599a:	6033      	str	r3, [r6, #0]
 800599c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80059a0:	81a3      	strh	r3, [r4, #12]
 80059a2:	f04f 30ff 	mov.w	r0, #4294967295
 80059a6:	e03e      	b.n	8005a26 <__swsetup_r+0xba>
 80059a8:	4b25      	ldr	r3, [pc, #148]	; (8005a40 <__swsetup_r+0xd4>)
 80059aa:	429c      	cmp	r4, r3
 80059ac:	d101      	bne.n	80059b2 <__swsetup_r+0x46>
 80059ae:	68ac      	ldr	r4, [r5, #8]
 80059b0:	e7eb      	b.n	800598a <__swsetup_r+0x1e>
 80059b2:	4b24      	ldr	r3, [pc, #144]	; (8005a44 <__swsetup_r+0xd8>)
 80059b4:	429c      	cmp	r4, r3
 80059b6:	bf08      	it	eq
 80059b8:	68ec      	ldreq	r4, [r5, #12]
 80059ba:	e7e6      	b.n	800598a <__swsetup_r+0x1e>
 80059bc:	0758      	lsls	r0, r3, #29
 80059be:	d512      	bpl.n	80059e6 <__swsetup_r+0x7a>
 80059c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059c2:	b141      	cbz	r1, 80059d6 <__swsetup_r+0x6a>
 80059c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059c8:	4299      	cmp	r1, r3
 80059ca:	d002      	beq.n	80059d2 <__swsetup_r+0x66>
 80059cc:	4630      	mov	r0, r6
 80059ce:	f7ff faf5 	bl	8004fbc <_free_r>
 80059d2:	2300      	movs	r3, #0
 80059d4:	6363      	str	r3, [r4, #52]	; 0x34
 80059d6:	89a3      	ldrh	r3, [r4, #12]
 80059d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80059dc:	81a3      	strh	r3, [r4, #12]
 80059de:	2300      	movs	r3, #0
 80059e0:	6063      	str	r3, [r4, #4]
 80059e2:	6923      	ldr	r3, [r4, #16]
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	89a3      	ldrh	r3, [r4, #12]
 80059e8:	f043 0308 	orr.w	r3, r3, #8
 80059ec:	81a3      	strh	r3, [r4, #12]
 80059ee:	6923      	ldr	r3, [r4, #16]
 80059f0:	b94b      	cbnz	r3, 8005a06 <__swsetup_r+0x9a>
 80059f2:	89a3      	ldrh	r3, [r4, #12]
 80059f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80059f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059fc:	d003      	beq.n	8005a06 <__swsetup_r+0x9a>
 80059fe:	4621      	mov	r1, r4
 8005a00:	4630      	mov	r0, r6
 8005a02:	f000 fa09 	bl	8005e18 <__smakebuf_r>
 8005a06:	89a0      	ldrh	r0, [r4, #12]
 8005a08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a0c:	f010 0301 	ands.w	r3, r0, #1
 8005a10:	d00a      	beq.n	8005a28 <__swsetup_r+0xbc>
 8005a12:	2300      	movs	r3, #0
 8005a14:	60a3      	str	r3, [r4, #8]
 8005a16:	6963      	ldr	r3, [r4, #20]
 8005a18:	425b      	negs	r3, r3
 8005a1a:	61a3      	str	r3, [r4, #24]
 8005a1c:	6923      	ldr	r3, [r4, #16]
 8005a1e:	b943      	cbnz	r3, 8005a32 <__swsetup_r+0xc6>
 8005a20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005a24:	d1ba      	bne.n	800599c <__swsetup_r+0x30>
 8005a26:	bd70      	pop	{r4, r5, r6, pc}
 8005a28:	0781      	lsls	r1, r0, #30
 8005a2a:	bf58      	it	pl
 8005a2c:	6963      	ldrpl	r3, [r4, #20]
 8005a2e:	60a3      	str	r3, [r4, #8]
 8005a30:	e7f4      	b.n	8005a1c <__swsetup_r+0xb0>
 8005a32:	2000      	movs	r0, #0
 8005a34:	e7f7      	b.n	8005a26 <__swsetup_r+0xba>
 8005a36:	bf00      	nop
 8005a38:	20000014 	.word	0x20000014
 8005a3c:	08006d90 	.word	0x08006d90
 8005a40:	08006db0 	.word	0x08006db0
 8005a44:	08006d70 	.word	0x08006d70

08005a48 <abort>:
 8005a48:	b508      	push	{r3, lr}
 8005a4a:	2006      	movs	r0, #6
 8005a4c:	f000 fa4c 	bl	8005ee8 <raise>
 8005a50:	2001      	movs	r0, #1
 8005a52:	f7fd fadd 	bl	8003010 <_exit>
	...

08005a58 <__sflush_r>:
 8005a58:	898a      	ldrh	r2, [r1, #12]
 8005a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5e:	4605      	mov	r5, r0
 8005a60:	0710      	lsls	r0, r2, #28
 8005a62:	460c      	mov	r4, r1
 8005a64:	d458      	bmi.n	8005b18 <__sflush_r+0xc0>
 8005a66:	684b      	ldr	r3, [r1, #4]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	dc05      	bgt.n	8005a78 <__sflush_r+0x20>
 8005a6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	dc02      	bgt.n	8005a78 <__sflush_r+0x20>
 8005a72:	2000      	movs	r0, #0
 8005a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a7a:	2e00      	cmp	r6, #0
 8005a7c:	d0f9      	beq.n	8005a72 <__sflush_r+0x1a>
 8005a7e:	2300      	movs	r3, #0
 8005a80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a84:	682f      	ldr	r7, [r5, #0]
 8005a86:	602b      	str	r3, [r5, #0]
 8005a88:	d032      	beq.n	8005af0 <__sflush_r+0x98>
 8005a8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	075a      	lsls	r2, r3, #29
 8005a90:	d505      	bpl.n	8005a9e <__sflush_r+0x46>
 8005a92:	6863      	ldr	r3, [r4, #4]
 8005a94:	1ac0      	subs	r0, r0, r3
 8005a96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a98:	b10b      	cbz	r3, 8005a9e <__sflush_r+0x46>
 8005a9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a9c:	1ac0      	subs	r0, r0, r3
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005aa4:	6a21      	ldr	r1, [r4, #32]
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	47b0      	blx	r6
 8005aaa:	1c43      	adds	r3, r0, #1
 8005aac:	89a3      	ldrh	r3, [r4, #12]
 8005aae:	d106      	bne.n	8005abe <__sflush_r+0x66>
 8005ab0:	6829      	ldr	r1, [r5, #0]
 8005ab2:	291d      	cmp	r1, #29
 8005ab4:	d82c      	bhi.n	8005b10 <__sflush_r+0xb8>
 8005ab6:	4a2a      	ldr	r2, [pc, #168]	; (8005b60 <__sflush_r+0x108>)
 8005ab8:	40ca      	lsrs	r2, r1
 8005aba:	07d6      	lsls	r6, r2, #31
 8005abc:	d528      	bpl.n	8005b10 <__sflush_r+0xb8>
 8005abe:	2200      	movs	r2, #0
 8005ac0:	6062      	str	r2, [r4, #4]
 8005ac2:	04d9      	lsls	r1, r3, #19
 8005ac4:	6922      	ldr	r2, [r4, #16]
 8005ac6:	6022      	str	r2, [r4, #0]
 8005ac8:	d504      	bpl.n	8005ad4 <__sflush_r+0x7c>
 8005aca:	1c42      	adds	r2, r0, #1
 8005acc:	d101      	bne.n	8005ad2 <__sflush_r+0x7a>
 8005ace:	682b      	ldr	r3, [r5, #0]
 8005ad0:	b903      	cbnz	r3, 8005ad4 <__sflush_r+0x7c>
 8005ad2:	6560      	str	r0, [r4, #84]	; 0x54
 8005ad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ad6:	602f      	str	r7, [r5, #0]
 8005ad8:	2900      	cmp	r1, #0
 8005ada:	d0ca      	beq.n	8005a72 <__sflush_r+0x1a>
 8005adc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ae0:	4299      	cmp	r1, r3
 8005ae2:	d002      	beq.n	8005aea <__sflush_r+0x92>
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	f7ff fa69 	bl	8004fbc <_free_r>
 8005aea:	2000      	movs	r0, #0
 8005aec:	6360      	str	r0, [r4, #52]	; 0x34
 8005aee:	e7c1      	b.n	8005a74 <__sflush_r+0x1c>
 8005af0:	6a21      	ldr	r1, [r4, #32]
 8005af2:	2301      	movs	r3, #1
 8005af4:	4628      	mov	r0, r5
 8005af6:	47b0      	blx	r6
 8005af8:	1c41      	adds	r1, r0, #1
 8005afa:	d1c7      	bne.n	8005a8c <__sflush_r+0x34>
 8005afc:	682b      	ldr	r3, [r5, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0c4      	beq.n	8005a8c <__sflush_r+0x34>
 8005b02:	2b1d      	cmp	r3, #29
 8005b04:	d001      	beq.n	8005b0a <__sflush_r+0xb2>
 8005b06:	2b16      	cmp	r3, #22
 8005b08:	d101      	bne.n	8005b0e <__sflush_r+0xb6>
 8005b0a:	602f      	str	r7, [r5, #0]
 8005b0c:	e7b1      	b.n	8005a72 <__sflush_r+0x1a>
 8005b0e:	89a3      	ldrh	r3, [r4, #12]
 8005b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b14:	81a3      	strh	r3, [r4, #12]
 8005b16:	e7ad      	b.n	8005a74 <__sflush_r+0x1c>
 8005b18:	690f      	ldr	r7, [r1, #16]
 8005b1a:	2f00      	cmp	r7, #0
 8005b1c:	d0a9      	beq.n	8005a72 <__sflush_r+0x1a>
 8005b1e:	0793      	lsls	r3, r2, #30
 8005b20:	680e      	ldr	r6, [r1, #0]
 8005b22:	bf08      	it	eq
 8005b24:	694b      	ldreq	r3, [r1, #20]
 8005b26:	600f      	str	r7, [r1, #0]
 8005b28:	bf18      	it	ne
 8005b2a:	2300      	movne	r3, #0
 8005b2c:	eba6 0807 	sub.w	r8, r6, r7
 8005b30:	608b      	str	r3, [r1, #8]
 8005b32:	f1b8 0f00 	cmp.w	r8, #0
 8005b36:	dd9c      	ble.n	8005a72 <__sflush_r+0x1a>
 8005b38:	6a21      	ldr	r1, [r4, #32]
 8005b3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b3c:	4643      	mov	r3, r8
 8005b3e:	463a      	mov	r2, r7
 8005b40:	4628      	mov	r0, r5
 8005b42:	47b0      	blx	r6
 8005b44:	2800      	cmp	r0, #0
 8005b46:	dc06      	bgt.n	8005b56 <__sflush_r+0xfe>
 8005b48:	89a3      	ldrh	r3, [r4, #12]
 8005b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b4e:	81a3      	strh	r3, [r4, #12]
 8005b50:	f04f 30ff 	mov.w	r0, #4294967295
 8005b54:	e78e      	b.n	8005a74 <__sflush_r+0x1c>
 8005b56:	4407      	add	r7, r0
 8005b58:	eba8 0800 	sub.w	r8, r8, r0
 8005b5c:	e7e9      	b.n	8005b32 <__sflush_r+0xda>
 8005b5e:	bf00      	nop
 8005b60:	20400001 	.word	0x20400001

08005b64 <_fflush_r>:
 8005b64:	b538      	push	{r3, r4, r5, lr}
 8005b66:	690b      	ldr	r3, [r1, #16]
 8005b68:	4605      	mov	r5, r0
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	b913      	cbnz	r3, 8005b74 <_fflush_r+0x10>
 8005b6e:	2500      	movs	r5, #0
 8005b70:	4628      	mov	r0, r5
 8005b72:	bd38      	pop	{r3, r4, r5, pc}
 8005b74:	b118      	cbz	r0, 8005b7e <_fflush_r+0x1a>
 8005b76:	6983      	ldr	r3, [r0, #24]
 8005b78:	b90b      	cbnz	r3, 8005b7e <_fflush_r+0x1a>
 8005b7a:	f000 f887 	bl	8005c8c <__sinit>
 8005b7e:	4b14      	ldr	r3, [pc, #80]	; (8005bd0 <_fflush_r+0x6c>)
 8005b80:	429c      	cmp	r4, r3
 8005b82:	d11b      	bne.n	8005bbc <_fflush_r+0x58>
 8005b84:	686c      	ldr	r4, [r5, #4]
 8005b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d0ef      	beq.n	8005b6e <_fflush_r+0xa>
 8005b8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b90:	07d0      	lsls	r0, r2, #31
 8005b92:	d404      	bmi.n	8005b9e <_fflush_r+0x3a>
 8005b94:	0599      	lsls	r1, r3, #22
 8005b96:	d402      	bmi.n	8005b9e <_fflush_r+0x3a>
 8005b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b9a:	f000 f915 	bl	8005dc8 <__retarget_lock_acquire_recursive>
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	f7ff ff59 	bl	8005a58 <__sflush_r>
 8005ba6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ba8:	07da      	lsls	r2, r3, #31
 8005baa:	4605      	mov	r5, r0
 8005bac:	d4e0      	bmi.n	8005b70 <_fflush_r+0xc>
 8005bae:	89a3      	ldrh	r3, [r4, #12]
 8005bb0:	059b      	lsls	r3, r3, #22
 8005bb2:	d4dd      	bmi.n	8005b70 <_fflush_r+0xc>
 8005bb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005bb6:	f000 f908 	bl	8005dca <__retarget_lock_release_recursive>
 8005bba:	e7d9      	b.n	8005b70 <_fflush_r+0xc>
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <_fflush_r+0x70>)
 8005bbe:	429c      	cmp	r4, r3
 8005bc0:	d101      	bne.n	8005bc6 <_fflush_r+0x62>
 8005bc2:	68ac      	ldr	r4, [r5, #8]
 8005bc4:	e7df      	b.n	8005b86 <_fflush_r+0x22>
 8005bc6:	4b04      	ldr	r3, [pc, #16]	; (8005bd8 <_fflush_r+0x74>)
 8005bc8:	429c      	cmp	r4, r3
 8005bca:	bf08      	it	eq
 8005bcc:	68ec      	ldreq	r4, [r5, #12]
 8005bce:	e7da      	b.n	8005b86 <_fflush_r+0x22>
 8005bd0:	08006d90 	.word	0x08006d90
 8005bd4:	08006db0 	.word	0x08006db0
 8005bd8:	08006d70 	.word	0x08006d70

08005bdc <std>:
 8005bdc:	2300      	movs	r3, #0
 8005bde:	b510      	push	{r4, lr}
 8005be0:	4604      	mov	r4, r0
 8005be2:	e9c0 3300 	strd	r3, r3, [r0]
 8005be6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bea:	6083      	str	r3, [r0, #8]
 8005bec:	8181      	strh	r1, [r0, #12]
 8005bee:	6643      	str	r3, [r0, #100]	; 0x64
 8005bf0:	81c2      	strh	r2, [r0, #14]
 8005bf2:	6183      	str	r3, [r0, #24]
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	2208      	movs	r2, #8
 8005bf8:	305c      	adds	r0, #92	; 0x5c
 8005bfa:	f7ff f9d7 	bl	8004fac <memset>
 8005bfe:	4b05      	ldr	r3, [pc, #20]	; (8005c14 <std+0x38>)
 8005c00:	6263      	str	r3, [r4, #36]	; 0x24
 8005c02:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <std+0x3c>)
 8005c04:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c06:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <std+0x40>)
 8005c08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c0a:	4b05      	ldr	r3, [pc, #20]	; (8005c20 <std+0x44>)
 8005c0c:	6224      	str	r4, [r4, #32]
 8005c0e:	6323      	str	r3, [r4, #48]	; 0x30
 8005c10:	bd10      	pop	{r4, pc}
 8005c12:	bf00      	nop
 8005c14:	08005f21 	.word	0x08005f21
 8005c18:	08005f43 	.word	0x08005f43
 8005c1c:	08005f7b 	.word	0x08005f7b
 8005c20:	08005f9f 	.word	0x08005f9f

08005c24 <_cleanup_r>:
 8005c24:	4901      	ldr	r1, [pc, #4]	; (8005c2c <_cleanup_r+0x8>)
 8005c26:	f000 b8af 	b.w	8005d88 <_fwalk_reent>
 8005c2a:	bf00      	nop
 8005c2c:	08005b65 	.word	0x08005b65

08005c30 <__sfmoreglue>:
 8005c30:	b570      	push	{r4, r5, r6, lr}
 8005c32:	2268      	movs	r2, #104	; 0x68
 8005c34:	1e4d      	subs	r5, r1, #1
 8005c36:	4355      	muls	r5, r2
 8005c38:	460e      	mov	r6, r1
 8005c3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005c3e:	f7ff fa29 	bl	8005094 <_malloc_r>
 8005c42:	4604      	mov	r4, r0
 8005c44:	b140      	cbz	r0, 8005c58 <__sfmoreglue+0x28>
 8005c46:	2100      	movs	r1, #0
 8005c48:	e9c0 1600 	strd	r1, r6, [r0]
 8005c4c:	300c      	adds	r0, #12
 8005c4e:	60a0      	str	r0, [r4, #8]
 8005c50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c54:	f7ff f9aa 	bl	8004fac <memset>
 8005c58:	4620      	mov	r0, r4
 8005c5a:	bd70      	pop	{r4, r5, r6, pc}

08005c5c <__sfp_lock_acquire>:
 8005c5c:	4801      	ldr	r0, [pc, #4]	; (8005c64 <__sfp_lock_acquire+0x8>)
 8005c5e:	f000 b8b3 	b.w	8005dc8 <__retarget_lock_acquire_recursive>
 8005c62:	bf00      	nop
 8005c64:	200001e9 	.word	0x200001e9

08005c68 <__sfp_lock_release>:
 8005c68:	4801      	ldr	r0, [pc, #4]	; (8005c70 <__sfp_lock_release+0x8>)
 8005c6a:	f000 b8ae 	b.w	8005dca <__retarget_lock_release_recursive>
 8005c6e:	bf00      	nop
 8005c70:	200001e9 	.word	0x200001e9

08005c74 <__sinit_lock_acquire>:
 8005c74:	4801      	ldr	r0, [pc, #4]	; (8005c7c <__sinit_lock_acquire+0x8>)
 8005c76:	f000 b8a7 	b.w	8005dc8 <__retarget_lock_acquire_recursive>
 8005c7a:	bf00      	nop
 8005c7c:	200001ea 	.word	0x200001ea

08005c80 <__sinit_lock_release>:
 8005c80:	4801      	ldr	r0, [pc, #4]	; (8005c88 <__sinit_lock_release+0x8>)
 8005c82:	f000 b8a2 	b.w	8005dca <__retarget_lock_release_recursive>
 8005c86:	bf00      	nop
 8005c88:	200001ea 	.word	0x200001ea

08005c8c <__sinit>:
 8005c8c:	b510      	push	{r4, lr}
 8005c8e:	4604      	mov	r4, r0
 8005c90:	f7ff fff0 	bl	8005c74 <__sinit_lock_acquire>
 8005c94:	69a3      	ldr	r3, [r4, #24]
 8005c96:	b11b      	cbz	r3, 8005ca0 <__sinit+0x14>
 8005c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c9c:	f7ff bff0 	b.w	8005c80 <__sinit_lock_release>
 8005ca0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ca4:	6523      	str	r3, [r4, #80]	; 0x50
 8005ca6:	4b13      	ldr	r3, [pc, #76]	; (8005cf4 <__sinit+0x68>)
 8005ca8:	4a13      	ldr	r2, [pc, #76]	; (8005cf8 <__sinit+0x6c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	62a2      	str	r2, [r4, #40]	; 0x28
 8005cae:	42a3      	cmp	r3, r4
 8005cb0:	bf04      	itt	eq
 8005cb2:	2301      	moveq	r3, #1
 8005cb4:	61a3      	streq	r3, [r4, #24]
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	f000 f820 	bl	8005cfc <__sfp>
 8005cbc:	6060      	str	r0, [r4, #4]
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f000 f81c 	bl	8005cfc <__sfp>
 8005cc4:	60a0      	str	r0, [r4, #8]
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	f000 f818 	bl	8005cfc <__sfp>
 8005ccc:	2200      	movs	r2, #0
 8005cce:	60e0      	str	r0, [r4, #12]
 8005cd0:	2104      	movs	r1, #4
 8005cd2:	6860      	ldr	r0, [r4, #4]
 8005cd4:	f7ff ff82 	bl	8005bdc <std>
 8005cd8:	68a0      	ldr	r0, [r4, #8]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	2109      	movs	r1, #9
 8005cde:	f7ff ff7d 	bl	8005bdc <std>
 8005ce2:	68e0      	ldr	r0, [r4, #12]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	2112      	movs	r1, #18
 8005ce8:	f7ff ff78 	bl	8005bdc <std>
 8005cec:	2301      	movs	r3, #1
 8005cee:	61a3      	str	r3, [r4, #24]
 8005cf0:	e7d2      	b.n	8005c98 <__sinit+0xc>
 8005cf2:	bf00      	nop
 8005cf4:	08006c88 	.word	0x08006c88
 8005cf8:	08005c25 	.word	0x08005c25

08005cfc <__sfp>:
 8005cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfe:	4607      	mov	r7, r0
 8005d00:	f7ff ffac 	bl	8005c5c <__sfp_lock_acquire>
 8005d04:	4b1e      	ldr	r3, [pc, #120]	; (8005d80 <__sfp+0x84>)
 8005d06:	681e      	ldr	r6, [r3, #0]
 8005d08:	69b3      	ldr	r3, [r6, #24]
 8005d0a:	b913      	cbnz	r3, 8005d12 <__sfp+0x16>
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	f7ff ffbd 	bl	8005c8c <__sinit>
 8005d12:	3648      	adds	r6, #72	; 0x48
 8005d14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	d503      	bpl.n	8005d24 <__sfp+0x28>
 8005d1c:	6833      	ldr	r3, [r6, #0]
 8005d1e:	b30b      	cbz	r3, 8005d64 <__sfp+0x68>
 8005d20:	6836      	ldr	r6, [r6, #0]
 8005d22:	e7f7      	b.n	8005d14 <__sfp+0x18>
 8005d24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005d28:	b9d5      	cbnz	r5, 8005d60 <__sfp+0x64>
 8005d2a:	4b16      	ldr	r3, [pc, #88]	; (8005d84 <__sfp+0x88>)
 8005d2c:	60e3      	str	r3, [r4, #12]
 8005d2e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005d32:	6665      	str	r5, [r4, #100]	; 0x64
 8005d34:	f000 f847 	bl	8005dc6 <__retarget_lock_init_recursive>
 8005d38:	f7ff ff96 	bl	8005c68 <__sfp_lock_release>
 8005d3c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005d40:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005d44:	6025      	str	r5, [r4, #0]
 8005d46:	61a5      	str	r5, [r4, #24]
 8005d48:	2208      	movs	r2, #8
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d50:	f7ff f92c 	bl	8004fac <memset>
 8005d54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d60:	3468      	adds	r4, #104	; 0x68
 8005d62:	e7d9      	b.n	8005d18 <__sfp+0x1c>
 8005d64:	2104      	movs	r1, #4
 8005d66:	4638      	mov	r0, r7
 8005d68:	f7ff ff62 	bl	8005c30 <__sfmoreglue>
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	6030      	str	r0, [r6, #0]
 8005d70:	2800      	cmp	r0, #0
 8005d72:	d1d5      	bne.n	8005d20 <__sfp+0x24>
 8005d74:	f7ff ff78 	bl	8005c68 <__sfp_lock_release>
 8005d78:	230c      	movs	r3, #12
 8005d7a:	603b      	str	r3, [r7, #0]
 8005d7c:	e7ee      	b.n	8005d5c <__sfp+0x60>
 8005d7e:	bf00      	nop
 8005d80:	08006c88 	.word	0x08006c88
 8005d84:	ffff0001 	.word	0xffff0001

08005d88 <_fwalk_reent>:
 8005d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d8c:	4606      	mov	r6, r0
 8005d8e:	4688      	mov	r8, r1
 8005d90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d94:	2700      	movs	r7, #0
 8005d96:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d9a:	f1b9 0901 	subs.w	r9, r9, #1
 8005d9e:	d505      	bpl.n	8005dac <_fwalk_reent+0x24>
 8005da0:	6824      	ldr	r4, [r4, #0]
 8005da2:	2c00      	cmp	r4, #0
 8005da4:	d1f7      	bne.n	8005d96 <_fwalk_reent+0xe>
 8005da6:	4638      	mov	r0, r7
 8005da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dac:	89ab      	ldrh	r3, [r5, #12]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d907      	bls.n	8005dc2 <_fwalk_reent+0x3a>
 8005db2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005db6:	3301      	adds	r3, #1
 8005db8:	d003      	beq.n	8005dc2 <_fwalk_reent+0x3a>
 8005dba:	4629      	mov	r1, r5
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	47c0      	blx	r8
 8005dc0:	4307      	orrs	r7, r0
 8005dc2:	3568      	adds	r5, #104	; 0x68
 8005dc4:	e7e9      	b.n	8005d9a <_fwalk_reent+0x12>

08005dc6 <__retarget_lock_init_recursive>:
 8005dc6:	4770      	bx	lr

08005dc8 <__retarget_lock_acquire_recursive>:
 8005dc8:	4770      	bx	lr

08005dca <__retarget_lock_release_recursive>:
 8005dca:	4770      	bx	lr

08005dcc <__swhatbuf_r>:
 8005dcc:	b570      	push	{r4, r5, r6, lr}
 8005dce:	460e      	mov	r6, r1
 8005dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dd4:	2900      	cmp	r1, #0
 8005dd6:	b096      	sub	sp, #88	; 0x58
 8005dd8:	4614      	mov	r4, r2
 8005dda:	461d      	mov	r5, r3
 8005ddc:	da08      	bge.n	8005df0 <__swhatbuf_r+0x24>
 8005dde:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	602a      	str	r2, [r5, #0]
 8005de6:	061a      	lsls	r2, r3, #24
 8005de8:	d410      	bmi.n	8005e0c <__swhatbuf_r+0x40>
 8005dea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dee:	e00e      	b.n	8005e0e <__swhatbuf_r+0x42>
 8005df0:	466a      	mov	r2, sp
 8005df2:	f000 f8fb 	bl	8005fec <_fstat_r>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	dbf1      	blt.n	8005dde <__swhatbuf_r+0x12>
 8005dfa:	9a01      	ldr	r2, [sp, #4]
 8005dfc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005e00:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005e04:	425a      	negs	r2, r3
 8005e06:	415a      	adcs	r2, r3
 8005e08:	602a      	str	r2, [r5, #0]
 8005e0a:	e7ee      	b.n	8005dea <__swhatbuf_r+0x1e>
 8005e0c:	2340      	movs	r3, #64	; 0x40
 8005e0e:	2000      	movs	r0, #0
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	b016      	add	sp, #88	; 0x58
 8005e14:	bd70      	pop	{r4, r5, r6, pc}
	...

08005e18 <__smakebuf_r>:
 8005e18:	898b      	ldrh	r3, [r1, #12]
 8005e1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e1c:	079d      	lsls	r5, r3, #30
 8005e1e:	4606      	mov	r6, r0
 8005e20:	460c      	mov	r4, r1
 8005e22:	d507      	bpl.n	8005e34 <__smakebuf_r+0x1c>
 8005e24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e28:	6023      	str	r3, [r4, #0]
 8005e2a:	6123      	str	r3, [r4, #16]
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	6163      	str	r3, [r4, #20]
 8005e30:	b002      	add	sp, #8
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
 8005e34:	ab01      	add	r3, sp, #4
 8005e36:	466a      	mov	r2, sp
 8005e38:	f7ff ffc8 	bl	8005dcc <__swhatbuf_r>
 8005e3c:	9900      	ldr	r1, [sp, #0]
 8005e3e:	4605      	mov	r5, r0
 8005e40:	4630      	mov	r0, r6
 8005e42:	f7ff f927 	bl	8005094 <_malloc_r>
 8005e46:	b948      	cbnz	r0, 8005e5c <__smakebuf_r+0x44>
 8005e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e4c:	059a      	lsls	r2, r3, #22
 8005e4e:	d4ef      	bmi.n	8005e30 <__smakebuf_r+0x18>
 8005e50:	f023 0303 	bic.w	r3, r3, #3
 8005e54:	f043 0302 	orr.w	r3, r3, #2
 8005e58:	81a3      	strh	r3, [r4, #12]
 8005e5a:	e7e3      	b.n	8005e24 <__smakebuf_r+0xc>
 8005e5c:	4b0d      	ldr	r3, [pc, #52]	; (8005e94 <__smakebuf_r+0x7c>)
 8005e5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e60:	89a3      	ldrh	r3, [r4, #12]
 8005e62:	6020      	str	r0, [r4, #0]
 8005e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e68:	81a3      	strh	r3, [r4, #12]
 8005e6a:	9b00      	ldr	r3, [sp, #0]
 8005e6c:	6163      	str	r3, [r4, #20]
 8005e6e:	9b01      	ldr	r3, [sp, #4]
 8005e70:	6120      	str	r0, [r4, #16]
 8005e72:	b15b      	cbz	r3, 8005e8c <__smakebuf_r+0x74>
 8005e74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e78:	4630      	mov	r0, r6
 8005e7a:	f000 f8c9 	bl	8006010 <_isatty_r>
 8005e7e:	b128      	cbz	r0, 8005e8c <__smakebuf_r+0x74>
 8005e80:	89a3      	ldrh	r3, [r4, #12]
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	f043 0301 	orr.w	r3, r3, #1
 8005e8a:	81a3      	strh	r3, [r4, #12]
 8005e8c:	89a0      	ldrh	r0, [r4, #12]
 8005e8e:	4305      	orrs	r5, r0
 8005e90:	81a5      	strh	r5, [r4, #12]
 8005e92:	e7cd      	b.n	8005e30 <__smakebuf_r+0x18>
 8005e94:	08005c25 	.word	0x08005c25

08005e98 <_raise_r>:
 8005e98:	291f      	cmp	r1, #31
 8005e9a:	b538      	push	{r3, r4, r5, lr}
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	460d      	mov	r5, r1
 8005ea0:	d904      	bls.n	8005eac <_raise_r+0x14>
 8005ea2:	2316      	movs	r3, #22
 8005ea4:	6003      	str	r3, [r0, #0]
 8005ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eaa:	bd38      	pop	{r3, r4, r5, pc}
 8005eac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005eae:	b112      	cbz	r2, 8005eb6 <_raise_r+0x1e>
 8005eb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005eb4:	b94b      	cbnz	r3, 8005eca <_raise_r+0x32>
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	f000 f830 	bl	8005f1c <_getpid_r>
 8005ebc:	462a      	mov	r2, r5
 8005ebe:	4601      	mov	r1, r0
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ec6:	f000 b817 	b.w	8005ef8 <_kill_r>
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d00a      	beq.n	8005ee4 <_raise_r+0x4c>
 8005ece:	1c59      	adds	r1, r3, #1
 8005ed0:	d103      	bne.n	8005eda <_raise_r+0x42>
 8005ed2:	2316      	movs	r3, #22
 8005ed4:	6003      	str	r3, [r0, #0]
 8005ed6:	2001      	movs	r0, #1
 8005ed8:	e7e7      	b.n	8005eaa <_raise_r+0x12>
 8005eda:	2400      	movs	r4, #0
 8005edc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	4798      	blx	r3
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	e7e0      	b.n	8005eaa <_raise_r+0x12>

08005ee8 <raise>:
 8005ee8:	4b02      	ldr	r3, [pc, #8]	; (8005ef4 <raise+0xc>)
 8005eea:	4601      	mov	r1, r0
 8005eec:	6818      	ldr	r0, [r3, #0]
 8005eee:	f7ff bfd3 	b.w	8005e98 <_raise_r>
 8005ef2:	bf00      	nop
 8005ef4:	20000014 	.word	0x20000014

08005ef8 <_kill_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4d07      	ldr	r5, [pc, #28]	; (8005f18 <_kill_r+0x20>)
 8005efc:	2300      	movs	r3, #0
 8005efe:	4604      	mov	r4, r0
 8005f00:	4608      	mov	r0, r1
 8005f02:	4611      	mov	r1, r2
 8005f04:	602b      	str	r3, [r5, #0]
 8005f06:	f7fd f873 	bl	8002ff0 <_kill>
 8005f0a:	1c43      	adds	r3, r0, #1
 8005f0c:	d102      	bne.n	8005f14 <_kill_r+0x1c>
 8005f0e:	682b      	ldr	r3, [r5, #0]
 8005f10:	b103      	cbz	r3, 8005f14 <_kill_r+0x1c>
 8005f12:	6023      	str	r3, [r4, #0]
 8005f14:	bd38      	pop	{r3, r4, r5, pc}
 8005f16:	bf00      	nop
 8005f18:	200001e4 	.word	0x200001e4

08005f1c <_getpid_r>:
 8005f1c:	f7fd b860 	b.w	8002fe0 <_getpid>

08005f20 <__sread>:
 8005f20:	b510      	push	{r4, lr}
 8005f22:	460c      	mov	r4, r1
 8005f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f28:	f000 f894 	bl	8006054 <_read_r>
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	bfab      	itete	ge
 8005f30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f32:	89a3      	ldrhlt	r3, [r4, #12]
 8005f34:	181b      	addge	r3, r3, r0
 8005f36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f3a:	bfac      	ite	ge
 8005f3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f3e:	81a3      	strhlt	r3, [r4, #12]
 8005f40:	bd10      	pop	{r4, pc}

08005f42 <__swrite>:
 8005f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f46:	461f      	mov	r7, r3
 8005f48:	898b      	ldrh	r3, [r1, #12]
 8005f4a:	05db      	lsls	r3, r3, #23
 8005f4c:	4605      	mov	r5, r0
 8005f4e:	460c      	mov	r4, r1
 8005f50:	4616      	mov	r6, r2
 8005f52:	d505      	bpl.n	8005f60 <__swrite+0x1e>
 8005f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f58:	2302      	movs	r3, #2
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f000 f868 	bl	8006030 <_lseek_r>
 8005f60:	89a3      	ldrh	r3, [r4, #12]
 8005f62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f6a:	81a3      	strh	r3, [r4, #12]
 8005f6c:	4632      	mov	r2, r6
 8005f6e:	463b      	mov	r3, r7
 8005f70:	4628      	mov	r0, r5
 8005f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f76:	f000 b817 	b.w	8005fa8 <_write_r>

08005f7a <__sseek>:
 8005f7a:	b510      	push	{r4, lr}
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f82:	f000 f855 	bl	8006030 <_lseek_r>
 8005f86:	1c43      	adds	r3, r0, #1
 8005f88:	89a3      	ldrh	r3, [r4, #12]
 8005f8a:	bf15      	itete	ne
 8005f8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f96:	81a3      	strheq	r3, [r4, #12]
 8005f98:	bf18      	it	ne
 8005f9a:	81a3      	strhne	r3, [r4, #12]
 8005f9c:	bd10      	pop	{r4, pc}

08005f9e <__sclose>:
 8005f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa2:	f000 b813 	b.w	8005fcc <_close_r>
	...

08005fa8 <_write_r>:
 8005fa8:	b538      	push	{r3, r4, r5, lr}
 8005faa:	4d07      	ldr	r5, [pc, #28]	; (8005fc8 <_write_r+0x20>)
 8005fac:	4604      	mov	r4, r0
 8005fae:	4608      	mov	r0, r1
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	602a      	str	r2, [r5, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f7fd f851 	bl	800305e <_write>
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d102      	bne.n	8005fc6 <_write_r+0x1e>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b103      	cbz	r3, 8005fc6 <_write_r+0x1e>
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	200001e4 	.word	0x200001e4

08005fcc <_close_r>:
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	4d06      	ldr	r5, [pc, #24]	; (8005fe8 <_close_r+0x1c>)
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	4608      	mov	r0, r1
 8005fd6:	602b      	str	r3, [r5, #0]
 8005fd8:	f7fd f85d 	bl	8003096 <_close>
 8005fdc:	1c43      	adds	r3, r0, #1
 8005fde:	d102      	bne.n	8005fe6 <_close_r+0x1a>
 8005fe0:	682b      	ldr	r3, [r5, #0]
 8005fe2:	b103      	cbz	r3, 8005fe6 <_close_r+0x1a>
 8005fe4:	6023      	str	r3, [r4, #0]
 8005fe6:	bd38      	pop	{r3, r4, r5, pc}
 8005fe8:	200001e4 	.word	0x200001e4

08005fec <_fstat_r>:
 8005fec:	b538      	push	{r3, r4, r5, lr}
 8005fee:	4d07      	ldr	r5, [pc, #28]	; (800600c <_fstat_r+0x20>)
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	4604      	mov	r4, r0
 8005ff4:	4608      	mov	r0, r1
 8005ff6:	4611      	mov	r1, r2
 8005ff8:	602b      	str	r3, [r5, #0]
 8005ffa:	f7fd f858 	bl	80030ae <_fstat>
 8005ffe:	1c43      	adds	r3, r0, #1
 8006000:	d102      	bne.n	8006008 <_fstat_r+0x1c>
 8006002:	682b      	ldr	r3, [r5, #0]
 8006004:	b103      	cbz	r3, 8006008 <_fstat_r+0x1c>
 8006006:	6023      	str	r3, [r4, #0]
 8006008:	bd38      	pop	{r3, r4, r5, pc}
 800600a:	bf00      	nop
 800600c:	200001e4 	.word	0x200001e4

08006010 <_isatty_r>:
 8006010:	b538      	push	{r3, r4, r5, lr}
 8006012:	4d06      	ldr	r5, [pc, #24]	; (800602c <_isatty_r+0x1c>)
 8006014:	2300      	movs	r3, #0
 8006016:	4604      	mov	r4, r0
 8006018:	4608      	mov	r0, r1
 800601a:	602b      	str	r3, [r5, #0]
 800601c:	f7fd f857 	bl	80030ce <_isatty>
 8006020:	1c43      	adds	r3, r0, #1
 8006022:	d102      	bne.n	800602a <_isatty_r+0x1a>
 8006024:	682b      	ldr	r3, [r5, #0]
 8006026:	b103      	cbz	r3, 800602a <_isatty_r+0x1a>
 8006028:	6023      	str	r3, [r4, #0]
 800602a:	bd38      	pop	{r3, r4, r5, pc}
 800602c:	200001e4 	.word	0x200001e4

08006030 <_lseek_r>:
 8006030:	b538      	push	{r3, r4, r5, lr}
 8006032:	4d07      	ldr	r5, [pc, #28]	; (8006050 <_lseek_r+0x20>)
 8006034:	4604      	mov	r4, r0
 8006036:	4608      	mov	r0, r1
 8006038:	4611      	mov	r1, r2
 800603a:	2200      	movs	r2, #0
 800603c:	602a      	str	r2, [r5, #0]
 800603e:	461a      	mov	r2, r3
 8006040:	f7fd f850 	bl	80030e4 <_lseek>
 8006044:	1c43      	adds	r3, r0, #1
 8006046:	d102      	bne.n	800604e <_lseek_r+0x1e>
 8006048:	682b      	ldr	r3, [r5, #0]
 800604a:	b103      	cbz	r3, 800604e <_lseek_r+0x1e>
 800604c:	6023      	str	r3, [r4, #0]
 800604e:	bd38      	pop	{r3, r4, r5, pc}
 8006050:	200001e4 	.word	0x200001e4

08006054 <_read_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4d07      	ldr	r5, [pc, #28]	; (8006074 <_read_r+0x20>)
 8006058:	4604      	mov	r4, r0
 800605a:	4608      	mov	r0, r1
 800605c:	4611      	mov	r1, r2
 800605e:	2200      	movs	r2, #0
 8006060:	602a      	str	r2, [r5, #0]
 8006062:	461a      	mov	r2, r3
 8006064:	f7fc ffde 	bl	8003024 <_read>
 8006068:	1c43      	adds	r3, r0, #1
 800606a:	d102      	bne.n	8006072 <_read_r+0x1e>
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	b103      	cbz	r3, 8006072 <_read_r+0x1e>
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	bd38      	pop	{r3, r4, r5, pc}
 8006074:	200001e4 	.word	0x200001e4

08006078 <ceil>:
 8006078:	ec51 0b10 	vmov	r0, r1, d0
 800607c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006080:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006084:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006088:	2e13      	cmp	r6, #19
 800608a:	ee10 5a10 	vmov	r5, s0
 800608e:	ee10 8a10 	vmov	r8, s0
 8006092:	460c      	mov	r4, r1
 8006094:	dc30      	bgt.n	80060f8 <ceil+0x80>
 8006096:	2e00      	cmp	r6, #0
 8006098:	da12      	bge.n	80060c0 <ceil+0x48>
 800609a:	a335      	add	r3, pc, #212	; (adr r3, 8006170 <ceil+0xf8>)
 800609c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a0:	f7fa f8fc 	bl	800029c <__adddf3>
 80060a4:	2200      	movs	r2, #0
 80060a6:	2300      	movs	r3, #0
 80060a8:	f7fa fd3e 	bl	8000b28 <__aeabi_dcmpgt>
 80060ac:	b128      	cbz	r0, 80060ba <ceil+0x42>
 80060ae:	2c00      	cmp	r4, #0
 80060b0:	db55      	blt.n	800615e <ceil+0xe6>
 80060b2:	432c      	orrs	r4, r5
 80060b4:	d057      	beq.n	8006166 <ceil+0xee>
 80060b6:	4c30      	ldr	r4, [pc, #192]	; (8006178 <ceil+0x100>)
 80060b8:	2500      	movs	r5, #0
 80060ba:	4621      	mov	r1, r4
 80060bc:	4628      	mov	r0, r5
 80060be:	e025      	b.n	800610c <ceil+0x94>
 80060c0:	4f2e      	ldr	r7, [pc, #184]	; (800617c <ceil+0x104>)
 80060c2:	4137      	asrs	r7, r6
 80060c4:	ea01 0307 	and.w	r3, r1, r7
 80060c8:	4303      	orrs	r3, r0
 80060ca:	d01f      	beq.n	800610c <ceil+0x94>
 80060cc:	a328      	add	r3, pc, #160	; (adr r3, 8006170 <ceil+0xf8>)
 80060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d2:	f7fa f8e3 	bl	800029c <__adddf3>
 80060d6:	2200      	movs	r2, #0
 80060d8:	2300      	movs	r3, #0
 80060da:	f7fa fd25 	bl	8000b28 <__aeabi_dcmpgt>
 80060de:	2800      	cmp	r0, #0
 80060e0:	d0eb      	beq.n	80060ba <ceil+0x42>
 80060e2:	2c00      	cmp	r4, #0
 80060e4:	bfc2      	ittt	gt
 80060e6:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 80060ea:	fa43 f606 	asrgt.w	r6, r3, r6
 80060ee:	19a4      	addgt	r4, r4, r6
 80060f0:	ea24 0407 	bic.w	r4, r4, r7
 80060f4:	2500      	movs	r5, #0
 80060f6:	e7e0      	b.n	80060ba <ceil+0x42>
 80060f8:	2e33      	cmp	r6, #51	; 0x33
 80060fa:	dd0b      	ble.n	8006114 <ceil+0x9c>
 80060fc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006100:	d104      	bne.n	800610c <ceil+0x94>
 8006102:	ee10 2a10 	vmov	r2, s0
 8006106:	460b      	mov	r3, r1
 8006108:	f7fa f8c8 	bl	800029c <__adddf3>
 800610c:	ec41 0b10 	vmov	d0, r0, r1
 8006110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006114:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006118:	f04f 33ff 	mov.w	r3, #4294967295
 800611c:	fa23 f707 	lsr.w	r7, r3, r7
 8006120:	4207      	tst	r7, r0
 8006122:	d0f3      	beq.n	800610c <ceil+0x94>
 8006124:	a312      	add	r3, pc, #72	; (adr r3, 8006170 <ceil+0xf8>)
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	f7fa f8b7 	bl	800029c <__adddf3>
 800612e:	2200      	movs	r2, #0
 8006130:	2300      	movs	r3, #0
 8006132:	f7fa fcf9 	bl	8000b28 <__aeabi_dcmpgt>
 8006136:	2800      	cmp	r0, #0
 8006138:	d0bf      	beq.n	80060ba <ceil+0x42>
 800613a:	2c00      	cmp	r4, #0
 800613c:	dd02      	ble.n	8006144 <ceil+0xcc>
 800613e:	2e14      	cmp	r6, #20
 8006140:	d103      	bne.n	800614a <ceil+0xd2>
 8006142:	3401      	adds	r4, #1
 8006144:	ea25 0507 	bic.w	r5, r5, r7
 8006148:	e7b7      	b.n	80060ba <ceil+0x42>
 800614a:	2301      	movs	r3, #1
 800614c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006150:	fa03 f606 	lsl.w	r6, r3, r6
 8006154:	4435      	add	r5, r6
 8006156:	4545      	cmp	r5, r8
 8006158:	bf38      	it	cc
 800615a:	18e4      	addcc	r4, r4, r3
 800615c:	e7f2      	b.n	8006144 <ceil+0xcc>
 800615e:	2500      	movs	r5, #0
 8006160:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006164:	e7a9      	b.n	80060ba <ceil+0x42>
 8006166:	4625      	mov	r5, r4
 8006168:	e7a7      	b.n	80060ba <ceil+0x42>
 800616a:	bf00      	nop
 800616c:	f3af 8000 	nop.w
 8006170:	8800759c 	.word	0x8800759c
 8006174:	7e37e43c 	.word	0x7e37e43c
 8006178:	3ff00000 	.word	0x3ff00000
 800617c:	000fffff 	.word	0x000fffff

08006180 <floor>:
 8006180:	ec51 0b10 	vmov	r0, r1, d0
 8006184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006188:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800618c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006190:	2e13      	cmp	r6, #19
 8006192:	ee10 5a10 	vmov	r5, s0
 8006196:	ee10 8a10 	vmov	r8, s0
 800619a:	460c      	mov	r4, r1
 800619c:	dc32      	bgt.n	8006204 <floor+0x84>
 800619e:	2e00      	cmp	r6, #0
 80061a0:	da14      	bge.n	80061cc <floor+0x4c>
 80061a2:	a333      	add	r3, pc, #204	; (adr r3, 8006270 <floor+0xf0>)
 80061a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a8:	f7fa f878 	bl	800029c <__adddf3>
 80061ac:	2200      	movs	r2, #0
 80061ae:	2300      	movs	r3, #0
 80061b0:	f7fa fcba 	bl	8000b28 <__aeabi_dcmpgt>
 80061b4:	b138      	cbz	r0, 80061c6 <floor+0x46>
 80061b6:	2c00      	cmp	r4, #0
 80061b8:	da57      	bge.n	800626a <floor+0xea>
 80061ba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80061be:	431d      	orrs	r5, r3
 80061c0:	d001      	beq.n	80061c6 <floor+0x46>
 80061c2:	4c2d      	ldr	r4, [pc, #180]	; (8006278 <floor+0xf8>)
 80061c4:	2500      	movs	r5, #0
 80061c6:	4621      	mov	r1, r4
 80061c8:	4628      	mov	r0, r5
 80061ca:	e025      	b.n	8006218 <floor+0x98>
 80061cc:	4f2b      	ldr	r7, [pc, #172]	; (800627c <floor+0xfc>)
 80061ce:	4137      	asrs	r7, r6
 80061d0:	ea01 0307 	and.w	r3, r1, r7
 80061d4:	4303      	orrs	r3, r0
 80061d6:	d01f      	beq.n	8006218 <floor+0x98>
 80061d8:	a325      	add	r3, pc, #148	; (adr r3, 8006270 <floor+0xf0>)
 80061da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061de:	f7fa f85d 	bl	800029c <__adddf3>
 80061e2:	2200      	movs	r2, #0
 80061e4:	2300      	movs	r3, #0
 80061e6:	f7fa fc9f 	bl	8000b28 <__aeabi_dcmpgt>
 80061ea:	2800      	cmp	r0, #0
 80061ec:	d0eb      	beq.n	80061c6 <floor+0x46>
 80061ee:	2c00      	cmp	r4, #0
 80061f0:	bfbe      	ittt	lt
 80061f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80061f6:	fa43 f606 	asrlt.w	r6, r3, r6
 80061fa:	19a4      	addlt	r4, r4, r6
 80061fc:	ea24 0407 	bic.w	r4, r4, r7
 8006200:	2500      	movs	r5, #0
 8006202:	e7e0      	b.n	80061c6 <floor+0x46>
 8006204:	2e33      	cmp	r6, #51	; 0x33
 8006206:	dd0b      	ble.n	8006220 <floor+0xa0>
 8006208:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800620c:	d104      	bne.n	8006218 <floor+0x98>
 800620e:	ee10 2a10 	vmov	r2, s0
 8006212:	460b      	mov	r3, r1
 8006214:	f7fa f842 	bl	800029c <__adddf3>
 8006218:	ec41 0b10 	vmov	d0, r0, r1
 800621c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006220:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8006224:	f04f 33ff 	mov.w	r3, #4294967295
 8006228:	fa23 f707 	lsr.w	r7, r3, r7
 800622c:	4207      	tst	r7, r0
 800622e:	d0f3      	beq.n	8006218 <floor+0x98>
 8006230:	a30f      	add	r3, pc, #60	; (adr r3, 8006270 <floor+0xf0>)
 8006232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006236:	f7fa f831 	bl	800029c <__adddf3>
 800623a:	2200      	movs	r2, #0
 800623c:	2300      	movs	r3, #0
 800623e:	f7fa fc73 	bl	8000b28 <__aeabi_dcmpgt>
 8006242:	2800      	cmp	r0, #0
 8006244:	d0bf      	beq.n	80061c6 <floor+0x46>
 8006246:	2c00      	cmp	r4, #0
 8006248:	da02      	bge.n	8006250 <floor+0xd0>
 800624a:	2e14      	cmp	r6, #20
 800624c:	d103      	bne.n	8006256 <floor+0xd6>
 800624e:	3401      	adds	r4, #1
 8006250:	ea25 0507 	bic.w	r5, r5, r7
 8006254:	e7b7      	b.n	80061c6 <floor+0x46>
 8006256:	2301      	movs	r3, #1
 8006258:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800625c:	fa03 f606 	lsl.w	r6, r3, r6
 8006260:	4435      	add	r5, r6
 8006262:	4545      	cmp	r5, r8
 8006264:	bf38      	it	cc
 8006266:	18e4      	addcc	r4, r4, r3
 8006268:	e7f2      	b.n	8006250 <floor+0xd0>
 800626a:	2500      	movs	r5, #0
 800626c:	462c      	mov	r4, r5
 800626e:	e7aa      	b.n	80061c6 <floor+0x46>
 8006270:	8800759c 	.word	0x8800759c
 8006274:	7e37e43c 	.word	0x7e37e43c
 8006278:	bff00000 	.word	0xbff00000
 800627c:	000fffff 	.word	0x000fffff

08006280 <_init>:
 8006280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006282:	bf00      	nop
 8006284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006286:	bc08      	pop	{r3}
 8006288:	469e      	mov	lr, r3
 800628a:	4770      	bx	lr

0800628c <_fini>:
 800628c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628e:	bf00      	nop
 8006290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006292:	bc08      	pop	{r3}
 8006294:	469e      	mov	lr, r3
 8006296:	4770      	bx	lr
