<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2021.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_vios[xc7z020_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/Net1[23:0]" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="design_1_i/Net2[23:0]" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="design_1_i/Net3[23:0]" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="design_1_i/Net[23:0]" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="design_1_i/vio_0_probe_out0[23:0]" gui_info="hw_vios/hw_vio_1=4"/>
    <Object name="design_1_i/vio_0_probe_out1[23:0]" gui_info="hw_vios/hw_vio_1=5"/>
    <Object name="design_1_i/vio_0_probe_out2[23:0]" gui_info="hw_vios/hw_vio_1=6"/>
    <Object name="design_1_i/vio_0_probe_out3[23:0]" gui_info="hw_vios/hw_vio_1=7"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_vios/hw_vio_1/TablePreference=5	683	Name	0	2147483647	15	400	400	Value	1	2147483647	15	113	113	Activity	2	2147483647	15	44	44	Direction	3	2147483647	15	58	58	VIO	4	2147483647	15	68	68			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0000FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net1[23]"/>
        <net name="design_1_i/Net1[22]"/>
        <net name="design_1_i/Net1[21]"/>
        <net name="design_1_i/Net1[20]"/>
        <net name="design_1_i/Net1[19]"/>
        <net name="design_1_i/Net1[18]"/>
        <net name="design_1_i/Net1[17]"/>
        <net name="design_1_i/Net1[16]"/>
        <net name="design_1_i/Net1[15]"/>
        <net name="design_1_i/Net1[14]"/>
        <net name="design_1_i/Net1[13]"/>
        <net name="design_1_i/Net1[12]"/>
        <net name="design_1_i/Net1[11]"/>
        <net name="design_1_i/Net1[10]"/>
        <net name="design_1_i/Net1[9]"/>
        <net name="design_1_i/Net1[8]"/>
        <net name="design_1_i/Net1[7]"/>
        <net name="design_1_i/Net1[6]"/>
        <net name="design_1_i/Net1[5]"/>
        <net name="design_1_i/Net1[4]"/>
        <net name="design_1_i/Net1[3]"/>
        <net name="design_1_i/Net1[2]"/>
        <net name="design_1_i/Net1[1]"/>
        <net name="design_1_i/Net1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FF00FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net2[23]"/>
        <net name="design_1_i/Net2[22]"/>
        <net name="design_1_i/Net2[21]"/>
        <net name="design_1_i/Net2[20]"/>
        <net name="design_1_i/Net2[19]"/>
        <net name="design_1_i/Net2[18]"/>
        <net name="design_1_i/Net2[17]"/>
        <net name="design_1_i/Net2[16]"/>
        <net name="design_1_i/Net2[15]"/>
        <net name="design_1_i/Net2[14]"/>
        <net name="design_1_i/Net2[13]"/>
        <net name="design_1_i/Net2[12]"/>
        <net name="design_1_i/Net2[11]"/>
        <net name="design_1_i/Net2[10]"/>
        <net name="design_1_i/Net2[9]"/>
        <net name="design_1_i/Net2[8]"/>
        <net name="design_1_i/Net2[7]"/>
        <net name="design_1_i/Net2[6]"/>
        <net name="design_1_i/Net2[5]"/>
        <net name="design_1_i/Net2[4]"/>
        <net name="design_1_i/Net2[3]"/>
        <net name="design_1_i/Net2[2]"/>
        <net name="design_1_i/Net2[1]"/>
        <net name="design_1_i/Net2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FF00FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net3[23]"/>
        <net name="design_1_i/Net3[22]"/>
        <net name="design_1_i/Net3[21]"/>
        <net name="design_1_i/Net3[20]"/>
        <net name="design_1_i/Net3[19]"/>
        <net name="design_1_i/Net3[18]"/>
        <net name="design_1_i/Net3[17]"/>
        <net name="design_1_i/Net3[16]"/>
        <net name="design_1_i/Net3[15]"/>
        <net name="design_1_i/Net3[14]"/>
        <net name="design_1_i/Net3[13]"/>
        <net name="design_1_i/Net3[12]"/>
        <net name="design_1_i/Net3[11]"/>
        <net name="design_1_i/Net3[10]"/>
        <net name="design_1_i/Net3[9]"/>
        <net name="design_1_i/Net3[8]"/>
        <net name="design_1_i/Net3[7]"/>
        <net name="design_1_i/Net3[6]"/>
        <net name="design_1_i/Net3[5]"/>
        <net name="design_1_i/Net3[4]"/>
        <net name="design_1_i/Net3[3]"/>
        <net name="design_1_i/Net3[2]"/>
        <net name="design_1_i/Net3[1]"/>
        <net name="design_1_i/Net3[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FF00FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net[23]"/>
        <net name="design_1_i/Net[22]"/>
        <net name="design_1_i/Net[21]"/>
        <net name="design_1_i/Net[20]"/>
        <net name="design_1_i/Net[19]"/>
        <net name="design_1_i/Net[18]"/>
        <net name="design_1_i/Net[17]"/>
        <net name="design_1_i/Net[16]"/>
        <net name="design_1_i/Net[15]"/>
        <net name="design_1_i/Net[14]"/>
        <net name="design_1_i/Net[13]"/>
        <net name="design_1_i/Net[12]"/>
        <net name="design_1_i/Net[11]"/>
        <net name="design_1_i/Net[10]"/>
        <net name="design_1_i/Net[9]"/>
        <net name="design_1_i/Net[8]"/>
        <net name="design_1_i/Net[7]"/>
        <net name="design_1_i/Net[6]"/>
        <net name="design_1_i/Net[5]"/>
        <net name="design_1_i/Net[4]"/>
        <net name="design_1_i/Net[3]"/>
        <net name="design_1_i/Net[2]"/>
        <net name="design_1_i/Net[1]"/>
        <net name="design_1_i/Net[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FF00FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0[23]"/>
        <net name="design_1_i/vio_0_probe_out0[22]"/>
        <net name="design_1_i/vio_0_probe_out0[21]"/>
        <net name="design_1_i/vio_0_probe_out0[20]"/>
        <net name="design_1_i/vio_0_probe_out0[19]"/>
        <net name="design_1_i/vio_0_probe_out0[18]"/>
        <net name="design_1_i/vio_0_probe_out0[17]"/>
        <net name="design_1_i/vio_0_probe_out0[16]"/>
        <net name="design_1_i/vio_0_probe_out0[15]"/>
        <net name="design_1_i/vio_0_probe_out0[14]"/>
        <net name="design_1_i/vio_0_probe_out0[13]"/>
        <net name="design_1_i/vio_0_probe_out0[12]"/>
        <net name="design_1_i/vio_0_probe_out0[11]"/>
        <net name="design_1_i/vio_0_probe_out0[10]"/>
        <net name="design_1_i/vio_0_probe_out0[9]"/>
        <net name="design_1_i/vio_0_probe_out0[8]"/>
        <net name="design_1_i/vio_0_probe_out0[7]"/>
        <net name="design_1_i/vio_0_probe_out0[6]"/>
        <net name="design_1_i/vio_0_probe_out0[5]"/>
        <net name="design_1_i/vio_0_probe_out0[4]"/>
        <net name="design_1_i/vio_0_probe_out0[3]"/>
        <net name="design_1_i/vio_0_probe_out0[2]"/>
        <net name="design_1_i/vio_0_probe_out0[1]"/>
        <net name="design_1_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FF00FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1[23]"/>
        <net name="design_1_i/vio_0_probe_out1[22]"/>
        <net name="design_1_i/vio_0_probe_out1[21]"/>
        <net name="design_1_i/vio_0_probe_out1[20]"/>
        <net name="design_1_i/vio_0_probe_out1[19]"/>
        <net name="design_1_i/vio_0_probe_out1[18]"/>
        <net name="design_1_i/vio_0_probe_out1[17]"/>
        <net name="design_1_i/vio_0_probe_out1[16]"/>
        <net name="design_1_i/vio_0_probe_out1[15]"/>
        <net name="design_1_i/vio_0_probe_out1[14]"/>
        <net name="design_1_i/vio_0_probe_out1[13]"/>
        <net name="design_1_i/vio_0_probe_out1[12]"/>
        <net name="design_1_i/vio_0_probe_out1[11]"/>
        <net name="design_1_i/vio_0_probe_out1[10]"/>
        <net name="design_1_i/vio_0_probe_out1[9]"/>
        <net name="design_1_i/vio_0_probe_out1[8]"/>
        <net name="design_1_i/vio_0_probe_out1[7]"/>
        <net name="design_1_i/vio_0_probe_out1[6]"/>
        <net name="design_1_i/vio_0_probe_out1[5]"/>
        <net name="design_1_i/vio_0_probe_out1[4]"/>
        <net name="design_1_i/vio_0_probe_out1[3]"/>
        <net name="design_1_i/vio_0_probe_out1[2]"/>
        <net name="design_1_i/vio_0_probe_out1[1]"/>
        <net name="design_1_i/vio_0_probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FF00FF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out2[23]"/>
        <net name="design_1_i/vio_0_probe_out2[22]"/>
        <net name="design_1_i/vio_0_probe_out2[21]"/>
        <net name="design_1_i/vio_0_probe_out2[20]"/>
        <net name="design_1_i/vio_0_probe_out2[19]"/>
        <net name="design_1_i/vio_0_probe_out2[18]"/>
        <net name="design_1_i/vio_0_probe_out2[17]"/>
        <net name="design_1_i/vio_0_probe_out2[16]"/>
        <net name="design_1_i/vio_0_probe_out2[15]"/>
        <net name="design_1_i/vio_0_probe_out2[14]"/>
        <net name="design_1_i/vio_0_probe_out2[13]"/>
        <net name="design_1_i/vio_0_probe_out2[12]"/>
        <net name="design_1_i/vio_0_probe_out2[11]"/>
        <net name="design_1_i/vio_0_probe_out2[10]"/>
        <net name="design_1_i/vio_0_probe_out2[9]"/>
        <net name="design_1_i/vio_0_probe_out2[8]"/>
        <net name="design_1_i/vio_0_probe_out2[7]"/>
        <net name="design_1_i/vio_0_probe_out2[6]"/>
        <net name="design_1_i/vio_0_probe_out2[5]"/>
        <net name="design_1_i/vio_0_probe_out2[4]"/>
        <net name="design_1_i/vio_0_probe_out2[3]"/>
        <net name="design_1_i/vio_0_probe_out2[2]"/>
        <net name="design_1_i/vio_0_probe_out2[1]"/>
        <net name="design_1_i/vio_0_probe_out2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="FFFFFF"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out3[23]"/>
        <net name="design_1_i/vio_0_probe_out3[22]"/>
        <net name="design_1_i/vio_0_probe_out3[21]"/>
        <net name="design_1_i/vio_0_probe_out3[20]"/>
        <net name="design_1_i/vio_0_probe_out3[19]"/>
        <net name="design_1_i/vio_0_probe_out3[18]"/>
        <net name="design_1_i/vio_0_probe_out3[17]"/>
        <net name="design_1_i/vio_0_probe_out3[16]"/>
        <net name="design_1_i/vio_0_probe_out3[15]"/>
        <net name="design_1_i/vio_0_probe_out3[14]"/>
        <net name="design_1_i/vio_0_probe_out3[13]"/>
        <net name="design_1_i/vio_0_probe_out3[12]"/>
        <net name="design_1_i/vio_0_probe_out3[11]"/>
        <net name="design_1_i/vio_0_probe_out3[10]"/>
        <net name="design_1_i/vio_0_probe_out3[9]"/>
        <net name="design_1_i/vio_0_probe_out3[8]"/>
        <net name="design_1_i/vio_0_probe_out3[7]"/>
        <net name="design_1_i/vio_0_probe_out3[6]"/>
        <net name="design_1_i/vio_0_probe_out3[5]"/>
        <net name="design_1_i/vio_0_probe_out3[4]"/>
        <net name="design_1_i/vio_0_probe_out3[3]"/>
        <net name="design_1_i/vio_0_probe_out3[2]"/>
        <net name="design_1_i/vio_0_probe_out3[1]"/>
        <net name="design_1_i/vio_0_probe_out3[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
