// Seed: 2999005490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_8, id_9, id_10 = 1'h0, id_11;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6
);
  assign id_1 = 1;
  wor id_8, id_9;
  tri1 id_10 = 1;
  tri  id_11;
  assign id_10 = id_4;
  assign id_11 = id_8;
  assign id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_8
  );
  wire id_12;
endmodule
