// Seed: 1406479158
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input uwire id_6
    , id_8
);
  wor id_9;
  assign id_9 = {~id_8 && 1, 1} + 1;
  assign id_9 = 1 > 1;
  tri1 id_10 = 1;
  assign id_10 = 1;
  module_0(
      id_6, id_0
  );
endmodule
module module_2 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wand id_13,
    output uwire id_14,
    output tri1 id_15
);
  wor id_17 = id_1;
  xnor (id_14, id_10, id_2, id_3, id_1, id_4, id_9, id_12, id_6);
  module_0(
      id_6, id_11
  );
endmodule
