# Constraint file, automaticaly generated by pod 
set_property PACKAGE_PIN G17 [get_ports nco_test_o]
set_property IOSTANDARD LVCMOS33 [get_ports nco_test_o]
set_property PACKAGE_PIN G18 [get_ports pseudo_test_o]
set_property IOSTANDARD LVCMOS33 [get_ports pseudo_test_o]
set_property PACKAGE_PIN U18 [get_ports analog_adc_clk_p_i]
set_property IOSTANDARD DIFF_HSTL_I_18  [get_ports analog_adc_clk_p_i]
set_property PACKAGE_PIN U19 [get_ports analog_adc_clk_n_i]
set_property IOSTANDARD DIFF_HSTL_I_18  [get_ports analog_adc_clk_n_i]
set_property PACKAGE_PIN V18 [get_ports analog_phys_adc_clk_cdcs]
set_property IOSTANDARD LVCMOS18  [get_ports analog_phys_adc_clk_cdcs]
set_property PACKAGE_PIN Y17 [get_ports {analog_phys_adc_data_a_i[0]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[0]}]
set_property PACKAGE_PIN W16 [get_ports {analog_phys_adc_data_a_i[1]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[1]}]
set_property PACKAGE_PIN Y16 [get_ports {analog_phys_adc_data_a_i[2]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[2]}]
set_property PACKAGE_PIN W15 [get_ports {analog_phys_adc_data_a_i[3]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[3]}]
set_property PACKAGE_PIN W14 [get_ports {analog_phys_adc_data_a_i[4]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[4]}]
set_property PACKAGE_PIN Y14 [get_ports {analog_phys_adc_data_a_i[5]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[5]}]
set_property PACKAGE_PIN W13 [get_ports {analog_phys_adc_data_a_i[6]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[6]}]
set_property PACKAGE_PIN V12 [get_ports {analog_phys_adc_data_a_i[7]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[7]}]
set_property PACKAGE_PIN V13 [get_ports {analog_phys_adc_data_a_i[8]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[8]}]
set_property PACKAGE_PIN T14 [get_ports {analog_phys_adc_data_a_i[9]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[9]}]
set_property PACKAGE_PIN T15 [get_ports {analog_phys_adc_data_a_i[10]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[10]}]
set_property PACKAGE_PIN V15 [get_ports {analog_phys_adc_data_a_i[11]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[11]}]
set_property PACKAGE_PIN T16 [get_ports {analog_phys_adc_data_a_i[12]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[12]}]
set_property PACKAGE_PIN V16 [get_ports {analog_phys_adc_data_a_i[13]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_a_i[13]}]
set_property PACKAGE_PIN R18 [get_ports {analog_phys_adc_data_b_i[0]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[0]}]
set_property PACKAGE_PIN P16 [get_ports {analog_phys_adc_data_b_i[1]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[1]}]
set_property PACKAGE_PIN P18 [get_ports {analog_phys_adc_data_b_i[2]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[2]}]
set_property PACKAGE_PIN N17 [get_ports {analog_phys_adc_data_b_i[3]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[3]}]
set_property PACKAGE_PIN R19 [get_ports {analog_phys_adc_data_b_i[4]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[4]}]
set_property PACKAGE_PIN T20 [get_ports {analog_phys_adc_data_b_i[5]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[5]}]
set_property PACKAGE_PIN T19 [get_ports {analog_phys_adc_data_b_i[6]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[6]}]
set_property PACKAGE_PIN U20 [get_ports {analog_phys_adc_data_b_i[7]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[7]}]
set_property PACKAGE_PIN V20 [get_ports {analog_phys_adc_data_b_i[8]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[8]}]
set_property PACKAGE_PIN W20 [get_ports {analog_phys_adc_data_b_i[9]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[9]}]
set_property PACKAGE_PIN W19 [get_ports {analog_phys_adc_data_b_i[10]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[10]}]
set_property PACKAGE_PIN Y19 [get_ports {analog_phys_adc_data_b_i[11]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[11]}]
set_property PACKAGE_PIN W18 [get_ports {analog_phys_adc_data_b_i[12]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[12]}]
set_property PACKAGE_PIN Y18 [get_ports {analog_phys_adc_data_b_i[13]}]
set_property IOSTANDARD LVCMOS18  [get_ports {analog_phys_adc_data_b_i[13]}]
set_property PACKAGE_PIN M17 [get_ports analog_phys_dac_wrt_o]
set_property IOSTANDARD LVCMOS33  [get_ports analog_phys_dac_wrt_o]
set_property PACKAGE_PIN N16 [get_ports analog_phys_dac_sel_o]
set_property IOSTANDARD LVCMOS33  [get_ports analog_phys_dac_sel_o]
set_property PACKAGE_PIN M18 [get_ports analog_phys_dac_clk_o]
set_property IOSTANDARD LVCMOS33  [get_ports analog_phys_dac_clk_o]
set_property PACKAGE_PIN N15 [get_ports analog_phys_dac_rst_o]
set_property IOSTANDARD LVCMOS33  [get_ports analog_phys_dac_rst_o]
set_property PACKAGE_PIN M19 [get_ports {analog_phys_dac_data_o[0]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[0]}]
set_property PACKAGE_PIN M20 [get_ports {analog_phys_dac_data_o[1]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[1]}]
set_property PACKAGE_PIN L19 [get_ports {analog_phys_dac_data_o[2]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[2]}]
set_property PACKAGE_PIN L20 [get_ports {analog_phys_dac_data_o[3]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[3]}]
set_property PACKAGE_PIN K19 [get_ports {analog_phys_dac_data_o[4]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[4]}]
set_property PACKAGE_PIN J19 [get_ports {analog_phys_dac_data_o[5]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[5]}]
set_property PACKAGE_PIN J20 [get_ports {analog_phys_dac_data_o[6]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[6]}]
set_property PACKAGE_PIN H20 [get_ports {analog_phys_dac_data_o[7]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[7]}]
set_property PACKAGE_PIN G19 [get_ports {analog_phys_dac_data_o[8]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[8]}]
set_property PACKAGE_PIN G20 [get_ports {analog_phys_dac_data_o[9]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[9]}]
set_property PACKAGE_PIN F19 [get_ports {analog_phys_dac_data_o[10]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[10]}]
set_property PACKAGE_PIN F20 [get_ports {analog_phys_dac_data_o[11]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[11]}]
set_property PACKAGE_PIN D20 [get_ports {analog_phys_dac_data_o[12]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[12]}]
set_property PACKAGE_PIN D19 [get_ports {analog_phys_dac_data_o[13]}]
set_property IOSTANDARD LVCMOS33  [get_ports {analog_phys_dac_data_o[13]}]
# components constraints 
create_clock -period  8 -name analog_adc_clk_p_i [get_ports analog_adc_clk_p_i]
set_input_delay -clock analog_adc_clk_p_i 3.400 [get_ports analog_phys_adc_data_a_i[*]]
set_input_delay -clock analog_adc_clk_p_i 3.400 [get_ports analog_phys_adc_data_b_i[*]]
set_false_path -from [get_clocks analog_adc_clk_p_i] -to [get_clocks dac_clk_out]
set_false_path -from [get_clocks dac_clk_out] -to [get_clocks dac_2clk_out]
set_false_path -from [get_clocks dac_clk_out] -to [get_clocks dac_2ph_out]
