{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689390427900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689390427901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 11:07:07 2023 " "Processing started: Sat Jul 15 11:07:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689390427901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689390427901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD9764_Code -c AD9764_Code " "Command: quartus_map --read_settings_files=on --write_settings_files=off AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689390427901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689390428091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "AD9764_Code.v(227) " "Verilog HDL Module Instantiation warning at AD9764_Code.v(227): ignored dangling comma in List of Port Connections" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1689390428120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ad9764_code.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ad9764_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9764_Code " "Found entity 1: AD9764_Code" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_con.v(86) " "Verilog HDL information at key_con.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689390428122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_con.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_con " "Found entity 1: key_con" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_delay.v(26) " "Verilog HDL information at key_delay.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689390428124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_delay " "Found entity 1: key_delay" {  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32bit " "Found entity 1: add_32bit" {  } { { "src/add_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rom_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Sin " "Found entity 1: ROM_Sin" {  } { { "src/ROM_Sin.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sel_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sel_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_wave " "Found entity 1: sel_wave" {  } { { "src/sel_wave.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/sel_wave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_reg_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_reg_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_reg_buf " "Found entity 1: spi_reg_buf" {  } { { "src/spi_reg_buf.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_reg_buf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_core_log.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_core_log.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_core_log " "Found entity 1: spi_core_log" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_cmd_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_cmd_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_cmd_data " "Found entity 1: spi_cmd_data" {  } { { "src/spi_cmd_data.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428133 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi.v(134) " "Verilog HDL Module Instantiation warning at spi.v(134): ignored dangling comma in List of Port Connections" {  } { { "src/spi.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1689390428134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "src/spi.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/delay_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/delay_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_debounce " "Found entity 1: delay_debounce" {  } { { "src/delay_debounce.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/delay_debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/in_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_buf " "Found entity 1: in_buf" {  } { { "src/in_buf.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/in_buf.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/time_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file src/time_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cs " "Found entity 1: time_cs" {  } { { "src/time_cs.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/time_cs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buf_or.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buf_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_or " "Found entity 1: buf_or" {  } { { "src/buf_or.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/buf_or.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_module " "Found entity 1: cnt_module" {  } { { "src/cnt_module.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cnt_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file two_frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_frequency " "Found entity 1: two_frequency" {  } { { "two_frequency.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/two_frequency.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_32bit " "Found entity 1: counter_32bit" {  } { { "counter_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cntt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cntt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntt " "Found entity 1: cntt" {  } { { "src/cntt.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllm.v 1 1 " "Found 1 design units, including 1 entities, in source file pllm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllm " "Found entity 1: pllm" {  } { { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 AD9764_Code.v(81) " "Verilog HDL Implicit Net warning at AD9764_Code.v(81): created implicit net for \"clk1\"" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n AD9764_Code.v(129) " "Verilog HDL Implicit Net warning at AD9764_Code.v(129): created implicit net for \"rst_n\"" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key3_out key_con.v(53) " "Verilog HDL Implicit Net warning at key_con.v(53): created implicit net for \"key3_out\"" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD9764_Code " "Elaborating entity \"AD9764_Code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689390428257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_debounce delay_debounce:u_delay_debounce_sa " "Elaborating entity \"delay_debounce\" for hierarchy \"delay_debounce:u_delay_debounce_sa\"" {  } { { "src/AD9764_Code.v" "u_delay_debounce_sa" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:U_PLL\"" {  } { { "src/AD9764_Code.v" "U_PLL" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "src/PLL.v" "altpll_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2000 " "Parameter \"clk2_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428289 ""}  } { { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390428289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllm pllm:pll_u1 " "Elaborating entity \"pllm\" for hierarchy \"pllm:pll_u1\"" {  } { { "src/AD9764_Code.v" "pll_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllm:pll_u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllm:pll_u1\|altpll:altpll_component\"" {  } { { "pllm.v" "altpll_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllm:pll_u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllm:pll_u1\|altpll:altpll_component\"" {  } { { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllm:pll_u1\|altpll:altpll_component " "Instantiated megafunction \"pllm:pll_u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllm " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428350 ""}  } { { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390428350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllm_altpll " "Found entity 1: pllm_altpll" {  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllm_altpll pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated " "Elaborating entity \"pllm_altpll\" for hierarchy \"pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_buf in_buf:in_buf_u1 " "Elaborating entity \"in_buf\" for hierarchy \"in_buf:in_buf_u1\"" {  } { { "src/AD9764_Code.v" "in_buf_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_frequency two_frequency:two_frequency_u1 " "Elaborating entity \"two_frequency\" for hierarchy \"two_frequency:two_frequency_u1\"" {  } { { "src/AD9764_Code.v" "two_frequency_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_cs time_cs:time_cs_u1 " "Elaborating entity \"time_cs\" for hierarchy \"time_cs:time_cs_u1\"" {  } { { "src/AD9764_Code.v" "time_cs_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bit time_cs:time_cs_u1\|counter_32bit:time_out_count " "Elaborating entity \"counter_32bit\" for hierarchy \"time_cs:time_cs_u1\|counter_32bit:time_out_count\"" {  } { { "src/time_cs.v" "time_out_count" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/time_cs.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_32bit.v" "LPM_COUNTER_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428419 ""}  } { { "counter_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390428419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ij " "Found entity 1: cntr_0ij" {  } { { "db/cntr_0ij.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_0ij.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ij time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\|cntr_0ij:auto_generated " "Elaborating entity \"cntr_0ij\" for hierarchy \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\|cntr_0ij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_or buf_or:buf_or_u1 " "Elaborating entity \"buf_or\" for hierarchy \"buf_or:buf_or_u1\"" {  } { { "src/AD9764_Code.v" "buf_or_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_module cnt_module:cnt_module_u1 " "Elaborating entity \"cnt_module\" for hierarchy \"cnt_module:cnt_module_u1\"" {  } { { "src/AD9764_Code.v" "cnt_module_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntt cnt_module:cnt_module_u1\|cntt:cntt_u1 " "Elaborating entity \"cntt\" for hierarchy \"cnt_module:cnt_module_u1\|cntt:cntt_u1\"" {  } { { "src/cnt_module.v" "cntt_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cnt_module.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/cntt.v" "LPM_COUNTER_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/cntt.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428481 ""}  } { { "src/cntt.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390428481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ui " "Found entity 1: cntr_6ui" {  } { { "db/cntr_6ui.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_6ui.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6ui cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\|cntr_6ui:auto_generated " "Elaborating entity \"cntr_6ui\" for hierarchy \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\|cntr_6ui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_con key_con:u_key_con " "Elaborating entity \"key_con\" for hierarchy \"key_con:u_key_con\"" {  } { { "src/AD9764_Code.v" "u_key_con" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fre_start key_con.v(16) " "Verilog HDL or VHDL warning at key_con.v(16): object \"fre_start\" assigned a value but never read" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689390428553 "|AD9764_Code|key_con:u_key_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_con.v(61) " "Verilog HDL assignment warning at key_con.v(61): truncated value with size 32 to match size of target (2)" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689390428554 "|AD9764_Code|key_con:u_key_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_con.v(144) " "Verilog HDL assignment warning at key_con.v(144): truncated value with size 32 to match size of target (2)" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689390428556 "|AD9764_Code|key_con:u_key_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_delay key_con:u_key_con\|key_delay:u_key1_delay " "Elaborating entity \"key_delay\" for hierarchy \"key_con:u_key_con\|key_delay:u_key1_delay\"" {  } { { "src/key_con.v" "u_key1_delay" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:u_spi " "Elaborating entity \"spi\" for hierarchy \"spi:u_spi\"" {  } { { "src/AD9764_Code.v" "u_spi" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_cmd_data spi:u_spi\|spi_cmd_data:u_spi_cmd_data " "Elaborating entity \"spi_cmd_data\" for hierarchy \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\"" {  } { { "src/spi.v" "u_spi_cmd_data" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core_log spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_cmd " "Elaborating entity \"spi_core_log\" for hierarchy \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_cmd\"" {  } { { "src/spi_cmd_data.v" "u_spi_core_cmd" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core_log spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data " "Elaborating entity \"spi_core_log\" for hierarchy \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\"" {  } { { "src/spi_cmd_data.v" "u_spi_core_data" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_reg_buf spi:u_spi\|spi_reg_buf:u_spi_reg_buf " "Elaborating entity \"spi_reg_buf\" for hierarchy \"spi:u_spi\|spi_reg_buf:u_spi_reg_buf\"" {  } { { "src/spi.v" "u_spi_reg_buf" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32bit add_32bit:u_add_32bit " "Elaborating entity \"add_32bit\" for hierarchy \"add_32bit:u_add_32bit\"" {  } { { "src/AD9764_Code.v" "u_add_32bit" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Sin ROM_Sin:u_ROM_Sin " "Elaborating entity \"ROM_Sin\" for hierarchy \"ROM_Sin:u_ROM_Sin\"" {  } { { "src/AD9764_Code.v" "u_ROM_Sin" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\"" {  } { { "src/ROM_Sin.v" "altsyncram_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\"" {  } { { "src/ROM_Sin.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sin_Wave.mif " "Parameter \"init_file\" = \"../Sin_Wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428621 ""}  } { { "src/ROM_Sin.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390428621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ln91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ln91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ln91 " "Found entity 1: altsyncram_ln91" {  } { { "db/altsyncram_ln91.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/altsyncram_ln91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390428662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390428662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ln91 ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\|altsyncram_ln91:auto_generated " "Elaborating entity \"altsyncram_ln91\" for hierarchy \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\|altsyncram_ln91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_wave sel_wave:u_sel_wave " "Elaborating entity \"sel_wave\" for hierarchy \"sel_wave:u_sel_wave\"" {  } { { "src/AD9764_Code.v" "u_sel_wave" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390428667 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428782 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428782 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428782 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428782 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390428783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st14 " "Found entity 1: altsyncram_st14" {  } { { "db/altsyncram_st14.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/altsyncram_st14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390429744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390429744 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390429785 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689390430848 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~1 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~1\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~5 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~5\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~9 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~9\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~13 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~13\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~17 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~17\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~21 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~21\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~25 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~25\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~29 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~29\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~33 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~33\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~37 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~37\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~41 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~41\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~45 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~45\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~49 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~49\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~53 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~53\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~57 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~57\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~61 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~61\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~65 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~65\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~69 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~69\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~73 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~73\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~77 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~77\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~81 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~81\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~85 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~85\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~89 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~89\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~93 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~93\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~97 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~97\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~101 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~101\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~105 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~105\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~109 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~109\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~113 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~113\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~117 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~117\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~121 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~121\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~125 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~125\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390430920 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1689390430920 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[15\] Low " "Register key_con:u_key_con\|fre\[15\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[10\] Low " "Register key_con:u_key_con\|fre\[10\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[8\] Low " "Register key_con:u_key_con\|fre\[8\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[7\] Low " "Register key_con:u_key_con\|fre\[7\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[6\] Low " "Register key_con:u_key_con\|fre\[6\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[5\] Low " "Register key_con:u_key_con\|fre\[5\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[4\] Low " "Register key_con:u_key_con\|fre\[4\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[3\] Low " "Register key_con:u_key_con\|fre\[3\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[2\] Low " "Register key_con:u_key_con\|fre\[2\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390431095 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1689390431095 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390431213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1689390431496 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1689390431531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1689390431532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689390431565 "|AD9764_Code|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689390431565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390431636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.map.smsg " "Generated suppressed messages file D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1689390431878 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 5 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1689390432132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689390432157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390432157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390432315 "|AD9764_Code|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1689390432315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2224 " "Implemented 2224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689390432316 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689390432316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2160 " "Implemented 2160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689390432316 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689390432316 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1689390432316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689390432316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689390432339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 11:07:12 2023 " "Processing ended: Sat Jul 15 11:07:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689390432339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689390432339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689390432339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689390432339 ""}
