module top_module (
    input wire clk,
    input wire reset,
    input wire [7:0] d,
    output reg [7:0] q
);
    always @(negedge clk)
        q = (reset) ? 8'h34:d;

endmodule
