
001_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080052b0  080052b0  000062b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005324  08005324  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005324  08005324  00006324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800532c  0800532c  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800532c  0800532c  0000632c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005330  08005330  00006330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005334  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012f60  2000006c  080053a0  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012fcc  080053a0  00007fcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f25b  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029af  00000000  00000000  000162f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  00018ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c12  00000000  00000000  00019c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023af4  00000000  00000000  0001a872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012452  00000000  00000000  0003e366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8bf4  00000000  00000000  000507b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001293ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004750  00000000  00000000  001293f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0012db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005298 	.word	0x08005298

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08005298 	.word	0x08005298

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b088      	sub	sp, #32
 8000540:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000542:	f000 faf9 	bl	8000b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000546:	f000 f847 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054a:	f000 f8b3 	bl	80006b4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 800054e:	f107 0308 	add.w	r3, r7, #8
 8000552:	9301      	str	r3, [sp, #4]
 8000554:	2302      	movs	r3, #2
 8000556:	9300      	str	r3, [sp, #0]
 8000558:	4b19      	ldr	r3, [pc, #100]	@ (80005c0 <main+0x84>)
 800055a:	22c8      	movs	r2, #200	@ 0xc8
 800055c:	4919      	ldr	r1, [pc, #100]	@ (80005c4 <main+0x88>)
 800055e:	481a      	ldr	r0, [pc, #104]	@ (80005c8 <main+0x8c>)
 8000560:	f002 fc02 	bl	8002d68 <xTaskCreate>
 8000564:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d00b      	beq.n	8000584 <main+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800056c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000570:	f383 8811 	msr	BASEPRI, r3
 8000574:	f3bf 8f6f 	isb	sy
 8000578:	f3bf 8f4f 	dsb	sy
 800057c:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800057e:	bf00      	nop
 8000580:	bf00      	nop
 8000582:	e7fd      	b.n	8000580 <main+0x44>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	2302      	movs	r3, #2
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <main+0x90>)
 800058e:	22c8      	movs	r2, #200	@ 0xc8
 8000590:	490f      	ldr	r1, [pc, #60]	@ (80005d0 <main+0x94>)
 8000592:	4810      	ldr	r0, [pc, #64]	@ (80005d4 <main+0x98>)
 8000594:	f002 fbe8 	bl	8002d68 <xTaskCreate>
 8000598:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d00b      	beq.n	80005b8 <main+0x7c>
        __asm volatile
 80005a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005a4:	f383 8811 	msr	BASEPRI, r3
 80005a8:	f3bf 8f6f 	isb	sy
 80005ac:	f3bf 8f4f 	dsb	sy
 80005b0:	60fb      	str	r3, [r7, #12]
    }
 80005b2:	bf00      	nop
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <main+0x78>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 80005b8:	f002 fd1c 	bl	8002ff4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <main+0x80>
 80005c0:	080052b0 	.word	0x080052b0
 80005c4:	080052c8 	.word	0x080052c8
 80005c8:	080007b1 	.word	0x080007b1
 80005cc:	080052d0 	.word	0x080052d0
 80005d0:	080052e8 	.word	0x080052e8
 80005d4:	080007c1 	.word	0x080007c1

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	@ 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	2234      	movs	r2, #52	@ 0x34
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f004 fb8c 	bl	8004d04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 0308 	add.w	r3, r7, #8
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <SystemClock_Config+0xd4>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000604:	4a29      	ldr	r2, [pc, #164]	@ (80006ac <SystemClock_Config+0xd4>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	@ 0x40
 800060c:	4b27      	ldr	r3, [pc, #156]	@ (80006ac <SystemClock_Config+0xd4>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000618:	2300      	movs	r3, #0
 800061a:	603b      	str	r3, [r7, #0]
 800061c:	4b24      	ldr	r3, [pc, #144]	@ (80006b0 <SystemClock_Config+0xd8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000624:	4a22      	ldr	r2, [pc, #136]	@ (80006b0 <SystemClock_Config+0xd8>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b20      	ldr	r3, [pc, #128]	@ (80006b0 <SystemClock_Config+0xd8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800064c:	2310      	movs	r3, #16
 800064e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000650:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000654:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000656:	2304      	movs	r3, #4
 8000658:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800065a:	2302      	movs	r3, #2
 800065c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800065e:	2302      	movs	r3, #2
 8000660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	4618      	mov	r0, r3
 8000668:	f001 f8a0 	bl	80017ac <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000672:	f000 f8bf 	bl	80007f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2302      	movs	r3, #2
 800067c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2102      	movs	r1, #2
 8000692:	4618      	mov	r0, r3
 8000694:	f000 fd22 	bl	80010dc <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800069e:	f000 f8a9 	bl	80007f4 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	@ 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08a      	sub	sp, #40	@ 0x28
 80006b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
 80006ce:	4b35      	ldr	r3, [pc, #212]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a34      	ldr	r2, [pc, #208]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b32      	ldr	r3, [pc, #200]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	613b      	str	r3, [r7, #16]
 80006e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	4b2e      	ldr	r3, [pc, #184]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	4a2d      	ldr	r2, [pc, #180]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f6:	4b2b      	ldr	r3, [pc, #172]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	4a26      	ldr	r2, [pc, #152]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	@ 0x30
 8000712:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a1f      	ldr	r2, [pc, #124]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b1d      	ldr	r3, [pc, #116]	@ (80007a4 <MX_GPIO_Init+0xf0>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0302 	and.w	r3, r3, #2
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2120      	movs	r1, #32
 800073e:	481a      	ldr	r0, [pc, #104]	@ (80007a8 <MX_GPIO_Init+0xf4>)
 8000740:	f000 fcb2 	bl	80010a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000744:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800074a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4619      	mov	r1, r3
 800075a:	4814      	ldr	r0, [pc, #80]	@ (80007ac <MX_GPIO_Init+0xf8>)
 800075c:	f000 fb10 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000760:	230c      	movs	r3, #12
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000764:	2302      	movs	r3, #2
 8000766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800076c:	2303      	movs	r3, #3
 800076e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000770:	2307      	movs	r3, #7
 8000772:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	4619      	mov	r1, r3
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <MX_GPIO_Init+0xf4>)
 800077c:	f000 fb00 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000780:	2320      	movs	r3, #32
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	4619      	mov	r1, r3
 8000796:	4804      	ldr	r0, [pc, #16]	@ (80007a8 <MX_GPIO_Init+0xf4>)
 8000798:	f000 faf2 	bl	8000d80 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800079c:	bf00      	nop
 800079e:	3728      	adds	r7, #40	@ 0x28
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40020000 	.word	0x40020000
 80007ac:	40020800 	.word	0x40020800

080007b0 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void* parameters)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]

	//char msg[100];

	while(1)
	{
		printf("%s\n", (char*)parameters);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f004 f9c3 	bl	8004b44 <puts>
 80007be:	e7fb      	b.n	80007b8 <task1_handler+0x8>

080007c0 <task2_handler>:

}


static void task2_handler(void* parameters)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
	//char msg[100];
	while(1)
	{
		printf("%s\n", (char*)parameters);
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f004 f9bb 	bl	8004b44 <puts>
 80007ce:	e7fb      	b.n	80007c8 <task2_handler+0x8>

080007d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d101      	bne.n	80007e6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007e2:	f000 f9cb 	bl	8000b7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40001000 	.word	0x40001000

080007f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f8:	b672      	cpsid	i
}
 80007fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <Error_Handler+0x8>

08000800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b10      	ldr	r3, [pc, #64]	@ (800084c <HAL_MspInit+0x4c>)
 800080c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800080e:	4a0f      	ldr	r2, [pc, #60]	@ (800084c <HAL_MspInit+0x4c>)
 8000810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000814:	6453      	str	r3, [r2, #68]	@ 0x44
 8000816:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <HAL_MspInit+0x4c>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <HAL_MspInit+0x4c>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082a:	4a08      	ldr	r2, [pc, #32]	@ (800084c <HAL_MspInit+0x4c>)
 800082c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000830:	6413      	str	r3, [r2, #64]	@ 0x40
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <HAL_MspInit+0x4c>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08e      	sub	sp, #56	@ 0x38
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000858:	2300      	movs	r3, #0
 800085a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800085c:	2300      	movs	r3, #0
 800085e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	4b33      	ldr	r3, [pc, #204]	@ (8000934 <HAL_InitTick+0xe4>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000868:	4a32      	ldr	r2, [pc, #200]	@ (8000934 <HAL_InitTick+0xe4>)
 800086a:	f043 0310 	orr.w	r3, r3, #16
 800086e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000870:	4b30      	ldr	r3, [pc, #192]	@ (8000934 <HAL_InitTick+0xe4>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000874:	f003 0310 	and.w	r3, r3, #16
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800087c:	f107 0210 	add.w	r2, r7, #16
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	4611      	mov	r1, r2
 8000886:	4618      	mov	r0, r3
 8000888:	f000 fd2e 	bl	80012e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800088c:	6a3b      	ldr	r3, [r7, #32]
 800088e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000892:	2b00      	cmp	r3, #0
 8000894:	d103      	bne.n	800089e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000896:	f000 fd13 	bl	80012c0 <HAL_RCC_GetPCLK1Freq>
 800089a:	6378      	str	r0, [r7, #52]	@ 0x34
 800089c:	e004      	b.n	80008a8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800089e:	f000 fd0f 	bl	80012c0 <HAL_RCC_GetPCLK1Freq>
 80008a2:	4603      	mov	r3, r0
 80008a4:	005b      	lsls	r3, r3, #1
 80008a6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008aa:	4a23      	ldr	r2, [pc, #140]	@ (8000938 <HAL_InitTick+0xe8>)
 80008ac:	fba2 2303 	umull	r2, r3, r2, r3
 80008b0:	0c9b      	lsrs	r3, r3, #18
 80008b2:	3b01      	subs	r3, #1
 80008b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80008b6:	4b21      	ldr	r3, [pc, #132]	@ (800093c <HAL_InitTick+0xec>)
 80008b8:	4a21      	ldr	r2, [pc, #132]	@ (8000940 <HAL_InitTick+0xf0>)
 80008ba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80008bc:	4b1f      	ldr	r3, [pc, #124]	@ (800093c <HAL_InitTick+0xec>)
 80008be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008c2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80008c4:	4a1d      	ldr	r2, [pc, #116]	@ (800093c <HAL_InitTick+0xec>)
 80008c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008c8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80008ca:	4b1c      	ldr	r3, [pc, #112]	@ (800093c <HAL_InitTick+0xec>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d0:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <HAL_InitTick+0xec>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <HAL_InitTick+0xec>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80008dc:	4817      	ldr	r0, [pc, #92]	@ (800093c <HAL_InitTick+0xec>)
 80008de:	f001 fa03 	bl	8001ce8 <HAL_TIM_Base_Init>
 80008e2:	4603      	mov	r3, r0
 80008e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d11b      	bne.n	8000928 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80008f0:	4812      	ldr	r0, [pc, #72]	@ (800093c <HAL_InitTick+0xec>)
 80008f2:	f001 fa53 	bl	8001d9c <HAL_TIM_Base_Start_IT>
 80008f6:	4603      	mov	r3, r0
 80008f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80008fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000900:	2b00      	cmp	r3, #0
 8000902:	d111      	bne.n	8000928 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000904:	2036      	movs	r0, #54	@ 0x36
 8000906:	f000 fa2d 	bl	8000d64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2b0f      	cmp	r3, #15
 800090e:	d808      	bhi.n	8000922 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000910:	2200      	movs	r2, #0
 8000912:	6879      	ldr	r1, [r7, #4]
 8000914:	2036      	movs	r0, #54	@ 0x36
 8000916:	f000 fa09 	bl	8000d2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800091a:	4a0a      	ldr	r2, [pc, #40]	@ (8000944 <HAL_InitTick+0xf4>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	6013      	str	r3, [r2, #0]
 8000920:	e002      	b.n	8000928 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000922:	2301      	movs	r3, #1
 8000924:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000928:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800092c:	4618      	mov	r0, r3
 800092e:	3738      	adds	r7, #56	@ 0x38
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40023800 	.word	0x40023800
 8000938:	431bde83 	.word	0x431bde83
 800093c:	20000088 	.word	0x20000088
 8000940:	40001000 	.word	0x40001000
 8000944:	20000004 	.word	0x20000004

08000948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <NMI_Handler+0x4>

08000950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <HardFault_Handler+0x4>

08000958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <MemManage_Handler+0x4>

08000960 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <BusFault_Handler+0x4>

08000968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <UsageFault_Handler+0x4>

08000970 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
	...

08000980 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000984:	4802      	ldr	r0, [pc, #8]	@ (8000990 <TIM6_DAC_IRQHandler+0x10>)
 8000986:	f001 fa79 	bl	8001e7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000088 	.word	0x20000088

08000994 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800099e:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <ITM_SendChar+0x48>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a0e      	ldr	r2, [pc, #56]	@ (80009dc <ITM_SendChar+0x48>)
 80009a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009a8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80009aa:	4b0d      	ldr	r3, [pc, #52]	@ (80009e0 <ITM_SendChar+0x4c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a0c      	ldr	r2, [pc, #48]	@ (80009e0 <ITM_SendChar+0x4c>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80009b6:	bf00      	nop
 80009b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d0f8      	beq.n	80009b8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80009c6:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	6013      	str	r3, [r2, #0]
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000edfc 	.word	0xe000edfc
 80009e0:	e0000e00 	.word	0xe0000e00

080009e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	e00a      	b.n	8000a0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009f6:	f3af 8000 	nop.w
 80009fa:	4601      	mov	r1, r0
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	60ba      	str	r2, [r7, #8]
 8000a02:	b2ca      	uxtb	r2, r1
 8000a04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	697a      	ldr	r2, [r7, #20]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	dbf0      	blt.n	80009f6 <_read+0x12>
	}

return len;
 8000a14:	687b      	ldr	r3, [r7, #4]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b086      	sub	sp, #24
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	e009      	b.n	8000a44 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	1c5a      	adds	r2, r3, #1
 8000a34:	60ba      	str	r2, [r7, #8]
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ffab 	bl	8000994 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	3301      	adds	r3, #1
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697a      	ldr	r2, [r7, #20]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	dbf1      	blt.n	8000a30 <_write+0x12>
	}
	return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <_close>:

int _close(int file)
{
 8000a56:	b480      	push	{r7}
 8000a58:	b083      	sub	sp, #12
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
 8000a76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a7e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <_isatty>:

int _isatty(int file)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	b083      	sub	sp, #12
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
	return 1;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
	return 0;
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
	...

08000ac0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <SystemInit+0x20>)
 8000ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aca:	4a05      	ldr	r2, [pc, #20]	@ (8000ae0 <SystemInit+0x20>)
 8000acc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ae4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ae8:	f7ff ffea 	bl	8000ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aec:	480c      	ldr	r0, [pc, #48]	@ (8000b20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aee:	490d      	ldr	r1, [pc, #52]	@ (8000b24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000af0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af4:	e002      	b.n	8000afc <LoopCopyDataInit>

08000af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afa:	3304      	adds	r3, #4

08000afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b00:	d3f9      	bcc.n	8000af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b02:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b04:	4c0a      	ldr	r4, [pc, #40]	@ (8000b30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b08:	e001      	b.n	8000b0e <LoopFillZerobss>

08000b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b0c:	3204      	adds	r2, #4

08000b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b10:	d3fb      	bcc.n	8000b0a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b12:	f004 f945 	bl	8004da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b16:	f7ff fd11 	bl	800053c <main>
  bx  lr    
 8000b1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b24:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b28:	08005334 	.word	0x08005334
  ldr r2, =_sbss
 8000b2c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b30:	20012fcc 	.word	0x20012fcc

08000b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b34:	e7fe      	b.n	8000b34 <ADC_IRQHandler>
	...

08000b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <HAL_Init+0x40>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a0d      	ldr	r2, [pc, #52]	@ (8000b78 <HAL_Init+0x40>)
 8000b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b48:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <HAL_Init+0x40>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b78 <HAL_Init+0x40>)
 8000b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b54:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <HAL_Init+0x40>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a07      	ldr	r2, [pc, #28]	@ (8000b78 <HAL_Init+0x40>)
 8000b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b60:	2003      	movs	r0, #3
 8000b62:	f000 f8d8 	bl	8000d16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f7ff fe72 	bl	8000850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b6c:	f7ff fe48 	bl	8000800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40023c00 	.word	0x40023c00

08000b7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <HAL_IncTick+0x20>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	461a      	mov	r2, r3
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_IncTick+0x24>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ba0 <HAL_IncTick+0x24>)
 8000b8e:	6013      	str	r3, [r2, #0]
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	200000d0 	.word	0x200000d0

08000ba4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba8:	4b03      	ldr	r3, [pc, #12]	@ (8000bb8 <HAL_GetTick+0x14>)
 8000baa:	681b      	ldr	r3, [r3, #0]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	200000d0 	.word	0x200000d0

08000bbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <__NVIC_SetPriorityGrouping+0x44>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bd2:	68ba      	ldr	r2, [r7, #8]
 8000bd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bd8:	4013      	ands	r3, r2
 8000bda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000be8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bee:	4a04      	ldr	r2, [pc, #16]	@ (8000c00 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	60d3      	str	r3, [r2, #12]
}
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c08:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <__NVIC_GetPriorityGrouping+0x18>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	0a1b      	lsrs	r3, r3, #8
 8000c0e:	f003 0307 	and.w	r3, r3, #7
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	db0b      	blt.n	8000c4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	f003 021f 	and.w	r2, r3, #31
 8000c38:	4907      	ldr	r1, [pc, #28]	@ (8000c58 <__NVIC_EnableIRQ+0x38>)
 8000c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3e:	095b      	lsrs	r3, r3, #5
 8000c40:	2001      	movs	r0, #1
 8000c42:	fa00 f202 	lsl.w	r2, r0, r2
 8000c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	e000e100 	.word	0xe000e100

08000c5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	6039      	str	r1, [r7, #0]
 8000c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	db0a      	blt.n	8000c86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	490c      	ldr	r1, [pc, #48]	@ (8000ca8 <__NVIC_SetPriority+0x4c>)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	0112      	lsls	r2, r2, #4
 8000c7c:	b2d2      	uxtb	r2, r2
 8000c7e:	440b      	add	r3, r1
 8000c80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c84:	e00a      	b.n	8000c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4908      	ldr	r1, [pc, #32]	@ (8000cac <__NVIC_SetPriority+0x50>)
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	f003 030f 	and.w	r3, r3, #15
 8000c92:	3b04      	subs	r3, #4
 8000c94:	0112      	lsls	r2, r2, #4
 8000c96:	b2d2      	uxtb	r2, r2
 8000c98:	440b      	add	r3, r1
 8000c9a:	761a      	strb	r2, [r3, #24]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000e100 	.word	0xe000e100
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b089      	sub	sp, #36	@ 0x24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	f003 0307 	and.w	r3, r3, #7
 8000cc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	f1c3 0307 	rsb	r3, r3, #7
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	bf28      	it	cs
 8000cce:	2304      	movcs	r3, #4
 8000cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cd2:	69fb      	ldr	r3, [r7, #28]
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	2b06      	cmp	r3, #6
 8000cd8:	d902      	bls.n	8000ce0 <NVIC_EncodePriority+0x30>
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	3b03      	subs	r3, #3
 8000cde:	e000      	b.n	8000ce2 <NVIC_EncodePriority+0x32>
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	43da      	mvns	r2, r3
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	401a      	ands	r2, r3
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000d02:	43d9      	mvns	r1, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d08:	4313      	orrs	r3, r2
         );
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3724      	adds	r7, #36	@ 0x24
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff ff4c 	bl	8000bbc <__NVIC_SetPriorityGrouping>
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
 8000d38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d3e:	f7ff ff61 	bl	8000c04 <__NVIC_GetPriorityGrouping>
 8000d42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	68b9      	ldr	r1, [r7, #8]
 8000d48:	6978      	ldr	r0, [r7, #20]
 8000d4a:	f7ff ffb1 	bl	8000cb0 <NVIC_EncodePriority>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d54:	4611      	mov	r1, r2
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ff80 	bl	8000c5c <__NVIC_SetPriority>
}
 8000d5c:	bf00      	nop
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ff54 	bl	8000c20 <__NVIC_EnableIRQ>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	@ 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	e165      	b.n	8001068 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	f040 8154 	bne.w	8001062 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f003 0303 	and.w	r3, r3, #3
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d005      	beq.n	8000dd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d130      	bne.n	8000e34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	2203      	movs	r2, #3
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	43db      	mvns	r3, r3
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	4013      	ands	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	68da      	ldr	r2, [r3, #12]
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	69ba      	ldr	r2, [r7, #24]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e08:	2201      	movs	r2, #1
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	4013      	ands	r3, r2
 8000e16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	091b      	lsrs	r3, r3, #4
 8000e1e:	f003 0201 	and.w	r2, r3, #1
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 0303 	and.w	r3, r3, #3
 8000e3c:	2b03      	cmp	r3, #3
 8000e3e:	d017      	beq.n	8000e70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	43db      	mvns	r3, r3
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	4013      	ands	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	689a      	ldr	r2, [r3, #8]
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f003 0303 	and.w	r3, r3, #3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d123      	bne.n	8000ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	08da      	lsrs	r2, r3, #3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3208      	adds	r2, #8
 8000e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	691a      	ldr	r2, [r3, #16]
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	08da      	lsrs	r2, r3, #3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3208      	adds	r2, #8
 8000ebe:	69b9      	ldr	r1, [r7, #24]
 8000ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	2203      	movs	r2, #3
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0203 	and.w	r2, r3, #3
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f000 80ae 	beq.w	8001062 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b5d      	ldr	r3, [pc, #372]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	4a5c      	ldr	r2, [pc, #368]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000f10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f16:	4b5a      	ldr	r3, [pc, #360]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f22:	4a58      	ldr	r2, [pc, #352]	@ (8001084 <HAL_GPIO_Init+0x304>)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	089b      	lsrs	r3, r3, #2
 8000f28:	3302      	adds	r3, #2
 8000f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	220f      	movs	r2, #15
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a4f      	ldr	r2, [pc, #316]	@ (8001088 <HAL_GPIO_Init+0x308>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d025      	beq.n	8000f9a <HAL_GPIO_Init+0x21a>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a4e      	ldr	r2, [pc, #312]	@ (800108c <HAL_GPIO_Init+0x30c>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d01f      	beq.n	8000f96 <HAL_GPIO_Init+0x216>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a4d      	ldr	r2, [pc, #308]	@ (8001090 <HAL_GPIO_Init+0x310>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d019      	beq.n	8000f92 <HAL_GPIO_Init+0x212>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a4c      	ldr	r2, [pc, #304]	@ (8001094 <HAL_GPIO_Init+0x314>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d013      	beq.n	8000f8e <HAL_GPIO_Init+0x20e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a4b      	ldr	r2, [pc, #300]	@ (8001098 <HAL_GPIO_Init+0x318>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d00d      	beq.n	8000f8a <HAL_GPIO_Init+0x20a>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4a      	ldr	r2, [pc, #296]	@ (800109c <HAL_GPIO_Init+0x31c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d007      	beq.n	8000f86 <HAL_GPIO_Init+0x206>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a49      	ldr	r2, [pc, #292]	@ (80010a0 <HAL_GPIO_Init+0x320>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d101      	bne.n	8000f82 <HAL_GPIO_Init+0x202>
 8000f7e:	2306      	movs	r3, #6
 8000f80:	e00c      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f82:	2307      	movs	r3, #7
 8000f84:	e00a      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f86:	2305      	movs	r3, #5
 8000f88:	e008      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f8a:	2304      	movs	r3, #4
 8000f8c:	e006      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e004      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f92:	2302      	movs	r3, #2
 8000f94:	e002      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f96:	2301      	movs	r3, #1
 8000f98:	e000      	b.n	8000f9c <HAL_GPIO_Init+0x21c>
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	69fa      	ldr	r2, [r7, #28]
 8000f9e:	f002 0203 	and.w	r2, r2, #3
 8000fa2:	0092      	lsls	r2, r2, #2
 8000fa4:	4093      	lsls	r3, r2
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fac:	4935      	ldr	r1, [pc, #212]	@ (8001084 <HAL_GPIO_Init+0x304>)
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	089b      	lsrs	r3, r3, #2
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fba:	4b3a      	ldr	r3, [pc, #232]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d003      	beq.n	8000fde <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fde:	4a31      	ldr	r2, [pc, #196]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	43db      	mvns	r3, r3
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d003      	beq.n	8001008 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001008:	4a26      	ldr	r2, [pc, #152]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800100e:	4b25      	ldr	r3, [pc, #148]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001032:	4a1c      	ldr	r2, [pc, #112]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001038:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800105c:	4a11      	ldr	r2, [pc, #68]	@ (80010a4 <HAL_GPIO_Init+0x324>)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	3301      	adds	r3, #1
 8001066:	61fb      	str	r3, [r7, #28]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	2b0f      	cmp	r3, #15
 800106c:	f67f ae96 	bls.w	8000d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001070:	bf00      	nop
 8001072:	bf00      	nop
 8001074:	3724      	adds	r7, #36	@ 0x24
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800
 8001084:	40013800 	.word	0x40013800
 8001088:	40020000 	.word	0x40020000
 800108c:	40020400 	.word	0x40020400
 8001090:	40020800 	.word	0x40020800
 8001094:	40020c00 	.word	0x40020c00
 8001098:	40021000 	.word	0x40021000
 800109c:	40021400 	.word	0x40021400
 80010a0:	40021800 	.word	0x40021800
 80010a4:	40013c00 	.word	0x40013c00

080010a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	807b      	strh	r3, [r7, #2]
 80010b4:	4613      	mov	r3, r2
 80010b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b8:	787b      	ldrb	r3, [r7, #1]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010be:	887a      	ldrh	r2, [r7, #2]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010c4:	e003      	b.n	80010ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	041a      	lsls	r2, r3, #16
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	619a      	str	r2, [r3, #24]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
	...

080010dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e0cc      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010f0:	4b68      	ldr	r3, [pc, #416]	@ (8001294 <HAL_RCC_ClockConfig+0x1b8>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 030f 	and.w	r3, r3, #15
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d90c      	bls.n	8001118 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fe:	4b65      	ldr	r3, [pc, #404]	@ (8001294 <HAL_RCC_ClockConfig+0x1b8>)
 8001100:	683a      	ldr	r2, [r7, #0]
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001106:	4b63      	ldr	r3, [pc, #396]	@ (8001294 <HAL_RCC_ClockConfig+0x1b8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d001      	beq.n	8001118 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e0b8      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b00      	cmp	r3, #0
 8001122:	d020      	beq.n	8001166 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	2b00      	cmp	r3, #0
 800112e:	d005      	beq.n	800113c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001130:	4b59      	ldr	r3, [pc, #356]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	4a58      	ldr	r2, [pc, #352]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 8001136:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800113a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0308 	and.w	r3, r3, #8
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001148:	4b53      	ldr	r3, [pc, #332]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	4a52      	ldr	r2, [pc, #328]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800114e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001152:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001154:	4b50      	ldr	r3, [pc, #320]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	494d      	ldr	r1, [pc, #308]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 8001162:	4313      	orrs	r3, r2
 8001164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	2b00      	cmp	r3, #0
 8001170:	d044      	beq.n	80011fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d107      	bne.n	800118a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800117a:	4b47      	ldr	r3, [pc, #284]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d119      	bne.n	80011ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e07f      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b02      	cmp	r3, #2
 8001190:	d003      	beq.n	800119a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001196:	2b03      	cmp	r3, #3
 8001198:	d107      	bne.n	80011aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800119a:	4b3f      	ldr	r3, [pc, #252]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d109      	bne.n	80011ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e06f      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e067      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ba:	4b37      	ldr	r3, [pc, #220]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f023 0203 	bic.w	r2, r3, #3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	4934      	ldr	r1, [pc, #208]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 80011c8:	4313      	orrs	r3, r2
 80011ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011cc:	f7ff fcea 	bl	8000ba4 <HAL_GetTick>
 80011d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011d2:	e00a      	b.n	80011ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011d4:	f7ff fce6 	bl	8000ba4 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e04f      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f003 020c 	and.w	r2, r3, #12
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d1eb      	bne.n	80011d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011fc:	4b25      	ldr	r3, [pc, #148]	@ (8001294 <HAL_RCC_ClockConfig+0x1b8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 030f 	and.w	r3, r3, #15
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	429a      	cmp	r2, r3
 8001208:	d20c      	bcs.n	8001224 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800120a:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <HAL_RCC_ClockConfig+0x1b8>)
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001212:	4b20      	ldr	r3, [pc, #128]	@ (8001294 <HAL_RCC_ClockConfig+0x1b8>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	429a      	cmp	r2, r3
 800121e:	d001      	beq.n	8001224 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e032      	b.n	800128a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	2b00      	cmp	r3, #0
 800122e:	d008      	beq.n	8001242 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001230:	4b19      	ldr	r3, [pc, #100]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4916      	ldr	r1, [pc, #88]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800123e:	4313      	orrs	r3, r2
 8001240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0308 	and.w	r3, r3, #8
 800124a:	2b00      	cmp	r3, #0
 800124c:	d009      	beq.n	8001262 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	691b      	ldr	r3, [r3, #16]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	490e      	ldr	r1, [pc, #56]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800125e:	4313      	orrs	r3, r2
 8001260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001262:	f000 f873 	bl	800134c <HAL_RCC_GetSysClockFreq>
 8001266:	4602      	mov	r2, r0
 8001268:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <HAL_RCC_ClockConfig+0x1bc>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	091b      	lsrs	r3, r3, #4
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	490a      	ldr	r1, [pc, #40]	@ (800129c <HAL_RCC_ClockConfig+0x1c0>)
 8001274:	5ccb      	ldrb	r3, [r1, r3]
 8001276:	fa22 f303 	lsr.w	r3, r2, r3
 800127a:	4a09      	ldr	r2, [pc, #36]	@ (80012a0 <HAL_RCC_ClockConfig+0x1c4>)
 800127c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <HAL_RCC_ClockConfig+0x1c8>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff fae4 	bl	8000850 <HAL_InitTick>

  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40023c00 	.word	0x40023c00
 8001298:	40023800 	.word	0x40023800
 800129c:	08005308 	.word	0x08005308
 80012a0:	20000000 	.word	0x20000000
 80012a4:	20000004 	.word	0x20000004

080012a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012ac:	4b03      	ldr	r3, [pc, #12]	@ (80012bc <HAL_RCC_GetHCLKFreq+0x14>)
 80012ae:	681b      	ldr	r3, [r3, #0]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20000000 	.word	0x20000000

080012c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012c4:	f7ff fff0 	bl	80012a8 <HAL_RCC_GetHCLKFreq>
 80012c8:	4602      	mov	r2, r0
 80012ca:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	0a9b      	lsrs	r3, r3, #10
 80012d0:	f003 0307 	and.w	r3, r3, #7
 80012d4:	4903      	ldr	r1, [pc, #12]	@ (80012e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012d6:	5ccb      	ldrb	r3, [r1, r3]
 80012d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012dc:	4618      	mov	r0, r3
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40023800 	.word	0x40023800
 80012e4:	08005318 	.word	0x08005318

080012e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	220f      	movs	r2, #15
 80012f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_RCC_GetClockConfig+0x5c>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 0203 	and.w	r2, r3, #3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_RCC_GetClockConfig+0x5c>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <HAL_RCC_GetClockConfig+0x5c>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <HAL_RCC_GetClockConfig+0x5c>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	08db      	lsrs	r3, r3, #3
 8001322:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800132a:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <HAL_RCC_GetClockConfig+0x60>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 020f 	and.w	r2, r3, #15
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	601a      	str	r2, [r3, #0]
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800
 8001348:	40023c00 	.word	0x40023c00

0800134c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800134c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001350:	b0ae      	sub	sp, #184	@ 0xb8
 8001352:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001354:	2300      	movs	r3, #0
 8001356:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800136c:	2300      	movs	r3, #0
 800136e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001372:	4bcb      	ldr	r3, [pc, #812]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 030c 	and.w	r3, r3, #12
 800137a:	2b0c      	cmp	r3, #12
 800137c:	f200 8206 	bhi.w	800178c <HAL_RCC_GetSysClockFreq+0x440>
 8001380:	a201      	add	r2, pc, #4	@ (adr r2, 8001388 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001386:	bf00      	nop
 8001388:	080013bd 	.word	0x080013bd
 800138c:	0800178d 	.word	0x0800178d
 8001390:	0800178d 	.word	0x0800178d
 8001394:	0800178d 	.word	0x0800178d
 8001398:	080013c5 	.word	0x080013c5
 800139c:	0800178d 	.word	0x0800178d
 80013a0:	0800178d 	.word	0x0800178d
 80013a4:	0800178d 	.word	0x0800178d
 80013a8:	080013cd 	.word	0x080013cd
 80013ac:	0800178d 	.word	0x0800178d
 80013b0:	0800178d 	.word	0x0800178d
 80013b4:	0800178d 	.word	0x0800178d
 80013b8:	080015bd 	.word	0x080015bd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013bc:	4bb9      	ldr	r3, [pc, #740]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x358>)
 80013be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013c2:	e1e7      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013c4:	4bb8      	ldr	r3, [pc, #736]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80013c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013ca:	e1e3      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013cc:	4bb4      	ldr	r3, [pc, #720]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013d8:	4bb1      	ldr	r3, [pc, #708]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d071      	beq.n	80014c8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e4:	4bae      	ldr	r3, [pc, #696]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	099b      	lsrs	r3, r3, #6
 80013ea:	2200      	movs	r2, #0
 80013ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013f0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80013f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001406:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800140a:	4622      	mov	r2, r4
 800140c:	462b      	mov	r3, r5
 800140e:	f04f 0000 	mov.w	r0, #0
 8001412:	f04f 0100 	mov.w	r1, #0
 8001416:	0159      	lsls	r1, r3, #5
 8001418:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800141c:	0150      	lsls	r0, r2, #5
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4621      	mov	r1, r4
 8001424:	1a51      	subs	r1, r2, r1
 8001426:	6439      	str	r1, [r7, #64]	@ 0x40
 8001428:	4629      	mov	r1, r5
 800142a:	eb63 0301 	sbc.w	r3, r3, r1
 800142e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001430:	f04f 0200 	mov.w	r2, #0
 8001434:	f04f 0300 	mov.w	r3, #0
 8001438:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800143c:	4649      	mov	r1, r9
 800143e:	018b      	lsls	r3, r1, #6
 8001440:	4641      	mov	r1, r8
 8001442:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001446:	4641      	mov	r1, r8
 8001448:	018a      	lsls	r2, r1, #6
 800144a:	4641      	mov	r1, r8
 800144c:	1a51      	subs	r1, r2, r1
 800144e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001450:	4649      	mov	r1, r9
 8001452:	eb63 0301 	sbc.w	r3, r3, r1
 8001456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001458:	f04f 0200 	mov.w	r2, #0
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001464:	4649      	mov	r1, r9
 8001466:	00cb      	lsls	r3, r1, #3
 8001468:	4641      	mov	r1, r8
 800146a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800146e:	4641      	mov	r1, r8
 8001470:	00ca      	lsls	r2, r1, #3
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	4603      	mov	r3, r0
 8001478:	4622      	mov	r2, r4
 800147a:	189b      	adds	r3, r3, r2
 800147c:	633b      	str	r3, [r7, #48]	@ 0x30
 800147e:	462b      	mov	r3, r5
 8001480:	460a      	mov	r2, r1
 8001482:	eb42 0303 	adc.w	r3, r2, r3
 8001486:	637b      	str	r3, [r7, #52]	@ 0x34
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001494:	4629      	mov	r1, r5
 8001496:	024b      	lsls	r3, r1, #9
 8001498:	4621      	mov	r1, r4
 800149a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800149e:	4621      	mov	r1, r4
 80014a0:	024a      	lsls	r2, r1, #9
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014aa:	2200      	movs	r2, #0
 80014ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014b4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014b8:	f7fe feaa 	bl	8000210 <__aeabi_uldivmod>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4613      	mov	r3, r2
 80014c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80014c6:	e067      	b.n	8001598 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014c8:	4b75      	ldr	r3, [pc, #468]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	099b      	lsrs	r3, r3, #6
 80014ce:	2200      	movs	r2, #0
 80014d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014d4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80014d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80014e2:	2300      	movs	r3, #0
 80014e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014e6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80014ea:	4622      	mov	r2, r4
 80014ec:	462b      	mov	r3, r5
 80014ee:	f04f 0000 	mov.w	r0, #0
 80014f2:	f04f 0100 	mov.w	r1, #0
 80014f6:	0159      	lsls	r1, r3, #5
 80014f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014fc:	0150      	lsls	r0, r2, #5
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	4621      	mov	r1, r4
 8001504:	1a51      	subs	r1, r2, r1
 8001506:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001508:	4629      	mov	r1, r5
 800150a:	eb63 0301 	sbc.w	r3, r3, r1
 800150e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001510:	f04f 0200 	mov.w	r2, #0
 8001514:	f04f 0300 	mov.w	r3, #0
 8001518:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800151c:	4649      	mov	r1, r9
 800151e:	018b      	lsls	r3, r1, #6
 8001520:	4641      	mov	r1, r8
 8001522:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001526:	4641      	mov	r1, r8
 8001528:	018a      	lsls	r2, r1, #6
 800152a:	4641      	mov	r1, r8
 800152c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001530:	4649      	mov	r1, r9
 8001532:	eb63 0b01 	sbc.w	fp, r3, r1
 8001536:	f04f 0200 	mov.w	r2, #0
 800153a:	f04f 0300 	mov.w	r3, #0
 800153e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001542:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001546:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800154a:	4692      	mov	sl, r2
 800154c:	469b      	mov	fp, r3
 800154e:	4623      	mov	r3, r4
 8001550:	eb1a 0303 	adds.w	r3, sl, r3
 8001554:	623b      	str	r3, [r7, #32]
 8001556:	462b      	mov	r3, r5
 8001558:	eb4b 0303 	adc.w	r3, fp, r3
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800156a:	4629      	mov	r1, r5
 800156c:	028b      	lsls	r3, r1, #10
 800156e:	4621      	mov	r1, r4
 8001570:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001574:	4621      	mov	r1, r4
 8001576:	028a      	lsls	r2, r1, #10
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001580:	2200      	movs	r2, #0
 8001582:	673b      	str	r3, [r7, #112]	@ 0x70
 8001584:	677a      	str	r2, [r7, #116]	@ 0x74
 8001586:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800158a:	f7fe fe41 	bl	8000210 <__aeabi_uldivmod>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4613      	mov	r3, r2
 8001594:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001598:	4b41      	ldr	r3, [pc, #260]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	0c1b      	lsrs	r3, r3, #16
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	3301      	adds	r3, #1
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80015aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015ba:	e0eb      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015bc:	4b38      	ldr	r3, [pc, #224]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015c8:	4b35      	ldr	r3, [pc, #212]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d06b      	beq.n	80016ac <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d4:	4b32      	ldr	r3, [pc, #200]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	099b      	lsrs	r3, r3, #6
 80015da:	2200      	movs	r2, #0
 80015dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80015de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80015e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80015e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80015e8:	2300      	movs	r3, #0
 80015ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80015ec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80015f0:	4622      	mov	r2, r4
 80015f2:	462b      	mov	r3, r5
 80015f4:	f04f 0000 	mov.w	r0, #0
 80015f8:	f04f 0100 	mov.w	r1, #0
 80015fc:	0159      	lsls	r1, r3, #5
 80015fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001602:	0150      	lsls	r0, r2, #5
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4621      	mov	r1, r4
 800160a:	1a51      	subs	r1, r2, r1
 800160c:	61b9      	str	r1, [r7, #24]
 800160e:	4629      	mov	r1, r5
 8001610:	eb63 0301 	sbc.w	r3, r3, r1
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001622:	4659      	mov	r1, fp
 8001624:	018b      	lsls	r3, r1, #6
 8001626:	4651      	mov	r1, sl
 8001628:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800162c:	4651      	mov	r1, sl
 800162e:	018a      	lsls	r2, r1, #6
 8001630:	4651      	mov	r1, sl
 8001632:	ebb2 0801 	subs.w	r8, r2, r1
 8001636:	4659      	mov	r1, fp
 8001638:	eb63 0901 	sbc.w	r9, r3, r1
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001648:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800164c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001650:	4690      	mov	r8, r2
 8001652:	4699      	mov	r9, r3
 8001654:	4623      	mov	r3, r4
 8001656:	eb18 0303 	adds.w	r3, r8, r3
 800165a:	613b      	str	r3, [r7, #16]
 800165c:	462b      	mov	r3, r5
 800165e:	eb49 0303 	adc.w	r3, r9, r3
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	f04f 0300 	mov.w	r3, #0
 800166c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001670:	4629      	mov	r1, r5
 8001672:	024b      	lsls	r3, r1, #9
 8001674:	4621      	mov	r1, r4
 8001676:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800167a:	4621      	mov	r1, r4
 800167c:	024a      	lsls	r2, r1, #9
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001686:	2200      	movs	r2, #0
 8001688:	65bb      	str	r3, [r7, #88]	@ 0x58
 800168a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800168c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001690:	f7fe fdbe 	bl	8000210 <__aeabi_uldivmod>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4613      	mov	r3, r2
 800169a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800169e:	e065      	b.n	800176c <HAL_RCC_GetSysClockFreq+0x420>
 80016a0:	40023800 	.word	0x40023800
 80016a4:	00f42400 	.word	0x00f42400
 80016a8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ac:	4b3d      	ldr	r3, [pc, #244]	@ (80017a4 <HAL_RCC_GetSysClockFreq+0x458>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	099b      	lsrs	r3, r3, #6
 80016b2:	2200      	movs	r2, #0
 80016b4:	4618      	mov	r0, r3
 80016b6:	4611      	mov	r1, r2
 80016b8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80016be:	2300      	movs	r3, #0
 80016c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80016c2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80016c6:	4642      	mov	r2, r8
 80016c8:	464b      	mov	r3, r9
 80016ca:	f04f 0000 	mov.w	r0, #0
 80016ce:	f04f 0100 	mov.w	r1, #0
 80016d2:	0159      	lsls	r1, r3, #5
 80016d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016d8:	0150      	lsls	r0, r2, #5
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4641      	mov	r1, r8
 80016e0:	1a51      	subs	r1, r2, r1
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	4649      	mov	r1, r9
 80016e6:	eb63 0301 	sbc.w	r3, r3, r1
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016f8:	4659      	mov	r1, fp
 80016fa:	018b      	lsls	r3, r1, #6
 80016fc:	4651      	mov	r1, sl
 80016fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001702:	4651      	mov	r1, sl
 8001704:	018a      	lsls	r2, r1, #6
 8001706:	4651      	mov	r1, sl
 8001708:	1a54      	subs	r4, r2, r1
 800170a:	4659      	mov	r1, fp
 800170c:	eb63 0501 	sbc.w	r5, r3, r1
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	00eb      	lsls	r3, r5, #3
 800171a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800171e:	00e2      	lsls	r2, r4, #3
 8001720:	4614      	mov	r4, r2
 8001722:	461d      	mov	r5, r3
 8001724:	4643      	mov	r3, r8
 8001726:	18e3      	adds	r3, r4, r3
 8001728:	603b      	str	r3, [r7, #0]
 800172a:	464b      	mov	r3, r9
 800172c:	eb45 0303 	adc.w	r3, r5, r3
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800173e:	4629      	mov	r1, r5
 8001740:	028b      	lsls	r3, r1, #10
 8001742:	4621      	mov	r1, r4
 8001744:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001748:	4621      	mov	r1, r4
 800174a:	028a      	lsls	r2, r1, #10
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001754:	2200      	movs	r2, #0
 8001756:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001758:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800175a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800175e:	f7fe fd57 	bl	8000210 <__aeabi_uldivmod>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4613      	mov	r3, r2
 8001768:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800176c:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <HAL_RCC_GetSysClockFreq+0x458>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	0f1b      	lsrs	r3, r3, #28
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800177a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800177e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001782:	fbb2 f3f3 	udiv	r3, r2, r3
 8001786:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800178a:	e003      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800178e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001792:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001794:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001798:	4618      	mov	r0, r3
 800179a:	37b8      	adds	r7, #184	@ 0xb8
 800179c:	46bd      	mov	sp, r7
 800179e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017a2:	bf00      	nop
 80017a4:	40023800 	.word	0x40023800
 80017a8:	00f42400 	.word	0x00f42400

080017ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e28d      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	f000 8083 	beq.w	80018d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80017cc:	4b94      	ldr	r3, [pc, #592]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f003 030c 	and.w	r3, r3, #12
 80017d4:	2b04      	cmp	r3, #4
 80017d6:	d019      	beq.n	800180c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017d8:	4b91      	ldr	r3, [pc, #580]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 030c 	and.w	r3, r3, #12
        || \
 80017e0:	2b08      	cmp	r3, #8
 80017e2:	d106      	bne.n	80017f2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017e4:	4b8e      	ldr	r3, [pc, #568]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017f0:	d00c      	beq.n	800180c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f2:	4b8b      	ldr	r3, [pc, #556]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017fa:	2b0c      	cmp	r3, #12
 80017fc:	d112      	bne.n	8001824 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017fe:	4b88      	ldr	r3, [pc, #544]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001806:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800180a:	d10b      	bne.n	8001824 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180c:	4b84      	ldr	r3, [pc, #528]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d05b      	beq.n	80018d0 <HAL_RCC_OscConfig+0x124>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d157      	bne.n	80018d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e25a      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800182c:	d106      	bne.n	800183c <HAL_RCC_OscConfig+0x90>
 800182e:	4b7c      	ldr	r3, [pc, #496]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a7b      	ldr	r2, [pc, #492]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	e01d      	b.n	8001878 <HAL_RCC_OscConfig+0xcc>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0xb4>
 8001846:	4b76      	ldr	r3, [pc, #472]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a75      	ldr	r2, [pc, #468]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800184c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	4b73      	ldr	r3, [pc, #460]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a72      	ldr	r2, [pc, #456]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e00b      	b.n	8001878 <HAL_RCC_OscConfig+0xcc>
 8001860:	4b6f      	ldr	r3, [pc, #444]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a6e      	ldr	r2, [pc, #440]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	4b6c      	ldr	r3, [pc, #432]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a6b      	ldr	r2, [pc, #428]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d013      	beq.n	80018a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001880:	f7ff f990 	bl	8000ba4 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff f98c 	bl	8000ba4 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	@ 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e21f      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189a:	4b61      	ldr	r3, [pc, #388]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d0f0      	beq.n	8001888 <HAL_RCC_OscConfig+0xdc>
 80018a6:	e014      	b.n	80018d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a8:	f7ff f97c 	bl	8000ba4 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b0:	f7ff f978 	bl	8000ba4 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b64      	cmp	r3, #100	@ 0x64
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e20b      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c2:	4b57      	ldr	r3, [pc, #348]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1f0      	bne.n	80018b0 <HAL_RCC_OscConfig+0x104>
 80018ce:	e000      	b.n	80018d2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d06f      	beq.n	80019be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80018de:	4b50      	ldr	r3, [pc, #320]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 030c 	and.w	r3, r3, #12
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d017      	beq.n	800191a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 030c 	and.w	r3, r3, #12
        || \
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d105      	bne.n	8001902 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d00b      	beq.n	800191a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001902:	4b47      	ldr	r3, [pc, #284]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800190a:	2b0c      	cmp	r3, #12
 800190c:	d11c      	bne.n	8001948 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800190e:	4b44      	ldr	r3, [pc, #272]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d116      	bne.n	8001948 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191a:	4b41      	ldr	r3, [pc, #260]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d005      	beq.n	8001932 <HAL_RCC_OscConfig+0x186>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d001      	beq.n	8001932 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e1d3      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001932:	4b3b      	ldr	r3, [pc, #236]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4937      	ldr	r1, [pc, #220]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001942:	4313      	orrs	r3, r2
 8001944:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001946:	e03a      	b.n	80019be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d020      	beq.n	8001992 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001950:	4b34      	ldr	r3, [pc, #208]	@ (8001a24 <HAL_RCC_OscConfig+0x278>)
 8001952:	2201      	movs	r2, #1
 8001954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001956:	f7ff f925 	bl	8000ba4 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195e:	f7ff f921 	bl	8000ba4 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e1b4      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001970:	4b2b      	ldr	r3, [pc, #172]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d0f0      	beq.n	800195e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197c:	4b28      	ldr	r3, [pc, #160]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	4925      	ldr	r1, [pc, #148]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 800198c:	4313      	orrs	r3, r2
 800198e:	600b      	str	r3, [r1, #0]
 8001990:	e015      	b.n	80019be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001992:	4b24      	ldr	r3, [pc, #144]	@ (8001a24 <HAL_RCC_OscConfig+0x278>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001998:	f7ff f904 	bl	8000ba4 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a0:	f7ff f900 	bl	8000ba4 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e193      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f0      	bne.n	80019a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0308 	and.w	r3, r3, #8
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d036      	beq.n	8001a38 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d016      	beq.n	8001a00 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d2:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <HAL_RCC_OscConfig+0x27c>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d8:	f7ff f8e4 	bl	8000ba4 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e0:	f7ff f8e0 	bl	8000ba4 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e173      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a20 <HAL_RCC_OscConfig+0x274>)
 80019f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCC_OscConfig+0x234>
 80019fe:	e01b      	b.n	8001a38 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a00:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <HAL_RCC_OscConfig+0x27c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a06:	f7ff f8cd 	bl	8000ba4 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a0c:	e00e      	b.n	8001a2c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a0e:	f7ff f8c9 	bl	8000ba4 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d907      	bls.n	8001a2c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e15c      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
 8001a20:	40023800 	.word	0x40023800
 8001a24:	42470000 	.word	0x42470000
 8001a28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a2c:	4b8a      	ldr	r3, [pc, #552]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001a2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1ea      	bne.n	8001a0e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 8097 	beq.w	8001b74 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a46:	2300      	movs	r3, #0
 8001a48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a4a:	4b83      	ldr	r3, [pc, #524]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d10f      	bne.n	8001a76 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	4b7f      	ldr	r3, [pc, #508]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001a60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a66:	4b7c      	ldr	r3, [pc, #496]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a72:	2301      	movs	r3, #1
 8001a74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a76:	4b79      	ldr	r3, [pc, #484]	@ (8001c5c <HAL_RCC_OscConfig+0x4b0>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d118      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a82:	4b76      	ldr	r3, [pc, #472]	@ (8001c5c <HAL_RCC_OscConfig+0x4b0>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a75      	ldr	r2, [pc, #468]	@ (8001c5c <HAL_RCC_OscConfig+0x4b0>)
 8001a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff f889 	bl	8000ba4 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a96:	f7ff f885 	bl	8000ba4 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e118      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	4b6c      	ldr	r3, [pc, #432]	@ (8001c5c <HAL_RCC_OscConfig+0x4b0>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0f0      	beq.n	8001a96 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d106      	bne.n	8001aca <HAL_RCC_OscConfig+0x31e>
 8001abc:	4b66      	ldr	r3, [pc, #408]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac0:	4a65      	ldr	r2, [pc, #404]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001ac2:	f043 0301 	orr.w	r3, r3, #1
 8001ac6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ac8:	e01c      	b.n	8001b04 <HAL_RCC_OscConfig+0x358>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	2b05      	cmp	r3, #5
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x340>
 8001ad2:	4b61      	ldr	r3, [pc, #388]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ad6:	4a60      	ldr	r2, [pc, #384]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001ad8:	f043 0304 	orr.w	r3, r3, #4
 8001adc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ade:	4b5e      	ldr	r3, [pc, #376]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae2:	4a5d      	ldr	r2, [pc, #372]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0x358>
 8001aec:	4b5a      	ldr	r3, [pc, #360]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af0:	4a59      	ldr	r2, [pc, #356]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001af2:	f023 0301 	bic.w	r3, r3, #1
 8001af6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001af8:	4b57      	ldr	r3, [pc, #348]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001afc:	4a56      	ldr	r2, [pc, #344]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001afe:	f023 0304 	bic.w	r3, r3, #4
 8001b02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d015      	beq.n	8001b38 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b0c:	f7ff f84a 	bl	8000ba4 <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b12:	e00a      	b.n	8001b2a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b14:	f7ff f846 	bl	8000ba4 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e0d7      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0ee      	beq.n	8001b14 <HAL_RCC_OscConfig+0x368>
 8001b36:	e014      	b.n	8001b62 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b38:	f7ff f834 	bl	8000ba4 <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3e:	e00a      	b.n	8001b56 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b40:	f7ff f830 	bl	8000ba4 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e0c1      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b56:	4b40      	ldr	r3, [pc, #256]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1ee      	bne.n	8001b40 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b62:	7dfb      	ldrb	r3, [r7, #23]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d105      	bne.n	8001b74 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b68:	4b3b      	ldr	r3, [pc, #236]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6c:	4a3a      	ldr	r2, [pc, #232]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001b6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f000 80ad 	beq.w	8001cd8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b7e:	4b36      	ldr	r3, [pc, #216]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b08      	cmp	r3, #8
 8001b88:	d060      	beq.n	8001c4c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d145      	bne.n	8001c1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b92:	4b33      	ldr	r3, [pc, #204]	@ (8001c60 <HAL_RCC_OscConfig+0x4b4>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7ff f804 	bl	8000ba4 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba0:	f7ff f800 	bl	8000ba4 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e093      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bb2:	4b29      	ldr	r3, [pc, #164]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1f0      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69da      	ldr	r2, [r3, #28]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bcc:	019b      	lsls	r3, r3, #6
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd4:	085b      	lsrs	r3, r3, #1
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	041b      	lsls	r3, r3, #16
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	061b      	lsls	r3, r3, #24
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be8:	071b      	lsls	r3, r3, #28
 8001bea:	491b      	ldr	r1, [pc, #108]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <HAL_RCC_OscConfig+0x4b4>)
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf6:	f7fe ffd5 	bl	8000ba4 <HAL_GetTick>
 8001bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bfe:	f7fe ffd1 	bl	8000ba4 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e064      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c10:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0f0      	beq.n	8001bfe <HAL_RCC_OscConfig+0x452>
 8001c1c:	e05c      	b.n	8001cd8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <HAL_RCC_OscConfig+0x4b4>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c24:	f7fe ffbe 	bl	8000ba4 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2c:	f7fe ffba 	bl	8000ba4 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e04d      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1f0      	bne.n	8001c2c <HAL_RCC_OscConfig+0x480>
 8001c4a:	e045      	b.n	8001cd8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d107      	bne.n	8001c64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e040      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	40007000 	.word	0x40007000
 8001c60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce4 <HAL_RCC_OscConfig+0x538>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d030      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d129      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d122      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c94:	4013      	ands	r3, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d119      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001caa:	085b      	lsrs	r3, r3, #1
 8001cac:	3b01      	subs	r3, #1
 8001cae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d10f      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d107      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d001      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800

08001ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e041      	b.n	8001d7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d106      	bne.n	8001d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f839 	bl	8001d86 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2202      	movs	r2, #2
 8001d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3304      	adds	r3, #4
 8001d24:	4619      	mov	r1, r3
 8001d26:	4610      	mov	r0, r2
 8001d28:	f000 f9c0 	bl	80020ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
	...

08001d9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d001      	beq.n	8001db4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e04e      	b.n	8001e52 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2202      	movs	r2, #2
 8001db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68da      	ldr	r2, [r3, #12]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a23      	ldr	r2, [pc, #140]	@ (8001e60 <HAL_TIM_Base_Start_IT+0xc4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d022      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dde:	d01d      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e64 <HAL_TIM_Base_Start_IT+0xc8>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d018      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a1e      	ldr	r2, [pc, #120]	@ (8001e68 <HAL_TIM_Base_Start_IT+0xcc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d013      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a1c      	ldr	r2, [pc, #112]	@ (8001e6c <HAL_TIM_Base_Start_IT+0xd0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d00e      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a1b      	ldr	r2, [pc, #108]	@ (8001e70 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d009      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a19      	ldr	r2, [pc, #100]	@ (8001e74 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d004      	beq.n	8001e1c <HAL_TIM_Base_Start_IT+0x80>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a18      	ldr	r2, [pc, #96]	@ (8001e78 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d111      	bne.n	8001e40 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b06      	cmp	r3, #6
 8001e2c:	d010      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f042 0201 	orr.w	r2, r2, #1
 8001e3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e3e:	e007      	b.n	8001e50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40010000 	.word	0x40010000
 8001e64:	40000400 	.word	0x40000400
 8001e68:	40000800 	.word	0x40000800
 8001e6c:	40000c00 	.word	0x40000c00
 8001e70:	40010400 	.word	0x40010400
 8001e74:	40014000 	.word	0x40014000
 8001e78:	40001800 	.word	0x40001800

08001e7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d020      	beq.n	8001ee0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d01b      	beq.n	8001ee0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8d2 	bl	8002070 <HAL_TIM_IC_CaptureCallback>
 8001ecc:	e005      	b.n	8001eda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f8c4 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8d5 	bl	8002084 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d020      	beq.n	8001f2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f003 0304 	and.w	r3, r3, #4
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01b      	beq.n	8001f2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f06f 0204 	mvn.w	r2, #4
 8001efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2202      	movs	r2, #2
 8001f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f8ac 	bl	8002070 <HAL_TIM_IC_CaptureCallback>
 8001f18:	e005      	b.n	8001f26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f89e 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f8af 	bl	8002084 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f003 0308 	and.w	r3, r3, #8
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d020      	beq.n	8001f78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d01b      	beq.n	8001f78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0208 	mvn.w	r2, #8
 8001f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f886 	bl	8002070 <HAL_TIM_IC_CaptureCallback>
 8001f64:	e005      	b.n	8001f72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f878 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f889 	bl	8002084 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	f003 0310 	and.w	r3, r3, #16
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d020      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d01b      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f06f 0210 	mvn.w	r2, #16
 8001f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2208      	movs	r2, #8
 8001f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f860 	bl	8002070 <HAL_TIM_IC_CaptureCallback>
 8001fb0:	e005      	b.n	8001fbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f852 	bl	800205c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 f863 	bl	8002084 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00c      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d007      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0201 	mvn.w	r2, #1
 8001fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7fe fbf4 	bl	80007d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00c      	beq.n	800200c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d007      	beq.n	800200c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f900 	bl	800220c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00c      	beq.n	8002030 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800201c:	2b00      	cmp	r3, #0
 800201e:	d007      	beq.n	8002030 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f834 	bl	8002098 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00c      	beq.n	8002054 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f003 0320 	and.w	r3, r3, #32
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f06f 0220 	mvn.w	r2, #32
 800204c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f8d2 	bl	80021f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a43      	ldr	r2, [pc, #268]	@ (80021cc <TIM_Base_SetConfig+0x120>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d013      	beq.n	80020ec <TIM_Base_SetConfig+0x40>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020ca:	d00f      	beq.n	80020ec <TIM_Base_SetConfig+0x40>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a40      	ldr	r2, [pc, #256]	@ (80021d0 <TIM_Base_SetConfig+0x124>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d00b      	beq.n	80020ec <TIM_Base_SetConfig+0x40>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a3f      	ldr	r2, [pc, #252]	@ (80021d4 <TIM_Base_SetConfig+0x128>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d007      	beq.n	80020ec <TIM_Base_SetConfig+0x40>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a3e      	ldr	r2, [pc, #248]	@ (80021d8 <TIM_Base_SetConfig+0x12c>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d003      	beq.n	80020ec <TIM_Base_SetConfig+0x40>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a3d      	ldr	r2, [pc, #244]	@ (80021dc <TIM_Base_SetConfig+0x130>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d108      	bne.n	80020fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a32      	ldr	r2, [pc, #200]	@ (80021cc <TIM_Base_SetConfig+0x120>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d02b      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800210c:	d027      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a2f      	ldr	r2, [pc, #188]	@ (80021d0 <TIM_Base_SetConfig+0x124>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d023      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a2e      	ldr	r2, [pc, #184]	@ (80021d4 <TIM_Base_SetConfig+0x128>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d01f      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a2d      	ldr	r2, [pc, #180]	@ (80021d8 <TIM_Base_SetConfig+0x12c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d01b      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a2c      	ldr	r2, [pc, #176]	@ (80021dc <TIM_Base_SetConfig+0x130>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d017      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a2b      	ldr	r2, [pc, #172]	@ (80021e0 <TIM_Base_SetConfig+0x134>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d013      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a2a      	ldr	r2, [pc, #168]	@ (80021e4 <TIM_Base_SetConfig+0x138>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00f      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a29      	ldr	r2, [pc, #164]	@ (80021e8 <TIM_Base_SetConfig+0x13c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d00b      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a28      	ldr	r2, [pc, #160]	@ (80021ec <TIM_Base_SetConfig+0x140>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d007      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a27      	ldr	r2, [pc, #156]	@ (80021f0 <TIM_Base_SetConfig+0x144>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d003      	beq.n	800215e <TIM_Base_SetConfig+0xb2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a26      	ldr	r2, [pc, #152]	@ (80021f4 <TIM_Base_SetConfig+0x148>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d108      	bne.n	8002170 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	4313      	orrs	r3, r2
 800216e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	4313      	orrs	r3, r2
 800217c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a0e      	ldr	r2, [pc, #56]	@ (80021cc <TIM_Base_SetConfig+0x120>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d003      	beq.n	800219e <TIM_Base_SetConfig+0xf2>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a10      	ldr	r2, [pc, #64]	@ (80021dc <TIM_Base_SetConfig+0x130>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d103      	bne.n	80021a6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	691a      	ldr	r2, [r3, #16]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f043 0204 	orr.w	r2, r3, #4
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2201      	movs	r2, #1
 80021b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	601a      	str	r2, [r3, #0]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40010000 	.word	0x40010000
 80021d0:	40000400 	.word	0x40000400
 80021d4:	40000800 	.word	0x40000800
 80021d8:	40000c00 	.word	0x40000c00
 80021dc:	40010400 	.word	0x40010400
 80021e0:	40014000 	.word	0x40014000
 80021e4:	40014400 	.word	0x40014400
 80021e8:	40014800 	.word	0x40014800
 80021ec:	40001800 	.word	0x40001800
 80021f0:	40001c00 	.word	0x40001c00
 80021f4:	40002000 	.word	0x40002000

080021f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f103 0208 	add.w	r2, r3, #8
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f04f 32ff 	mov.w	r2, #4294967295
 8002238:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f103 0208 	add.w	r2, r3, #8
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f103 0208 	add.w	r2, r3, #8
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800227a:	b480      	push	{r7}
 800227c:	b085      	sub	sp, #20
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	1c5a      	adds	r2, r3, #1
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	601a      	str	r2, [r3, #0]
}
 80022b6:	bf00      	nop
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80022c2:	b480      	push	{r7}
 80022c4:	b085      	sub	sp, #20
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d8:	d103      	bne.n	80022e2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	e00c      	b.n	80022fc <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3308      	adds	r3, #8
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	e002      	b.n	80022f0 <vListInsert+0x2e>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d2f6      	bcs.n	80022ea <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	1c5a      	adds	r2, r3, #1
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	601a      	str	r2, [r3, #0]
}
 8002328:	bf00      	nop
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	6892      	ldr	r2, [r2, #8]
 800234a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6852      	ldr	r2, [r2, #4]
 8002354:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	429a      	cmp	r2, r3
 800235e:	d103      	bne.n	8002368 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	1e5a      	subs	r2, r3, #1
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d10b      	bne.n	80023b4 <xQueueGenericReset+0x2c>
        __asm volatile
 800239c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023a0:	f383 8811 	msr	BASEPRI, r3
 80023a4:	f3bf 8f6f 	isb	sy
 80023a8:	f3bf 8f4f 	dsb	sy
 80023ac:	60bb      	str	r3, [r7, #8]
    }
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80023b4:	f001 ff82 	bl	80042bc <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023c0:	68f9      	ldr	r1, [r7, #12]
 80023c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	441a      	add	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023e4:	3b01      	subs	r3, #1
 80023e6:	68f9      	ldr	r1, [r7, #12]
 80023e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80023ea:	fb01 f303 	mul.w	r3, r1, r3
 80023ee:	441a      	add	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	22ff      	movs	r2, #255	@ 0xff
 80023f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	22ff      	movs	r2, #255	@ 0xff
 8002400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d114      	bne.n	8002434 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d01a      	beq.n	8002448 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	3310      	adds	r3, #16
 8002416:	4618      	mov	r0, r3
 8002418:	f001 f862 	bl	80034e0 <xTaskRemoveFromEventList>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d012      	beq.n	8002448 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002422:	4b0d      	ldr	r3, [pc, #52]	@ (8002458 <xQueueGenericReset+0xd0>)
 8002424:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	f3bf 8f4f 	dsb	sy
 800242e:	f3bf 8f6f 	isb	sy
 8002432:	e009      	b.n	8002448 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	3310      	adds	r3, #16
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fef1 	bl	8002220 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3324      	adds	r3, #36	@ 0x24
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff feec 	bl	8002220 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002448:	f001 ff6a 	bl	8004320 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800244c:	2301      	movs	r3, #1
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	e000ed04 	.word	0xe000ed04

0800245c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800245c:	b580      	push	{r7, lr}
 800245e:	b08c      	sub	sp, #48	@ 0x30
 8002460:	af02      	add	r7, sp, #8
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	4613      	mov	r3, r2
 8002468:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10b      	bne.n	8002488 <xQueueGenericCreate+0x2c>
        __asm volatile
 8002470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002474:	f383 8811 	msr	BASEPRI, r3
 8002478:	f3bf 8f6f 	isb	sy
 800247c:	f3bf 8f4f 	dsb	sy
 8002480:	61bb      	str	r3, [r7, #24]
    }
 8002482:	bf00      	nop
 8002484:	bf00      	nop
 8002486:	e7fd      	b.n	8002484 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	fb02 f303 	mul.w	r3, r2, r3
 8002490:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d006      	beq.n	80024a6 <xQueueGenericCreate+0x4a>
 8002498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d101      	bne.n	80024aa <xQueueGenericCreate+0x4e>
 80024a6:	2301      	movs	r3, #1
 80024a8:	e000      	b.n	80024ac <xQueueGenericCreate+0x50>
 80024aa:	2300      	movs	r3, #0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d10b      	bne.n	80024c8 <xQueueGenericCreate+0x6c>
        __asm volatile
 80024b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b4:	f383 8811 	msr	BASEPRI, r3
 80024b8:	f3bf 8f6f 	isb	sy
 80024bc:	f3bf 8f4f 	dsb	sy
 80024c0:	617b      	str	r3, [r7, #20]
    }
 80024c2:	bf00      	nop
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80024c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ca:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80024ce:	d90b      	bls.n	80024e8 <xQueueGenericCreate+0x8c>
        __asm volatile
 80024d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d4:	f383 8811 	msr	BASEPRI, r3
 80024d8:	f3bf 8f6f 	isb	sy
 80024dc:	f3bf 8f4f 	dsb	sy
 80024e0:	613b      	str	r3, [r7, #16]
    }
 80024e2:	bf00      	nop
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80024e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ea:	3350      	adds	r3, #80	@ 0x50
 80024ec:	4618      	mov	r0, r3
 80024ee:	f002 f80f 	bl	8004510 <pvPortMalloc>
 80024f2:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80024f4:	6a3b      	ldr	r3, [r7, #32]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00d      	beq.n	8002516 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	3350      	adds	r3, #80	@ 0x50
 8002502:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002504:	79fa      	ldrb	r2, [r7, #7]
 8002506:	6a3b      	ldr	r3, [r7, #32]
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	4613      	mov	r3, r2
 800250c:	69fa      	ldr	r2, [r7, #28]
 800250e:	68b9      	ldr	r1, [r7, #8]
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 f805 	bl	8002520 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002516:	6a3b      	ldr	r3, [r7, #32]
    }
 8002518:	4618      	mov	r0, r3
 800251a:	3728      	adds	r7, #40	@ 0x28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
 800252c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d103      	bne.n	800253c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	e002      	b.n	8002542 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	68fa      	ldr	r2, [r7, #12]
 8002546:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	68ba      	ldr	r2, [r7, #8]
 800254c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800254e:	2101      	movs	r1, #1
 8002550:	69b8      	ldr	r0, [r7, #24]
 8002552:	f7ff ff19 	bl	8002388 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08e      	sub	sp, #56	@ 0x38
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002576:	2300      	movs	r3, #0
 8002578:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 800257e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10b      	bne.n	800259c <xQueueGenericSend+0x34>
        __asm volatile
 8002584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002588:	f383 8811 	msr	BASEPRI, r3
 800258c:	f3bf 8f6f 	isb	sy
 8002590:	f3bf 8f4f 	dsb	sy
 8002594:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <xQueueGenericSend+0x42>
 80025a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <xQueueGenericSend+0x46>
 80025aa:	2301      	movs	r3, #1
 80025ac:	e000      	b.n	80025b0 <xQueueGenericSend+0x48>
 80025ae:	2300      	movs	r3, #0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d10b      	bne.n	80025cc <xQueueGenericSend+0x64>
        __asm volatile
 80025b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b8:	f383 8811 	msr	BASEPRI, r3
 80025bc:	f3bf 8f6f 	isb	sy
 80025c0:	f3bf 8f4f 	dsb	sy
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80025c6:	bf00      	nop
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d103      	bne.n	80025da <xQueueGenericSend+0x72>
 80025d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <xQueueGenericSend+0x76>
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <xQueueGenericSend+0x78>
 80025de:	2300      	movs	r3, #0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d10b      	bne.n	80025fc <xQueueGenericSend+0x94>
        __asm volatile
 80025e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025e8:	f383 8811 	msr	BASEPRI, r3
 80025ec:	f3bf 8f6f 	isb	sy
 80025f0:	f3bf 8f4f 	dsb	sy
 80025f4:	623b      	str	r3, [r7, #32]
    }
 80025f6:	bf00      	nop
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025fc:	f001 f910 	bl	8003820 <xTaskGetSchedulerState>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d102      	bne.n	800260c <xQueueGenericSend+0xa4>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <xQueueGenericSend+0xa8>
 800260c:	2301      	movs	r3, #1
 800260e:	e000      	b.n	8002612 <xQueueGenericSend+0xaa>
 8002610:	2300      	movs	r3, #0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10b      	bne.n	800262e <xQueueGenericSend+0xc6>
        __asm volatile
 8002616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800261a:	f383 8811 	msr	BASEPRI, r3
 800261e:	f3bf 8f6f 	isb	sy
 8002622:	f3bf 8f4f 	dsb	sy
 8002626:	61fb      	str	r3, [r7, #28]
    }
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	e7fd      	b.n	800262a <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800262e:	f001 fe45 	bl	80042bc <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002634:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263a:	429a      	cmp	r2, r3
 800263c:	d302      	bcc.n	8002644 <xQueueGenericSend+0xdc>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2b02      	cmp	r3, #2
 8002642:	d129      	bne.n	8002698 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	68b9      	ldr	r1, [r7, #8]
 8002648:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800264a:	f000 fa1f 	bl	8002a8c <prvCopyDataToQueue>
 800264e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002654:	2b00      	cmp	r3, #0
 8002656:	d010      	beq.n	800267a <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800265a:	3324      	adds	r3, #36	@ 0x24
 800265c:	4618      	mov	r0, r3
 800265e:	f000 ff3f 	bl	80034e0 <xTaskRemoveFromEventList>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d013      	beq.n	8002690 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002668:	4b3f      	ldr	r3, [pc, #252]	@ (8002768 <xQueueGenericSend+0x200>)
 800266a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	f3bf 8f4f 	dsb	sy
 8002674:	f3bf 8f6f 	isb	sy
 8002678:	e00a      	b.n	8002690 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800267a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002680:	4b39      	ldr	r3, [pc, #228]	@ (8002768 <xQueueGenericSend+0x200>)
 8002682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	f3bf 8f4f 	dsb	sy
 800268c:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002690:	f001 fe46 	bl	8004320 <vPortExitCritical>
                return pdPASS;
 8002694:	2301      	movs	r3, #1
 8002696:	e063      	b.n	8002760 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d103      	bne.n	80026a6 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800269e:	f001 fe3f 	bl	8004320 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	e05c      	b.n	8002760 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80026a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d106      	bne.n	80026ba <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 ff79 	bl	80035a8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80026b6:	2301      	movs	r3, #1
 80026b8:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80026ba:	f001 fe31 	bl	8004320 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80026be:	f000 fceb 	bl	8003098 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80026c2:	f001 fdfb 	bl	80042bc <vPortEnterCritical>
 80026c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80026cc:	b25b      	sxtb	r3, r3
 80026ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d2:	d103      	bne.n	80026dc <xQueueGenericSend+0x174>
 80026d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80026e2:	b25b      	sxtb	r3, r3
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d103      	bne.n	80026f2 <xQueueGenericSend+0x18a>
 80026ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026f2:	f001 fe15 	bl	8004320 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80026f6:	1d3a      	adds	r2, r7, #4
 80026f8:	f107 0314 	add.w	r3, r7, #20
 80026fc:	4611      	mov	r1, r2
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 ff68 	bl	80035d4 <xTaskCheckForTimeOut>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d124      	bne.n	8002754 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800270a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800270c:	f000 fab6 	bl	8002c7c <prvIsQueueFull>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d018      	beq.n	8002748 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002718:	3310      	adds	r3, #16
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	4611      	mov	r1, r2
 800271e:	4618      	mov	r0, r3
 8002720:	f000 fe8c 	bl	800343c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002724:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002726:	f000 fa41 	bl	8002bac <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800272a:	f000 fcc3 	bl	80030b4 <xTaskResumeAll>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	f47f af7c 	bne.w	800262e <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8002736:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <xQueueGenericSend+0x200>)
 8002738:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	f3bf 8f4f 	dsb	sy
 8002742:	f3bf 8f6f 	isb	sy
 8002746:	e772      	b.n	800262e <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002748:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800274a:	f000 fa2f 	bl	8002bac <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800274e:	f000 fcb1 	bl	80030b4 <xTaskResumeAll>
 8002752:	e76c      	b.n	800262e <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002754:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002756:	f000 fa29 	bl	8002bac <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800275a:	f000 fcab 	bl	80030b4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800275e:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002760:	4618      	mov	r0, r3
 8002762:	3738      	adds	r7, #56	@ 0x38
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	e000ed04 	.word	0xe000ed04

0800276c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b090      	sub	sp, #64	@ 0x40
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
 8002778:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 800277e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10b      	bne.n	800279c <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8002784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002788:	f383 8811 	msr	BASEPRI, r3
 800278c:	f3bf 8f6f 	isb	sy
 8002790:	f3bf 8f4f 	dsb	sy
 8002794:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002796:	bf00      	nop
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d103      	bne.n	80027aa <xQueueGenericSendFromISR+0x3e>
 80027a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <xQueueGenericSendFromISR+0x42>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <xQueueGenericSendFromISR+0x44>
 80027ae:	2300      	movs	r3, #0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10b      	bne.n	80027cc <xQueueGenericSendFromISR+0x60>
        __asm volatile
 80027b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b8:	f383 8811 	msr	BASEPRI, r3
 80027bc:	f3bf 8f6f 	isb	sy
 80027c0:	f3bf 8f4f 	dsb	sy
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80027c6:	bf00      	nop
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d103      	bne.n	80027da <xQueueGenericSendFromISR+0x6e>
 80027d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d101      	bne.n	80027de <xQueueGenericSendFromISR+0x72>
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <xQueueGenericSendFromISR+0x74>
 80027de:	2300      	movs	r3, #0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10b      	bne.n	80027fc <xQueueGenericSendFromISR+0x90>
        __asm volatile
 80027e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027e8:	f383 8811 	msr	BASEPRI, r3
 80027ec:	f3bf 8f6f 	isb	sy
 80027f0:	f3bf 8f4f 	dsb	sy
 80027f4:	623b      	str	r3, [r7, #32]
    }
 80027f6:	bf00      	nop
 80027f8:	bf00      	nop
 80027fa:	e7fd      	b.n	80027f8 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027fc:	f001 fe46 	bl	800448c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002800:	f3ef 8211 	mrs	r2, BASEPRI
 8002804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002808:	f383 8811 	msr	BASEPRI, r3
 800280c:	f3bf 8f6f 	isb	sy
 8002810:	f3bf 8f4f 	dsb	sy
 8002814:	61fa      	str	r2, [r7, #28]
 8002816:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002818:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800281a:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800281c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800281e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002824:	429a      	cmp	r2, r3
 8002826:	d302      	bcc.n	800282e <xQueueGenericSendFromISR+0xc2>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d13f      	bne.n	80028ae <xQueueGenericSendFromISR+0x142>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800282e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002830:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002834:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800283a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800283c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002844:	f000 f922 	bl	8002a8c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002848:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d112      	bne.n	8002878 <xQueueGenericSendFromISR+0x10c>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002856:	2b00      	cmp	r3, #0
 8002858:	d026      	beq.n	80028a8 <xQueueGenericSendFromISR+0x13c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800285a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800285c:	3324      	adds	r3, #36	@ 0x24
 800285e:	4618      	mov	r0, r3
 8002860:	f000 fe3e 	bl	80034e0 <xTaskRemoveFromEventList>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d01e      	beq.n	80028a8 <xQueueGenericSendFromISR+0x13c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d01b      	beq.n	80028a8 <xQueueGenericSendFromISR+0x13c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e017      	b.n	80028a8 <xQueueGenericSendFromISR+0x13c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002878:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800287c:	2b7f      	cmp	r3, #127	@ 0x7f
 800287e:	d10b      	bne.n	8002898 <xQueueGenericSendFromISR+0x12c>
        __asm volatile
 8002880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002884:	f383 8811 	msr	BASEPRI, r3
 8002888:	f3bf 8f6f 	isb	sy
 800288c:	f3bf 8f4f 	dsb	sy
 8002890:	617b      	str	r3, [r7, #20]
    }
 8002892:	bf00      	nop
 8002894:	bf00      	nop
 8002896:	e7fd      	b.n	8002894 <xQueueGenericSendFromISR+0x128>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002898:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800289c:	3301      	adds	r3, #1
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	b25a      	sxtb	r2, r3
 80028a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80028a8:	2301      	movs	r3, #1
 80028aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 80028ac:	e001      	b.n	80028b2 <xQueueGenericSendFromISR+0x146>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80028ae:	2300      	movs	r3, #0
 80028b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028b4:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80028bc:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80028be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3740      	adds	r7, #64	@ 0x40
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08c      	sub	sp, #48	@ 0x30
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80028d4:	2300      	movs	r3, #0
 80028d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80028dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10b      	bne.n	80028fa <xQueueReceive+0x32>
        __asm volatile
 80028e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028e6:	f383 8811 	msr	BASEPRI, r3
 80028ea:	f3bf 8f6f 	isb	sy
 80028ee:	f3bf 8f4f 	dsb	sy
 80028f2:	623b      	str	r3, [r7, #32]
    }
 80028f4:	bf00      	nop
 80028f6:	bf00      	nop
 80028f8:	e7fd      	b.n	80028f6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d103      	bne.n	8002908 <xQueueReceive+0x40>
 8002900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <xQueueReceive+0x44>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <xQueueReceive+0x46>
 800290c:	2300      	movs	r3, #0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d10b      	bne.n	800292a <xQueueReceive+0x62>
        __asm volatile
 8002912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002916:	f383 8811 	msr	BASEPRI, r3
 800291a:	f3bf 8f6f 	isb	sy
 800291e:	f3bf 8f4f 	dsb	sy
 8002922:	61fb      	str	r3, [r7, #28]
    }
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	e7fd      	b.n	8002926 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800292a:	f000 ff79 	bl	8003820 <xTaskGetSchedulerState>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d102      	bne.n	800293a <xQueueReceive+0x72>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <xQueueReceive+0x76>
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <xQueueReceive+0x78>
 800293e:	2300      	movs	r3, #0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10b      	bne.n	800295c <xQueueReceive+0x94>
        __asm volatile
 8002944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002948:	f383 8811 	msr	BASEPRI, r3
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	61bb      	str	r3, [r7, #24]
    }
 8002956:	bf00      	nop
 8002958:	bf00      	nop
 800295a:	e7fd      	b.n	8002958 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800295c:	f001 fcae 	bl	80042bc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	2b00      	cmp	r3, #0
 800296a:	d01f      	beq.n	80029ac <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800296c:	68b9      	ldr	r1, [r7, #8]
 800296e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002970:	f000 f8f6 	bl	8002b60 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002976:	1e5a      	subs	r2, r3, #1
 8002978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800297c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00f      	beq.n	80029a4 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002986:	3310      	adds	r3, #16
 8002988:	4618      	mov	r0, r3
 800298a:	f000 fda9 	bl	80034e0 <xTaskRemoveFromEventList>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d007      	beq.n	80029a4 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002994:	4b3c      	ldr	r3, [pc, #240]	@ (8002a88 <xQueueReceive+0x1c0>)
 8002996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	f3bf 8f4f 	dsb	sy
 80029a0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80029a4:	f001 fcbc 	bl	8004320 <vPortExitCritical>
                return pdPASS;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e069      	b.n	8002a80 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80029b2:	f001 fcb5 	bl	8004320 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80029b6:	2300      	movs	r3, #0
 80029b8:	e062      	b.n	8002a80 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80029ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d106      	bne.n	80029ce <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80029c0:	f107 0310 	add.w	r3, r7, #16
 80029c4:	4618      	mov	r0, r3
 80029c6:	f000 fdef 	bl	80035a8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80029ca:	2301      	movs	r3, #1
 80029cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80029ce:	f001 fca7 	bl	8004320 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80029d2:	f000 fb61 	bl	8003098 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80029d6:	f001 fc71 	bl	80042bc <vPortEnterCritical>
 80029da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80029e0:	b25b      	sxtb	r3, r3
 80029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e6:	d103      	bne.n	80029f0 <xQueueReceive+0x128>
 80029e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80029f6:	b25b      	sxtb	r3, r3
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d103      	bne.n	8002a06 <xQueueReceive+0x13e>
 80029fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002a06:	f001 fc8b 	bl	8004320 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a0a:	1d3a      	adds	r2, r7, #4
 8002a0c:	f107 0310 	add.w	r3, r7, #16
 8002a10:	4611      	mov	r1, r2
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 fdde 	bl	80035d4 <xTaskCheckForTimeOut>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d123      	bne.n	8002a66 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a20:	f000 f916 	bl	8002c50 <prvIsQueueEmpty>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d017      	beq.n	8002a5a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a2c:	3324      	adds	r3, #36	@ 0x24
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 fd02 	bl	800343c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002a38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a3a:	f000 f8b7 	bl	8002bac <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002a3e:	f000 fb39 	bl	80030b4 <xTaskResumeAll>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d189      	bne.n	800295c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002a48:	4b0f      	ldr	r3, [pc, #60]	@ (8002a88 <xQueueReceive+0x1c0>)
 8002a4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	f3bf 8f6f 	isb	sy
 8002a58:	e780      	b.n	800295c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002a5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a5c:	f000 f8a6 	bl	8002bac <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002a60:	f000 fb28 	bl	80030b4 <xTaskResumeAll>
 8002a64:	e77a      	b.n	800295c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002a66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a68:	f000 f8a0 	bl	8002bac <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002a6c:	f000 fb22 	bl	80030b4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a72:	f000 f8ed 	bl	8002c50 <prvIsQueueEmpty>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f43f af6f 	beq.w	800295c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002a7e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3730      	adds	r7, #48	@ 0x30
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	e000ed04 	.word	0xe000ed04

08002a8c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10d      	bne.n	8002ac6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d14d      	bne.n	8002b4e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 fed0 	bl	800385c <xTaskPriorityDisinherit>
 8002abc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	e043      	b.n	8002b4e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d119      	bne.n	8002b00 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6858      	ldr	r0, [r3, #4]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	68b9      	ldr	r1, [r7, #8]
 8002ad8:	f002 f989 	bl	8004dee <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae4:	441a      	add	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d32b      	bcc.n	8002b4e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	605a      	str	r2, [r3, #4]
 8002afe:	e026      	b.n	8002b4e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	68d8      	ldr	r0, [r3, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b08:	461a      	mov	r2, r3
 8002b0a:	68b9      	ldr	r1, [r7, #8]
 8002b0c:	f002 f96f 	bl	8004dee <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	425b      	negs	r3, r3
 8002b1a:	441a      	add	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d207      	bcs.n	8002b3c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b34:	425b      	negs	r3, r3
 8002b36:	441a      	add	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d105      	bne.n	8002b4e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d002      	beq.n	8002b4e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1c5a      	adds	r2, r3, #1
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002b56:	697b      	ldr	r3, [r7, #20]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d018      	beq.n	8002ba4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	441a      	add	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d303      	bcc.n	8002b94 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68d9      	ldr	r1, [r3, #12]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	6838      	ldr	r0, [r7, #0]
 8002ba0:	f002 f925 	bl	8004dee <memcpy>
    }
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002bb4:	f001 fb82 	bl	80042bc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bbe:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002bc0:	e011      	b.n	8002be6 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d012      	beq.n	8002bf0 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3324      	adds	r3, #36	@ 0x24
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 fc86 	bl	80034e0 <xTaskRemoveFromEventList>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002bda:	f000 fd63 	bl	80036a4 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002bde:	7bfb      	ldrb	r3, [r7, #15]
 8002be0:	3b01      	subs	r3, #1
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	dce9      	bgt.n	8002bc2 <prvUnlockQueue+0x16>
 8002bee:	e000      	b.n	8002bf2 <prvUnlockQueue+0x46>
                        break;
 8002bf0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	22ff      	movs	r2, #255	@ 0xff
 8002bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002bfa:	f001 fb91 	bl	8004320 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002bfe:	f001 fb5d 	bl	80042bc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c08:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c0a:	e011      	b.n	8002c30 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d012      	beq.n	8002c3a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3310      	adds	r3, #16
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 fc61 	bl	80034e0 <xTaskRemoveFromEventList>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002c24:	f000 fd3e 	bl	80036a4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002c28:	7bbb      	ldrb	r3, [r7, #14]
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	dce9      	bgt.n	8002c0c <prvUnlockQueue+0x60>
 8002c38:	e000      	b.n	8002c3c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002c3a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	22ff      	movs	r2, #255	@ 0xff
 8002c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002c44:	f001 fb6c 	bl	8004320 <vPortExitCritical>
}
 8002c48:	bf00      	nop
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c58:	f001 fb30 	bl	80042bc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d102      	bne.n	8002c6a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002c64:	2301      	movs	r3, #1
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	e001      	b.n	8002c6e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c6e:	f001 fb57 	bl	8004320 <vPortExitCritical>

    return xReturn;
 8002c72:	68fb      	ldr	r3, [r7, #12]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c84:	f001 fb1a 	bl	80042bc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d102      	bne.n	8002c9a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002c94:	2301      	movs	r3, #1
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	e001      	b.n	8002c9e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c9e:	f001 fb3f 	bl	8004320 <vPortExitCritical>

    return xReturn;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	e014      	b.n	8002ce6 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8002cfc <vQueueAddToRegistry+0x50>)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10b      	bne.n	8002ce0 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002cc8:	490c      	ldr	r1, [pc, #48]	@ (8002cfc <vQueueAddToRegistry+0x50>)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002cfc <vQueueAddToRegistry+0x50>)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	4413      	add	r3, r2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8002cde:	e006      	b.n	8002cee <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b07      	cmp	r3, #7
 8002cea:	d9e7      	bls.n	8002cbc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	200000d4 	.word	0x200000d4

08002d00 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002d10:	f001 fad4 	bl	80042bc <vPortEnterCritical>
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d1a:	b25b      	sxtb	r3, r3
 8002d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d20:	d103      	bne.n	8002d2a <vQueueWaitForMessageRestricted+0x2a>
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d30:	b25b      	sxtb	r3, r3
 8002d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d36:	d103      	bne.n	8002d40 <vQueueWaitForMessageRestricted+0x40>
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002d40:	f001 faee 	bl	8004320 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d106      	bne.n	8002d5a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	3324      	adds	r3, #36	@ 0x24
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	68b9      	ldr	r1, [r7, #8]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fb97 	bl	8003488 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002d5a:	6978      	ldr	r0, [r7, #20]
 8002d5c:	f7ff ff26 	bl	8002bac <prvUnlockQueue>
    }
 8002d60:	bf00      	nop
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08c      	sub	sp, #48	@ 0x30
 8002d6c:	af04      	add	r7, sp, #16
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	603b      	str	r3, [r7, #0]
 8002d74:	4613      	mov	r3, r2
 8002d76:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f001 fbc7 	bl	8004510 <pvPortMalloc>
 8002d82:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00e      	beq.n	8002da8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d8a:	2058      	movs	r0, #88	@ 0x58
 8002d8c:	f001 fbc0 	bl	8004510 <pvPortMalloc>
 8002d90:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d9e:	e005      	b.n	8002dac <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002da0:	6978      	ldr	r0, [r7, #20]
 8002da2:	f001 fc97 	bl	80046d4 <vPortFree>
 8002da6:	e001      	b.n	8002dac <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d013      	beq.n	8002dda <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002db2:	88fa      	ldrh	r2, [r7, #6]
 8002db4:	2300      	movs	r3, #0
 8002db6:	9303      	str	r3, [sp, #12]
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	9302      	str	r3, [sp, #8]
 8002dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dbe:	9301      	str	r3, [sp, #4]
 8002dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	68b9      	ldr	r1, [r7, #8]
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f000 f80e 	bl	8002dea <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002dce:	69f8      	ldr	r0, [r7, #28]
 8002dd0:	f000 f8a2 	bl	8002f18 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	61bb      	str	r3, [r7, #24]
 8002dd8:	e002      	b.n	8002de0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002de0:	69bb      	ldr	r3, [r7, #24]
    }
 8002de2:	4618      	mov	r0, r3
 8002de4:	3720      	adds	r7, #32
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b088      	sub	sp, #32
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	60f8      	str	r0, [r7, #12]
 8002df2:	60b9      	str	r1, [r7, #8]
 8002df4:	607a      	str	r2, [r7, #4]
 8002df6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	461a      	mov	r2, r3
 8002e02:	21a5      	movs	r1, #165	@ 0xa5
 8002e04:	f001 ff7e 	bl	8004d04 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e12:	3b01      	subs	r3, #1
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	f023 0307 	bic.w	r3, r3, #7
 8002e20:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00b      	beq.n	8002e44 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e30:	f383 8811 	msr	BASEPRI, r3
 8002e34:	f3bf 8f6f 	isb	sy
 8002e38:	f3bf 8f4f 	dsb	sy
 8002e3c:	617b      	str	r3, [r7, #20]
    }
 8002e3e:	bf00      	nop
 8002e40:	bf00      	nop
 8002e42:	e7fd      	b.n	8002e40 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d01f      	beq.n	8002e8a <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]
 8002e4e:	e012      	b.n	8002e76 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	4413      	add	r3, r2
 8002e56:	7819      	ldrb	r1, [r3, #0]
 8002e58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3334      	adds	r3, #52	@ 0x34
 8002e60:	460a      	mov	r2, r1
 8002e62:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	4413      	add	r3, r2
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d006      	beq.n	8002e7e <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	3301      	adds	r3, #1
 8002e74:	61fb      	str	r3, [r7, #28]
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	2b09      	cmp	r3, #9
 8002e7a:	d9e9      	bls.n	8002e50 <prvInitialiseNewTask+0x66>
 8002e7c:	e000      	b.n	8002e80 <prvInitialiseNewTask+0x96>
            {
                break;
 8002e7e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002e88:	e003      	b.n	8002e92 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	d901      	bls.n	8002e9c <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e98:	2304      	movs	r3, #4
 8002e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ea6:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eaa:	2200      	movs	r2, #0
 8002eac:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff f9d4 	bl	8002260 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eba:	3318      	adds	r3, #24
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff f9cf 	bl	8002260 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ec6:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eca:	f1c3 0205 	rsb	r2, r3, #5
 8002ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed0:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ed6:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eda:	3350      	adds	r3, #80	@ 0x50
 8002edc:	2204      	movs	r2, #4
 8002ede:	2100      	movs	r1, #0
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f001 ff0f 	bl	8004d04 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee8:	3354      	adds	r3, #84	@ 0x54
 8002eea:	2201      	movs	r2, #1
 8002eec:	2100      	movs	r1, #0
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f001 ff08 	bl	8004d04 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	68f9      	ldr	r1, [r7, #12]
 8002ef8:	69b8      	ldr	r0, [r7, #24]
 8002efa:	f001 f8af 	bl	800405c <pxPortInitialiseStack>
 8002efe:	4602      	mov	r2, r0
 8002f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f02:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d002      	beq.n	8002f10 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f0e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f10:	bf00      	nop
 8002f12:	3720      	adds	r7, #32
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002f20:	f001 f9cc 	bl	80042bc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002f24:	4b2c      	ldr	r3, [pc, #176]	@ (8002fd8 <prvAddNewTaskToReadyList+0xc0>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	4a2b      	ldr	r2, [pc, #172]	@ (8002fd8 <prvAddNewTaskToReadyList+0xc0>)
 8002f2c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002f2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002fdc <prvAddNewTaskToReadyList+0xc4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d109      	bne.n	8002f4a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002f36:	4a29      	ldr	r2, [pc, #164]	@ (8002fdc <prvAddNewTaskToReadyList+0xc4>)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f3c:	4b26      	ldr	r3, [pc, #152]	@ (8002fd8 <prvAddNewTaskToReadyList+0xc0>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d110      	bne.n	8002f66 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002f44:	f000 fbd2 	bl	80036ec <prvInitialiseTaskLists>
 8002f48:	e00d      	b.n	8002f66 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002f4a:	4b25      	ldr	r3, [pc, #148]	@ (8002fe0 <prvAddNewTaskToReadyList+0xc8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d109      	bne.n	8002f66 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f52:	4b22      	ldr	r3, [pc, #136]	@ (8002fdc <prvAddNewTaskToReadyList+0xc4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d802      	bhi.n	8002f66 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002f60:	4a1e      	ldr	r2, [pc, #120]	@ (8002fdc <prvAddNewTaskToReadyList+0xc4>)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002f66:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe4 <prvAddNewTaskToReadyList+0xcc>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe4 <prvAddNewTaskToReadyList+0xcc>)
 8002f6e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f70:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe4 <prvAddNewTaskToReadyList+0xcc>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	409a      	lsls	r2, r3
 8002f80:	4b19      	ldr	r3, [pc, #100]	@ (8002fe8 <prvAddNewTaskToReadyList+0xd0>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	4a18      	ldr	r2, [pc, #96]	@ (8002fe8 <prvAddNewTaskToReadyList+0xd0>)
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f8e:	4613      	mov	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4a15      	ldr	r2, [pc, #84]	@ (8002fec <prvAddNewTaskToReadyList+0xd4>)
 8002f98:	441a      	add	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	f7ff f96a 	bl	800227a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002fa6:	f001 f9bb 	bl	8004320 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002faa:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe0 <prvAddNewTaskToReadyList+0xc8>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00e      	beq.n	8002fd0 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fdc <prvAddNewTaskToReadyList+0xc4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d207      	bcs.n	8002fd0 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff0 <prvAddNewTaskToReadyList+0xd8>)
 8002fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	200001ec 	.word	0x200001ec
 8002fdc:	20000114 	.word	0x20000114
 8002fe0:	200001f8 	.word	0x200001f8
 8002fe4:	20000208 	.word	0x20000208
 8002fe8:	200001f4 	.word	0x200001f4
 8002fec:	20000118 	.word	0x20000118
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002ffa:	4b20      	ldr	r3, [pc, #128]	@ (800307c <vTaskStartScheduler+0x88>)
 8002ffc:	9301      	str	r3, [sp, #4]
 8002ffe:	2300      	movs	r3, #0
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	2300      	movs	r3, #0
 8003004:	2282      	movs	r2, #130	@ 0x82
 8003006:	491e      	ldr	r1, [pc, #120]	@ (8003080 <vTaskStartScheduler+0x8c>)
 8003008:	481e      	ldr	r0, [pc, #120]	@ (8003084 <vTaskStartScheduler+0x90>)
 800300a:	f7ff fead 	bl	8002d68 <xTaskCreate>
 800300e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d102      	bne.n	800301c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003016:	f000 fd03 	bl	8003a20 <xTimerCreateTimerTask>
 800301a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d116      	bne.n	8003050 <vTaskStartScheduler+0x5c>
        __asm volatile
 8003022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003026:	f383 8811 	msr	BASEPRI, r3
 800302a:	f3bf 8f6f 	isb	sy
 800302e:	f3bf 8f4f 	dsb	sy
 8003032:	60bb      	str	r3, [r7, #8]
    }
 8003034:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003036:	4b14      	ldr	r3, [pc, #80]	@ (8003088 <vTaskStartScheduler+0x94>)
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800303e:	4b13      	ldr	r3, [pc, #76]	@ (800308c <vTaskStartScheduler+0x98>)
 8003040:	2201      	movs	r2, #1
 8003042:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003044:	4b12      	ldr	r3, [pc, #72]	@ (8003090 <vTaskStartScheduler+0x9c>)
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800304a:	f001 f893 	bl	8004174 <xPortStartScheduler>
 800304e:	e00f      	b.n	8003070 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003056:	d10b      	bne.n	8003070 <vTaskStartScheduler+0x7c>
        __asm volatile
 8003058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800305c:	f383 8811 	msr	BASEPRI, r3
 8003060:	f3bf 8f6f 	isb	sy
 8003064:	f3bf 8f4f 	dsb	sy
 8003068:	607b      	str	r3, [r7, #4]
    }
 800306a:	bf00      	nop
 800306c:	bf00      	nop
 800306e:	e7fd      	b.n	800306c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003070:	4b08      	ldr	r3, [pc, #32]	@ (8003094 <vTaskStartScheduler+0xa0>)
 8003072:	681b      	ldr	r3, [r3, #0]
}
 8003074:	bf00      	nop
 8003076:	3710      	adds	r7, #16
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000210 	.word	0x20000210
 8003080:	080052f0 	.word	0x080052f0
 8003084:	080036bd 	.word	0x080036bd
 8003088:	2000020c 	.word	0x2000020c
 800308c:	200001f8 	.word	0x200001f8
 8003090:	200001f0 	.word	0x200001f0
 8003094:	08005320 	.word	0x08005320

08003098 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <vTaskSuspendAll+0x18>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	3301      	adds	r3, #1
 80030a2:	4a03      	ldr	r2, [pc, #12]	@ (80030b0 <vTaskSuspendAll+0x18>)
 80030a4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80030a6:	bf00      	nop
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	20000214 	.word	0x20000214

080030b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80030c2:	4b42      	ldr	r3, [pc, #264]	@ (80031cc <xTaskResumeAll+0x118>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10b      	bne.n	80030e2 <xTaskResumeAll+0x2e>
        __asm volatile
 80030ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ce:	f383 8811 	msr	BASEPRI, r3
 80030d2:	f3bf 8f6f 	isb	sy
 80030d6:	f3bf 8f4f 	dsb	sy
 80030da:	603b      	str	r3, [r7, #0]
    }
 80030dc:	bf00      	nop
 80030de:	bf00      	nop
 80030e0:	e7fd      	b.n	80030de <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80030e2:	f001 f8eb 	bl	80042bc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80030e6:	4b39      	ldr	r3, [pc, #228]	@ (80031cc <xTaskResumeAll+0x118>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	4a37      	ldr	r2, [pc, #220]	@ (80031cc <xTaskResumeAll+0x118>)
 80030ee:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030f0:	4b36      	ldr	r3, [pc, #216]	@ (80031cc <xTaskResumeAll+0x118>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d161      	bne.n	80031bc <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80030f8:	4b35      	ldr	r3, [pc, #212]	@ (80031d0 <xTaskResumeAll+0x11c>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d05d      	beq.n	80031bc <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003100:	e02e      	b.n	8003160 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003102:	4b34      	ldr	r3, [pc, #208]	@ (80031d4 <xTaskResumeAll+0x120>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	3318      	adds	r3, #24
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff f910 	bl	8002334 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	3304      	adds	r3, #4
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff f90b 	bl	8002334 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003122:	2201      	movs	r2, #1
 8003124:	409a      	lsls	r2, r3
 8003126:	4b2c      	ldr	r3, [pc, #176]	@ (80031d8 <xTaskResumeAll+0x124>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4313      	orrs	r3, r2
 800312c:	4a2a      	ldr	r2, [pc, #168]	@ (80031d8 <xTaskResumeAll+0x124>)
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4a27      	ldr	r2, [pc, #156]	@ (80031dc <xTaskResumeAll+0x128>)
 800313e:	441a      	add	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	3304      	adds	r3, #4
 8003144:	4619      	mov	r1, r3
 8003146:	4610      	mov	r0, r2
 8003148:	f7ff f897 	bl	800227a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003150:	4b23      	ldr	r3, [pc, #140]	@ (80031e0 <xTaskResumeAll+0x12c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003156:	429a      	cmp	r2, r3
 8003158:	d302      	bcc.n	8003160 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 800315a:	4b22      	ldr	r3, [pc, #136]	@ (80031e4 <xTaskResumeAll+0x130>)
 800315c:	2201      	movs	r2, #1
 800315e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003160:	4b1c      	ldr	r3, [pc, #112]	@ (80031d4 <xTaskResumeAll+0x120>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1cc      	bne.n	8003102 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800316e:	f000 fb3b 	bl	80037e8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003172:	4b1d      	ldr	r3, [pc, #116]	@ (80031e8 <xTaskResumeAll+0x134>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d010      	beq.n	80031a0 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800317e:	f000 f847 	bl	8003210 <xTaskIncrementTick>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d002      	beq.n	800318e <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8003188:	4b16      	ldr	r3, [pc, #88]	@ (80031e4 <xTaskResumeAll+0x130>)
 800318a:	2201      	movs	r2, #1
 800318c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	3b01      	subs	r3, #1
 8003192:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f1      	bne.n	800317e <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 800319a:	4b13      	ldr	r3, [pc, #76]	@ (80031e8 <xTaskResumeAll+0x134>)
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80031a0:	4b10      	ldr	r3, [pc, #64]	@ (80031e4 <xTaskResumeAll+0x130>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d009      	beq.n	80031bc <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80031a8:	2301      	movs	r3, #1
 80031aa:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80031ac:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <xTaskResumeAll+0x138>)
 80031ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	f3bf 8f4f 	dsb	sy
 80031b8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80031bc:	f001 f8b0 	bl	8004320 <vPortExitCritical>

    return xAlreadyYielded;
 80031c0:	68bb      	ldr	r3, [r7, #8]
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	20000214 	.word	0x20000214
 80031d0:	200001ec 	.word	0x200001ec
 80031d4:	200001ac 	.word	0x200001ac
 80031d8:	200001f4 	.word	0x200001f4
 80031dc:	20000118 	.word	0x20000118
 80031e0:	20000114 	.word	0x20000114
 80031e4:	20000200 	.word	0x20000200
 80031e8:	200001fc 	.word	0x200001fc
 80031ec:	e000ed04 	.word	0xe000ed04

080031f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80031f6:	4b05      	ldr	r3, [pc, #20]	@ (800320c <xTaskGetTickCount+0x1c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80031fc:	687b      	ldr	r3, [r7, #4]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	200001f0 	.word	0x200001f0

08003210 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800321a:	4b4f      	ldr	r3, [pc, #316]	@ (8003358 <xTaskIncrementTick+0x148>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f040 808f 	bne.w	8003342 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003224:	4b4d      	ldr	r3, [pc, #308]	@ (800335c <xTaskIncrementTick+0x14c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	3301      	adds	r3, #1
 800322a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800322c:	4a4b      	ldr	r2, [pc, #300]	@ (800335c <xTaskIncrementTick+0x14c>)
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d121      	bne.n	800327c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003238:	4b49      	ldr	r3, [pc, #292]	@ (8003360 <xTaskIncrementTick+0x150>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <xTaskIncrementTick+0x4a>
        __asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	603b      	str	r3, [r7, #0]
    }
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	e7fd      	b.n	8003256 <xTaskIncrementTick+0x46>
 800325a:	4b41      	ldr	r3, [pc, #260]	@ (8003360 <xTaskIncrementTick+0x150>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	4b40      	ldr	r3, [pc, #256]	@ (8003364 <xTaskIncrementTick+0x154>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a3e      	ldr	r2, [pc, #248]	@ (8003360 <xTaskIncrementTick+0x150>)
 8003266:	6013      	str	r3, [r2, #0]
 8003268:	4a3e      	ldr	r2, [pc, #248]	@ (8003364 <xTaskIncrementTick+0x154>)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	4b3e      	ldr	r3, [pc, #248]	@ (8003368 <xTaskIncrementTick+0x158>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3301      	adds	r3, #1
 8003274:	4a3c      	ldr	r2, [pc, #240]	@ (8003368 <xTaskIncrementTick+0x158>)
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	f000 fab6 	bl	80037e8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800327c:	4b3b      	ldr	r3, [pc, #236]	@ (800336c <xTaskIncrementTick+0x15c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	429a      	cmp	r2, r3
 8003284:	d348      	bcc.n	8003318 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003286:	4b36      	ldr	r3, [pc, #216]	@ (8003360 <xTaskIncrementTick+0x150>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d104      	bne.n	800329a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003290:	4b36      	ldr	r3, [pc, #216]	@ (800336c <xTaskIncrementTick+0x15c>)
 8003292:	f04f 32ff 	mov.w	r2, #4294967295
 8003296:	601a      	str	r2, [r3, #0]
                    break;
 8003298:	e03e      	b.n	8003318 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800329a:	4b31      	ldr	r3, [pc, #196]	@ (8003360 <xTaskIncrementTick+0x150>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d203      	bcs.n	80032ba <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80032b2:	4a2e      	ldr	r2, [pc, #184]	@ (800336c <xTaskIncrementTick+0x15c>)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80032b8:	e02e      	b.n	8003318 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	3304      	adds	r3, #4
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff f838 	bl	8002334 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d004      	beq.n	80032d6 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	3318      	adds	r3, #24
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff f82f 	bl	8002334 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032da:	2201      	movs	r2, #1
 80032dc:	409a      	lsls	r2, r3
 80032de:	4b24      	ldr	r3, [pc, #144]	@ (8003370 <xTaskIncrementTick+0x160>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	4a22      	ldr	r2, [pc, #136]	@ (8003370 <xTaskIncrementTick+0x160>)
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003374 <xTaskIncrementTick+0x164>)
 80032f6:	441a      	add	r2, r3
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	3304      	adds	r3, #4
 80032fc:	4619      	mov	r1, r3
 80032fe:	4610      	mov	r0, r2
 8003300:	f7fe ffbb 	bl	800227a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003308:	4b1b      	ldr	r3, [pc, #108]	@ (8003378 <xTaskIncrementTick+0x168>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330e:	429a      	cmp	r2, r3
 8003310:	d3b9      	bcc.n	8003286 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8003312:	2301      	movs	r3, #1
 8003314:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003316:	e7b6      	b.n	8003286 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003318:	4b17      	ldr	r3, [pc, #92]	@ (8003378 <xTaskIncrementTick+0x168>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800331e:	4915      	ldr	r1, [pc, #84]	@ (8003374 <xTaskIncrementTick+0x164>)
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d901      	bls.n	8003334 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8003330:	2301      	movs	r3, #1
 8003332:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003334:	4b11      	ldr	r3, [pc, #68]	@ (800337c <xTaskIncrementTick+0x16c>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 800333c:	2301      	movs	r3, #1
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	e004      	b.n	800334c <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003342:	4b0f      	ldr	r3, [pc, #60]	@ (8003380 <xTaskIncrementTick+0x170>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3301      	adds	r3, #1
 8003348:	4a0d      	ldr	r2, [pc, #52]	@ (8003380 <xTaskIncrementTick+0x170>)
 800334a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800334c:	697b      	ldr	r3, [r7, #20]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	20000214 	.word	0x20000214
 800335c:	200001f0 	.word	0x200001f0
 8003360:	200001a4 	.word	0x200001a4
 8003364:	200001a8 	.word	0x200001a8
 8003368:	20000204 	.word	0x20000204
 800336c:	2000020c 	.word	0x2000020c
 8003370:	200001f4 	.word	0x200001f4
 8003374:	20000118 	.word	0x20000118
 8003378:	20000114 	.word	0x20000114
 800337c:	20000200 	.word	0x20000200
 8003380:	200001fc 	.word	0x200001fc

08003384 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800338a:	4b27      	ldr	r3, [pc, #156]	@ (8003428 <vTaskSwitchContext+0xa4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003392:	4b26      	ldr	r3, [pc, #152]	@ (800342c <vTaskSwitchContext+0xa8>)
 8003394:	2201      	movs	r2, #1
 8003396:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003398:	e040      	b.n	800341c <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800339a:	4b24      	ldr	r3, [pc, #144]	@ (800342c <vTaskSwitchContext+0xa8>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033a0:	4b23      	ldr	r3, [pc, #140]	@ (8003430 <vTaskSwitchContext+0xac>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	fab3 f383 	clz	r3, r3
 80033ac:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80033ae:	7afb      	ldrb	r3, [r7, #11]
 80033b0:	f1c3 031f 	rsb	r3, r3, #31
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	491f      	ldr	r1, [pc, #124]	@ (8003434 <vTaskSwitchContext+0xb0>)
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10b      	bne.n	80033e2 <vTaskSwitchContext+0x5e>
        __asm volatile
 80033ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ce:	f383 8811 	msr	BASEPRI, r3
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	f3bf 8f4f 	dsb	sy
 80033da:	607b      	str	r3, [r7, #4]
    }
 80033dc:	bf00      	nop
 80033de:	bf00      	nop
 80033e0:	e7fd      	b.n	80033de <vTaskSwitchContext+0x5a>
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	4613      	mov	r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	4a11      	ldr	r2, [pc, #68]	@ (8003434 <vTaskSwitchContext+0xb0>)
 80033ee:	4413      	add	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	605a      	str	r2, [r3, #4]
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	3308      	adds	r3, #8
 8003404:	429a      	cmp	r2, r3
 8003406:	d104      	bne.n	8003412 <vTaskSwitchContext+0x8e>
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	605a      	str	r2, [r3, #4]
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	4a07      	ldr	r2, [pc, #28]	@ (8003438 <vTaskSwitchContext+0xb4>)
 800341a:	6013      	str	r3, [r2, #0]
}
 800341c:	bf00      	nop
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	20000214 	.word	0x20000214
 800342c:	20000200 	.word	0x20000200
 8003430:	200001f4 	.word	0x200001f4
 8003434:	20000118 	.word	0x20000118
 8003438:	20000114 	.word	0x20000114

0800343c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10b      	bne.n	8003464 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800344c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003450:	f383 8811 	msr	BASEPRI, r3
 8003454:	f3bf 8f6f 	isb	sy
 8003458:	f3bf 8f4f 	dsb	sy
 800345c:	60fb      	str	r3, [r7, #12]
    }
 800345e:	bf00      	nop
 8003460:	bf00      	nop
 8003462:	e7fd      	b.n	8003460 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003464:	4b07      	ldr	r3, [pc, #28]	@ (8003484 <vTaskPlaceOnEventList+0x48>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	3318      	adds	r3, #24
 800346a:	4619      	mov	r1, r3
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f7fe ff28 	bl	80022c2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003472:	2101      	movs	r1, #1
 8003474:	6838      	ldr	r0, [r7, #0]
 8003476:	f000 fa6d 	bl	8003954 <prvAddCurrentTaskToDelayedList>
}
 800347a:	bf00      	nop
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000114 	.word	0x20000114

08003488 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10b      	bne.n	80034b2 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800349a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800349e:	f383 8811 	msr	BASEPRI, r3
 80034a2:	f3bf 8f6f 	isb	sy
 80034a6:	f3bf 8f4f 	dsb	sy
 80034aa:	617b      	str	r3, [r7, #20]
    }
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	e7fd      	b.n	80034ae <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80034b2:	4b0a      	ldr	r3, [pc, #40]	@ (80034dc <vTaskPlaceOnEventListRestricted+0x54>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	3318      	adds	r3, #24
 80034b8:	4619      	mov	r1, r3
 80034ba:	68f8      	ldr	r0, [r7, #12]
 80034bc:	f7fe fedd 	bl	800227a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d002      	beq.n	80034cc <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 80034c6:	f04f 33ff 	mov.w	r3, #4294967295
 80034ca:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	68b8      	ldr	r0, [r7, #8]
 80034d0:	f000 fa40 	bl	8003954 <prvAddCurrentTaskToDelayedList>
    }
 80034d4:	bf00      	nop
 80034d6:	3718      	adds	r7, #24
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	20000114 	.word	0x20000114

080034e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10b      	bne.n	800350e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80034f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034fa:	f383 8811 	msr	BASEPRI, r3
 80034fe:	f3bf 8f6f 	isb	sy
 8003502:	f3bf 8f4f 	dsb	sy
 8003506:	60fb      	str	r3, [r7, #12]
    }
 8003508:	bf00      	nop
 800350a:	bf00      	nop
 800350c:	e7fd      	b.n	800350a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	3318      	adds	r3, #24
 8003512:	4618      	mov	r0, r3
 8003514:	f7fe ff0e 	bl	8002334 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003518:	4b1d      	ldr	r3, [pc, #116]	@ (8003590 <xTaskRemoveFromEventList+0xb0>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d11c      	bne.n	800355a <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	3304      	adds	r3, #4
 8003524:	4618      	mov	r0, r3
 8003526:	f7fe ff05 	bl	8002334 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352e:	2201      	movs	r2, #1
 8003530:	409a      	lsls	r2, r3
 8003532:	4b18      	ldr	r3, [pc, #96]	@ (8003594 <xTaskRemoveFromEventList+0xb4>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4313      	orrs	r3, r2
 8003538:	4a16      	ldr	r2, [pc, #88]	@ (8003594 <xTaskRemoveFromEventList+0xb4>)
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4a13      	ldr	r2, [pc, #76]	@ (8003598 <xTaskRemoveFromEventList+0xb8>)
 800354a:	441a      	add	r2, r3
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	3304      	adds	r3, #4
 8003550:	4619      	mov	r1, r3
 8003552:	4610      	mov	r0, r2
 8003554:	f7fe fe91 	bl	800227a <vListInsertEnd>
 8003558:	e005      	b.n	8003566 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	3318      	adds	r3, #24
 800355e:	4619      	mov	r1, r3
 8003560:	480e      	ldr	r0, [pc, #56]	@ (800359c <xTaskRemoveFromEventList+0xbc>)
 8003562:	f7fe fe8a 	bl	800227a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800356a:	4b0d      	ldr	r3, [pc, #52]	@ (80035a0 <xTaskRemoveFromEventList+0xc0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003570:	429a      	cmp	r2, r3
 8003572:	d905      	bls.n	8003580 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003574:	2301      	movs	r3, #1
 8003576:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003578:	4b0a      	ldr	r3, [pc, #40]	@ (80035a4 <xTaskRemoveFromEventList+0xc4>)
 800357a:	2201      	movs	r2, #1
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	e001      	b.n	8003584 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8003580:	2300      	movs	r3, #0
 8003582:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003584:	697b      	ldr	r3, [r7, #20]
}
 8003586:	4618      	mov	r0, r3
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20000214 	.word	0x20000214
 8003594:	200001f4 	.word	0x200001f4
 8003598:	20000118 	.word	0x20000118
 800359c:	200001ac 	.word	0x200001ac
 80035a0:	20000114 	.word	0x20000114
 80035a4:	20000200 	.word	0x20000200

080035a8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <vTaskInternalSetTimeOutState+0x24>)
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <vTaskInternalSetTimeOutState+0x28>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	605a      	str	r2, [r3, #4]
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	20000204 	.word	0x20000204
 80035d0:	200001f0 	.word	0x200001f0

080035d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b088      	sub	sp, #32
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10b      	bne.n	80035fc <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80035e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035e8:	f383 8811 	msr	BASEPRI, r3
 80035ec:	f3bf 8f6f 	isb	sy
 80035f0:	f3bf 8f4f 	dsb	sy
 80035f4:	613b      	str	r3, [r7, #16]
    }
 80035f6:	bf00      	nop
 80035f8:	bf00      	nop
 80035fa:	e7fd      	b.n	80035f8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10b      	bne.n	800361a <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8003602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003606:	f383 8811 	msr	BASEPRI, r3
 800360a:	f3bf 8f6f 	isb	sy
 800360e:	f3bf 8f4f 	dsb	sy
 8003612:	60fb      	str	r3, [r7, #12]
    }
 8003614:	bf00      	nop
 8003616:	bf00      	nop
 8003618:	e7fd      	b.n	8003616 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800361a:	f000 fe4f 	bl	80042bc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800361e:	4b1f      	ldr	r3, [pc, #124]	@ (800369c <xTaskCheckForTimeOut+0xc8>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003636:	d102      	bne.n	800363e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003638:	2300      	movs	r3, #0
 800363a:	61fb      	str	r3, [r7, #28]
 800363c:	e026      	b.n	800368c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	4b17      	ldr	r3, [pc, #92]	@ (80036a0 <xTaskCheckForTimeOut+0xcc>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	429a      	cmp	r2, r3
 8003648:	d00a      	beq.n	8003660 <xTaskCheckForTimeOut+0x8c>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	429a      	cmp	r2, r3
 8003652:	d305      	bcc.n	8003660 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003654:	2301      	movs	r3, #1
 8003656:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2200      	movs	r2, #0
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	e015      	b.n	800368c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	429a      	cmp	r2, r3
 8003668:	d20b      	bcs.n	8003682 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	1ad2      	subs	r2, r2, r3
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff ff96 	bl	80035a8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800367c:	2300      	movs	r3, #0
 800367e:	61fb      	str	r3, [r7, #28]
 8003680:	e004      	b.n	800368c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003688:	2301      	movs	r3, #1
 800368a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800368c:	f000 fe48 	bl	8004320 <vPortExitCritical>

    return xReturn;
 8003690:	69fb      	ldr	r3, [r7, #28]
}
 8003692:	4618      	mov	r0, r3
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	200001f0 	.word	0x200001f0
 80036a0:	20000204 	.word	0x20000204

080036a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80036a8:	4b03      	ldr	r3, [pc, #12]	@ (80036b8 <vTaskMissedYield+0x14>)
 80036aa:	2201      	movs	r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
}
 80036ae:	bf00      	nop
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	20000200 	.word	0x20000200

080036bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80036c4:	f000 f852 	bl	800376c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80036c8:	4b06      	ldr	r3, [pc, #24]	@ (80036e4 <prvIdleTask+0x28>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d9f9      	bls.n	80036c4 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80036d0:	4b05      	ldr	r3, [pc, #20]	@ (80036e8 <prvIdleTask+0x2c>)
 80036d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	f3bf 8f4f 	dsb	sy
 80036dc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80036e0:	e7f0      	b.n	80036c4 <prvIdleTask+0x8>
 80036e2:	bf00      	nop
 80036e4:	20000118 	.word	0x20000118
 80036e8:	e000ed04 	.word	0xe000ed04

080036ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036f2:	2300      	movs	r3, #0
 80036f4:	607b      	str	r3, [r7, #4]
 80036f6:	e00c      	b.n	8003712 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4a12      	ldr	r2, [pc, #72]	@ (800374c <prvInitialiseTaskLists+0x60>)
 8003704:	4413      	add	r3, r2
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe fd8a 	bl	8002220 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3301      	adds	r3, #1
 8003710:	607b      	str	r3, [r7, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b04      	cmp	r3, #4
 8003716:	d9ef      	bls.n	80036f8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003718:	480d      	ldr	r0, [pc, #52]	@ (8003750 <prvInitialiseTaskLists+0x64>)
 800371a:	f7fe fd81 	bl	8002220 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800371e:	480d      	ldr	r0, [pc, #52]	@ (8003754 <prvInitialiseTaskLists+0x68>)
 8003720:	f7fe fd7e 	bl	8002220 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003724:	480c      	ldr	r0, [pc, #48]	@ (8003758 <prvInitialiseTaskLists+0x6c>)
 8003726:	f7fe fd7b 	bl	8002220 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800372a:	480c      	ldr	r0, [pc, #48]	@ (800375c <prvInitialiseTaskLists+0x70>)
 800372c:	f7fe fd78 	bl	8002220 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003730:	480b      	ldr	r0, [pc, #44]	@ (8003760 <prvInitialiseTaskLists+0x74>)
 8003732:	f7fe fd75 	bl	8002220 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003736:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <prvInitialiseTaskLists+0x78>)
 8003738:	4a05      	ldr	r2, [pc, #20]	@ (8003750 <prvInitialiseTaskLists+0x64>)
 800373a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800373c:	4b0a      	ldr	r3, [pc, #40]	@ (8003768 <prvInitialiseTaskLists+0x7c>)
 800373e:	4a05      	ldr	r2, [pc, #20]	@ (8003754 <prvInitialiseTaskLists+0x68>)
 8003740:	601a      	str	r2, [r3, #0]
}
 8003742:	bf00      	nop
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20000118 	.word	0x20000118
 8003750:	2000017c 	.word	0x2000017c
 8003754:	20000190 	.word	0x20000190
 8003758:	200001ac 	.word	0x200001ac
 800375c:	200001c0 	.word	0x200001c0
 8003760:	200001d8 	.word	0x200001d8
 8003764:	200001a4 	.word	0x200001a4
 8003768:	200001a8 	.word	0x200001a8

0800376c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003772:	e019      	b.n	80037a8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003774:	f000 fda2 	bl	80042bc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003778:	4b10      	ldr	r3, [pc, #64]	@ (80037bc <prvCheckTasksWaitingTermination+0x50>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3304      	adds	r3, #4
 8003784:	4618      	mov	r0, r3
 8003786:	f7fe fdd5 	bl	8002334 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800378a:	4b0d      	ldr	r3, [pc, #52]	@ (80037c0 <prvCheckTasksWaitingTermination+0x54>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	3b01      	subs	r3, #1
 8003790:	4a0b      	ldr	r2, [pc, #44]	@ (80037c0 <prvCheckTasksWaitingTermination+0x54>)
 8003792:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003794:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <prvCheckTasksWaitingTermination+0x58>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	3b01      	subs	r3, #1
 800379a:	4a0a      	ldr	r2, [pc, #40]	@ (80037c4 <prvCheckTasksWaitingTermination+0x58>)
 800379c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800379e:	f000 fdbf 	bl	8004320 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f810 	bl	80037c8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037a8:	4b06      	ldr	r3, [pc, #24]	@ (80037c4 <prvCheckTasksWaitingTermination+0x58>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e1      	bne.n	8003774 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80037b0:	bf00      	nop
 80037b2:	bf00      	nop
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	200001c0 	.word	0x200001c0
 80037c0:	200001ec 	.word	0x200001ec
 80037c4:	200001d4 	.word	0x200001d4

080037c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 ff7d 	bl	80046d4 <vPortFree>
                vPortFree( pxTCB );
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 ff7a 	bl	80046d4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80037e0:	bf00      	nop
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <prvResetNextTaskUnblockTime+0x30>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d104      	bne.n	8003800 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80037f6:	4b09      	ldr	r3, [pc, #36]	@ (800381c <prvResetNextTaskUnblockTime+0x34>)
 80037f8:	f04f 32ff 	mov.w	r2, #4294967295
 80037fc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80037fe:	e005      	b.n	800380c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003800:	4b05      	ldr	r3, [pc, #20]	@ (8003818 <prvResetNextTaskUnblockTime+0x30>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a04      	ldr	r2, [pc, #16]	@ (800381c <prvResetNextTaskUnblockTime+0x34>)
 800380a:	6013      	str	r3, [r2, #0]
}
 800380c:	bf00      	nop
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	200001a4 	.word	0x200001a4
 800381c:	2000020c 	.word	0x2000020c

08003820 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003826:	4b0b      	ldr	r3, [pc, #44]	@ (8003854 <xTaskGetSchedulerState+0x34>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d102      	bne.n	8003834 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800382e:	2301      	movs	r3, #1
 8003830:	607b      	str	r3, [r7, #4]
 8003832:	e008      	b.n	8003846 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003834:	4b08      	ldr	r3, [pc, #32]	@ (8003858 <xTaskGetSchedulerState+0x38>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800383c:	2302      	movs	r3, #2
 800383e:	607b      	str	r3, [r7, #4]
 8003840:	e001      	b.n	8003846 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003842:	2300      	movs	r3, #0
 8003844:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003846:	687b      	ldr	r3, [r7, #4]
    }
 8003848:	4618      	mov	r0, r3
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	200001f8 	.word	0x200001f8
 8003858:	20000214 	.word	0x20000214

0800385c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d065      	beq.n	800393e <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003872:	4b35      	ldr	r3, [pc, #212]	@ (8003948 <xTaskPriorityDisinherit+0xec>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	429a      	cmp	r2, r3
 800387a:	d00b      	beq.n	8003894 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 800387c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003880:	f383 8811 	msr	BASEPRI, r3
 8003884:	f3bf 8f6f 	isb	sy
 8003888:	f3bf 8f4f 	dsb	sy
 800388c:	60fb      	str	r3, [r7, #12]
    }
 800388e:	bf00      	nop
 8003890:	bf00      	nop
 8003892:	e7fd      	b.n	8003890 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10b      	bne.n	80038b4 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 800389c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a0:	f383 8811 	msr	BASEPRI, r3
 80038a4:	f3bf 8f6f 	isb	sy
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	60bb      	str	r3, [r7, #8]
    }
 80038ae:	bf00      	nop
 80038b0:	bf00      	nop
 80038b2:	e7fd      	b.n	80038b0 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038b8:	1e5a      	subs	r2, r3, #1
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d039      	beq.n	800393e <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d135      	bne.n	800393e <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fe fd2c 	bl	8002334 <uxListRemove>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10a      	bne.n	80038f8 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e6:	2201      	movs	r2, #1
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	43da      	mvns	r2, r3
 80038ee:	4b17      	ldr	r3, [pc, #92]	@ (800394c <xTaskPriorityDisinherit+0xf0>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4013      	ands	r3, r2
 80038f4:	4a15      	ldr	r2, [pc, #84]	@ (800394c <xTaskPriorityDisinherit+0xf0>)
 80038f6:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	f1c3 0205 	rsb	r2, r3, #5
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003910:	2201      	movs	r2, #1
 8003912:	409a      	lsls	r2, r3
 8003914:	4b0d      	ldr	r3, [pc, #52]	@ (800394c <xTaskPriorityDisinherit+0xf0>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4313      	orrs	r3, r2
 800391a:	4a0c      	ldr	r2, [pc, #48]	@ (800394c <xTaskPriorityDisinherit+0xf0>)
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003922:	4613      	mov	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4413      	add	r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	4a09      	ldr	r2, [pc, #36]	@ (8003950 <xTaskPriorityDisinherit+0xf4>)
 800392c:	441a      	add	r2, r3
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	3304      	adds	r3, #4
 8003932:	4619      	mov	r1, r3
 8003934:	4610      	mov	r0, r2
 8003936:	f7fe fca0 	bl	800227a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800393a:	2301      	movs	r3, #1
 800393c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800393e:	697b      	ldr	r3, [r7, #20]
    }
 8003940:	4618      	mov	r0, r3
 8003942:	3718      	adds	r7, #24
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	20000114 	.word	0x20000114
 800394c:	200001f4 	.word	0x200001f4
 8003950:	20000118 	.word	0x20000118

08003954 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800395e:	4b29      	ldr	r3, [pc, #164]	@ (8003a04 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003964:	4b28      	ldr	r3, [pc, #160]	@ (8003a08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3304      	adds	r3, #4
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fce2 	bl	8002334 <uxListRemove>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10b      	bne.n	800398e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003976:	4b24      	ldr	r3, [pc, #144]	@ (8003a08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397c:	2201      	movs	r2, #1
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43da      	mvns	r2, r3
 8003984:	4b21      	ldr	r3, [pc, #132]	@ (8003a0c <prvAddCurrentTaskToDelayedList+0xb8>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4013      	ands	r3, r2
 800398a:	4a20      	ldr	r2, [pc, #128]	@ (8003a0c <prvAddCurrentTaskToDelayedList+0xb8>)
 800398c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003994:	d10a      	bne.n	80039ac <prvAddCurrentTaskToDelayedList+0x58>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d007      	beq.n	80039ac <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800399c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	3304      	adds	r3, #4
 80039a2:	4619      	mov	r1, r3
 80039a4:	481a      	ldr	r0, [pc, #104]	@ (8003a10 <prvAddCurrentTaskToDelayedList+0xbc>)
 80039a6:	f7fe fc68 	bl	800227a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80039aa:	e026      	b.n	80039fa <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4413      	add	r3, r2
 80039b2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80039b4:	4b14      	ldr	r3, [pc, #80]	@ (8003a08 <prvAddCurrentTaskToDelayedList+0xb4>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d209      	bcs.n	80039d8 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039c4:	4b13      	ldr	r3, [pc, #76]	@ (8003a14 <prvAddCurrentTaskToDelayedList+0xc0>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a08 <prvAddCurrentTaskToDelayedList+0xb4>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	3304      	adds	r3, #4
 80039ce:	4619      	mov	r1, r3
 80039d0:	4610      	mov	r0, r2
 80039d2:	f7fe fc76 	bl	80022c2 <vListInsert>
}
 80039d6:	e010      	b.n	80039fa <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a18 <prvAddCurrentTaskToDelayedList+0xc4>)
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003a08 <prvAddCurrentTaskToDelayedList+0xb4>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3304      	adds	r3, #4
 80039e2:	4619      	mov	r1, r3
 80039e4:	4610      	mov	r0, r2
 80039e6:	f7fe fc6c 	bl	80022c2 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80039ea:	4b0c      	ldr	r3, [pc, #48]	@ (8003a1c <prvAddCurrentTaskToDelayedList+0xc8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d202      	bcs.n	80039fa <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80039f4:	4a09      	ldr	r2, [pc, #36]	@ (8003a1c <prvAddCurrentTaskToDelayedList+0xc8>)
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	6013      	str	r3, [r2, #0]
}
 80039fa:	bf00      	nop
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	200001f0 	.word	0x200001f0
 8003a08:	20000114 	.word	0x20000114
 8003a0c:	200001f4 	.word	0x200001f4
 8003a10:	200001d8 	.word	0x200001d8
 8003a14:	200001a8 	.word	0x200001a8
 8003a18:	200001a4 	.word	0x200001a4
 8003a1c:	2000020c 	.word	0x2000020c

08003a20 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003a26:	2300      	movs	r3, #0
 8003a28:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003a2a:	f000 fae1 	bl	8003ff0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003a2e:	4b12      	ldr	r3, [pc, #72]	@ (8003a78 <xTimerCreateTimerTask+0x58>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00b      	beq.n	8003a4e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003a36:	4b11      	ldr	r3, [pc, #68]	@ (8003a7c <xTimerCreateTimerTask+0x5c>)
 8003a38:	9301      	str	r3, [sp, #4]
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	9300      	str	r3, [sp, #0]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003a44:	490e      	ldr	r1, [pc, #56]	@ (8003a80 <xTimerCreateTimerTask+0x60>)
 8003a46:	480f      	ldr	r0, [pc, #60]	@ (8003a84 <xTimerCreateTimerTask+0x64>)
 8003a48:	f7ff f98e 	bl	8002d68 <xTaskCreate>
 8003a4c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10b      	bne.n	8003a6c <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	f3bf 8f4f 	dsb	sy
 8003a64:	603b      	str	r3, [r7, #0]
    }
 8003a66:	bf00      	nop
 8003a68:	bf00      	nop
 8003a6a:	e7fd      	b.n	8003a68 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003a6c:	687b      	ldr	r3, [r7, #4]
    }
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000248 	.word	0x20000248
 8003a7c:	2000024c 	.word	0x2000024c
 8003a80:	080052f8 	.word	0x080052f8
 8003a84:	08003bc1 	.word	0x08003bc1

08003a88 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08a      	sub	sp, #40	@ 0x28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
 8003a94:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10b      	bne.n	8003ab8 <xTimerGenericCommand+0x30>
        __asm volatile
 8003aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa4:	f383 8811 	msr	BASEPRI, r3
 8003aa8:	f3bf 8f6f 	isb	sy
 8003aac:	f3bf 8f4f 	dsb	sy
 8003ab0:	623b      	str	r3, [r7, #32]
    }
 8003ab2:	bf00      	nop
 8003ab4:	bf00      	nop
 8003ab6:	e7fd      	b.n	8003ab4 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003ab8:	4b19      	ldr	r3, [pc, #100]	@ (8003b20 <xTimerGenericCommand+0x98>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d02a      	beq.n	8003b16 <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b05      	cmp	r3, #5
 8003ad0:	dc18      	bgt.n	8003b04 <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003ad2:	f7ff fea5 	bl	8003820 <xTaskGetSchedulerState>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d109      	bne.n	8003af0 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003adc:	4b10      	ldr	r3, [pc, #64]	@ (8003b20 <xTimerGenericCommand+0x98>)
 8003ade:	6818      	ldr	r0, [r3, #0]
 8003ae0:	f107 0114 	add.w	r1, r7, #20
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae8:	f7fe fd3e 	bl	8002568 <xQueueGenericSend>
 8003aec:	6278      	str	r0, [r7, #36]	@ 0x24
 8003aee:	e012      	b.n	8003b16 <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003af0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b20 <xTimerGenericCommand+0x98>)
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	f107 0114 	add.w	r1, r7, #20
 8003af8:	2300      	movs	r3, #0
 8003afa:	2200      	movs	r2, #0
 8003afc:	f7fe fd34 	bl	8002568 <xQueueGenericSend>
 8003b00:	6278      	str	r0, [r7, #36]	@ 0x24
 8003b02:	e008      	b.n	8003b16 <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003b04:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <xTimerGenericCommand+0x98>)
 8003b06:	6818      	ldr	r0, [r3, #0]
 8003b08:	f107 0114 	add.w	r1, r7, #20
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	f7fe fe2c 	bl	800276c <xQueueGenericSendFromISR>
 8003b14:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3728      	adds	r7, #40	@ 0x28
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	20000248 	.word	0x20000248

08003b24 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b2e:	4b23      	ldr	r3, [pc, #140]	@ (8003bbc <prvProcessExpiredTimer+0x98>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fe fbf9 	bl	8002334 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d023      	beq.n	8003b98 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	699a      	ldr	r2, [r3, #24]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	18d1      	adds	r1, r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	6978      	ldr	r0, [r7, #20]
 8003b5e:	f000 f8d5 	bl	8003d0c <prvInsertTimerInActiveList>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d020      	beq.n	8003baa <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b68:	2300      	movs	r3, #0
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	2100      	movs	r1, #0
 8003b72:	6978      	ldr	r0, [r7, #20]
 8003b74:	f7ff ff88 	bl	8003a88 <xTimerGenericCommand>
 8003b78:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d114      	bne.n	8003baa <prvProcessExpiredTimer+0x86>
        __asm volatile
 8003b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b84:	f383 8811 	msr	BASEPRI, r3
 8003b88:	f3bf 8f6f 	isb	sy
 8003b8c:	f3bf 8f4f 	dsb	sy
 8003b90:	60fb      	str	r3, [r7, #12]
    }
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
 8003b96:	e7fd      	b.n	8003b94 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b9e:	f023 0301 	bic.w	r3, r3, #1
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	6978      	ldr	r0, [r7, #20]
 8003bb0:	4798      	blx	r3
    }
 8003bb2:	bf00      	nop
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000240 	.word	0x20000240

08003bc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003bc8:	f107 0308 	add.w	r3, r7, #8
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f000 f859 	bl	8003c84 <prvGetNextExpireTime>
 8003bd2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f805 	bl	8003be8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003bde:	f000 f8d7 	bl	8003d90 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003be2:	bf00      	nop
 8003be4:	e7f0      	b.n	8003bc8 <prvTimerTask+0x8>
	...

08003be8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003bf2:	f7ff fa51 	bl	8003098 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003bf6:	f107 0308 	add.w	r3, r7, #8
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 f866 	bl	8003ccc <prvSampleTimeNow>
 8003c00:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d130      	bne.n	8003c6a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10a      	bne.n	8003c24 <prvProcessTimerOrBlockTask+0x3c>
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d806      	bhi.n	8003c24 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003c16:	f7ff fa4d 	bl	80030b4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003c1a:	68f9      	ldr	r1, [r7, #12]
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7ff ff81 	bl	8003b24 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003c22:	e024      	b.n	8003c6e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d008      	beq.n	8003c3c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003c2a:	4b13      	ldr	r3, [pc, #76]	@ (8003c78 <prvProcessTimerOrBlockTask+0x90>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <prvProcessTimerOrBlockTask+0x50>
 8003c34:	2301      	movs	r3, #1
 8003c36:	e000      	b.n	8003c3a <prvProcessTimerOrBlockTask+0x52>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c7c <prvProcessTimerOrBlockTask+0x94>)
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f7ff f859 	bl	8002d00 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003c4e:	f7ff fa31 	bl	80030b4 <xTaskResumeAll>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10a      	bne.n	8003c6e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003c58:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <prvProcessTimerOrBlockTask+0x98>)
 8003c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	f3bf 8f6f 	isb	sy
    }
 8003c68:	e001      	b.n	8003c6e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003c6a:	f7ff fa23 	bl	80030b4 <xTaskResumeAll>
    }
 8003c6e:	bf00      	nop
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	20000244 	.word	0x20000244
 8003c7c:	20000248 	.word	0x20000248
 8003c80:	e000ed04 	.word	0xe000ed04

08003c84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc8 <prvGetNextExpireTime+0x44>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <prvGetNextExpireTime+0x16>
 8003c96:	2201      	movs	r2, #1
 8003c98:	e000      	b.n	8003c9c <prvGetNextExpireTime+0x18>
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d105      	bne.n	8003cb4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ca8:	4b07      	ldr	r3, [pc, #28]	@ (8003cc8 <prvGetNextExpireTime+0x44>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	e001      	b.n	8003cb8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
    }
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	20000240 	.word	0x20000240

08003ccc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003cd4:	f7ff fa8c 	bl	80031f0 <xTaskGetTickCount>
 8003cd8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003cda:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <prvSampleTimeNow+0x3c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d205      	bcs.n	8003cf0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003ce4:	f000 f91e 	bl	8003f24 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e002      	b.n	8003cf6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003cf6:	4a04      	ldr	r2, [pc, #16]	@ (8003d08 <prvSampleTimeNow+0x3c>)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
    }
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000250 	.word	0x20000250

08003d0c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
 8003d18:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d812      	bhi.n	8003d58 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	1ad2      	subs	r2, r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d302      	bcc.n	8003d46 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003d40:	2301      	movs	r3, #1
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e01b      	b.n	8003d7e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003d46:	4b10      	ldr	r3, [pc, #64]	@ (8003d88 <prvInsertTimerInActiveList+0x7c>)
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f7fe fab6 	bl	80022c2 <vListInsert>
 8003d56:	e012      	b.n	8003d7e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d206      	bcs.n	8003d6e <prvInsertTimerInActiveList+0x62>
 8003d60:	68ba      	ldr	r2, [r7, #8]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d302      	bcc.n	8003d6e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	e007      	b.n	8003d7e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d6e:	4b07      	ldr	r3, [pc, #28]	@ (8003d8c <prvInsertTimerInActiveList+0x80>)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	3304      	adds	r3, #4
 8003d76:	4619      	mov	r1, r3
 8003d78:	4610      	mov	r0, r2
 8003d7a:	f7fe faa2 	bl	80022c2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003d7e:	697b      	ldr	r3, [r7, #20]
    }
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000244 	.word	0x20000244
 8003d8c:	20000240 	.word	0x20000240

08003d90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b08c      	sub	sp, #48	@ 0x30
 8003d94:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d96:	e0b2      	b.n	8003efe <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f2c0 80af 	blt.w	8003efe <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d004      	beq.n	8003db6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dae:	3304      	adds	r3, #4
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fe fabf 	bl	8002334 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003db6:	1d3b      	adds	r3, r7, #4
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff87 	bl	8003ccc <prvSampleTimeNow>
 8003dbe:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2b09      	cmp	r3, #9
 8003dc4:	f200 8098 	bhi.w	8003ef8 <prvProcessReceivedCommands+0x168>
 8003dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8003dd0 <prvProcessReceivedCommands+0x40>)
 8003dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dce:	bf00      	nop
 8003dd0:	08003df9 	.word	0x08003df9
 8003dd4:	08003df9 	.word	0x08003df9
 8003dd8:	08003df9 	.word	0x08003df9
 8003ddc:	08003e6f 	.word	0x08003e6f
 8003de0:	08003e83 	.word	0x08003e83
 8003de4:	08003ecf 	.word	0x08003ecf
 8003de8:	08003df9 	.word	0x08003df9
 8003dec:	08003df9 	.word	0x08003df9
 8003df0:	08003e6f 	.word	0x08003e6f
 8003df4:	08003e83 	.word	0x08003e83
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	18d1      	adds	r1, r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a3a      	ldr	r2, [r7, #32]
 8003e16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e18:	f7ff ff78 	bl	8003d0c <prvInsertTimerInActiveList>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d06c      	beq.n	8003efc <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e28:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d061      	beq.n	8003efc <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	441a      	add	r2, r3
 8003e40:	2300      	movs	r3, #0
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	2300      	movs	r3, #0
 8003e46:	2100      	movs	r1, #0
 8003e48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e4a:	f7ff fe1d 	bl	8003a88 <xTimerGenericCommand>
 8003e4e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d152      	bne.n	8003efc <prvProcessReceivedCommands+0x16c>
        __asm volatile
 8003e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	61bb      	str	r3, [r7, #24]
    }
 8003e68:	bf00      	nop
 8003e6a:	bf00      	nop
 8003e6c:	e7fd      	b.n	8003e6a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003e80:	e03d      	b.n	8003efe <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	b2da      	uxtb	r2, r3
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e98:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10b      	bne.n	8003eba <prvProcessReceivedCommands+0x12a>
        __asm volatile
 8003ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 8003eaa:	f3bf 8f6f 	isb	sy
 8003eae:	f3bf 8f4f 	dsb	sy
 8003eb2:	617b      	str	r3, [r7, #20]
    }
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	e7fd      	b.n	8003eb6 <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	699a      	ldr	r2, [r3, #24]
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	18d1      	adds	r1, r2, r3
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	6a3a      	ldr	r2, [r7, #32]
 8003ec6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ec8:	f7ff ff20 	bl	8003d0c <prvInsertTimerInActiveList>
                        break;
 8003ecc:	e017      	b.n	8003efe <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d103      	bne.n	8003ee4 <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 8003edc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ede:	f000 fbf9 	bl	80046d4 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003ee2:	e00c      	b.n	8003efe <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003eea:	f023 0301 	bic.w	r3, r3, #1
 8003eee:	b2da      	uxtb	r2, r3
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003ef6:	e002      	b.n	8003efe <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003ef8:	bf00      	nop
 8003efa:	e000      	b.n	8003efe <prvProcessReceivedCommands+0x16e>
                        break;
 8003efc:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003efe:	4b08      	ldr	r3, [pc, #32]	@ (8003f20 <prvProcessReceivedCommands+0x190>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f107 0108 	add.w	r1, r7, #8
 8003f06:	2200      	movs	r2, #0
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fe fcdd 	bl	80028c8 <xQueueReceive>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f47f af41 	bne.w	8003d98 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003f16:	bf00      	nop
 8003f18:	bf00      	nop
 8003f1a:	3728      	adds	r7, #40	@ 0x28
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	20000248 	.word	0x20000248

08003f24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f2a:	e049      	b.n	8003fc0 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8003fe8 <prvSwitchTimerLists+0xc4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f36:	4b2c      	ldr	r3, [pc, #176]	@ (8003fe8 <prvSwitchTimerLists+0xc4>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	3304      	adds	r3, #4
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe f9f5 	bl	8002334 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d02f      	beq.n	8003fc0 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	4413      	add	r3, r2
 8003f68:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d90e      	bls.n	8003f90 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe8 <prvSwitchTimerLists+0xc4>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3304      	adds	r3, #4
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f7fe f99a 	bl	80022c2 <vListInsert>
 8003f8e:	e017      	b.n	8003fc0 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f90:	2300      	movs	r3, #0
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	2300      	movs	r3, #0
 8003f96:	693a      	ldr	r2, [r7, #16]
 8003f98:	2100      	movs	r1, #0
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f7ff fd74 	bl	8003a88 <xTimerGenericCommand>
 8003fa0:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d10b      	bne.n	8003fc0 <prvSwitchTimerLists+0x9c>
        __asm volatile
 8003fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fac:	f383 8811 	msr	BASEPRI, r3
 8003fb0:	f3bf 8f6f 	isb	sy
 8003fb4:	f3bf 8f4f 	dsb	sy
 8003fb8:	603b      	str	r3, [r7, #0]
    }
 8003fba:	bf00      	nop
 8003fbc:	bf00      	nop
 8003fbe:	e7fd      	b.n	8003fbc <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fc0:	4b09      	ldr	r3, [pc, #36]	@ (8003fe8 <prvSwitchTimerLists+0xc4>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1b0      	bne.n	8003f2c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003fca:	4b07      	ldr	r3, [pc, #28]	@ (8003fe8 <prvSwitchTimerLists+0xc4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003fd0:	4b06      	ldr	r3, [pc, #24]	@ (8003fec <prvSwitchTimerLists+0xc8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a04      	ldr	r2, [pc, #16]	@ (8003fe8 <prvSwitchTimerLists+0xc4>)
 8003fd6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003fd8:	4a04      	ldr	r2, [pc, #16]	@ (8003fec <prvSwitchTimerLists+0xc8>)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	6013      	str	r3, [r2, #0]
    }
 8003fde:	bf00      	nop
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000240 	.word	0x20000240
 8003fec:	20000244 	.word	0x20000244

08003ff0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003ff4:	f000 f962 	bl	80042bc <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003ff8:	4b12      	ldr	r3, [pc, #72]	@ (8004044 <prvCheckForValidListAndQueue+0x54>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d11d      	bne.n	800403c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004000:	4811      	ldr	r0, [pc, #68]	@ (8004048 <prvCheckForValidListAndQueue+0x58>)
 8004002:	f7fe f90d 	bl	8002220 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004006:	4811      	ldr	r0, [pc, #68]	@ (800404c <prvCheckForValidListAndQueue+0x5c>)
 8004008:	f7fe f90a 	bl	8002220 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800400c:	4b10      	ldr	r3, [pc, #64]	@ (8004050 <prvCheckForValidListAndQueue+0x60>)
 800400e:	4a0e      	ldr	r2, [pc, #56]	@ (8004048 <prvCheckForValidListAndQueue+0x58>)
 8004010:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004012:	4b10      	ldr	r3, [pc, #64]	@ (8004054 <prvCheckForValidListAndQueue+0x64>)
 8004014:	4a0d      	ldr	r2, [pc, #52]	@ (800404c <prvCheckForValidListAndQueue+0x5c>)
 8004016:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004018:	2200      	movs	r2, #0
 800401a:	210c      	movs	r1, #12
 800401c:	200a      	movs	r0, #10
 800401e:	f7fe fa1d 	bl	800245c <xQueueGenericCreate>
 8004022:	4603      	mov	r3, r0
 8004024:	4a07      	ldr	r2, [pc, #28]	@ (8004044 <prvCheckForValidListAndQueue+0x54>)
 8004026:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004028:	4b06      	ldr	r3, [pc, #24]	@ (8004044 <prvCheckForValidListAndQueue+0x54>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d005      	beq.n	800403c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004030:	4b04      	ldr	r3, [pc, #16]	@ (8004044 <prvCheckForValidListAndQueue+0x54>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4908      	ldr	r1, [pc, #32]	@ (8004058 <prvCheckForValidListAndQueue+0x68>)
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe fe38 	bl	8002cac <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800403c:	f000 f970 	bl	8004320 <vPortExitCritical>
    }
 8004040:	bf00      	nop
 8004042:	bd80      	pop	{r7, pc}
 8004044:	20000248 	.word	0x20000248
 8004048:	20000218 	.word	0x20000218
 800404c:	2000022c 	.word	0x2000022c
 8004050:	20000240 	.word	0x20000240
 8004054:	20000244 	.word	0x20000244
 8004058:	08005300 	.word	0x08005300

0800405c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	3b04      	subs	r3, #4
 800406c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004074:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	3b04      	subs	r3, #4
 800407a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f023 0201 	bic.w	r2, r3, #1
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3b04      	subs	r3, #4
 800408a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800408c:	4a0c      	ldr	r2, [pc, #48]	@ (80040c0 <pxPortInitialiseStack+0x64>)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	3b14      	subs	r3, #20
 8004096:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	3b04      	subs	r3, #4
 80040a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f06f 0202 	mvn.w	r2, #2
 80040aa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	3b20      	subs	r3, #32
 80040b0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80040b2:	68fb      	ldr	r3, [r7, #12]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	080040c5 	.word	0x080040c5

080040c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80040ca:	2300      	movs	r3, #0
 80040cc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80040ce:	4b13      	ldr	r3, [pc, #76]	@ (800411c <prvTaskExitError+0x58>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d00b      	beq.n	80040f0 <prvTaskExitError+0x2c>
        __asm volatile
 80040d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	60fb      	str	r3, [r7, #12]
    }
 80040ea:	bf00      	nop
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <prvTaskExitError+0x28>
        __asm volatile
 80040f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f4:	f383 8811 	msr	BASEPRI, r3
 80040f8:	f3bf 8f6f 	isb	sy
 80040fc:	f3bf 8f4f 	dsb	sy
 8004100:	60bb      	str	r3, [r7, #8]
    }
 8004102:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004104:	bf00      	nop
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0fc      	beq.n	8004106 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	3714      	adds	r7, #20
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	2000000c 	.word	0x2000000c

08004120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004120:	4b07      	ldr	r3, [pc, #28]	@ (8004140 <pxCurrentTCBConst2>)
 8004122:	6819      	ldr	r1, [r3, #0]
 8004124:	6808      	ldr	r0, [r1, #0]
 8004126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800412a:	f380 8809 	msr	PSP, r0
 800412e:	f3bf 8f6f 	isb	sy
 8004132:	f04f 0000 	mov.w	r0, #0
 8004136:	f380 8811 	msr	BASEPRI, r0
 800413a:	4770      	bx	lr
 800413c:	f3af 8000 	nop.w

08004140 <pxCurrentTCBConst2>:
 8004140:	20000114 	.word	0x20000114
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004144:	bf00      	nop
 8004146:	bf00      	nop

08004148 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004148:	4808      	ldr	r0, [pc, #32]	@ (800416c <prvPortStartFirstTask+0x24>)
 800414a:	6800      	ldr	r0, [r0, #0]
 800414c:	6800      	ldr	r0, [r0, #0]
 800414e:	f380 8808 	msr	MSP, r0
 8004152:	f04f 0000 	mov.w	r0, #0
 8004156:	f380 8814 	msr	CONTROL, r0
 800415a:	b662      	cpsie	i
 800415c:	b661      	cpsie	f
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	f3bf 8f6f 	isb	sy
 8004166:	df00      	svc	0
 8004168:	bf00      	nop
 800416a:	0000      	.short	0x0000
 800416c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop

08004174 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800417a:	4b47      	ldr	r3, [pc, #284]	@ (8004298 <xPortStartScheduler+0x124>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a47      	ldr	r2, [pc, #284]	@ (800429c <xPortStartScheduler+0x128>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d10b      	bne.n	800419c <xPortStartScheduler+0x28>
        __asm volatile
 8004184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	60fb      	str	r3, [r7, #12]
    }
 8004196:	bf00      	nop
 8004198:	bf00      	nop
 800419a:	e7fd      	b.n	8004198 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800419c:	4b3e      	ldr	r3, [pc, #248]	@ (8004298 <xPortStartScheduler+0x124>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a3f      	ldr	r2, [pc, #252]	@ (80042a0 <xPortStartScheduler+0x12c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d10b      	bne.n	80041be <xPortStartScheduler+0x4a>
        __asm volatile
 80041a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041aa:	f383 8811 	msr	BASEPRI, r3
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	f3bf 8f4f 	dsb	sy
 80041b6:	613b      	str	r3, [r7, #16]
    }
 80041b8:	bf00      	nop
 80041ba:	bf00      	nop
 80041bc:	e7fd      	b.n	80041ba <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80041be:	4b39      	ldr	r3, [pc, #228]	@ (80042a4 <xPortStartScheduler+0x130>)
 80041c0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	22ff      	movs	r2, #255	@ 0xff
 80041ce:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80041d8:	78fb      	ldrb	r3, [r7, #3]
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4b31      	ldr	r3, [pc, #196]	@ (80042a8 <xPortStartScheduler+0x134>)
 80041e4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80041e6:	4b31      	ldr	r3, [pc, #196]	@ (80042ac <xPortStartScheduler+0x138>)
 80041e8:	2207      	movs	r2, #7
 80041ea:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041ec:	e009      	b.n	8004202 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80041ee:	4b2f      	ldr	r3, [pc, #188]	@ (80042ac <xPortStartScheduler+0x138>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	4a2d      	ldr	r2, [pc, #180]	@ (80042ac <xPortStartScheduler+0x138>)
 80041f6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80041f8:	78fb      	ldrb	r3, [r7, #3]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004202:	78fb      	ldrb	r3, [r7, #3]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800420a:	2b80      	cmp	r3, #128	@ 0x80
 800420c:	d0ef      	beq.n	80041ee <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800420e:	4b27      	ldr	r3, [pc, #156]	@ (80042ac <xPortStartScheduler+0x138>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f1c3 0307 	rsb	r3, r3, #7
 8004216:	2b04      	cmp	r3, #4
 8004218:	d00b      	beq.n	8004232 <xPortStartScheduler+0xbe>
        __asm volatile
 800421a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800421e:	f383 8811 	msr	BASEPRI, r3
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	f3bf 8f4f 	dsb	sy
 800422a:	60bb      	str	r3, [r7, #8]
    }
 800422c:	bf00      	nop
 800422e:	bf00      	nop
 8004230:	e7fd      	b.n	800422e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004232:	4b1e      	ldr	r3, [pc, #120]	@ (80042ac <xPortStartScheduler+0x138>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	021b      	lsls	r3, r3, #8
 8004238:	4a1c      	ldr	r2, [pc, #112]	@ (80042ac <xPortStartScheduler+0x138>)
 800423a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800423c:	4b1b      	ldr	r3, [pc, #108]	@ (80042ac <xPortStartScheduler+0x138>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004244:	4a19      	ldr	r2, [pc, #100]	@ (80042ac <xPortStartScheduler+0x138>)
 8004246:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004250:	4b17      	ldr	r3, [pc, #92]	@ (80042b0 <xPortStartScheduler+0x13c>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a16      	ldr	r2, [pc, #88]	@ (80042b0 <xPortStartScheduler+0x13c>)
 8004256:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800425a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800425c:	4b14      	ldr	r3, [pc, #80]	@ (80042b0 <xPortStartScheduler+0x13c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a13      	ldr	r2, [pc, #76]	@ (80042b0 <xPortStartScheduler+0x13c>)
 8004262:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004266:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004268:	f000 f8e0 	bl	800442c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800426c:	4b11      	ldr	r3, [pc, #68]	@ (80042b4 <xPortStartScheduler+0x140>)
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004272:	f000 f8ff 	bl	8004474 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004276:	4b10      	ldr	r3, [pc, #64]	@ (80042b8 <xPortStartScheduler+0x144>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a0f      	ldr	r2, [pc, #60]	@ (80042b8 <xPortStartScheduler+0x144>)
 800427c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004280:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004282:	f7ff ff61 	bl	8004148 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004286:	f7ff f87d 	bl	8003384 <vTaskSwitchContext>
    prvTaskExitError();
 800428a:	f7ff ff1b 	bl	80040c4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3718      	adds	r7, #24
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	e000ed00 	.word	0xe000ed00
 800429c:	410fc271 	.word	0x410fc271
 80042a0:	410fc270 	.word	0x410fc270
 80042a4:	e000e400 	.word	0xe000e400
 80042a8:	20000254 	.word	0x20000254
 80042ac:	20000258 	.word	0x20000258
 80042b0:	e000ed20 	.word	0xe000ed20
 80042b4:	2000000c 	.word	0x2000000c
 80042b8:	e000ef34 	.word	0xe000ef34

080042bc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
        __asm volatile
 80042c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	f3bf 8f4f 	dsb	sy
 80042d2:	607b      	str	r3, [r7, #4]
    }
 80042d4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80042d6:	4b10      	ldr	r3, [pc, #64]	@ (8004318 <vPortEnterCritical+0x5c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	3301      	adds	r3, #1
 80042dc:	4a0e      	ldr	r2, [pc, #56]	@ (8004318 <vPortEnterCritical+0x5c>)
 80042de:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80042e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004318 <vPortEnterCritical+0x5c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d110      	bne.n	800430a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80042e8:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <vPortEnterCritical+0x60>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00b      	beq.n	800430a <vPortEnterCritical+0x4e>
        __asm volatile
 80042f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042f6:	f383 8811 	msr	BASEPRI, r3
 80042fa:	f3bf 8f6f 	isb	sy
 80042fe:	f3bf 8f4f 	dsb	sy
 8004302:	603b      	str	r3, [r7, #0]
    }
 8004304:	bf00      	nop
 8004306:	bf00      	nop
 8004308:	e7fd      	b.n	8004306 <vPortEnterCritical+0x4a>
    }
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	2000000c 	.word	0x2000000c
 800431c:	e000ed04 	.word	0xe000ed04

08004320 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004326:	4b12      	ldr	r3, [pc, #72]	@ (8004370 <vPortExitCritical+0x50>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10b      	bne.n	8004346 <vPortExitCritical+0x26>
        __asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	607b      	str	r3, [r7, #4]
    }
 8004340:	bf00      	nop
 8004342:	bf00      	nop
 8004344:	e7fd      	b.n	8004342 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004346:	4b0a      	ldr	r3, [pc, #40]	@ (8004370 <vPortExitCritical+0x50>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	3b01      	subs	r3, #1
 800434c:	4a08      	ldr	r2, [pc, #32]	@ (8004370 <vPortExitCritical+0x50>)
 800434e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004350:	4b07      	ldr	r3, [pc, #28]	@ (8004370 <vPortExitCritical+0x50>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d105      	bne.n	8004364 <vPortExitCritical+0x44>
 8004358:	2300      	movs	r3, #0
 800435a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	f383 8811 	msr	BASEPRI, r3
    }
 8004362:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	2000000c 	.word	0x2000000c
	...

08004380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004380:	f3ef 8009 	mrs	r0, PSP
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	4b15      	ldr	r3, [pc, #84]	@ (80043e0 <pxCurrentTCBConst>)
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	f01e 0f10 	tst.w	lr, #16
 8004390:	bf08      	it	eq
 8004392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800439a:	6010      	str	r0, [r2, #0]
 800439c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80043a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80043a4:	f380 8811 	msr	BASEPRI, r0
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	f3bf 8f6f 	isb	sy
 80043b0:	f7fe ffe8 	bl	8003384 <vTaskSwitchContext>
 80043b4:	f04f 0000 	mov.w	r0, #0
 80043b8:	f380 8811 	msr	BASEPRI, r0
 80043bc:	bc09      	pop	{r0, r3}
 80043be:	6819      	ldr	r1, [r3, #0]
 80043c0:	6808      	ldr	r0, [r1, #0]
 80043c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043c6:	f01e 0f10 	tst.w	lr, #16
 80043ca:	bf08      	it	eq
 80043cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80043d0:	f380 8809 	msr	PSP, r0
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	f3af 8000 	nop.w

080043e0 <pxCurrentTCBConst>:
 80043e0:	20000114 	.word	0x20000114
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80043e4:	bf00      	nop
 80043e6:	bf00      	nop

080043e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
        __asm volatile
 80043ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f2:	f383 8811 	msr	BASEPRI, r3
 80043f6:	f3bf 8f6f 	isb	sy
 80043fa:	f3bf 8f4f 	dsb	sy
 80043fe:	607b      	str	r3, [r7, #4]
    }
 8004400:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004402:	f7fe ff05 	bl	8003210 <xTaskIncrementTick>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d003      	beq.n	8004414 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800440c:	4b06      	ldr	r3, [pc, #24]	@ (8004428 <SysTick_Handler+0x40>)
 800440e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004412:	601a      	str	r2, [r3, #0]
 8004414:	2300      	movs	r3, #0
 8004416:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	f383 8811 	msr	BASEPRI, r3
    }
 800441e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004420:	bf00      	nop
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	e000ed04 	.word	0xe000ed04

0800442c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004430:	4b0b      	ldr	r3, [pc, #44]	@ (8004460 <vPortSetupTimerInterrupt+0x34>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004436:	4b0b      	ldr	r3, [pc, #44]	@ (8004464 <vPortSetupTimerInterrupt+0x38>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800443c:	4b0a      	ldr	r3, [pc, #40]	@ (8004468 <vPortSetupTimerInterrupt+0x3c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a0a      	ldr	r2, [pc, #40]	@ (800446c <vPortSetupTimerInterrupt+0x40>)
 8004442:	fba2 2303 	umull	r2, r3, r2, r3
 8004446:	099b      	lsrs	r3, r3, #6
 8004448:	4a09      	ldr	r2, [pc, #36]	@ (8004470 <vPortSetupTimerInterrupt+0x44>)
 800444a:	3b01      	subs	r3, #1
 800444c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800444e:	4b04      	ldr	r3, [pc, #16]	@ (8004460 <vPortSetupTimerInterrupt+0x34>)
 8004450:	2207      	movs	r2, #7
 8004452:	601a      	str	r2, [r3, #0]
}
 8004454:	bf00      	nop
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	e000e010 	.word	0xe000e010
 8004464:	e000e018 	.word	0xe000e018
 8004468:	20000000 	.word	0x20000000
 800446c:	10624dd3 	.word	0x10624dd3
 8004470:	e000e014 	.word	0xe000e014

08004474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004474:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004484 <vPortEnableVFP+0x10>
 8004478:	6801      	ldr	r1, [r0, #0]
 800447a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800447e:	6001      	str	r1, [r0, #0]
 8004480:	4770      	bx	lr
 8004482:	0000      	.short	0x0000
 8004484:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004488:	bf00      	nop
 800448a:	bf00      	nop

0800448c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004492:	f3ef 8305 	mrs	r3, IPSR
 8004496:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b0f      	cmp	r3, #15
 800449c:	d915      	bls.n	80044ca <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800449e:	4a18      	ldr	r2, [pc, #96]	@ (8004500 <vPortValidateInterruptPriority+0x74>)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4413      	add	r3, r2
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80044a8:	4b16      	ldr	r3, [pc, #88]	@ (8004504 <vPortValidateInterruptPriority+0x78>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	7afa      	ldrb	r2, [r7, #11]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d20b      	bcs.n	80044ca <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 80044b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b6:	f383 8811 	msr	BASEPRI, r3
 80044ba:	f3bf 8f6f 	isb	sy
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	607b      	str	r3, [r7, #4]
    }
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	e7fd      	b.n	80044c6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80044ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004508 <vPortValidateInterruptPriority+0x7c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80044d2:	4b0e      	ldr	r3, [pc, #56]	@ (800450c <vPortValidateInterruptPriority+0x80>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d90b      	bls.n	80044f2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80044da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044de:	f383 8811 	msr	BASEPRI, r3
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	603b      	str	r3, [r7, #0]
    }
 80044ec:	bf00      	nop
 80044ee:	bf00      	nop
 80044f0:	e7fd      	b.n	80044ee <vPortValidateInterruptPriority+0x62>
    }
 80044f2:	bf00      	nop
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	e000e3f0 	.word	0xe000e3f0
 8004504:	20000254 	.word	0x20000254
 8004508:	e000ed0c 	.word	0xe000ed0c
 800450c:	20000258 	.word	0x20000258

08004510 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b08a      	sub	sp, #40	@ 0x28
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800451c:	f7fe fdbc 	bl	8003098 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004520:	4b66      	ldr	r3, [pc, #408]	@ (80046bc <pvPortMalloc+0x1ac>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004528:	f000 f938 	bl	800479c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800452c:	4b64      	ldr	r3, [pc, #400]	@ (80046c0 <pvPortMalloc+0x1b0>)
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4013      	ands	r3, r2
 8004534:	2b00      	cmp	r3, #0
 8004536:	f040 80a9 	bne.w	800468c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d02e      	beq.n	800459e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004540:	2208      	movs	r2, #8
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	429a      	cmp	r2, r3
 800454a:	d228      	bcs.n	800459e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800454c:	2208      	movs	r2, #8
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4413      	add	r3, r2
 8004552:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f003 0307 	and.w	r3, r3, #7
 800455a:	2b00      	cmp	r3, #0
 800455c:	d022      	beq.n	80045a4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f023 0307 	bic.w	r3, r3, #7
 8004564:	3308      	adds	r3, #8
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	429a      	cmp	r2, r3
 800456a:	d215      	bcs.n	8004598 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f023 0307 	bic.w	r3, r3, #7
 8004572:	3308      	adds	r3, #8
 8004574:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f003 0307 	and.w	r3, r3, #7
 800457c:	2b00      	cmp	r3, #0
 800457e:	d011      	beq.n	80045a4 <pvPortMalloc+0x94>
        __asm volatile
 8004580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	617b      	str	r3, [r7, #20]
    }
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	e7fd      	b.n	8004594 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004598:	2300      	movs	r3, #0
 800459a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800459c:	e002      	b.n	80045a4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800459e:	2300      	movs	r3, #0
 80045a0:	607b      	str	r3, [r7, #4]
 80045a2:	e000      	b.n	80045a6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045a4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d06f      	beq.n	800468c <pvPortMalloc+0x17c>
 80045ac:	4b45      	ldr	r3, [pc, #276]	@ (80046c4 <pvPortMalloc+0x1b4>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d86a      	bhi.n	800468c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80045b6:	4b44      	ldr	r3, [pc, #272]	@ (80046c8 <pvPortMalloc+0x1b8>)
 80045b8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80045ba:	4b43      	ldr	r3, [pc, #268]	@ (80046c8 <pvPortMalloc+0x1b8>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80045c0:	e004      	b.n	80045cc <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80045cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d903      	bls.n	80045de <pvPortMalloc+0xce>
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1f1      	bne.n	80045c2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80045de:	4b37      	ldr	r3, [pc, #220]	@ (80046bc <pvPortMalloc+0x1ac>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d051      	beq.n	800468c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2208      	movs	r2, #8
 80045ee:	4413      	add	r3, r2
 80045f0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	1ad2      	subs	r2, r2, r3
 8004602:	2308      	movs	r3, #8
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	429a      	cmp	r2, r3
 8004608:	d920      	bls.n	800464c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800460a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4413      	add	r3, r2
 8004610:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	f003 0307 	and.w	r3, r3, #7
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00b      	beq.n	8004634 <pvPortMalloc+0x124>
        __asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	613b      	str	r3, [r7, #16]
    }
 800462e:	bf00      	nop
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	685a      	ldr	r2, [r3, #4]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	1ad2      	subs	r2, r2, r3
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004646:	69b8      	ldr	r0, [r7, #24]
 8004648:	f000 f90a 	bl	8004860 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800464c:	4b1d      	ldr	r3, [pc, #116]	@ (80046c4 <pvPortMalloc+0x1b4>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	4a1b      	ldr	r2, [pc, #108]	@ (80046c4 <pvPortMalloc+0x1b4>)
 8004658:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800465a:	4b1a      	ldr	r3, [pc, #104]	@ (80046c4 <pvPortMalloc+0x1b4>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4b1b      	ldr	r3, [pc, #108]	@ (80046cc <pvPortMalloc+0x1bc>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	d203      	bcs.n	800466e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004666:	4b17      	ldr	r3, [pc, #92]	@ (80046c4 <pvPortMalloc+0x1b4>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a18      	ldr	r2, [pc, #96]	@ (80046cc <pvPortMalloc+0x1bc>)
 800466c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800466e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	4b13      	ldr	r3, [pc, #76]	@ (80046c0 <pvPortMalloc+0x1b0>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	431a      	orrs	r2, r3
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004682:	4b13      	ldr	r3, [pc, #76]	@ (80046d0 <pvPortMalloc+0x1c0>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	3301      	adds	r3, #1
 8004688:	4a11      	ldr	r2, [pc, #68]	@ (80046d0 <pvPortMalloc+0x1c0>)
 800468a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800468c:	f7fe fd12 	bl	80030b4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00b      	beq.n	80046b2 <pvPortMalloc+0x1a2>
        __asm volatile
 800469a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800469e:	f383 8811 	msr	BASEPRI, r3
 80046a2:	f3bf 8f6f 	isb	sy
 80046a6:	f3bf 8f4f 	dsb	sy
 80046aa:	60fb      	str	r3, [r7, #12]
    }
 80046ac:	bf00      	nop
 80046ae:	bf00      	nop
 80046b0:	e7fd      	b.n	80046ae <pvPortMalloc+0x19e>
    return pvReturn;
 80046b2:	69fb      	ldr	r3, [r7, #28]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3728      	adds	r7, #40	@ 0x28
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	20012e64 	.word	0x20012e64
 80046c0:	20012e78 	.word	0x20012e78
 80046c4:	20012e68 	.word	0x20012e68
 80046c8:	20012e5c 	.word	0x20012e5c
 80046cc:	20012e6c 	.word	0x20012e6c
 80046d0:	20012e70 	.word	0x20012e70

080046d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d04f      	beq.n	8004786 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80046e6:	2308      	movs	r3, #8
 80046e8:	425b      	negs	r3, r3
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	4413      	add	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	4b25      	ldr	r3, [pc, #148]	@ (8004790 <vPortFree+0xbc>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4013      	ands	r3, r2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10b      	bne.n	800471a <vPortFree+0x46>
        __asm volatile
 8004702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004706:	f383 8811 	msr	BASEPRI, r3
 800470a:	f3bf 8f6f 	isb	sy
 800470e:	f3bf 8f4f 	dsb	sy
 8004712:	60fb      	str	r3, [r7, #12]
    }
 8004714:	bf00      	nop
 8004716:	bf00      	nop
 8004718:	e7fd      	b.n	8004716 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00b      	beq.n	800473a <vPortFree+0x66>
        __asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	60bb      	str	r3, [r7, #8]
    }
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	e7fd      	b.n	8004736 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	4b14      	ldr	r3, [pc, #80]	@ (8004790 <vPortFree+0xbc>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4013      	ands	r3, r2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01e      	beq.n	8004786 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d11a      	bne.n	8004786 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <vPortFree+0xbc>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	43db      	mvns	r3, r3
 800475a:	401a      	ands	r2, r3
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004760:	f7fe fc9a 	bl	8003098 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	4b0a      	ldr	r3, [pc, #40]	@ (8004794 <vPortFree+0xc0>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4413      	add	r3, r2
 800476e:	4a09      	ldr	r2, [pc, #36]	@ (8004794 <vPortFree+0xc0>)
 8004770:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004772:	6938      	ldr	r0, [r7, #16]
 8004774:	f000 f874 	bl	8004860 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004778:	4b07      	ldr	r3, [pc, #28]	@ (8004798 <vPortFree+0xc4>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3301      	adds	r3, #1
 800477e:	4a06      	ldr	r2, [pc, #24]	@ (8004798 <vPortFree+0xc4>)
 8004780:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004782:	f7fe fc97 	bl	80030b4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004786:	bf00      	nop
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	20012e78 	.word	0x20012e78
 8004794:	20012e68 	.word	0x20012e68
 8004798:	20012e74 	.word	0x20012e74

0800479c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80047a2:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 80047a6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80047a8:	4b27      	ldr	r3, [pc, #156]	@ (8004848 <prvHeapInit+0xac>)
 80047aa:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00c      	beq.n	80047d0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	3307      	adds	r3, #7
 80047ba:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0307 	bic.w	r3, r3, #7
 80047c2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004848 <prvHeapInit+0xac>)
 80047cc:	4413      	add	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80047d4:	4a1d      	ldr	r2, [pc, #116]	@ (800484c <prvHeapInit+0xb0>)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80047da:	4b1c      	ldr	r3, [pc, #112]	@ (800484c <prvHeapInit+0xb0>)
 80047dc:	2200      	movs	r2, #0
 80047de:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	4413      	add	r3, r2
 80047e6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80047e8:	2208      	movs	r2, #8
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1a9b      	subs	r3, r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 0307 	bic.w	r3, r3, #7
 80047f6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4a15      	ldr	r2, [pc, #84]	@ (8004850 <prvHeapInit+0xb4>)
 80047fc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80047fe:	4b14      	ldr	r3, [pc, #80]	@ (8004850 <prvHeapInit+0xb4>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2200      	movs	r2, #0
 8004804:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004806:	4b12      	ldr	r3, [pc, #72]	@ (8004850 <prvHeapInit+0xb4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	1ad2      	subs	r2, r2, r3
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800481c:	4b0c      	ldr	r3, [pc, #48]	@ (8004850 <prvHeapInit+0xb4>)
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	4a0a      	ldr	r2, [pc, #40]	@ (8004854 <prvHeapInit+0xb8>)
 800482a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	4a09      	ldr	r2, [pc, #36]	@ (8004858 <prvHeapInit+0xbc>)
 8004832:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004834:	4b09      	ldr	r3, [pc, #36]	@ (800485c <prvHeapInit+0xc0>)
 8004836:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800483a:	601a      	str	r2, [r3, #0]
}
 800483c:	bf00      	nop
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	2000025c 	.word	0x2000025c
 800484c:	20012e5c 	.word	0x20012e5c
 8004850:	20012e64 	.word	0x20012e64
 8004854:	20012e6c 	.word	0x20012e6c
 8004858:	20012e68 	.word	0x20012e68
 800485c:	20012e78 	.word	0x20012e78

08004860 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004868:	4b28      	ldr	r3, [pc, #160]	@ (800490c <prvInsertBlockIntoFreeList+0xac>)
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	e002      	b.n	8004874 <prvInsertBlockIntoFreeList+0x14>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	429a      	cmp	r2, r3
 800487c:	d8f7      	bhi.n	800486e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	4413      	add	r3, r2
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	429a      	cmp	r2, r3
 800488e:	d108      	bne.n	80048a2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	441a      	add	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	68ba      	ldr	r2, [r7, #8]
 80048ac:	441a      	add	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d118      	bne.n	80048e8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	4b15      	ldr	r3, [pc, #84]	@ (8004910 <prvInsertBlockIntoFreeList+0xb0>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d00d      	beq.n	80048de <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	441a      	add	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	601a      	str	r2, [r3, #0]
 80048dc:	e008      	b.n	80048f0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80048de:	4b0c      	ldr	r3, [pc, #48]	@ (8004910 <prvInsertBlockIntoFreeList+0xb0>)
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	e003      	b.n	80048f0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d002      	beq.n	80048fe <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80048fe:	bf00      	nop
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	20012e5c 	.word	0x20012e5c
 8004910:	20012e64 	.word	0x20012e64

08004914 <std>:
 8004914:	2300      	movs	r3, #0
 8004916:	b510      	push	{r4, lr}
 8004918:	4604      	mov	r4, r0
 800491a:	e9c0 3300 	strd	r3, r3, [r0]
 800491e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004922:	6083      	str	r3, [r0, #8]
 8004924:	8181      	strh	r1, [r0, #12]
 8004926:	6643      	str	r3, [r0, #100]	@ 0x64
 8004928:	81c2      	strh	r2, [r0, #14]
 800492a:	6183      	str	r3, [r0, #24]
 800492c:	4619      	mov	r1, r3
 800492e:	2208      	movs	r2, #8
 8004930:	305c      	adds	r0, #92	@ 0x5c
 8004932:	f000 f9e7 	bl	8004d04 <memset>
 8004936:	4b0d      	ldr	r3, [pc, #52]	@ (800496c <std+0x58>)
 8004938:	6263      	str	r3, [r4, #36]	@ 0x24
 800493a:	4b0d      	ldr	r3, [pc, #52]	@ (8004970 <std+0x5c>)
 800493c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800493e:	4b0d      	ldr	r3, [pc, #52]	@ (8004974 <std+0x60>)
 8004940:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004942:	4b0d      	ldr	r3, [pc, #52]	@ (8004978 <std+0x64>)
 8004944:	6323      	str	r3, [r4, #48]	@ 0x30
 8004946:	4b0d      	ldr	r3, [pc, #52]	@ (800497c <std+0x68>)
 8004948:	6224      	str	r4, [r4, #32]
 800494a:	429c      	cmp	r4, r3
 800494c:	d006      	beq.n	800495c <std+0x48>
 800494e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004952:	4294      	cmp	r4, r2
 8004954:	d002      	beq.n	800495c <std+0x48>
 8004956:	33d0      	adds	r3, #208	@ 0xd0
 8004958:	429c      	cmp	r4, r3
 800495a:	d105      	bne.n	8004968 <std+0x54>
 800495c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004964:	f000 ba40 	b.w	8004de8 <__retarget_lock_init_recursive>
 8004968:	bd10      	pop	{r4, pc}
 800496a:	bf00      	nop
 800496c:	08004b55 	.word	0x08004b55
 8004970:	08004b77 	.word	0x08004b77
 8004974:	08004baf 	.word	0x08004baf
 8004978:	08004bd3 	.word	0x08004bd3
 800497c:	20012e7c 	.word	0x20012e7c

08004980 <stdio_exit_handler>:
 8004980:	4a02      	ldr	r2, [pc, #8]	@ (800498c <stdio_exit_handler+0xc>)
 8004982:	4903      	ldr	r1, [pc, #12]	@ (8004990 <stdio_exit_handler+0x10>)
 8004984:	4803      	ldr	r0, [pc, #12]	@ (8004994 <stdio_exit_handler+0x14>)
 8004986:	f000 b869 	b.w	8004a5c <_fwalk_sglue>
 800498a:	bf00      	nop
 800498c:	20000010 	.word	0x20000010
 8004990:	08005105 	.word	0x08005105
 8004994:	20000020 	.word	0x20000020

08004998 <cleanup_stdio>:
 8004998:	6841      	ldr	r1, [r0, #4]
 800499a:	4b0c      	ldr	r3, [pc, #48]	@ (80049cc <cleanup_stdio+0x34>)
 800499c:	4299      	cmp	r1, r3
 800499e:	b510      	push	{r4, lr}
 80049a0:	4604      	mov	r4, r0
 80049a2:	d001      	beq.n	80049a8 <cleanup_stdio+0x10>
 80049a4:	f000 fbae 	bl	8005104 <_fflush_r>
 80049a8:	68a1      	ldr	r1, [r4, #8]
 80049aa:	4b09      	ldr	r3, [pc, #36]	@ (80049d0 <cleanup_stdio+0x38>)
 80049ac:	4299      	cmp	r1, r3
 80049ae:	d002      	beq.n	80049b6 <cleanup_stdio+0x1e>
 80049b0:	4620      	mov	r0, r4
 80049b2:	f000 fba7 	bl	8005104 <_fflush_r>
 80049b6:	68e1      	ldr	r1, [r4, #12]
 80049b8:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <cleanup_stdio+0x3c>)
 80049ba:	4299      	cmp	r1, r3
 80049bc:	d004      	beq.n	80049c8 <cleanup_stdio+0x30>
 80049be:	4620      	mov	r0, r4
 80049c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049c4:	f000 bb9e 	b.w	8005104 <_fflush_r>
 80049c8:	bd10      	pop	{r4, pc}
 80049ca:	bf00      	nop
 80049cc:	20012e7c 	.word	0x20012e7c
 80049d0:	20012ee4 	.word	0x20012ee4
 80049d4:	20012f4c 	.word	0x20012f4c

080049d8 <global_stdio_init.part.0>:
 80049d8:	b510      	push	{r4, lr}
 80049da:	4b0b      	ldr	r3, [pc, #44]	@ (8004a08 <global_stdio_init.part.0+0x30>)
 80049dc:	4c0b      	ldr	r4, [pc, #44]	@ (8004a0c <global_stdio_init.part.0+0x34>)
 80049de:	4a0c      	ldr	r2, [pc, #48]	@ (8004a10 <global_stdio_init.part.0+0x38>)
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	4620      	mov	r0, r4
 80049e4:	2200      	movs	r2, #0
 80049e6:	2104      	movs	r1, #4
 80049e8:	f7ff ff94 	bl	8004914 <std>
 80049ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80049f0:	2201      	movs	r2, #1
 80049f2:	2109      	movs	r1, #9
 80049f4:	f7ff ff8e 	bl	8004914 <std>
 80049f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80049fc:	2202      	movs	r2, #2
 80049fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a02:	2112      	movs	r1, #18
 8004a04:	f7ff bf86 	b.w	8004914 <std>
 8004a08:	20012fb4 	.word	0x20012fb4
 8004a0c:	20012e7c 	.word	0x20012e7c
 8004a10:	08004981 	.word	0x08004981

08004a14 <__sfp_lock_acquire>:
 8004a14:	4801      	ldr	r0, [pc, #4]	@ (8004a1c <__sfp_lock_acquire+0x8>)
 8004a16:	f000 b9e8 	b.w	8004dea <__retarget_lock_acquire_recursive>
 8004a1a:	bf00      	nop
 8004a1c:	20012fbd 	.word	0x20012fbd

08004a20 <__sfp_lock_release>:
 8004a20:	4801      	ldr	r0, [pc, #4]	@ (8004a28 <__sfp_lock_release+0x8>)
 8004a22:	f000 b9e3 	b.w	8004dec <__retarget_lock_release_recursive>
 8004a26:	bf00      	nop
 8004a28:	20012fbd 	.word	0x20012fbd

08004a2c <__sinit>:
 8004a2c:	b510      	push	{r4, lr}
 8004a2e:	4604      	mov	r4, r0
 8004a30:	f7ff fff0 	bl	8004a14 <__sfp_lock_acquire>
 8004a34:	6a23      	ldr	r3, [r4, #32]
 8004a36:	b11b      	cbz	r3, 8004a40 <__sinit+0x14>
 8004a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a3c:	f7ff bff0 	b.w	8004a20 <__sfp_lock_release>
 8004a40:	4b04      	ldr	r3, [pc, #16]	@ (8004a54 <__sinit+0x28>)
 8004a42:	6223      	str	r3, [r4, #32]
 8004a44:	4b04      	ldr	r3, [pc, #16]	@ (8004a58 <__sinit+0x2c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f5      	bne.n	8004a38 <__sinit+0xc>
 8004a4c:	f7ff ffc4 	bl	80049d8 <global_stdio_init.part.0>
 8004a50:	e7f2      	b.n	8004a38 <__sinit+0xc>
 8004a52:	bf00      	nop
 8004a54:	08004999 	.word	0x08004999
 8004a58:	20012fb4 	.word	0x20012fb4

08004a5c <_fwalk_sglue>:
 8004a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a60:	4607      	mov	r7, r0
 8004a62:	4688      	mov	r8, r1
 8004a64:	4614      	mov	r4, r2
 8004a66:	2600      	movs	r6, #0
 8004a68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a6c:	f1b9 0901 	subs.w	r9, r9, #1
 8004a70:	d505      	bpl.n	8004a7e <_fwalk_sglue+0x22>
 8004a72:	6824      	ldr	r4, [r4, #0]
 8004a74:	2c00      	cmp	r4, #0
 8004a76:	d1f7      	bne.n	8004a68 <_fwalk_sglue+0xc>
 8004a78:	4630      	mov	r0, r6
 8004a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a7e:	89ab      	ldrh	r3, [r5, #12]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d907      	bls.n	8004a94 <_fwalk_sglue+0x38>
 8004a84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	d003      	beq.n	8004a94 <_fwalk_sglue+0x38>
 8004a8c:	4629      	mov	r1, r5
 8004a8e:	4638      	mov	r0, r7
 8004a90:	47c0      	blx	r8
 8004a92:	4306      	orrs	r6, r0
 8004a94:	3568      	adds	r5, #104	@ 0x68
 8004a96:	e7e9      	b.n	8004a6c <_fwalk_sglue+0x10>

08004a98 <_puts_r>:
 8004a98:	6a03      	ldr	r3, [r0, #32]
 8004a9a:	b570      	push	{r4, r5, r6, lr}
 8004a9c:	6884      	ldr	r4, [r0, #8]
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	460e      	mov	r6, r1
 8004aa2:	b90b      	cbnz	r3, 8004aa8 <_puts_r+0x10>
 8004aa4:	f7ff ffc2 	bl	8004a2c <__sinit>
 8004aa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004aaa:	07db      	lsls	r3, r3, #31
 8004aac:	d405      	bmi.n	8004aba <_puts_r+0x22>
 8004aae:	89a3      	ldrh	r3, [r4, #12]
 8004ab0:	0598      	lsls	r0, r3, #22
 8004ab2:	d402      	bmi.n	8004aba <_puts_r+0x22>
 8004ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ab6:	f000 f998 	bl	8004dea <__retarget_lock_acquire_recursive>
 8004aba:	89a3      	ldrh	r3, [r4, #12]
 8004abc:	0719      	lsls	r1, r3, #28
 8004abe:	d502      	bpl.n	8004ac6 <_puts_r+0x2e>
 8004ac0:	6923      	ldr	r3, [r4, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d135      	bne.n	8004b32 <_puts_r+0x9a>
 8004ac6:	4621      	mov	r1, r4
 8004ac8:	4628      	mov	r0, r5
 8004aca:	f000 f8c5 	bl	8004c58 <__swsetup_r>
 8004ace:	b380      	cbz	r0, 8004b32 <_puts_r+0x9a>
 8004ad0:	f04f 35ff 	mov.w	r5, #4294967295
 8004ad4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ad6:	07da      	lsls	r2, r3, #31
 8004ad8:	d405      	bmi.n	8004ae6 <_puts_r+0x4e>
 8004ada:	89a3      	ldrh	r3, [r4, #12]
 8004adc:	059b      	lsls	r3, r3, #22
 8004ade:	d402      	bmi.n	8004ae6 <_puts_r+0x4e>
 8004ae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ae2:	f000 f983 	bl	8004dec <__retarget_lock_release_recursive>
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	bd70      	pop	{r4, r5, r6, pc}
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	da04      	bge.n	8004af8 <_puts_r+0x60>
 8004aee:	69a2      	ldr	r2, [r4, #24]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	dc17      	bgt.n	8004b24 <_puts_r+0x8c>
 8004af4:	290a      	cmp	r1, #10
 8004af6:	d015      	beq.n	8004b24 <_puts_r+0x8c>
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	1c5a      	adds	r2, r3, #1
 8004afc:	6022      	str	r2, [r4, #0]
 8004afe:	7019      	strb	r1, [r3, #0]
 8004b00:	68a3      	ldr	r3, [r4, #8]
 8004b02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004b06:	3b01      	subs	r3, #1
 8004b08:	60a3      	str	r3, [r4, #8]
 8004b0a:	2900      	cmp	r1, #0
 8004b0c:	d1ed      	bne.n	8004aea <_puts_r+0x52>
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	da11      	bge.n	8004b36 <_puts_r+0x9e>
 8004b12:	4622      	mov	r2, r4
 8004b14:	210a      	movs	r1, #10
 8004b16:	4628      	mov	r0, r5
 8004b18:	f000 f85f 	bl	8004bda <__swbuf_r>
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	d0d7      	beq.n	8004ad0 <_puts_r+0x38>
 8004b20:	250a      	movs	r5, #10
 8004b22:	e7d7      	b.n	8004ad4 <_puts_r+0x3c>
 8004b24:	4622      	mov	r2, r4
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 f857 	bl	8004bda <__swbuf_r>
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d1e7      	bne.n	8004b00 <_puts_r+0x68>
 8004b30:	e7ce      	b.n	8004ad0 <_puts_r+0x38>
 8004b32:	3e01      	subs	r6, #1
 8004b34:	e7e4      	b.n	8004b00 <_puts_r+0x68>
 8004b36:	6823      	ldr	r3, [r4, #0]
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	6022      	str	r2, [r4, #0]
 8004b3c:	220a      	movs	r2, #10
 8004b3e:	701a      	strb	r2, [r3, #0]
 8004b40:	e7ee      	b.n	8004b20 <_puts_r+0x88>
	...

08004b44 <puts>:
 8004b44:	4b02      	ldr	r3, [pc, #8]	@ (8004b50 <puts+0xc>)
 8004b46:	4601      	mov	r1, r0
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	f7ff bfa5 	b.w	8004a98 <_puts_r>
 8004b4e:	bf00      	nop
 8004b50:	2000001c 	.word	0x2000001c

08004b54 <__sread>:
 8004b54:	b510      	push	{r4, lr}
 8004b56:	460c      	mov	r4, r1
 8004b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b5c:	f000 f8fc 	bl	8004d58 <_read_r>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	bfab      	itete	ge
 8004b64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b66:	89a3      	ldrhlt	r3, [r4, #12]
 8004b68:	181b      	addge	r3, r3, r0
 8004b6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b6e:	bfac      	ite	ge
 8004b70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b72:	81a3      	strhlt	r3, [r4, #12]
 8004b74:	bd10      	pop	{r4, pc}

08004b76 <__swrite>:
 8004b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b7a:	461f      	mov	r7, r3
 8004b7c:	898b      	ldrh	r3, [r1, #12]
 8004b7e:	05db      	lsls	r3, r3, #23
 8004b80:	4605      	mov	r5, r0
 8004b82:	460c      	mov	r4, r1
 8004b84:	4616      	mov	r6, r2
 8004b86:	d505      	bpl.n	8004b94 <__swrite+0x1e>
 8004b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f000 f8d0 	bl	8004d34 <_lseek_r>
 8004b94:	89a3      	ldrh	r3, [r4, #12]
 8004b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b9e:	81a3      	strh	r3, [r4, #12]
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	463b      	mov	r3, r7
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004baa:	f000 b8e7 	b.w	8004d7c <_write_r>

08004bae <__sseek>:
 8004bae:	b510      	push	{r4, lr}
 8004bb0:	460c      	mov	r4, r1
 8004bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb6:	f000 f8bd 	bl	8004d34 <_lseek_r>
 8004bba:	1c43      	adds	r3, r0, #1
 8004bbc:	89a3      	ldrh	r3, [r4, #12]
 8004bbe:	bf15      	itete	ne
 8004bc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004bc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004bc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004bca:	81a3      	strheq	r3, [r4, #12]
 8004bcc:	bf18      	it	ne
 8004bce:	81a3      	strhne	r3, [r4, #12]
 8004bd0:	bd10      	pop	{r4, pc}

08004bd2 <__sclose>:
 8004bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bd6:	f000 b89d 	b.w	8004d14 <_close_r>

08004bda <__swbuf_r>:
 8004bda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bdc:	460e      	mov	r6, r1
 8004bde:	4614      	mov	r4, r2
 8004be0:	4605      	mov	r5, r0
 8004be2:	b118      	cbz	r0, 8004bec <__swbuf_r+0x12>
 8004be4:	6a03      	ldr	r3, [r0, #32]
 8004be6:	b90b      	cbnz	r3, 8004bec <__swbuf_r+0x12>
 8004be8:	f7ff ff20 	bl	8004a2c <__sinit>
 8004bec:	69a3      	ldr	r3, [r4, #24]
 8004bee:	60a3      	str	r3, [r4, #8]
 8004bf0:	89a3      	ldrh	r3, [r4, #12]
 8004bf2:	071a      	lsls	r2, r3, #28
 8004bf4:	d501      	bpl.n	8004bfa <__swbuf_r+0x20>
 8004bf6:	6923      	ldr	r3, [r4, #16]
 8004bf8:	b943      	cbnz	r3, 8004c0c <__swbuf_r+0x32>
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	f000 f82b 	bl	8004c58 <__swsetup_r>
 8004c02:	b118      	cbz	r0, 8004c0c <__swbuf_r+0x32>
 8004c04:	f04f 37ff 	mov.w	r7, #4294967295
 8004c08:	4638      	mov	r0, r7
 8004c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c0c:	6823      	ldr	r3, [r4, #0]
 8004c0e:	6922      	ldr	r2, [r4, #16]
 8004c10:	1a98      	subs	r0, r3, r2
 8004c12:	6963      	ldr	r3, [r4, #20]
 8004c14:	b2f6      	uxtb	r6, r6
 8004c16:	4283      	cmp	r3, r0
 8004c18:	4637      	mov	r7, r6
 8004c1a:	dc05      	bgt.n	8004c28 <__swbuf_r+0x4e>
 8004c1c:	4621      	mov	r1, r4
 8004c1e:	4628      	mov	r0, r5
 8004c20:	f000 fa70 	bl	8005104 <_fflush_r>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	d1ed      	bne.n	8004c04 <__swbuf_r+0x2a>
 8004c28:	68a3      	ldr	r3, [r4, #8]
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	60a3      	str	r3, [r4, #8]
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	6022      	str	r2, [r4, #0]
 8004c34:	701e      	strb	r6, [r3, #0]
 8004c36:	6962      	ldr	r2, [r4, #20]
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d004      	beq.n	8004c48 <__swbuf_r+0x6e>
 8004c3e:	89a3      	ldrh	r3, [r4, #12]
 8004c40:	07db      	lsls	r3, r3, #31
 8004c42:	d5e1      	bpl.n	8004c08 <__swbuf_r+0x2e>
 8004c44:	2e0a      	cmp	r6, #10
 8004c46:	d1df      	bne.n	8004c08 <__swbuf_r+0x2e>
 8004c48:	4621      	mov	r1, r4
 8004c4a:	4628      	mov	r0, r5
 8004c4c:	f000 fa5a 	bl	8005104 <_fflush_r>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	d0d9      	beq.n	8004c08 <__swbuf_r+0x2e>
 8004c54:	e7d6      	b.n	8004c04 <__swbuf_r+0x2a>
	...

08004c58 <__swsetup_r>:
 8004c58:	b538      	push	{r3, r4, r5, lr}
 8004c5a:	4b29      	ldr	r3, [pc, #164]	@ (8004d00 <__swsetup_r+0xa8>)
 8004c5c:	4605      	mov	r5, r0
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	460c      	mov	r4, r1
 8004c62:	b118      	cbz	r0, 8004c6c <__swsetup_r+0x14>
 8004c64:	6a03      	ldr	r3, [r0, #32]
 8004c66:	b90b      	cbnz	r3, 8004c6c <__swsetup_r+0x14>
 8004c68:	f7ff fee0 	bl	8004a2c <__sinit>
 8004c6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c70:	0719      	lsls	r1, r3, #28
 8004c72:	d422      	bmi.n	8004cba <__swsetup_r+0x62>
 8004c74:	06da      	lsls	r2, r3, #27
 8004c76:	d407      	bmi.n	8004c88 <__swsetup_r+0x30>
 8004c78:	2209      	movs	r2, #9
 8004c7a:	602a      	str	r2, [r5, #0]
 8004c7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c80:	81a3      	strh	r3, [r4, #12]
 8004c82:	f04f 30ff 	mov.w	r0, #4294967295
 8004c86:	e033      	b.n	8004cf0 <__swsetup_r+0x98>
 8004c88:	0758      	lsls	r0, r3, #29
 8004c8a:	d512      	bpl.n	8004cb2 <__swsetup_r+0x5a>
 8004c8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c8e:	b141      	cbz	r1, 8004ca2 <__swsetup_r+0x4a>
 8004c90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c94:	4299      	cmp	r1, r3
 8004c96:	d002      	beq.n	8004c9e <__swsetup_r+0x46>
 8004c98:	4628      	mov	r0, r5
 8004c9a:	f000 f8b7 	bl	8004e0c <_free_r>
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ca2:	89a3      	ldrh	r3, [r4, #12]
 8004ca4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004ca8:	81a3      	strh	r3, [r4, #12]
 8004caa:	2300      	movs	r3, #0
 8004cac:	6063      	str	r3, [r4, #4]
 8004cae:	6923      	ldr	r3, [r4, #16]
 8004cb0:	6023      	str	r3, [r4, #0]
 8004cb2:	89a3      	ldrh	r3, [r4, #12]
 8004cb4:	f043 0308 	orr.w	r3, r3, #8
 8004cb8:	81a3      	strh	r3, [r4, #12]
 8004cba:	6923      	ldr	r3, [r4, #16]
 8004cbc:	b94b      	cbnz	r3, 8004cd2 <__swsetup_r+0x7a>
 8004cbe:	89a3      	ldrh	r3, [r4, #12]
 8004cc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cc8:	d003      	beq.n	8004cd2 <__swsetup_r+0x7a>
 8004cca:	4621      	mov	r1, r4
 8004ccc:	4628      	mov	r0, r5
 8004cce:	f000 fa67 	bl	80051a0 <__smakebuf_r>
 8004cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd6:	f013 0201 	ands.w	r2, r3, #1
 8004cda:	d00a      	beq.n	8004cf2 <__swsetup_r+0x9a>
 8004cdc:	2200      	movs	r2, #0
 8004cde:	60a2      	str	r2, [r4, #8]
 8004ce0:	6962      	ldr	r2, [r4, #20]
 8004ce2:	4252      	negs	r2, r2
 8004ce4:	61a2      	str	r2, [r4, #24]
 8004ce6:	6922      	ldr	r2, [r4, #16]
 8004ce8:	b942      	cbnz	r2, 8004cfc <__swsetup_r+0xa4>
 8004cea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004cee:	d1c5      	bne.n	8004c7c <__swsetup_r+0x24>
 8004cf0:	bd38      	pop	{r3, r4, r5, pc}
 8004cf2:	0799      	lsls	r1, r3, #30
 8004cf4:	bf58      	it	pl
 8004cf6:	6962      	ldrpl	r2, [r4, #20]
 8004cf8:	60a2      	str	r2, [r4, #8]
 8004cfa:	e7f4      	b.n	8004ce6 <__swsetup_r+0x8e>
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	e7f7      	b.n	8004cf0 <__swsetup_r+0x98>
 8004d00:	2000001c 	.word	0x2000001c

08004d04 <memset>:
 8004d04:	4402      	add	r2, r0
 8004d06:	4603      	mov	r3, r0
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d100      	bne.n	8004d0e <memset+0xa>
 8004d0c:	4770      	bx	lr
 8004d0e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d12:	e7f9      	b.n	8004d08 <memset+0x4>

08004d14 <_close_r>:
 8004d14:	b538      	push	{r3, r4, r5, lr}
 8004d16:	4d06      	ldr	r5, [pc, #24]	@ (8004d30 <_close_r+0x1c>)
 8004d18:	2300      	movs	r3, #0
 8004d1a:	4604      	mov	r4, r0
 8004d1c:	4608      	mov	r0, r1
 8004d1e:	602b      	str	r3, [r5, #0]
 8004d20:	f7fb fe99 	bl	8000a56 <_close>
 8004d24:	1c43      	adds	r3, r0, #1
 8004d26:	d102      	bne.n	8004d2e <_close_r+0x1a>
 8004d28:	682b      	ldr	r3, [r5, #0]
 8004d2a:	b103      	cbz	r3, 8004d2e <_close_r+0x1a>
 8004d2c:	6023      	str	r3, [r4, #0]
 8004d2e:	bd38      	pop	{r3, r4, r5, pc}
 8004d30:	20012fb8 	.word	0x20012fb8

08004d34 <_lseek_r>:
 8004d34:	b538      	push	{r3, r4, r5, lr}
 8004d36:	4d07      	ldr	r5, [pc, #28]	@ (8004d54 <_lseek_r+0x20>)
 8004d38:	4604      	mov	r4, r0
 8004d3a:	4608      	mov	r0, r1
 8004d3c:	4611      	mov	r1, r2
 8004d3e:	2200      	movs	r2, #0
 8004d40:	602a      	str	r2, [r5, #0]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f7fb feae 	bl	8000aa4 <_lseek>
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d102      	bne.n	8004d52 <_lseek_r+0x1e>
 8004d4c:	682b      	ldr	r3, [r5, #0]
 8004d4e:	b103      	cbz	r3, 8004d52 <_lseek_r+0x1e>
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	bd38      	pop	{r3, r4, r5, pc}
 8004d54:	20012fb8 	.word	0x20012fb8

08004d58 <_read_r>:
 8004d58:	b538      	push	{r3, r4, r5, lr}
 8004d5a:	4d07      	ldr	r5, [pc, #28]	@ (8004d78 <_read_r+0x20>)
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	4608      	mov	r0, r1
 8004d60:	4611      	mov	r1, r2
 8004d62:	2200      	movs	r2, #0
 8004d64:	602a      	str	r2, [r5, #0]
 8004d66:	461a      	mov	r2, r3
 8004d68:	f7fb fe3c 	bl	80009e4 <_read>
 8004d6c:	1c43      	adds	r3, r0, #1
 8004d6e:	d102      	bne.n	8004d76 <_read_r+0x1e>
 8004d70:	682b      	ldr	r3, [r5, #0]
 8004d72:	b103      	cbz	r3, 8004d76 <_read_r+0x1e>
 8004d74:	6023      	str	r3, [r4, #0]
 8004d76:	bd38      	pop	{r3, r4, r5, pc}
 8004d78:	20012fb8 	.word	0x20012fb8

08004d7c <_write_r>:
 8004d7c:	b538      	push	{r3, r4, r5, lr}
 8004d7e:	4d07      	ldr	r5, [pc, #28]	@ (8004d9c <_write_r+0x20>)
 8004d80:	4604      	mov	r4, r0
 8004d82:	4608      	mov	r0, r1
 8004d84:	4611      	mov	r1, r2
 8004d86:	2200      	movs	r2, #0
 8004d88:	602a      	str	r2, [r5, #0]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	f7fb fe47 	bl	8000a1e <_write>
 8004d90:	1c43      	adds	r3, r0, #1
 8004d92:	d102      	bne.n	8004d9a <_write_r+0x1e>
 8004d94:	682b      	ldr	r3, [r5, #0]
 8004d96:	b103      	cbz	r3, 8004d9a <_write_r+0x1e>
 8004d98:	6023      	str	r3, [r4, #0]
 8004d9a:	bd38      	pop	{r3, r4, r5, pc}
 8004d9c:	20012fb8 	.word	0x20012fb8

08004da0 <__libc_init_array>:
 8004da0:	b570      	push	{r4, r5, r6, lr}
 8004da2:	4d0d      	ldr	r5, [pc, #52]	@ (8004dd8 <__libc_init_array+0x38>)
 8004da4:	4c0d      	ldr	r4, [pc, #52]	@ (8004ddc <__libc_init_array+0x3c>)
 8004da6:	1b64      	subs	r4, r4, r5
 8004da8:	10a4      	asrs	r4, r4, #2
 8004daa:	2600      	movs	r6, #0
 8004dac:	42a6      	cmp	r6, r4
 8004dae:	d109      	bne.n	8004dc4 <__libc_init_array+0x24>
 8004db0:	4d0b      	ldr	r5, [pc, #44]	@ (8004de0 <__libc_init_array+0x40>)
 8004db2:	4c0c      	ldr	r4, [pc, #48]	@ (8004de4 <__libc_init_array+0x44>)
 8004db4:	f000 fa70 	bl	8005298 <_init>
 8004db8:	1b64      	subs	r4, r4, r5
 8004dba:	10a4      	asrs	r4, r4, #2
 8004dbc:	2600      	movs	r6, #0
 8004dbe:	42a6      	cmp	r6, r4
 8004dc0:	d105      	bne.n	8004dce <__libc_init_array+0x2e>
 8004dc2:	bd70      	pop	{r4, r5, r6, pc}
 8004dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dc8:	4798      	blx	r3
 8004dca:	3601      	adds	r6, #1
 8004dcc:	e7ee      	b.n	8004dac <__libc_init_array+0xc>
 8004dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd2:	4798      	blx	r3
 8004dd4:	3601      	adds	r6, #1
 8004dd6:	e7f2      	b.n	8004dbe <__libc_init_array+0x1e>
 8004dd8:	0800532c 	.word	0x0800532c
 8004ddc:	0800532c 	.word	0x0800532c
 8004de0:	0800532c 	.word	0x0800532c
 8004de4:	08005330 	.word	0x08005330

08004de8 <__retarget_lock_init_recursive>:
 8004de8:	4770      	bx	lr

08004dea <__retarget_lock_acquire_recursive>:
 8004dea:	4770      	bx	lr

08004dec <__retarget_lock_release_recursive>:
 8004dec:	4770      	bx	lr

08004dee <memcpy>:
 8004dee:	440a      	add	r2, r1
 8004df0:	4291      	cmp	r1, r2
 8004df2:	f100 33ff 	add.w	r3, r0, #4294967295
 8004df6:	d100      	bne.n	8004dfa <memcpy+0xc>
 8004df8:	4770      	bx	lr
 8004dfa:	b510      	push	{r4, lr}
 8004dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e04:	4291      	cmp	r1, r2
 8004e06:	d1f9      	bne.n	8004dfc <memcpy+0xe>
 8004e08:	bd10      	pop	{r4, pc}
	...

08004e0c <_free_r>:
 8004e0c:	b538      	push	{r3, r4, r5, lr}
 8004e0e:	4605      	mov	r5, r0
 8004e10:	2900      	cmp	r1, #0
 8004e12:	d041      	beq.n	8004e98 <_free_r+0x8c>
 8004e14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e18:	1f0c      	subs	r4, r1, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	bfb8      	it	lt
 8004e1e:	18e4      	addlt	r4, r4, r3
 8004e20:	f000 f8e0 	bl	8004fe4 <__malloc_lock>
 8004e24:	4a1d      	ldr	r2, [pc, #116]	@ (8004e9c <_free_r+0x90>)
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	b933      	cbnz	r3, 8004e38 <_free_r+0x2c>
 8004e2a:	6063      	str	r3, [r4, #4]
 8004e2c:	6014      	str	r4, [r2, #0]
 8004e2e:	4628      	mov	r0, r5
 8004e30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e34:	f000 b8dc 	b.w	8004ff0 <__malloc_unlock>
 8004e38:	42a3      	cmp	r3, r4
 8004e3a:	d908      	bls.n	8004e4e <_free_r+0x42>
 8004e3c:	6820      	ldr	r0, [r4, #0]
 8004e3e:	1821      	adds	r1, r4, r0
 8004e40:	428b      	cmp	r3, r1
 8004e42:	bf01      	itttt	eq
 8004e44:	6819      	ldreq	r1, [r3, #0]
 8004e46:	685b      	ldreq	r3, [r3, #4]
 8004e48:	1809      	addeq	r1, r1, r0
 8004e4a:	6021      	streq	r1, [r4, #0]
 8004e4c:	e7ed      	b.n	8004e2a <_free_r+0x1e>
 8004e4e:	461a      	mov	r2, r3
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	b10b      	cbz	r3, 8004e58 <_free_r+0x4c>
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	d9fa      	bls.n	8004e4e <_free_r+0x42>
 8004e58:	6811      	ldr	r1, [r2, #0]
 8004e5a:	1850      	adds	r0, r2, r1
 8004e5c:	42a0      	cmp	r0, r4
 8004e5e:	d10b      	bne.n	8004e78 <_free_r+0x6c>
 8004e60:	6820      	ldr	r0, [r4, #0]
 8004e62:	4401      	add	r1, r0
 8004e64:	1850      	adds	r0, r2, r1
 8004e66:	4283      	cmp	r3, r0
 8004e68:	6011      	str	r1, [r2, #0]
 8004e6a:	d1e0      	bne.n	8004e2e <_free_r+0x22>
 8004e6c:	6818      	ldr	r0, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	6053      	str	r3, [r2, #4]
 8004e72:	4408      	add	r0, r1
 8004e74:	6010      	str	r0, [r2, #0]
 8004e76:	e7da      	b.n	8004e2e <_free_r+0x22>
 8004e78:	d902      	bls.n	8004e80 <_free_r+0x74>
 8004e7a:	230c      	movs	r3, #12
 8004e7c:	602b      	str	r3, [r5, #0]
 8004e7e:	e7d6      	b.n	8004e2e <_free_r+0x22>
 8004e80:	6820      	ldr	r0, [r4, #0]
 8004e82:	1821      	adds	r1, r4, r0
 8004e84:	428b      	cmp	r3, r1
 8004e86:	bf04      	itt	eq
 8004e88:	6819      	ldreq	r1, [r3, #0]
 8004e8a:	685b      	ldreq	r3, [r3, #4]
 8004e8c:	6063      	str	r3, [r4, #4]
 8004e8e:	bf04      	itt	eq
 8004e90:	1809      	addeq	r1, r1, r0
 8004e92:	6021      	streq	r1, [r4, #0]
 8004e94:	6054      	str	r4, [r2, #4]
 8004e96:	e7ca      	b.n	8004e2e <_free_r+0x22>
 8004e98:	bd38      	pop	{r3, r4, r5, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20012fc4 	.word	0x20012fc4

08004ea0 <sbrk_aligned>:
 8004ea0:	b570      	push	{r4, r5, r6, lr}
 8004ea2:	4e0f      	ldr	r6, [pc, #60]	@ (8004ee0 <sbrk_aligned+0x40>)
 8004ea4:	460c      	mov	r4, r1
 8004ea6:	6831      	ldr	r1, [r6, #0]
 8004ea8:	4605      	mov	r5, r0
 8004eaa:	b911      	cbnz	r1, 8004eb2 <sbrk_aligned+0x12>
 8004eac:	f000 f9d6 	bl	800525c <_sbrk_r>
 8004eb0:	6030      	str	r0, [r6, #0]
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	4628      	mov	r0, r5
 8004eb6:	f000 f9d1 	bl	800525c <_sbrk_r>
 8004eba:	1c43      	adds	r3, r0, #1
 8004ebc:	d103      	bne.n	8004ec6 <sbrk_aligned+0x26>
 8004ebe:	f04f 34ff 	mov.w	r4, #4294967295
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	bd70      	pop	{r4, r5, r6, pc}
 8004ec6:	1cc4      	adds	r4, r0, #3
 8004ec8:	f024 0403 	bic.w	r4, r4, #3
 8004ecc:	42a0      	cmp	r0, r4
 8004ece:	d0f8      	beq.n	8004ec2 <sbrk_aligned+0x22>
 8004ed0:	1a21      	subs	r1, r4, r0
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	f000 f9c2 	bl	800525c <_sbrk_r>
 8004ed8:	3001      	adds	r0, #1
 8004eda:	d1f2      	bne.n	8004ec2 <sbrk_aligned+0x22>
 8004edc:	e7ef      	b.n	8004ebe <sbrk_aligned+0x1e>
 8004ede:	bf00      	nop
 8004ee0:	20012fc0 	.word	0x20012fc0

08004ee4 <_malloc_r>:
 8004ee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ee8:	1ccd      	adds	r5, r1, #3
 8004eea:	f025 0503 	bic.w	r5, r5, #3
 8004eee:	3508      	adds	r5, #8
 8004ef0:	2d0c      	cmp	r5, #12
 8004ef2:	bf38      	it	cc
 8004ef4:	250c      	movcc	r5, #12
 8004ef6:	2d00      	cmp	r5, #0
 8004ef8:	4606      	mov	r6, r0
 8004efa:	db01      	blt.n	8004f00 <_malloc_r+0x1c>
 8004efc:	42a9      	cmp	r1, r5
 8004efe:	d904      	bls.n	8004f0a <_malloc_r+0x26>
 8004f00:	230c      	movs	r3, #12
 8004f02:	6033      	str	r3, [r6, #0]
 8004f04:	2000      	movs	r0, #0
 8004f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fe0 <_malloc_r+0xfc>
 8004f0e:	f000 f869 	bl	8004fe4 <__malloc_lock>
 8004f12:	f8d8 3000 	ldr.w	r3, [r8]
 8004f16:	461c      	mov	r4, r3
 8004f18:	bb44      	cbnz	r4, 8004f6c <_malloc_r+0x88>
 8004f1a:	4629      	mov	r1, r5
 8004f1c:	4630      	mov	r0, r6
 8004f1e:	f7ff ffbf 	bl	8004ea0 <sbrk_aligned>
 8004f22:	1c43      	adds	r3, r0, #1
 8004f24:	4604      	mov	r4, r0
 8004f26:	d158      	bne.n	8004fda <_malloc_r+0xf6>
 8004f28:	f8d8 4000 	ldr.w	r4, [r8]
 8004f2c:	4627      	mov	r7, r4
 8004f2e:	2f00      	cmp	r7, #0
 8004f30:	d143      	bne.n	8004fba <_malloc_r+0xd6>
 8004f32:	2c00      	cmp	r4, #0
 8004f34:	d04b      	beq.n	8004fce <_malloc_r+0xea>
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	4639      	mov	r1, r7
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	eb04 0903 	add.w	r9, r4, r3
 8004f40:	f000 f98c 	bl	800525c <_sbrk_r>
 8004f44:	4581      	cmp	r9, r0
 8004f46:	d142      	bne.n	8004fce <_malloc_r+0xea>
 8004f48:	6821      	ldr	r1, [r4, #0]
 8004f4a:	1a6d      	subs	r5, r5, r1
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	4630      	mov	r0, r6
 8004f50:	f7ff ffa6 	bl	8004ea0 <sbrk_aligned>
 8004f54:	3001      	adds	r0, #1
 8004f56:	d03a      	beq.n	8004fce <_malloc_r+0xea>
 8004f58:	6823      	ldr	r3, [r4, #0]
 8004f5a:	442b      	add	r3, r5
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	bb62      	cbnz	r2, 8004fc0 <_malloc_r+0xdc>
 8004f66:	f8c8 7000 	str.w	r7, [r8]
 8004f6a:	e00f      	b.n	8004f8c <_malloc_r+0xa8>
 8004f6c:	6822      	ldr	r2, [r4, #0]
 8004f6e:	1b52      	subs	r2, r2, r5
 8004f70:	d420      	bmi.n	8004fb4 <_malloc_r+0xd0>
 8004f72:	2a0b      	cmp	r2, #11
 8004f74:	d917      	bls.n	8004fa6 <_malloc_r+0xc2>
 8004f76:	1961      	adds	r1, r4, r5
 8004f78:	42a3      	cmp	r3, r4
 8004f7a:	6025      	str	r5, [r4, #0]
 8004f7c:	bf18      	it	ne
 8004f7e:	6059      	strne	r1, [r3, #4]
 8004f80:	6863      	ldr	r3, [r4, #4]
 8004f82:	bf08      	it	eq
 8004f84:	f8c8 1000 	streq.w	r1, [r8]
 8004f88:	5162      	str	r2, [r4, r5]
 8004f8a:	604b      	str	r3, [r1, #4]
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	f000 f82f 	bl	8004ff0 <__malloc_unlock>
 8004f92:	f104 000b 	add.w	r0, r4, #11
 8004f96:	1d23      	adds	r3, r4, #4
 8004f98:	f020 0007 	bic.w	r0, r0, #7
 8004f9c:	1ac2      	subs	r2, r0, r3
 8004f9e:	bf1c      	itt	ne
 8004fa0:	1a1b      	subne	r3, r3, r0
 8004fa2:	50a3      	strne	r3, [r4, r2]
 8004fa4:	e7af      	b.n	8004f06 <_malloc_r+0x22>
 8004fa6:	6862      	ldr	r2, [r4, #4]
 8004fa8:	42a3      	cmp	r3, r4
 8004faa:	bf0c      	ite	eq
 8004fac:	f8c8 2000 	streq.w	r2, [r8]
 8004fb0:	605a      	strne	r2, [r3, #4]
 8004fb2:	e7eb      	b.n	8004f8c <_malloc_r+0xa8>
 8004fb4:	4623      	mov	r3, r4
 8004fb6:	6864      	ldr	r4, [r4, #4]
 8004fb8:	e7ae      	b.n	8004f18 <_malloc_r+0x34>
 8004fba:	463c      	mov	r4, r7
 8004fbc:	687f      	ldr	r7, [r7, #4]
 8004fbe:	e7b6      	b.n	8004f2e <_malloc_r+0x4a>
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	42a3      	cmp	r3, r4
 8004fc6:	d1fb      	bne.n	8004fc0 <_malloc_r+0xdc>
 8004fc8:	2300      	movs	r3, #0
 8004fca:	6053      	str	r3, [r2, #4]
 8004fcc:	e7de      	b.n	8004f8c <_malloc_r+0xa8>
 8004fce:	230c      	movs	r3, #12
 8004fd0:	6033      	str	r3, [r6, #0]
 8004fd2:	4630      	mov	r0, r6
 8004fd4:	f000 f80c 	bl	8004ff0 <__malloc_unlock>
 8004fd8:	e794      	b.n	8004f04 <_malloc_r+0x20>
 8004fda:	6005      	str	r5, [r0, #0]
 8004fdc:	e7d6      	b.n	8004f8c <_malloc_r+0xa8>
 8004fde:	bf00      	nop
 8004fe0:	20012fc4 	.word	0x20012fc4

08004fe4 <__malloc_lock>:
 8004fe4:	4801      	ldr	r0, [pc, #4]	@ (8004fec <__malloc_lock+0x8>)
 8004fe6:	f7ff bf00 	b.w	8004dea <__retarget_lock_acquire_recursive>
 8004fea:	bf00      	nop
 8004fec:	20012fbc 	.word	0x20012fbc

08004ff0 <__malloc_unlock>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	@ (8004ff8 <__malloc_unlock+0x8>)
 8004ff2:	f7ff befb 	b.w	8004dec <__retarget_lock_release_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	20012fbc 	.word	0x20012fbc

08004ffc <__sflush_r>:
 8004ffc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005004:	0716      	lsls	r6, r2, #28
 8005006:	4605      	mov	r5, r0
 8005008:	460c      	mov	r4, r1
 800500a:	d454      	bmi.n	80050b6 <__sflush_r+0xba>
 800500c:	684b      	ldr	r3, [r1, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	dc02      	bgt.n	8005018 <__sflush_r+0x1c>
 8005012:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005014:	2b00      	cmp	r3, #0
 8005016:	dd48      	ble.n	80050aa <__sflush_r+0xae>
 8005018:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800501a:	2e00      	cmp	r6, #0
 800501c:	d045      	beq.n	80050aa <__sflush_r+0xae>
 800501e:	2300      	movs	r3, #0
 8005020:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005024:	682f      	ldr	r7, [r5, #0]
 8005026:	6a21      	ldr	r1, [r4, #32]
 8005028:	602b      	str	r3, [r5, #0]
 800502a:	d030      	beq.n	800508e <__sflush_r+0x92>
 800502c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800502e:	89a3      	ldrh	r3, [r4, #12]
 8005030:	0759      	lsls	r1, r3, #29
 8005032:	d505      	bpl.n	8005040 <__sflush_r+0x44>
 8005034:	6863      	ldr	r3, [r4, #4]
 8005036:	1ad2      	subs	r2, r2, r3
 8005038:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800503a:	b10b      	cbz	r3, 8005040 <__sflush_r+0x44>
 800503c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800503e:	1ad2      	subs	r2, r2, r3
 8005040:	2300      	movs	r3, #0
 8005042:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005044:	6a21      	ldr	r1, [r4, #32]
 8005046:	4628      	mov	r0, r5
 8005048:	47b0      	blx	r6
 800504a:	1c43      	adds	r3, r0, #1
 800504c:	89a3      	ldrh	r3, [r4, #12]
 800504e:	d106      	bne.n	800505e <__sflush_r+0x62>
 8005050:	6829      	ldr	r1, [r5, #0]
 8005052:	291d      	cmp	r1, #29
 8005054:	d82b      	bhi.n	80050ae <__sflush_r+0xb2>
 8005056:	4a2a      	ldr	r2, [pc, #168]	@ (8005100 <__sflush_r+0x104>)
 8005058:	40ca      	lsrs	r2, r1
 800505a:	07d6      	lsls	r6, r2, #31
 800505c:	d527      	bpl.n	80050ae <__sflush_r+0xb2>
 800505e:	2200      	movs	r2, #0
 8005060:	6062      	str	r2, [r4, #4]
 8005062:	04d9      	lsls	r1, r3, #19
 8005064:	6922      	ldr	r2, [r4, #16]
 8005066:	6022      	str	r2, [r4, #0]
 8005068:	d504      	bpl.n	8005074 <__sflush_r+0x78>
 800506a:	1c42      	adds	r2, r0, #1
 800506c:	d101      	bne.n	8005072 <__sflush_r+0x76>
 800506e:	682b      	ldr	r3, [r5, #0]
 8005070:	b903      	cbnz	r3, 8005074 <__sflush_r+0x78>
 8005072:	6560      	str	r0, [r4, #84]	@ 0x54
 8005074:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005076:	602f      	str	r7, [r5, #0]
 8005078:	b1b9      	cbz	r1, 80050aa <__sflush_r+0xae>
 800507a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800507e:	4299      	cmp	r1, r3
 8005080:	d002      	beq.n	8005088 <__sflush_r+0x8c>
 8005082:	4628      	mov	r0, r5
 8005084:	f7ff fec2 	bl	8004e0c <_free_r>
 8005088:	2300      	movs	r3, #0
 800508a:	6363      	str	r3, [r4, #52]	@ 0x34
 800508c:	e00d      	b.n	80050aa <__sflush_r+0xae>
 800508e:	2301      	movs	r3, #1
 8005090:	4628      	mov	r0, r5
 8005092:	47b0      	blx	r6
 8005094:	4602      	mov	r2, r0
 8005096:	1c50      	adds	r0, r2, #1
 8005098:	d1c9      	bne.n	800502e <__sflush_r+0x32>
 800509a:	682b      	ldr	r3, [r5, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d0c6      	beq.n	800502e <__sflush_r+0x32>
 80050a0:	2b1d      	cmp	r3, #29
 80050a2:	d001      	beq.n	80050a8 <__sflush_r+0xac>
 80050a4:	2b16      	cmp	r3, #22
 80050a6:	d11e      	bne.n	80050e6 <__sflush_r+0xea>
 80050a8:	602f      	str	r7, [r5, #0]
 80050aa:	2000      	movs	r0, #0
 80050ac:	e022      	b.n	80050f4 <__sflush_r+0xf8>
 80050ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050b2:	b21b      	sxth	r3, r3
 80050b4:	e01b      	b.n	80050ee <__sflush_r+0xf2>
 80050b6:	690f      	ldr	r7, [r1, #16]
 80050b8:	2f00      	cmp	r7, #0
 80050ba:	d0f6      	beq.n	80050aa <__sflush_r+0xae>
 80050bc:	0793      	lsls	r3, r2, #30
 80050be:	680e      	ldr	r6, [r1, #0]
 80050c0:	bf08      	it	eq
 80050c2:	694b      	ldreq	r3, [r1, #20]
 80050c4:	600f      	str	r7, [r1, #0]
 80050c6:	bf18      	it	ne
 80050c8:	2300      	movne	r3, #0
 80050ca:	eba6 0807 	sub.w	r8, r6, r7
 80050ce:	608b      	str	r3, [r1, #8]
 80050d0:	f1b8 0f00 	cmp.w	r8, #0
 80050d4:	dde9      	ble.n	80050aa <__sflush_r+0xae>
 80050d6:	6a21      	ldr	r1, [r4, #32]
 80050d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80050da:	4643      	mov	r3, r8
 80050dc:	463a      	mov	r2, r7
 80050de:	4628      	mov	r0, r5
 80050e0:	47b0      	blx	r6
 80050e2:	2800      	cmp	r0, #0
 80050e4:	dc08      	bgt.n	80050f8 <__sflush_r+0xfc>
 80050e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050ee:	81a3      	strh	r3, [r4, #12]
 80050f0:	f04f 30ff 	mov.w	r0, #4294967295
 80050f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050f8:	4407      	add	r7, r0
 80050fa:	eba8 0800 	sub.w	r8, r8, r0
 80050fe:	e7e7      	b.n	80050d0 <__sflush_r+0xd4>
 8005100:	20400001 	.word	0x20400001

08005104 <_fflush_r>:
 8005104:	b538      	push	{r3, r4, r5, lr}
 8005106:	690b      	ldr	r3, [r1, #16]
 8005108:	4605      	mov	r5, r0
 800510a:	460c      	mov	r4, r1
 800510c:	b913      	cbnz	r3, 8005114 <_fflush_r+0x10>
 800510e:	2500      	movs	r5, #0
 8005110:	4628      	mov	r0, r5
 8005112:	bd38      	pop	{r3, r4, r5, pc}
 8005114:	b118      	cbz	r0, 800511e <_fflush_r+0x1a>
 8005116:	6a03      	ldr	r3, [r0, #32]
 8005118:	b90b      	cbnz	r3, 800511e <_fflush_r+0x1a>
 800511a:	f7ff fc87 	bl	8004a2c <__sinit>
 800511e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0f3      	beq.n	800510e <_fflush_r+0xa>
 8005126:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005128:	07d0      	lsls	r0, r2, #31
 800512a:	d404      	bmi.n	8005136 <_fflush_r+0x32>
 800512c:	0599      	lsls	r1, r3, #22
 800512e:	d402      	bmi.n	8005136 <_fflush_r+0x32>
 8005130:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005132:	f7ff fe5a 	bl	8004dea <__retarget_lock_acquire_recursive>
 8005136:	4628      	mov	r0, r5
 8005138:	4621      	mov	r1, r4
 800513a:	f7ff ff5f 	bl	8004ffc <__sflush_r>
 800513e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005140:	07da      	lsls	r2, r3, #31
 8005142:	4605      	mov	r5, r0
 8005144:	d4e4      	bmi.n	8005110 <_fflush_r+0xc>
 8005146:	89a3      	ldrh	r3, [r4, #12]
 8005148:	059b      	lsls	r3, r3, #22
 800514a:	d4e1      	bmi.n	8005110 <_fflush_r+0xc>
 800514c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800514e:	f7ff fe4d 	bl	8004dec <__retarget_lock_release_recursive>
 8005152:	e7dd      	b.n	8005110 <_fflush_r+0xc>

08005154 <__swhatbuf_r>:
 8005154:	b570      	push	{r4, r5, r6, lr}
 8005156:	460c      	mov	r4, r1
 8005158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515c:	2900      	cmp	r1, #0
 800515e:	b096      	sub	sp, #88	@ 0x58
 8005160:	4615      	mov	r5, r2
 8005162:	461e      	mov	r6, r3
 8005164:	da0d      	bge.n	8005182 <__swhatbuf_r+0x2e>
 8005166:	89a3      	ldrh	r3, [r4, #12]
 8005168:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800516c:	f04f 0100 	mov.w	r1, #0
 8005170:	bf14      	ite	ne
 8005172:	2340      	movne	r3, #64	@ 0x40
 8005174:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005178:	2000      	movs	r0, #0
 800517a:	6031      	str	r1, [r6, #0]
 800517c:	602b      	str	r3, [r5, #0]
 800517e:	b016      	add	sp, #88	@ 0x58
 8005180:	bd70      	pop	{r4, r5, r6, pc}
 8005182:	466a      	mov	r2, sp
 8005184:	f000 f848 	bl	8005218 <_fstat_r>
 8005188:	2800      	cmp	r0, #0
 800518a:	dbec      	blt.n	8005166 <__swhatbuf_r+0x12>
 800518c:	9901      	ldr	r1, [sp, #4]
 800518e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005192:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005196:	4259      	negs	r1, r3
 8005198:	4159      	adcs	r1, r3
 800519a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800519e:	e7eb      	b.n	8005178 <__swhatbuf_r+0x24>

080051a0 <__smakebuf_r>:
 80051a0:	898b      	ldrh	r3, [r1, #12]
 80051a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051a4:	079d      	lsls	r5, r3, #30
 80051a6:	4606      	mov	r6, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	d507      	bpl.n	80051bc <__smakebuf_r+0x1c>
 80051ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	6123      	str	r3, [r4, #16]
 80051b4:	2301      	movs	r3, #1
 80051b6:	6163      	str	r3, [r4, #20]
 80051b8:	b003      	add	sp, #12
 80051ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051bc:	ab01      	add	r3, sp, #4
 80051be:	466a      	mov	r2, sp
 80051c0:	f7ff ffc8 	bl	8005154 <__swhatbuf_r>
 80051c4:	9f00      	ldr	r7, [sp, #0]
 80051c6:	4605      	mov	r5, r0
 80051c8:	4639      	mov	r1, r7
 80051ca:	4630      	mov	r0, r6
 80051cc:	f7ff fe8a 	bl	8004ee4 <_malloc_r>
 80051d0:	b948      	cbnz	r0, 80051e6 <__smakebuf_r+0x46>
 80051d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051d6:	059a      	lsls	r2, r3, #22
 80051d8:	d4ee      	bmi.n	80051b8 <__smakebuf_r+0x18>
 80051da:	f023 0303 	bic.w	r3, r3, #3
 80051de:	f043 0302 	orr.w	r3, r3, #2
 80051e2:	81a3      	strh	r3, [r4, #12]
 80051e4:	e7e2      	b.n	80051ac <__smakebuf_r+0xc>
 80051e6:	89a3      	ldrh	r3, [r4, #12]
 80051e8:	6020      	str	r0, [r4, #0]
 80051ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ee:	81a3      	strh	r3, [r4, #12]
 80051f0:	9b01      	ldr	r3, [sp, #4]
 80051f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80051f6:	b15b      	cbz	r3, 8005210 <__smakebuf_r+0x70>
 80051f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051fc:	4630      	mov	r0, r6
 80051fe:	f000 f81d 	bl	800523c <_isatty_r>
 8005202:	b128      	cbz	r0, 8005210 <__smakebuf_r+0x70>
 8005204:	89a3      	ldrh	r3, [r4, #12]
 8005206:	f023 0303 	bic.w	r3, r3, #3
 800520a:	f043 0301 	orr.w	r3, r3, #1
 800520e:	81a3      	strh	r3, [r4, #12]
 8005210:	89a3      	ldrh	r3, [r4, #12]
 8005212:	431d      	orrs	r5, r3
 8005214:	81a5      	strh	r5, [r4, #12]
 8005216:	e7cf      	b.n	80051b8 <__smakebuf_r+0x18>

08005218 <_fstat_r>:
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	4d07      	ldr	r5, [pc, #28]	@ (8005238 <_fstat_r+0x20>)
 800521c:	2300      	movs	r3, #0
 800521e:	4604      	mov	r4, r0
 8005220:	4608      	mov	r0, r1
 8005222:	4611      	mov	r1, r2
 8005224:	602b      	str	r3, [r5, #0]
 8005226:	f7fb fc22 	bl	8000a6e <_fstat>
 800522a:	1c43      	adds	r3, r0, #1
 800522c:	d102      	bne.n	8005234 <_fstat_r+0x1c>
 800522e:	682b      	ldr	r3, [r5, #0]
 8005230:	b103      	cbz	r3, 8005234 <_fstat_r+0x1c>
 8005232:	6023      	str	r3, [r4, #0]
 8005234:	bd38      	pop	{r3, r4, r5, pc}
 8005236:	bf00      	nop
 8005238:	20012fb8 	.word	0x20012fb8

0800523c <_isatty_r>:
 800523c:	b538      	push	{r3, r4, r5, lr}
 800523e:	4d06      	ldr	r5, [pc, #24]	@ (8005258 <_isatty_r+0x1c>)
 8005240:	2300      	movs	r3, #0
 8005242:	4604      	mov	r4, r0
 8005244:	4608      	mov	r0, r1
 8005246:	602b      	str	r3, [r5, #0]
 8005248:	f7fb fc21 	bl	8000a8e <_isatty>
 800524c:	1c43      	adds	r3, r0, #1
 800524e:	d102      	bne.n	8005256 <_isatty_r+0x1a>
 8005250:	682b      	ldr	r3, [r5, #0]
 8005252:	b103      	cbz	r3, 8005256 <_isatty_r+0x1a>
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	20012fb8 	.word	0x20012fb8

0800525c <_sbrk_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	4d06      	ldr	r5, [pc, #24]	@ (8005278 <_sbrk_r+0x1c>)
 8005260:	2300      	movs	r3, #0
 8005262:	4604      	mov	r4, r0
 8005264:	4608      	mov	r0, r1
 8005266:	602b      	str	r3, [r5, #0]
 8005268:	f000 f808 	bl	800527c <_sbrk>
 800526c:	1c43      	adds	r3, r0, #1
 800526e:	d102      	bne.n	8005276 <_sbrk_r+0x1a>
 8005270:	682b      	ldr	r3, [r5, #0]
 8005272:	b103      	cbz	r3, 8005276 <_sbrk_r+0x1a>
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	bd38      	pop	{r3, r4, r5, pc}
 8005278:	20012fb8 	.word	0x20012fb8

0800527c <_sbrk>:
 800527c:	4a04      	ldr	r2, [pc, #16]	@ (8005290 <_sbrk+0x14>)
 800527e:	6811      	ldr	r1, [r2, #0]
 8005280:	4603      	mov	r3, r0
 8005282:	b909      	cbnz	r1, 8005288 <_sbrk+0xc>
 8005284:	4903      	ldr	r1, [pc, #12]	@ (8005294 <_sbrk+0x18>)
 8005286:	6011      	str	r1, [r2, #0]
 8005288:	6810      	ldr	r0, [r2, #0]
 800528a:	4403      	add	r3, r0
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	4770      	bx	lr
 8005290:	20012fc8 	.word	0x20012fc8
 8005294:	20012fd0 	.word	0x20012fd0

08005298 <_init>:
 8005298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800529a:	bf00      	nop
 800529c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800529e:	bc08      	pop	{r3}
 80052a0:	469e      	mov	lr, r3
 80052a2:	4770      	bx	lr

080052a4 <_fini>:
 80052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a6:	bf00      	nop
 80052a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052aa:	bc08      	pop	{r3}
 80052ac:	469e      	mov	lr, r3
 80052ae:	4770      	bx	lr
