{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458753359653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458753359668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 20:15:59 2016 " "Processing started: Wed Mar 23 20:15:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458753359668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753359668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wpa2 -c wpa2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wpa2 -c wpa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753359668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458753360152 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "wpa2.qsys " "Elaborating Qsys system entity \"wpa2.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753371618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:16 Progress: Loading wpa2/wpa2.qsys " "2016.03.23.21:16:16 Progress: Loading wpa2/wpa2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753376313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:16 Progress: Reading input file " "2016.03.23.21:16:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753376797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:16 Progress: Adding altpll \[altpll 15.1\] " "2016.03.23.21:16:16 Progress: Adding altpll \[altpll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753376906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module altpll " "2016.03.23.21:16:18 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding clk_48 \[clock_source 15.1\] " "2016.03.23.21:16:18 Progress: Adding clk_48 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module clk_48 " "2016.03.23.21:16:18 Progress: Parameterizing module clk_48" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\] " "2016.03.23.21:16:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module jtag_uart " "2016.03.23.21:16:18 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding nios2_e \[altera_nios2_gen2 15.1\] " "2016.03.23.21:16:18 Progress: Adding nios2_e \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module nios2_e " "2016.03.23.21:16:18 Progress: Parameterizing module nios2_e" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\] " "2016.03.23.21:16:18 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module onchip_memory " "2016.03.23.21:16:18 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding pio_address \[altera_avalon_pio 15.1\] " "2016.03.23.21:16:18 Progress: Adding pio_address \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module pio_address " "2016.03.23.21:16:18 Progress: Parameterizing module pio_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding pio_control \[altera_avalon_pio 15.1\] " "2016.03.23.21:16:18 Progress: Adding pio_control \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module pio_control " "2016.03.23.21:16:18 Progress: Parameterizing module pio_control" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding pio_read_data \[altera_avalon_pio 15.1\] " "2016.03.23.21:16:18 Progress: Adding pio_read_data \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module pio_read_data " "2016.03.23.21:16:18 Progress: Parameterizing module pio_read_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Adding pio_write_data \[altera_avalon_pio 15.1\] " "2016.03.23.21:16:18 Progress: Adding pio_write_data \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Parameterizing module pio_write_data " "2016.03.23.21:16:18 Progress: Parameterizing module pio_write_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:18 Progress: Building connections " "2016.03.23.21:16:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753378981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:19 Progress: Parameterizing connections " "2016.03.23.21:16:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753379043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:19 Progress: Validating " "2016.03.23.21:16:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753379059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.23.21:16:19 Progress: Done reading input file " "2016.03.23.21:16:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753379839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Wpa2: Generating wpa2 \"wpa2\" for QUARTUS_SYNTH " "Wpa2: Generating wpa2 \"wpa2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753387046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753389325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753389341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753389341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753389356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"wpa2\" instantiated altpll \"altpll\" " "Altpll: \"wpa2\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'wpa2_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'wpa2_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=wpa2_jtag_uart --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0003_jtag_uart_gen//wpa2_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=wpa2_jtag_uart --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0003_jtag_uart_gen//wpa2_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'wpa2_jtag_uart' " "Jtag_uart: Done RTL generation for module 'wpa2_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"wpa2\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"wpa2\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_e: \"wpa2\" instantiated altera_nios2_gen2 \"nios2_e\" " "Nios2_e: \"wpa2\" instantiated altera_nios2_gen2 \"nios2_e\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'wpa2_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'wpa2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=wpa2_onchip_memory --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0004_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0004_onchip_memory_gen//wpa2_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=wpa2_onchip_memory --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0004_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0004_onchip_memory_gen//wpa2_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753399776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'wpa2_onchip_memory' " "Onchip_memory: Done RTL generation for module 'wpa2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"wpa2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"wpa2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_address: Starting RTL generation for module 'wpa2_pio_address' " "Pio_address: Starting RTL generation for module 'wpa2_pio_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_address:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_address --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0005_pio_address_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0005_pio_address_gen//wpa2_pio_address_component_configuration.pl  --do_build_sim=0  \] " "Pio_address:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_address --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0005_pio_address_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0005_pio_address_gen//wpa2_pio_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_address: Done RTL generation for module 'wpa2_pio_address' " "Pio_address: Done RTL generation for module 'wpa2_pio_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_address: \"wpa2\" instantiated altera_avalon_pio \"pio_address\" " "Pio_address: \"wpa2\" instantiated altera_avalon_pio \"pio_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_control: Starting RTL generation for module 'wpa2_pio_control' " "Pio_control: Starting RTL generation for module 'wpa2_pio_control'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_control:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_control --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0006_pio_control_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0006_pio_control_gen//wpa2_pio_control_component_configuration.pl  --do_build_sim=0  \] " "Pio_control:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_control --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0006_pio_control_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0006_pio_control_gen//wpa2_pio_control_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_control: Done RTL generation for module 'wpa2_pio_control' " "Pio_control: Done RTL generation for module 'wpa2_pio_control'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_control: \"wpa2\" instantiated altera_avalon_pio \"pio_control\" " "Pio_control: \"wpa2\" instantiated altera_avalon_pio \"pio_control\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_read_data: Starting RTL generation for module 'wpa2_pio_read_data' " "Pio_read_data: Starting RTL generation for module 'wpa2_pio_read_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_read_data:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_read_data --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0007_pio_read_data_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0007_pio_read_data_gen//wpa2_pio_read_data_component_configuration.pl  --do_build_sim=0  \] " "Pio_read_data:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_read_data --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0007_pio_read_data_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0007_pio_read_data_gen//wpa2_pio_read_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_read_data: Done RTL generation for module 'wpa2_pio_read_data' " "Pio_read_data: Done RTL generation for module 'wpa2_pio_read_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_read_data: \"wpa2\" instantiated altera_avalon_pio \"pio_read_data\" " "Pio_read_data: \"wpa2\" instantiated altera_avalon_pio \"pio_read_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_write_data: Starting RTL generation for module 'wpa2_pio_write_data' " "Pio_write_data: Starting RTL generation for module 'wpa2_pio_write_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_write_data:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_write_data --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0008_pio_write_data_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0008_pio_write_data_gen//wpa2_pio_write_data_component_configuration.pl  --do_build_sim=0  \] " "Pio_write_data:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wpa2_pio_write_data --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0008_pio_write_data_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0008_pio_write_data_gen//wpa2_pio_write_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753400946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_write_data: Done RTL generation for module 'wpa2_pio_write_data' " "Pio_write_data: Done RTL generation for module 'wpa2_pio_write_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753401165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_write_data: \"wpa2\" instantiated altera_avalon_pio \"pio_write_data\" " "Pio_write_data: \"wpa2\" instantiated altera_avalon_pio \"pio_write_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753401180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753403575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753403746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753403918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753404074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753404246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753404417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753404573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753404745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"wpa2\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"wpa2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753406445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"wpa2\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"wpa2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753406492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"wpa2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"wpa2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753406492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'wpa2_nios2_e_cpu' " "Cpu: Starting RTL generation for module 'wpa2_nios2_e_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753406507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=wpa2_nios2_e_cpu --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0011_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0011_cpu_gen//wpa2_nios2_e_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=wpa2_nios2_e_cpu --dir=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0011_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Oleg/AppData/Local/Temp/alt6883_4604297872688561683.dir/0011_cpu_gen//wpa2_nios2_e_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753406507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:47 (*) Starting Nios II generation " "Cpu: # 2016.03.23 20:16:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:47 (*)   Checking for plaintext license. " "Cpu: # 2016.03.23 20:16:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/ " "Cpu: # 2016.03.23 20:16:53 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.03.23 20:16:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.03.23 20:16:53 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   Plaintext license not found. " "Cpu: # 2016.03.23 20:16:53 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.03.23 20:16:53 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.03.23 20:16:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:53 (*)   Creating all objects for CPU " "Cpu: # 2016.03.23 20:16:53 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:54 (*)   Generating RTL from CPU objects " "Cpu: # 2016.03.23 20:16:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:54 (*)   Creating plain-text RTL " "Cpu: # 2016.03.23 20:16:54 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.03.23 20:16:56 (*) Done Nios II generation " "Cpu: # 2016.03.23 20:16:56 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'wpa2_nios2_e_cpu' " "Cpu: Done RTL generation for module 'wpa2_nios2_e_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_e\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_e\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_e_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_e_data_master_translator\" " "Nios2_e_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_e_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_e_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_e_data_master_agent\" " "Nios2_e_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_e_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753416990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Wpa2: Done \"wpa2\" with 28 modules, 45 files " "Wpa2: Done \"wpa2\" with 28 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753417481 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "wpa2.qsys " "Finished elaborating Qsys system entity \"wpa2.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753418542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oleg/documents/fpga_proj/sha1-secworks/src/rtl/sha1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oleg/documents/fpga_proj/sha1-secworks/src/rtl/sha1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1 " "Found entity 1: sha1" {  } { { "../sha1-secworks/src/rtl/sha1.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/sha1-secworks/src/rtl/sha1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oleg/documents/fpga_proj/sha1-secworks/src/rtl/sha1_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oleg/documents/fpga_proj/sha1-secworks/src/rtl/sha1_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_core " "Found entity 1: sha1_core" {  } { { "../sha1-secworks/src/rtl/sha1_core.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/sha1-secworks/src/rtl/sha1_core.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oleg/documents/fpga_proj/sha1-secworks/src/rtl/sha1_w_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oleg/documents/fpga_proj/sha1-secworks/src/rtl/sha1_w_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_w_mem " "Found entity 1: sha1_w_mem" {  } { { "../sha1-secworks/src/rtl/sha1_w_mem.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/sha1-secworks/src/rtl/sha1_w_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "C:/Users/Oleg/Documents/FPGA_proj/wpa2/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wpa.v 1 1 " "Found 1 design units, including 1 entities, in source file wpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa " "Found entity 1: wpa" {  } { { "wpa.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/wpa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/wpa2/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/wpa2/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/wpa2/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/wpa2/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/wpa2/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/wpa2/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/wpa2/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/wpa2/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/wpa2/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/wpa2/submodules/altera_reset_controller.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/wpa2/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/wpa2/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/wpa2/submodules/wpa2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_altpll_dffpipe_l2c " "Found entity 1: wpa2_altpll_dffpipe_l2c" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""} { "Info" "ISGN_ENTITY_NAME" "2 wpa2_altpll_stdsync_sv6 " "Found entity 2: wpa2_altpll_stdsync_sv6" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""} { "Info" "ISGN_ENTITY_NAME" "3 wpa2_altpll_altpll_b742 " "Found entity 3: wpa2_altpll_altpll_b742" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""} { "Info" "ISGN_ENTITY_NAME" "4 wpa2_altpll " "Found entity 4: wpa2_altpll" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_irq_mapper " "Found entity 1: wpa2_irq_mapper" {  } { { "db/ip/wpa2/submodules/wpa2_irq_mapper.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/wpa2/submodules/wpa2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_jtag_uart_sim_scfifo_w " "Found entity 1: wpa2_jtag_uart_sim_scfifo_w" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""} { "Info" "ISGN_ENTITY_NAME" "2 wpa2_jtag_uart_scfifo_w " "Found entity 2: wpa2_jtag_uart_scfifo_w" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""} { "Info" "ISGN_ENTITY_NAME" "3 wpa2_jtag_uart_sim_scfifo_r " "Found entity 3: wpa2_jtag_uart_sim_scfifo_r" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""} { "Info" "ISGN_ENTITY_NAME" "4 wpa2_jtag_uart_scfifo_r " "Found entity 4: wpa2_jtag_uart_scfifo_r" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""} { "Info" "ISGN_ENTITY_NAME" "5 wpa2_jtag_uart " "Found entity 5: wpa2_jtag_uart" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0 " "Found entity 1: wpa2_mm_interconnect_0" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: wpa2_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_cmd_demux " "Found entity 1: wpa2_mm_interconnect_0_cmd_demux" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_cmd_mux " "Found entity 1: wpa2_mm_interconnect_0_cmd_mux" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel wpa2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at wpa2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel wpa2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at wpa2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_router_default_decode " "Found entity 1: wpa2_mm_interconnect_0_router_default_decode" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""} { "Info" "ISGN_ENTITY_NAME" "2 wpa2_mm_interconnect_0_router " "Found entity 2: wpa2_mm_interconnect_0_router" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel wpa2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at wpa2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel wpa2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at wpa2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_router_002_default_decode " "Found entity 1: wpa2_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""} { "Info" "ISGN_ENTITY_NAME" "2 wpa2_mm_interconnect_0_router_002 " "Found entity 2: wpa2_mm_interconnect_0_router_002" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_rsp_demux " "Found entity 1: wpa2_mm_interconnect_0_rsp_demux" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_rsp_demux_002 " "Found entity 1: wpa2_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_mm_interconnect_0_rsp_mux " "Found entity 1: wpa2_mm_interconnect_0_rsp_mux" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_nios2_e.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_nios2_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_nios2_e " "Found entity 1: wpa2_nios2_e" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_nios2_e_cpu_register_bank_a_module " "Found entity 1: wpa2_nios2_e_cpu_register_bank_a_module" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "2 wpa2_nios2_e_cpu_register_bank_b_module " "Found entity 2: wpa2_nios2_e_cpu_register_bank_b_module" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "3 wpa2_nios2_e_cpu_nios2_oci_debug " "Found entity 3: wpa2_nios2_e_cpu_nios2_oci_debug" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "4 wpa2_nios2_e_cpu_nios2_oci_break " "Found entity 4: wpa2_nios2_e_cpu_nios2_oci_break" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "5 wpa2_nios2_e_cpu_nios2_oci_xbrk " "Found entity 5: wpa2_nios2_e_cpu_nios2_oci_xbrk" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "6 wpa2_nios2_e_cpu_nios2_oci_dbrk " "Found entity 6: wpa2_nios2_e_cpu_nios2_oci_dbrk" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "7 wpa2_nios2_e_cpu_nios2_oci_itrace " "Found entity 7: wpa2_nios2_e_cpu_nios2_oci_itrace" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "8 wpa2_nios2_e_cpu_nios2_oci_td_mode " "Found entity 8: wpa2_nios2_e_cpu_nios2_oci_td_mode" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "9 wpa2_nios2_e_cpu_nios2_oci_dtrace " "Found entity 9: wpa2_nios2_e_cpu_nios2_oci_dtrace" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "10 wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "11 wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "12 wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "13 wpa2_nios2_e_cpu_nios2_oci_fifo " "Found entity 13: wpa2_nios2_e_cpu_nios2_oci_fifo" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "14 wpa2_nios2_e_cpu_nios2_oci_pib " "Found entity 14: wpa2_nios2_e_cpu_nios2_oci_pib" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "15 wpa2_nios2_e_cpu_nios2_oci_im " "Found entity 15: wpa2_nios2_e_cpu_nios2_oci_im" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "16 wpa2_nios2_e_cpu_nios2_performance_monitors " "Found entity 16: wpa2_nios2_e_cpu_nios2_performance_monitors" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "17 wpa2_nios2_e_cpu_nios2_avalon_reg " "Found entity 17: wpa2_nios2_e_cpu_nios2_avalon_reg" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "18 wpa2_nios2_e_cpu_ociram_sp_ram_module " "Found entity 18: wpa2_nios2_e_cpu_ociram_sp_ram_module" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "19 wpa2_nios2_e_cpu_nios2_ocimem " "Found entity 19: wpa2_nios2_e_cpu_nios2_ocimem" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "20 wpa2_nios2_e_cpu_nios2_oci " "Found entity 20: wpa2_nios2_e_cpu_nios2_oci" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""} { "Info" "ISGN_ENTITY_NAME" "21 wpa2_nios2_e_cpu " "Found entity 21: wpa2_nios2_e_cpu" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_nios2_e_cpu_debug_slave_sysclk " "Found entity 1: wpa2_nios2_e_cpu_debug_slave_sysclk" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_nios2_e_cpu_debug_slave_tck " "Found entity 1: wpa2_nios2_e_cpu_debug_slave_tck" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_tck.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_nios2_e_cpu_debug_slave_wrapper " "Found entity 1: wpa2_nios2_e_cpu_debug_slave_wrapper" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_nios2_e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_nios2_e_cpu_test_bench " "Found entity 1: wpa2_nios2_e_cpu_test_bench" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_test_bench.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_onchip_memory " "Found entity 1: wpa2_onchip_memory" {  } { { "db/ip/wpa2/submodules/wpa2_onchip_memory.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_pio_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_pio_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_pio_address " "Found entity 1: wpa2_pio_address" {  } { { "db/ip/wpa2/submodules/wpa2_pio_address.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_pio_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_pio_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_pio_control " "Found entity 1: wpa2_pio_control" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_pio_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_pio_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_pio_read_data " "Found entity 1: wpa2_pio_read_data" {  } { { "db/ip/wpa2/submodules/wpa2_pio_read_data.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_read_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/submodules/wpa2_pio_write_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/submodules/wpa2_pio_write_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2_pio_write_data " "Found entity 1: wpa2_pio_write_data" {  } { { "db/ip/wpa2/submodules/wpa2_pio_write_data.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_write_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/wpa2/wpa2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/wpa2/wpa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wpa2 " "Found entity 1: wpa2" {  } { { "db/ip/wpa2/wpa2.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753418791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753418791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wpa " "Elaborating entity \"wpa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458753418963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2 wpa2:nios " "Elaborating entity \"wpa2\" for hierarchy \"wpa2:nios\"" {  } { { "wpa.v" "nios" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/wpa.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753418979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_altpll wpa2:nios\|wpa2_altpll:altpll " "Elaborating entity \"wpa2_altpll\" for hierarchy \"wpa2:nios\|wpa2_altpll:altpll\"" {  } { { "db/ip/wpa2/wpa2.v" "altpll" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_altpll_stdsync_sv6 wpa2:nios\|wpa2_altpll:altpll\|wpa2_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"wpa2_altpll_stdsync_sv6\" for hierarchy \"wpa2:nios\|wpa2_altpll:altpll\|wpa2_altpll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "stdsync2" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_altpll_dffpipe_l2c wpa2:nios\|wpa2_altpll:altpll\|wpa2_altpll_stdsync_sv6:stdsync2\|wpa2_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"wpa2_altpll_dffpipe_l2c\" for hierarchy \"wpa2:nios\|wpa2_altpll:altpll\|wpa2_altpll_stdsync_sv6:stdsync2\|wpa2_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "dffpipe3" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_altpll_altpll_b742 wpa2:nios\|wpa2_altpll:altpll\|wpa2_altpll_altpll_b742:sd1 " "Elaborating entity \"wpa2_altpll_altpll_b742\" for hierarchy \"wpa2:nios\|wpa2_altpll:altpll\|wpa2_altpll_altpll_b742:sd1\"" {  } { { "db/ip/wpa2/submodules/wpa2_altpll.v" "sd1" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_altpll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_jtag_uart wpa2:nios\|wpa2_jtag_uart:jtag_uart " "Elaborating entity \"wpa2_jtag_uart\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\"" {  } { { "db/ip/wpa2/wpa2.v" "jtag_uart" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_jtag_uart_scfifo_w wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w " "Elaborating entity \"wpa2_jtag_uart_scfifo_w\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\"" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "the_wpa2_jtag_uart_scfifo_w" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "wfifo" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753419353 ""}  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753419353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753419400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753419400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753419415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753419415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753419431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753419431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753419493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753419493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753419571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753419571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753419634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753419634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_w:the_wpa2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_jtag_uart_scfifo_r wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_r:the_wpa2_jtag_uart_scfifo_r " "Elaborating entity \"wpa2_jtag_uart_scfifo_r\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|wpa2_jtag_uart_scfifo_r:the_wpa2_jtag_uart_scfifo_r\"" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "the_wpa2_jtag_uart_scfifo_r" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "wpa2_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753419993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420024 ""}  } { { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753420024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"wpa2:nios\|wpa2_jtag_uart:jtag_uart\|alt_jtag_atlantic:wpa2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e wpa2:nios\|wpa2_nios2_e:nios2_e " "Elaborating entity \"wpa2_nios2_e\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\"" {  } { { "db/ip/wpa2/wpa2.v" "nios2_e" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu " "Elaborating entity \"wpa2_nios2_e_cpu\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e.v" "cpu" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_test_bench wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_test_bench:the_wpa2_nios2_e_cpu_test_bench " "Elaborating entity \"wpa2_nios2_e_cpu_test_bench\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_test_bench:the_wpa2_nios2_e_cpu_test_bench\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_test_bench" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_register_bank_a_module wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a " "Elaborating entity \"wpa2_nios2_e_cpu_register_bank_a_module\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "wpa2_nios2_e_cpu_register_bank_a" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_altsyncram" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753420929 ""}  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753420929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753420991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753420991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_a_module:wpa2_nios2_e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753420991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_register_bank_b_module wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_b_module:wpa2_nios2_e_cpu_register_bank_b " "Elaborating entity \"wpa2_nios2_e_cpu_register_bank_b_module\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_register_bank_b_module:wpa2_nios2_e_cpu_register_bank_b\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "wpa2_nios2_e_cpu_register_bank_b" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_debug wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_debug\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_debug" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_debug:the_wpa2_nios2_e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421100 ""}  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753421100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_break wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_break:the_wpa2_nios2_e_cpu_nios2_oci_break " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_break\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_break:the_wpa2_nios2_e_cpu_nios2_oci_break\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_break" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_xbrk wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_xbrk:the_wpa2_nios2_e_cpu_nios2_oci_xbrk " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_xbrk\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_xbrk:the_wpa2_nios2_e_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_xbrk" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_dbrk wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_dbrk:the_wpa2_nios2_e_cpu_nios2_oci_dbrk " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_dbrk\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_dbrk:the_wpa2_nios2_e_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_dbrk" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_itrace wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_itrace:the_wpa2_nios2_e_cpu_nios2_oci_itrace " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_itrace\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_itrace:the_wpa2_nios2_e_cpu_nios2_oci_itrace\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_itrace" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_dtrace wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_dtrace:the_wpa2_nios2_e_cpu_nios2_oci_dtrace " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_dtrace\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_dtrace:the_wpa2_nios2_e_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_dtrace" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_td_mode wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_dtrace:the_wpa2_nios2_e_cpu_nios2_oci_dtrace\|wpa2_nios2_e_cpu_nios2_oci_td_mode:wpa2_nios2_e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_td_mode\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_dtrace:the_wpa2_nios2_e_cpu_nios2_oci_dtrace\|wpa2_nios2_e_cpu_nios2_oci_td_mode:wpa2_nios2_e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "wpa2_nios2_e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_fifo wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_fifo\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_fifo" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\|wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt:the_wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\|wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt:the_wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\|wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc:the_wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\|wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc:the_wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\|wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc:the_wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_fifo:the_wpa2_nios2_e_cpu_nios2_oci_fifo\|wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc:the_wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_pib wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_pib:the_wpa2_nios2_e_cpu_nios2_oci_pib " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_pib\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_pib:the_wpa2_nios2_e_cpu_nios2_oci_pib\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_pib" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_oci_im wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_im:the_wpa2_nios2_e_cpu_nios2_oci_im " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_oci_im\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_oci_im:the_wpa2_nios2_e_cpu_nios2_oci_im\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_oci_im" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_avalon_reg wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_avalon_reg:the_wpa2_nios2_e_cpu_nios2_avalon_reg " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_avalon_reg\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_avalon_reg:the_wpa2_nios2_e_cpu_nios2_avalon_reg\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_avalon_reg" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_nios2_ocimem wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem " "Elaborating entity \"wpa2_nios2_e_cpu_nios2_ocimem\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_nios2_ocimem" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_ociram_sp_ram_module wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram " "Elaborating entity \"wpa2_nios2_e_cpu_ociram_sp_ram_module\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "wpa2_nios2_e_cpu_ociram_sp_ram" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_altsyncram" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421397 ""}  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753421397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753421459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753421459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_nios2_ocimem:the_wpa2_nios2_e_cpu_nios2_ocimem\|wpa2_nios2_e_cpu_ociram_sp_ram_module:wpa2_nios2_e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_debug_slave_wrapper wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper " "Elaborating entity \"wpa2_nios2_e_cpu_debug_slave_wrapper\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "the_wpa2_nios2_e_cpu_debug_slave_wrapper" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_debug_slave_tck wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|wpa2_nios2_e_cpu_debug_slave_tck:the_wpa2_nios2_e_cpu_debug_slave_tck " "Elaborating entity \"wpa2_nios2_e_cpu_debug_slave_tck\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|wpa2_nios2_e_cpu_debug_slave_tck:the_wpa2_nios2_e_cpu_debug_slave_tck\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "the_wpa2_nios2_e_cpu_debug_slave_tck" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_nios2_e_cpu_debug_slave_sysclk wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|wpa2_nios2_e_cpu_debug_slave_sysclk:the_wpa2_nios2_e_cpu_debug_slave_sysclk " "Elaborating entity \"wpa2_nios2_e_cpu_debug_slave_sysclk\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|wpa2_nios2_e_cpu_debug_slave_sysclk:the_wpa2_nios2_e_cpu_debug_slave_sysclk\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "the_wpa2_nios2_e_cpu_debug_slave_sysclk" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "wpa2_nios2_e_cpu_debug_slave_phy" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\"" {  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy " "Instantiated megafunction \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421568 ""}  } { { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753421568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wpa2:nios\|wpa2_nios2_e:nios2_e\|wpa2_nios2_e_cpu:cpu\|wpa2_nios2_e_cpu_nios2_oci:the_wpa2_nios2_e_cpu_nios2_oci\|wpa2_nios2_e_cpu_debug_slave_wrapper:the_wpa2_nios2_e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:wpa2_nios2_e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_onchip_memory wpa2:nios\|wpa2_onchip_memory:onchip_memory " "Elaborating entity \"wpa2_onchip_memory\" for hierarchy \"wpa2:nios\|wpa2_onchip_memory:onchip_memory\"" {  } { { "db/ip/wpa2/wpa2.v" "onchip_memory" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/wpa2/submodules/wpa2_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/wpa2/submodules/wpa2_onchip_memory.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file wpa2_onchip_memory.hex " "Parameter \"init_file\" = \"wpa2_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458753421787 ""}  } { { "db/ip/wpa2/submodules/wpa2_onchip_memory.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458753421787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jhc1 " "Found entity 1: altsyncram_jhc1" {  } { { "db/altsyncram_jhc1.tdf" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/altsyncram_jhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753421849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753421849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jhc1 wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_jhc1:auto_generated " "Elaborating entity \"altsyncram_jhc1\" for hierarchy \"wpa2:nios\|wpa2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_jhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753421849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_pio_address wpa2:nios\|wpa2_pio_address:pio_address " "Elaborating entity \"wpa2_pio_address\" for hierarchy \"wpa2:nios\|wpa2_pio_address:pio_address\"" {  } { { "db/ip/wpa2/wpa2.v" "pio_address" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_pio_control wpa2:nios\|wpa2_pio_control:pio_control " "Elaborating entity \"wpa2_pio_control\" for hierarchy \"wpa2:nios\|wpa2_pio_control:pio_control\"" {  } { { "db/ip/wpa2/wpa2.v" "pio_control" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_pio_read_data wpa2:nios\|wpa2_pio_read_data:pio_read_data " "Elaborating entity \"wpa2_pio_read_data\" for hierarchy \"wpa2:nios\|wpa2_pio_read_data:pio_read_data\"" {  } { { "db/ip/wpa2/wpa2.v" "pio_read_data" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_pio_write_data wpa2:nios\|wpa2_pio_write_data:pio_write_data " "Elaborating entity \"wpa2_pio_write_data\" for hierarchy \"wpa2:nios\|wpa2_pio_write_data:pio_write_data\"" {  } { { "db/ip/wpa2/wpa2.v" "pio_write_data" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0 wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"wpa2_mm_interconnect_0\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/wpa2/wpa2.v" "mm_interconnect_0" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_e_data_master_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "nios2_e_data_master_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_e_instruction_master_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "nios2_e_instruction_master_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_e_debug_mem_slave_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "nios2_e_debug_mem_slave_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_address_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_address_s1_translator\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "pio_address_s1_translator" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_e_data_master_agent\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "nios2_e_data_master_agent" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_e_instruction_master_agent\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "nios2_e_instruction_master_agent" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/wpa2/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "altpll_pll_slave_agent_rdata_fifo" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_router wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router:router " "Elaborating entity \"wpa2_mm_interconnect_0_router\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router:router\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "router" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_router_default_decode wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router:router\|wpa2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"wpa2_mm_interconnect_0_router_default_decode\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router:router\|wpa2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_router_002 wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"wpa2_mm_interconnect_0_router_002\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "router_002" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_router_002_default_decode wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router_002:router_002\|wpa2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"wpa2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_router_002:router_002\|wpa2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_cmd_demux wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"wpa2_mm_interconnect_0_cmd_demux\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 2760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_cmd_mux wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"wpa2_mm_interconnect_0_cmd_mux\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753422988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_rsp_demux wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"wpa2_mm_interconnect_0_rsp_demux\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 3026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_rsp_demux_002 wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"wpa2_mm_interconnect_0_rsp_demux_002\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 3072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_rsp_mux wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"wpa2_mm_interconnect_0_rsp_mux\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "crosser" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/wpa2/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/wpa2/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_avalon_st_adapter wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"wpa2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"wpa2:nios\|wpa2_mm_interconnect_0:mm_interconnect_0\|wpa2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|wpa2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wpa2_irq_mapper wpa2:nios\|wpa2_irq_mapper:irq_mapper " "Elaborating entity \"wpa2_irq_mapper\" for hierarchy \"wpa2:nios\|wpa2_irq_mapper:irq_mapper\"" {  } { { "db/ip/wpa2/wpa2.v" "irq_mapper" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller wpa2:nios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"wpa2:nios\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/wpa2/wpa2.v" "rst_controller" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer wpa2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"wpa2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/wpa2/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer wpa2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"wpa2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/wpa2/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller wpa2:nios\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"wpa2:nios\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/wpa2/wpa2.v" "rst_controller_001" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/wpa2.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753423300 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458753425437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.23.21:17:10 Progress: Loading sld42dffc41/alt_sld_fab_wrapper_hw.tcl " "2016.03.23.21:17:10 Progress: Loading sld42dffc41/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753430413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753432909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753433097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753434717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753434780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753434827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753434920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753434920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753434920 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458753435669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42dffc41/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42dffc41/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld42dffc41/alt_sld_fab.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753435887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753435887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753435965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753435965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753435965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753435965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753435997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753435997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753436059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753436059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753436059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/sld42dffc41/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458753436106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753436106 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1458753440630 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[5\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[5\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[5\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[5\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[4\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[4\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[4\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[4\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[1\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[1\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[1\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[1\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[0\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[0\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[0\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[0\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[3\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[3\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[3\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[3\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[2\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[2\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[2\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[2\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[7\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[7\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[7\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[7\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[6\] wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[6\] " "Converted the fan-out from the tri-state buffer \"wpa2:nios\|wpa2_pio_control:pio_control\|bidir_port\[6\]\" to the node \"wpa2:nios\|wpa2_pio_control:pio_control\|read_mux_out\[6\]\" into an OR gate" {  } { { "db/ip/wpa2/submodules/wpa2_pio_control.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_pio_control.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1458753440770 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1458753440770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 393 -1 0 } } { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 3644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/wpa2/submodules/wpa2_jtag_uart.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_jtag_uart.v" 348 -1 0 } } { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 3025 -1 0 } } { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 4022 -1 0 } } { "db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" "" { Text "C:/Users/Oleg/Documents/FPGA_proj/wpa2/db/ip/wpa2/submodules/wpa2_nios2_e_cpu.v" 2252 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1458753440786 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1458753440786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753442439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458753444577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Oleg/Documents/FPGA_proj/wpa2/output_files/wpa2.map.smsg " "Generated suppressed messages file C:/Users/Oleg/Documents/FPGA_proj/wpa2/output_files/wpa2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753444967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458753445934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458753445934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2272 " "Implemented 2272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458753446308 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458753446308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2121 " "Implemented 2121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458753446308 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1458753446308 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1458753446308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458753446308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458753446449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 20:17:26 2016 " "Processing ended: Wed Mar 23 20:17:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458753446449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458753446449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458753446449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458753446449 ""}
