/* Generated by Yosys 0.9+3833 (git sha1 b0004911, clang 12.0.0 -fPIC -Os) */

(* top =  1  *)
(* src = "blinky16k.v:1.1-33.10" *)
module top();
  (* ROUTING = "LogicTILE(44,02):alta_slice04:C;LogicTILE(44,02):alta_slice04:C <= LogicTILE(44,02):IMUX18:O0;1;LogicTILE(45,01):IMUX51;LogicTILE(45,01):IMUX51:I1 <= LogicTILE(46,01):RMUX32:O0;1;LogicTILE(45,01):IMUX50;LogicTILE(45,01):IMUX50:I1 <= LogicTILE(46,01):RMUX26:O0;1;LogicTILE(45,01):alta_slice12:C;LogicTILE(45,01):alta_slice12:C <= LogicTILE(45,01):IMUX50:O0;1;LogicTILE(46,02):alta_slice05:D;LogicTILE(46,02):alta_slice05:D <= LogicTILE(46,02):IMUX23:O0;1;LogicTILE(47,02):RMUX32;LogicTILE(47,02):RMUX32:I18 <= LogicTILE(47,02):OMUX14:O0;1;LogicTILE(46,02):IMUX30;LogicTILE(46,02):IMUX30:I7 <= LogicTILE(46,02):RMUX11:O0;1;LogicTILE(44,02):IMUX19;LogicTILE(44,02):IMUX19:I0 <= LogicTILE(45,02):RMUX08:O0;1;LogicTILE(46,02):alta_slice07:C;LogicTILE(46,02):alta_slice07:C <= LogicTILE(46,02):IMUX30:O0;1;LogicTILE(46,02):RMUX11;LogicTILE(46,02):RMUX11:I0 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(47,02):IMUX55;LogicTILE(47,02):IMUX55:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(47,02):alta_slice15:D;LogicTILE(47,02):alta_slice15:D <= LogicTILE(47,02):IMUX63:O0;1;LogicTILE(46,02):alta_slice07:D;LogicTILE(46,02):alta_slice07:D <= LogicTILE(46,02):IMUX31:O0;1;LogicTILE(47,02):IMUX47;LogicTILE(47,02):IMUX47:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(47,02):alta_slice11:D;LogicTILE(47,02):alta_slice11:D <= LogicTILE(47,02):IMUX47:O0;1;LogicTILE(47,02):IMUX63;LogicTILE(47,02):IMUX63:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(47,02):RMUX28;LogicTILE(47,02):RMUX28:I18 <= LogicTILE(47,02):OMUX14:O0;1;LogicTILE(47,02):BufMUX04;LogicTILE(47,02):BufMUX04:I0 <= LogicTILE(47,02):alta_slice04:LutOut;1;LogicTILE(46,01):IMUX11;LogicTILE(46,01):IMUX11:I10 <= LogicTILE(46,01):RMUX28:O0;1;LogicTILE(44,02):alta_slice03:D;LogicTILE(44,02):alta_slice03:D <= LogicTILE(44,02):IMUX15:O0;1;LogicTILE(47,02):alta_slice07:C;LogicTILE(47,02):alta_slice07:C <= LogicTILE(47,02):IMUX30:O0;1;LogicTILE(46,01):alta_slice02:D;LogicTILE(46,01):alta_slice02:D <= LogicTILE(46,01):IMUX11:O0;1;LogicTILE(47,02):alta_slice07:D;LogicTILE(47,02):alta_slice07:D <= LogicTILE(47,02):IMUX31:O0;1;LogicTILE(46,01):RMUX28;LogicTILE(46,01):RMUX28:I16 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(46,01):alta_slice11:D;LogicTILE(46,01):alta_slice11:D <= LogicTILE(46,01):IMUX47:O0;1;LogicTILE(44,02):alta_slice04:D;LogicTILE(44,02):alta_slice04:D <= LogicTILE(44,02):IMUX19:O0;1;LogicTILE(44,02):IMUX17;LogicTILE(44,02):IMUX17:I7 <= LogicTILE(44,02):RMUX11:O0;1;LogicTILE(44,01):alta_slice09:C;LogicTILE(44,01):alta_slice09:C <= LogicTILE(44,01):IMUX38:O0;1;LogicTILE(46,01):RMUX34;LogicTILE(46,01):RMUX34:I9 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(44,02):alta_slice04:B;LogicTILE(44,02):alta_slice04:B <= LogicTILE(44,02):IMUX17:O0;1;LogicTILE(44,02):IMUX15;LogicTILE(44,02):IMUX15:I0 <= LogicTILE(45,02):RMUX08:O0;1;LogicTILE(46,01):RMUX32;LogicTILE(46,01):RMUX32:I9 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(46,02):RMUX06;LogicTILE(46,02):RMUX06:I0 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(45,01):IMUX26;LogicTILE(45,01):IMUX26:I2 <= LogicTILE(46,01):RMUX26:O0;1;LogicTILE(45,02):alta_slice15:C;LogicTILE(45,02):alta_slice15:C <= LogicTILE(45,02):IMUX62:O0;1;LogicTILE(45,01):alta_slice06:C;LogicTILE(45,01):alta_slice06:C <= LogicTILE(45,01):IMUX26:O0;1;LogicTILE(47,02):IMUX30;LogicTILE(47,02):IMUX30:I22 <= LogicTILE(47,02):BufMUX04:O0;1;LogicTILE(47,02):OMUX14;LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut;1;LogicTILE(45,02):alta_slice13:D;LogicTILE(45,02):alta_slice13:D <= LogicTILE(45,02):IMUX55:O0;1;LogicTILE(46,02):RMUX08;LogicTILE(46,02):RMUX08:I0 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(46,01):IMUX46;LogicTILE(46,01):IMUX46:I12 <= LogicTILE(46,01):RMUX34:O0;1;LogicTILE(44,01):IMUX11;LogicTILE(44,01):IMUX11:I11 <= LogicTILE(44,01):RMUX29:O0;1;LogicTILE(47,02):alta_slice13:D;LogicTILE(47,02):alta_slice13:D <= LogicTILE(47,02):IMUX55:O0;1;LogicTILE(45,02):IMUX62;LogicTILE(45,02):IMUX62:I7 <= LogicTILE(45,02):RMUX11:O0;1;LogicTILE(44,02):RMUX11;LogicTILE(44,02):RMUX11:I2 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(45,02):IMUX55;LogicTILE(45,02):IMUX55:I0 <= LogicTILE(46,02):RMUX08:O0;1;LogicTILE(45,01):alta_slice12:D;LogicTILE(45,01):alta_slice12:D <= LogicTILE(45,01):IMUX51:O0;1;LogicTILE(44,02):alta_slice06:C;LogicTILE(44,02):alta_slice06:C <= LogicTILE(44,02):IMUX26:O0;1;LogicTILE(44,01):RMUX29;LogicTILE(44,01):RMUX29:I16 <= LogicTILE(44,02):RMUX06:O0;1;LogicTILE(44,02):IMUX18;LogicTILE(44,02):IMUX18:I7 <= LogicTILE(44,02):RMUX11:O0;1;LogicTILE(44,01):alta_slice09:D;LogicTILE(44,01):alta_slice09:D <= LogicTILE(44,01):IMUX39:O0;1;LogicTILE(47,02):IMUX62;LogicTILE(47,02):IMUX62:I22 <= LogicTILE(47,02):BufMUX04:O0;1;LogicTILE(44,01):RMUX34;LogicTILE(44,01):RMUX34:I9 <= LogicTILE(44,02):RMUX06:O0;1;LogicTILE(47,02):IMUX31;LogicTILE(47,02):IMUX31:I10 <= LogicTILE(47,02):RMUX28:O0;1;LogicTILE(44,01):IMUX38;LogicTILE(44,01):IMUX38:I12 <= LogicTILE(44,01):RMUX34:O0;1;LogicTILE(46,01):IMUX47;LogicTILE(46,01):IMUX47:I10 <= LogicTILE(46,01):RMUX28:O0;1;LogicTILE(45,02):RMUX08;LogicTILE(45,02):RMUX08:I1 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(47,02):alta_slice15:C;LogicTILE(47,02):alta_slice15:C <= LogicTILE(47,02):IMUX62:O0;1;LogicTILE(44,01):alta_slice02:D;LogicTILE(44,01):alta_slice02:D <= LogicTILE(44,01):IMUX11:O0;1;LogicTILE(44,02):IMUX27;LogicTILE(44,02):IMUX27:I0 <= LogicTILE(45,02):RMUX08:O0;1;LogicTILE(45,01):alta_slice00:D;LogicTILE(45,01):alta_slice00:D <= LogicTILE(45,01):IMUX03:O0;1;LogicTILE(44,02):RMUX06;LogicTILE(44,02):RMUX06:I2 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(44,02):alta_slice06:D;LogicTILE(44,02):alta_slice06:D <= LogicTILE(44,02):IMUX27:O0;1;LogicTILE(46,01):RMUX26;LogicTILE(46,01):RMUX26:I16 <= LogicTILE(46,02):RMUX06:O0;1;LogicTILE(45,02):IMUX63;LogicTILE(45,02):IMUX63:I0 <= LogicTILE(46,02):RMUX08:O0;1;LogicTILE(45,02):RMUX11;LogicTILE(45,02):RMUX11:I1 <= LogicTILE(47,02):RMUX25:O0;1;LogicTILE(47,02):RMUX25;LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0;1;LogicTILE(45,01):alta_slice06:D;LogicTILE(45,01):alta_slice06:D <= LogicTILE(45,01):IMUX27:O0;1;LogicTILE(45,02):alta_slice15:D;LogicTILE(45,02):alta_slice15:D <= LogicTILE(45,02):IMUX63:O0;1;LogicTILE(46,02):IMUX31;LogicTILE(46,02):IMUX31:I2 <= LogicTILE(47,02):RMUX32:O0;1;LogicTILE(46,01):alta_slice11:C;LogicTILE(46,01):alta_slice11:C <= LogicTILE(46,01):IMUX46:O0;1;LogicTILE(46,02):IMUX23;LogicTILE(46,02):IMUX23:I2 <= LogicTILE(47,02):RMUX32:O0;1;LogicTILE(44,01):IMUX39;LogicTILE(44,01):IMUX39:I11 <= LogicTILE(44,01):RMUX29:O0;1;LogicTILE(45,01):IMUX27;LogicTILE(45,01):IMUX27:I2 <= LogicTILE(46,01):RMUX32:O0;1;LogicTILE(44,02):IMUX26;LogicTILE(44,02):IMUX26:I7 <= LogicTILE(44,02):RMUX11:O0;1;LogicTILE(45,01):IMUX03;LogicTILE(45,01):IMUX03:I1 <= LogicTILE(46,01):RMUX32:O0;1;LogicTILE(47,02):alta_slice04:LutOut;;1" *)
  wire _00_;
  (* ROUTING = "LogicTILE(47,02):IMUX12;LogicTILE(47,02):IMUX12:I5 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):alta_slice03:A;LogicTILE(47,02):alta_slice03:A <= LogicTILE(47,02):IMUX12:O0;1;RogicTILE(48,02):RMUX62;RogicTILE(48,02):RMUX62:I18 <= LogicTILE(47,02):OMUX24:O0;1;LogicTILE(47,02):alta_slice02:A;LogicTILE(47,02):alta_slice02:A <= LogicTILE(47,02):IMUX08:O0;1;LogicTILE(47,02):alta_slice13:A;LogicTILE(47,02):alta_slice13:A <= LogicTILE(47,02):IMUX52:O0;1;LogicTILE(47,02):IMUX60;LogicTILE(47,02):IMUX60:I5 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):IMUX08;LogicTILE(47,02):IMUX08:I4 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):IMUX52;LogicTILE(47,02):IMUX52:I4 <= RogicTILE(48,02):RMUX62:O0;1;LogicTILE(47,02):alta_slice08:LutOut;;1;LogicTILE(47,02):alta_slice15:A;LogicTILE(47,02):alta_slice15:A <= LogicTILE(47,02):IMUX60:O0;1;LogicTILE(47,02):OMUX24;LogicTILE(47,02):OMUX24:I0 <= LogicTILE(47,02):alta_slice08:LutOut;1" *)
  (* src = "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _01_;
  (* ROUTING = "LogicTILE(46,02):alta_slice13:A;LogicTILE(46,02):alta_slice13:A <= LogicTILE(46,02):IMUX52:O0;1;LogicTILE(46,02):IMUX16;LogicTILE(46,02):IMUX16:I0 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(46,02):IMUX52;LogicTILE(46,02):IMUX52:I1 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(46,02):alta_slice04:A;LogicTILE(46,02):alta_slice04:A <= LogicTILE(46,02):IMUX16:O0;1;LogicTILE(46,02):IMUX20;LogicTILE(46,02):IMUX20:I1 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(46,02):alta_slice05:A;LogicTILE(46,02):alta_slice05:A <= LogicTILE(46,02):IMUX20:O0;1;LogicTILE(46,02):alta_slice07:A;LogicTILE(46,02):alta_slice07:A <= LogicTILE(46,02):IMUX28:O0;1;LogicTILE(47,02):OMUX08;LogicTILE(47,02):OMUX08:I0 <= LogicTILE(47,02):alta_slice02:LutOut;1;LogicTILE(46,02):IMUX28;LogicTILE(46,02):IMUX28:I1 <= LogicTILE(47,02):RMUX14:O0;1;LogicTILE(47,02):RMUX14;LogicTILE(47,02):RMUX14:I20 <= LogicTILE(47,02):OMUX08:O0;1;LogicTILE(47,02):alta_slice02:LutOut;;1" *)
  (* src = "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _02_;
  (* ROUTING = "LogicTILE(46,02):OMUX41;LogicTILE(46,02):OMUX41:I0 <= LogicTILE(46,02):alta_slice13:LutOut;1;LogicTILE(46,02):RMUX79;LogicTILE(46,02):RMUX79:I19 <= LogicTILE(46,02):OMUX41:O0;1;LogicTILE(45,01):IMUX48;LogicTILE(45,01):IMUX48:I2 <= LogicTILE(46,01):RMUX38:O0;1;LogicTILE(46,01):RMUX38;LogicTILE(46,01):RMUX38:I11 <= LogicTILE(46,02):RMUX79:O0;1;LogicTILE(45,01):alta_slice12:A;LogicTILE(45,01):alta_slice12:A <= LogicTILE(45,01):IMUX48:O0;1;LogicTILE(46,02):alta_slice13:LutOut;;1" *)
  (* src = "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _03_;
  (* ROUTING = "LogicTILE(44,01):IMUX40;LogicTILE(44,01):IMUX40:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,01):alta_slice10:A;LogicTILE(44,01):alta_slice10:A <= LogicTILE(44,01):IMUX40:O0;1;LogicTILE(44,01):IMUX44;LogicTILE(44,01):IMUX44:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,01):IMUX08;LogicTILE(44,01):IMUX08:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,01):IMUX36;LogicTILE(44,01):IMUX36:I16 <= LogicTILE(44,01):RMUX71:O0;1;LogicTILE(44,02):OMUX47;LogicTILE(44,02):OMUX47:I0 <= LogicTILE(44,02):alta_slice15:LutOut;1;LogicTILE(44,02):RMUX87;LogicTILE(44,02):RMUX87:I21 <= LogicTILE(44,02):OMUX47:O0;1;LogicTILE(44,01):alta_slice09:A;LogicTILE(44,01):alta_slice09:A <= LogicTILE(44,01):IMUX36:O0;1;LogicTILE(44,01):alta_slice02:A;LogicTILE(44,01):alta_slice02:A <= LogicTILE(44,01):IMUX08:O0;1;LogicTILE(44,01):RMUX71;LogicTILE(44,01):RMUX71:I13 <= LogicTILE(44,02):RMUX87:O0;1;LogicTILE(44,01):alta_slice11:A;LogicTILE(44,01):alta_slice11:A <= LogicTILE(44,01):IMUX44:O0;1;LogicTILE(44,02):alta_slice15:LutOut;;1" *)
  (* src = "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _04_;
  (* ROUTING = "LogicTILE(45,02):IMUX28;LogicTILE(45,02):IMUX28:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):alta_slice07:A;LogicTILE(45,02):alta_slice07:A <= LogicTILE(45,02):IMUX28:O0;1;LogicTILE(45,02):alta_slice13:A;LogicTILE(45,02):alta_slice13:A <= LogicTILE(45,02):IMUX52:O0;1;LogicTILE(44,01):alta_slice10:LutOut;;1;LogicTILE(45,02):IMUX00;LogicTILE(45,02):IMUX00:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):alta_slice00:A;LogicTILE(45,02):alta_slice00:A <= LogicTILE(45,02):IMUX00:O0;1;LogicTILE(44,01):OMUX30;LogicTILE(44,01):OMUX30:I0 <= LogicTILE(44,01):alta_slice10:LutOut;1;LogicTILE(45,02):IMUX52;LogicTILE(45,02):IMUX52:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):IMUX60;LogicTILE(45,02):IMUX60:I10 <= LogicTILE(45,02):RMUX28:O0;1;LogicTILE(45,02):alta_slice15:A;LogicTILE(45,02):alta_slice15:A <= LogicTILE(45,02):IMUX60:O0;1;LogicTILE(45,01):RMUX54;LogicTILE(45,01):RMUX54:I20 <= LogicTILE(44,01):OMUX30:O0;1;LogicTILE(45,02):RMUX28;LogicTILE(45,02):RMUX28:I8 <= LogicTILE(45,01):RMUX54:O0;1" *)
  (* src = "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _05_;
  (* ROUTING = "LogicTILE(45,01):IMUX12;LogicTILE(45,01):IMUX12:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,01):alta_slice03:A;LogicTILE(45,01):alta_slice03:A <= LogicTILE(45,01):IMUX12:O0;1;LogicTILE(45,02):OMUX21;LogicTILE(45,02):OMUX21:I0 <= LogicTILE(45,02):alta_slice07:LutOut;1;LogicTILE(46,02):RMUX27;LogicTILE(46,02):RMUX27:I21 <= LogicTILE(45,02):OMUX21:O0;1;LogicTILE(45,01):alta_slice00:A;LogicTILE(45,01):alta_slice00:A <= LogicTILE(45,01):IMUX00:O0;1;LogicTILE(45,01):IMUX24;LogicTILE(45,01):IMUX24:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,02):alta_slice07:LutOut;;1;LogicTILE(45,01):IMUX00;LogicTILE(45,01):IMUX00:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,01):alta_slice06:A;LogicTILE(45,01):alta_slice06:A <= LogicTILE(45,01):IMUX24:O0;1;LogicTILE(46,01):RMUX19;LogicTILE(46,01):RMUX19:I13 <= LogicTILE(46,02):RMUX27:O0;1;LogicTILE(45,01):RMUX65;LogicTILE(45,01):RMUX65:I0 <= LogicTILE(46,01):RMUX19:O0;1;LogicTILE(45,01):IMUX56;LogicTILE(45,01):IMUX56:I14 <= LogicTILE(45,01):RMUX65:O0;1;LogicTILE(45,01):alta_slice14:A;LogicTILE(45,01):alta_slice14:A <= LogicTILE(45,01):IMUX56:O0;1" *)
  (* src = "blinky16k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire _06_;
  (* ROUTING = "LogicTILE(46,01):alta_slice09:A;LogicTILE(46,01):alta_slice09:A <= LogicTILE(46,01):IMUX36:O0;1;LogicTILE(46,01):IMUX08;LogicTILE(46,01):IMUX08:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(46,01):alta_slice06:A;LogicTILE(46,01):alta_slice06:A <= LogicTILE(46,01):IMUX24:O0;1;LogicTILE(46,01):IMUX44;LogicTILE(46,01):IMUX44:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(46,01):IMUX24;LogicTILE(46,01):IMUX24:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(46,01):alta_slice11:A;LogicTILE(46,01):alta_slice11:A <= LogicTILE(46,01):IMUX44:O0;1;LogicTILE(45,01):OMUX09;LogicTILE(45,01):OMUX09:I0 <= LogicTILE(45,01):alta_slice03:LutOut;1;LogicTILE(46,01):alta_slice02:A;LogicTILE(46,01):alta_slice02:A <= LogicTILE(46,01):IMUX08:O0;1;LogicTILE(46,01):RMUX05;LogicTILE(46,01):RMUX05:I21 <= LogicTILE(45,01):OMUX09:O0;1;LogicTILE(46,01):IMUX36;LogicTILE(46,01):IMUX36:I7 <= LogicTILE(46,01):RMUX05:O0;1;LogicTILE(45,01):alta_slice03:LutOut;;1" *)
  wire _07_;
  (* ROUTING = "LogicTILE(47,01):RMUX31;LogicTILE(47,01):RMUX31:I20 <= LogicTILE(46,01):OMUX18:O0;1;LogicTILE(47,02):alta_slice08:A;LogicTILE(47,02):alta_slice08:A <= LogicTILE(47,02):IMUX32:O0;1;LogicTILE(47,02):alta_slice07:A;LogicTILE(47,02):alta_slice07:A <= LogicTILE(47,02):IMUX28:O0;1;LogicTILE(47,02):IMUX04;LogicTILE(47,02):IMUX04:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(47,02):IMUX44;LogicTILE(47,02):IMUX44:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(46,01):OMUX18;LogicTILE(46,01):OMUX18:I0 <= LogicTILE(46,01):alta_slice06:LutOut;1;LogicTILE(47,02):IMUX28;LogicTILE(47,02):IMUX28:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(47,02):RMUX34;LogicTILE(47,02):RMUX34:I10 <= LogicTILE(47,01):RMUX31:O0;1;LogicTILE(47,02):alta_slice01:A;LogicTILE(47,02):alta_slice01:A <= LogicTILE(47,02):IMUX04:O0;1;LogicTILE(47,02):IMUX32;LogicTILE(47,02):IMUX32:I12 <= LogicTILE(47,02):RMUX34:O0;1;LogicTILE(47,02):alta_slice11:A;LogicTILE(47,02):alta_slice11:A <= LogicTILE(47,02):IMUX44:O0;1;LogicTILE(46,01):alta_slice06:LutOut;;1" *)
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  (* ROUTING = "LogicTILE(47,01):RMUX26;LogicTILE(47,01):RMUX26:I16 <= LogicTILE(47,02):RMUX06:O0;1;LogicTILE(46,01):CtrlMUX00;LogicTILE(46,01):CtrlMUX00:I1 <= LogicTILE(47,01):RMUX26:O0;1;LogicTILE(46,01):TileClkMUX00;LogicTILE(46,01):TileClkMUX00:I1 <= LogicTILE(46,01):CtrlMUX00:O0;1;LogicTILE(45,01):ClkMUX14;LogicTILE(45,01):ClkMUX14:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(46,01):ClkMUX09;LogicTILE(46,01):ClkMUX09:I0 <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):ClkMUX00;LogicTILE(45,01):ClkMUX00:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):RMUX31;LogicTILE(45,01):RMUX31:I1 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(45,02):CtrlMUX01;LogicTILE(45,02):CtrlMUX01:I27 <= LogicTILE(45,02):RMUX35:O0;1;LogicTILE(45,02):TileClkMUX00;LogicTILE(45,02):TileClkMUX00:I2 <= LogicTILE(45,02):CtrlMUX01:O0;1;LogicTILE(45,02):alta_clkenctrl00:ClkOut;LogicTILE(45,02):alta_clkenctrl00:ClkIn <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,01):ClkMUX11;LogicTILE(44,01):ClkMUX11:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;LogicTILE(46,01):ClkMUX11;LogicTILE(46,01):ClkMUX11:I0 <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;LogicTILE(44,01):RMUX35;LogicTILE(44,01):RMUX35:I2 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(44,01):TileClkMUX01;LogicTILE(44,01):TileClkMUX01:I2 <= LogicTILE(44,01):CtrlMUX03:O0;1;LogicTILE(44,01):alta_clkenctrl01:ClkIn;LogicTILE(44,01):alta_clkenctrl01:ClkIn <= LogicTILE(44,01):TileClkMUX01:O0;1;LogicTILE(44,02):ClkMUX10;LogicTILE(44,02):ClkMUX10:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(47,03):RMUX72;LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0;1;LogicTILE(46,02):ClkMUX04;LogicTILE(46,02):ClkMUX04:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(47,02):ClkMUX13;LogicTILE(47,02):ClkMUX13:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(44,02):alta_clkenctrl00:ClkOut;LogicTILE(44,02):alta_clkenctrl00:ClkIn <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,02):RMUX28;LogicTILE(44,02):RMUX28:I17 <= LogicTILE(44,01):RMUX31:O0;1;LogicTILE(44,01):CtrlMUX03;LogicTILE(44,01):CtrlMUX03:I27 <= LogicTILE(44,01):RMUX35:O0;1;LogicTILE(44,02):alta_clkenctrl00:ClkIn;LogicTILE(44,02):alta_clkenctrl00:ClkIn <= LogicTILE(44,02):TileClkMUX00:O0;1;LogicTILE(47,02):TileClkMUX01;LogicTILE(47,02):TileClkMUX01:I2 <= LogicTILE(47,02):CtrlMUX03:O0;1;LogicTILE(44,01):RMUX31;LogicTILE(44,01):RMUX31:I2 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(47,02):RMUX06;LogicTILE(47,02):RMUX06:I9 <= LogicTILE(47,03):RMUX72:O0;1;LogicTILE(47,01):RMUX33;LogicTILE(47,01):RMUX33:I9 <= LogicTILE(47,02):RMUX06:O0;1;LogicTILE(46,01):ClkMUX02;LogicTILE(46,01):ClkMUX02:I0 <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):RMUX35;LogicTILE(45,01):RMUX35:I1 <= LogicTILE(47,01):RMUX33:O0;1;LogicTILE(45,02):alta_clkenctrl00:ClkIn;LogicTILE(45,02):alta_clkenctrl00:ClkIn <= LogicTILE(45,02):TileClkMUX00:O0;1;LogicTILE(47,02):ClkMUX03;LogicTILE(47,02):ClkMUX03:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):CtrlMUX03;LogicTILE(45,01):CtrlMUX03:I27 <= LogicTILE(45,01):RMUX35:O0;1;LogicTILE(44,02):ClkMUX03;LogicTILE(44,02):ClkMUX03:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):alta_clkenctrl01:ClkIn;LogicTILE(45,01):alta_clkenctrl01:ClkIn <= LogicTILE(45,01):TileClkMUX01:O0;1;LogicTILE(45,02):ClkMUX13;LogicTILE(45,02):ClkMUX13:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,02):ClkMUX04;LogicTILE(44,02):ClkMUX04:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1;LogicTILE(45,01):alta_clkenctrl01:ClkOut;LogicTILE(45,01):alta_clkenctrl01:ClkIn <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(47,02):alta_clkenctrl01:ClkOut;LogicTILE(47,02):alta_clkenctrl01:ClkIn <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):ClkMUX12;LogicTILE(45,01):ClkMUX12:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(44,02):CtrlMUX01;LogicTILE(44,02):CtrlMUX01:I17 <= LogicTILE(44,02):RMUX28:O0;1;LogicTILE(46,02):ClkMUX05;LogicTILE(46,02):ClkMUX05:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,01):ClkMUX09;LogicTILE(44,01):ClkMUX09:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;LogicTILE(45,01):ClkMUX06;LogicTILE(45,01):ClkMUX06:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut;1;LogicTILE(46,02):TileClkMUX00;LogicTILE(46,02):TileClkMUX00:I1 <= LogicTILE(46,02):CtrlMUX00:O0;1;LogicTILE(44,01):ClkMUX02;LogicTILE(44,01):ClkMUX02:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;LogicTILE(47,02):alta_clkenctrl01:ClkIn;LogicTILE(47,02):alta_clkenctrl01:ClkIn <= LogicTILE(47,02):TileClkMUX01:O0;1;LogicTILE(46,02):alta_clkenctrl00:ClkOut;LogicTILE(46,02):alta_clkenctrl00:ClkIn <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(46,01):alta_clkenctrl00:ClkOut;LogicTILE(46,01):alta_clkenctrl00:ClkIn <= LogicTILE(46,01):alta_clkenctrl00:ClkOut;1;RogicTILE(48,15):BufMUX05;RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0;1;IOTILE(49,15):alta_io02:combout;;1;LogicTILE(47,02):ClkMUX01;LogicTILE(47,02):ClkMUX01:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(46,02):ClkMUX07;LogicTILE(46,02):ClkMUX07:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut;1;LogicTILE(47,02):ClkMUX15;LogicTILE(47,02):ClkMUX15:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(46,02):CtrlMUX00;LogicTILE(46,02):CtrlMUX00:I8 <= LogicTILE(47,02):RMUX02:O0;1;IOTILE(49,15):alta_indel02:in;IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout;1;LogicTILE(45,02):RMUX35;LogicTILE(45,02):RMUX35:I10 <= LogicTILE(45,01):RMUX31:O0;1;LogicTILE(47,02):ClkMUX11;LogicTILE(47,02):ClkMUX11:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;LogicTILE(45,02):ClkMUX00;LogicTILE(45,02):ClkMUX00:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;IOTILE(49,15):alta_indel02:out;IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out;1;IOTILE(49,15):InputMUX02;IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out;1;LogicTILE(44,01):alta_clkenctrl01:ClkOut;LogicTILE(44,01):alta_clkenctrl01:ClkIn <= LogicTILE(44,01):alta_clkenctrl01:ClkOut;1;RogicTILE(48,11):RMUX21;RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0;1;LogicTILE(46,01):alta_clkenctrl00:ClkIn;LogicTILE(46,01):alta_clkenctrl00:ClkIn <= LogicTILE(46,01):TileClkMUX00:O0;1;LogicTILE(47,02):RMUX02;LogicTILE(47,02):RMUX02:I16 <= LogicTILE(47,03):RMUX72:O0;1;LogicTILE(47,02):ClkMUX07;LogicTILE(47,02):ClkMUX07:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut;1;RogicTILE(48,15):RMUX27;RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0;1;LogicTILE(47,07):RMUX66;LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0;1;LogicTILE(44,02):TileClkMUX00;LogicTILE(44,02):TileClkMUX00:I2 <= LogicTILE(44,02):CtrlMUX01:O0;1;LogicTILE(45,01):TileClkMUX01;LogicTILE(45,01):TileClkMUX01:I2 <= LogicTILE(45,01):CtrlMUX03:O0;1;LogicTILE(46,02):alta_clkenctrl00:ClkIn;LogicTILE(46,02):alta_clkenctrl00:ClkIn <= LogicTILE(46,02):TileClkMUX00:O0;1;RogicTILE(48,07):RMUX93;RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0;1;LogicTILE(47,02):CtrlMUX03;LogicTILE(47,02):CtrlMUX03:I7 <= LogicTILE(47,02):RMUX11:O0;1;LogicTILE(47,02):RMUX11;LogicTILE(47,02):RMUX11:I9 <= LogicTILE(47,03):RMUX72:O0;1;LogicTILE(45,02):ClkMUX15;LogicTILE(45,02):ClkMUX15:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut;1;LogicTILE(44,02):ClkMUX06;LogicTILE(44,02):ClkMUX06:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut;1" *)
  (* src = "blinky16k.v:3.7-3.10" *)
  wire clk;
  (* ROUTING = "LogicTILE(44,02):IMUX16;LogicTILE(44,02):IMUX16:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):IMUX60;LogicTILE(44,02):IMUX60:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice15:A;LogicTILE(44,02):alta_slice15:A <= LogicTILE(44,02):IMUX60:O0;1;LogicTILE(44,02):IMUX40;LogicTILE(44,02):IMUX40:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice10:A;LogicTILE(44,02):alta_slice10:A <= LogicTILE(44,02):IMUX40:O0;1;LogicTILE(44,02):alta_slice04:A;LogicTILE(44,02):alta_slice04:A <= LogicTILE(44,02):IMUX16:O0;1;LogicTILE(44,02):OMUX14;LogicTILE(44,02):OMUX14:I1 <= LogicTILE(44,02):alta_slice04:Q;1;LogicTILE(44,02):IMUX12;LogicTILE(44,02):IMUX12:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice03:A;LogicTILE(44,02):alta_slice03:A <= LogicTILE(44,02):IMUX12:O0;1;LogicTILE(44,02):alta_slice04:Q;;1;LogicTILE(44,02):RMUX34;LogicTILE(44,02):RMUX34:I18 <= LogicTILE(44,02):OMUX14:O0;1;LogicTILE(44,02):IMUX24;LogicTILE(44,02):IMUX24:I12 <= LogicTILE(44,02):RMUX34:O0;1;LogicTILE(44,02):alta_slice06:A;LogicTILE(44,02):alta_slice06:A <= LogicTILE(44,02):IMUX24:O0;1" *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[0] ;
  (* ROUTING = "LogicTILE(45,01):IMUX13;LogicTILE(45,01):IMUX13:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):alta_slice03:B;LogicTILE(45,01):alta_slice03:B <= LogicTILE(45,01):IMUX13:O0;1;LogicTILE(45,01):IMUX57;LogicTILE(45,01):IMUX57:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):alta_slice14:B;LogicTILE(45,01):alta_slice14:B <= LogicTILE(45,01):IMUX57:O0;1;LogicTILE(45,01):OMUX20;LogicTILE(45,01):OMUX20:I1 <= LogicTILE(45,01):alta_slice06:Q;1;LogicTILE(45,01):RMUX40;LogicTILE(45,01):RMUX40:I20 <= LogicTILE(45,01):OMUX20:O0;1;LogicTILE(45,01):alta_slice00:B;LogicTILE(45,01):alta_slice00:B <= LogicTILE(45,01):IMUX01:O0;1;LogicTILE(45,01):IMUX25;LogicTILE(45,01):IMUX25:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):IMUX01;LogicTILE(45,01):IMUX01:I13 <= LogicTILE(45,01):RMUX40:O0;1;LogicTILE(45,01):alta_slice06:B;LogicTILE(45,01):alta_slice06:B <= LogicTILE(45,01):IMUX25:O0;1;LogicTILE(45,01):alta_slice06:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[10] ;
  (* ROUTING = "LogicTILE(45,01):IMUX14;LogicTILE(45,01):IMUX14:I7 <= LogicTILE(45,01):RMUX11:O0;1;LogicTILE(45,01):alta_slice03:C;LogicTILE(45,01):alta_slice03:C <= LogicTILE(45,01):IMUX14:O0;1;LogicTILE(45,01):IMUX58;LogicTILE(45,01):IMUX58:I7 <= LogicTILE(45,01):RMUX11:O0;1;LogicTILE(45,01):alta_slice14:C;LogicTILE(45,01):alta_slice14:C <= LogicTILE(45,01):IMUX58:O0;1;LogicTILE(45,01):RMUX11;LogicTILE(45,01):RMUX11:I18 <= LogicTILE(45,01):OMUX02:O0;1;LogicTILE(45,01):IMUX02;LogicTILE(45,01):IMUX02:I7 <= LogicTILE(45,01):RMUX11:O0;1;LogicTILE(45,01):alta_slice00:C;LogicTILE(45,01):alta_slice00:C <= LogicTILE(45,01):IMUX02:O0;1;LogicTILE(45,01):OMUX02;LogicTILE(45,01):OMUX02:I1 <= LogicTILE(45,01):alta_slice00:Q;1;LogicTILE(45,01):alta_slice00:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[11] ;
  (* ROUTING = "LogicTILE(45,01):alta_slice14:Q;;1;LogicTILE(45,01):OMUX42;LogicTILE(45,01):OMUX42:I1 <= LogicTILE(45,01):alta_slice14:Q;1;LogicTILE(46,01):RMUX80;LogicTILE(46,01):RMUX80:I20 <= LogicTILE(45,01):OMUX42:O0;1;LogicTILE(45,01):IMUX15;LogicTILE(45,01):IMUX15:I6 <= LogicTILE(46,01):RMUX80:O0;1;LogicTILE(45,01):alta_slice03:D;LogicTILE(45,01):alta_slice03:D <= LogicTILE(45,01):IMUX15:O0;1;LogicTILE(45,01):alta_slice14:D;LogicTILE(45,01):alta_slice14:D <= LogicTILE(45,01):IMUX59:O0;1;LogicTILE(45,01):IMUX59;LogicTILE(45,01):IMUX59:I5 <= LogicTILE(46,01):RMUX80:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[12] ;
  (* ROUTING = "LogicTILE(46,01):IMUX37;LogicTILE(46,01):IMUX37:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):alta_slice09:B;LogicTILE(46,01):alta_slice09:B <= LogicTILE(46,01):IMUX37:O0;1;LogicTILE(46,01):IMUX09;LogicTILE(46,01):IMUX09:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):OMUX35;LogicTILE(46,01):OMUX35:I1 <= LogicTILE(46,01):alta_slice11:Q;1;LogicTILE(46,01):RMUX64;LogicTILE(46,01):RMUX64:I21 <= LogicTILE(46,01):OMUX35:O0;1;LogicTILE(46,01):alta_slice06:B;LogicTILE(46,01):alta_slice06:B <= LogicTILE(46,01):IMUX25:O0;1;LogicTILE(46,01):IMUX45;LogicTILE(46,01):IMUX45:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):IMUX25;LogicTILE(46,01):IMUX25:I10 <= LogicTILE(46,01):RMUX64:O0;1;LogicTILE(46,01):alta_slice11:B;LogicTILE(46,01):alta_slice11:B <= LogicTILE(46,01):IMUX45:O0;1;LogicTILE(46,01):alta_slice02:B;LogicTILE(46,01):alta_slice02:B <= LogicTILE(46,01):IMUX09:O0;1;LogicTILE(46,01):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[13] ;
  (* ROUTING = "LogicTILE(46,01):IMUX26;LogicTILE(46,01):IMUX26:I0 <= LogicTILE(47,01):RMUX02:O0;1;LogicTILE(46,01):alta_slice09:C;LogicTILE(46,01):alta_slice09:C <= LogicTILE(46,01):IMUX38:O0;1;LogicTILE(46,01):alta_slice02:C;LogicTILE(46,01):alta_slice02:C <= LogicTILE(46,01):IMUX10:O0;1;LogicTILE(46,01):alta_slice06:C;LogicTILE(46,01):alta_slice06:C <= LogicTILE(46,01):IMUX26:O0;1;LogicTILE(46,01):OMUX06;LogicTILE(46,01):OMUX06:I1 <= LogicTILE(46,01):alta_slice02:Q;1;LogicTILE(46,01):IMUX38;LogicTILE(46,01):IMUX38:I0 <= LogicTILE(47,01):RMUX02:O0;1;LogicTILE(47,01):RMUX02;LogicTILE(47,01):RMUX02:I20 <= LogicTILE(46,01):OMUX06:O0;1;LogicTILE(46,01):IMUX10;LogicTILE(46,01):IMUX10:I0 <= LogicTILE(47,01):RMUX02:O0;1;LogicTILE(46,01):alta_slice02:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[14] ;
  (* ROUTING = "LogicTILE(46,01):IMUX27;LogicTILE(46,01):IMUX27:I18 <= LogicTILE(46,01):RMUX53:O0;1;LogicTILE(46,01):RMUX53;LogicTILE(46,01):RMUX53:I19 <= LogicTILE(46,01):OMUX29:O0;1;LogicTILE(46,01):alta_slice06:D;LogicTILE(46,01):alta_slice06:D <= LogicTILE(46,01):IMUX27:O0;1;LogicTILE(46,01):alta_slice09:Q;;1;LogicTILE(46,01):OMUX29;LogicTILE(46,01):OMUX29:I1 <= LogicTILE(46,01):alta_slice09:Q;1;LogicTILE(46,01):alta_slice09:D;LogicTILE(46,01):alta_slice09:D <= LogicTILE(46,01):IMUX39:O0;1;LogicTILE(46,01):IMUX39;LogicTILE(46,01):IMUX39:I18 <= LogicTILE(46,01):RMUX53:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[15] ;
  (* ROUTING = "LogicTILE(47,02):alta_slice08:B;LogicTILE(47,02):alta_slice08:B <= LogicTILE(47,02):IMUX33:O0;1;LogicTILE(47,02):IMUX05;LogicTILE(47,02):IMUX05:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):alta_slice01:B;LogicTILE(47,02):alta_slice01:B <= LogicTILE(47,02):IMUX05:O0;1;LogicTILE(47,02):IMUX45;LogicTILE(47,02):IMUX45:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):OMUX22;LogicTILE(47,02):OMUX22:I1 <= LogicTILE(47,02):alta_slice07:Q;1;LogicTILE(47,02):IMUX29;LogicTILE(47,02):IMUX29:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):alta_slice07:B;LogicTILE(47,02):alta_slice07:B <= LogicTILE(47,02):IMUX29:O0;1;LogicTILE(47,02):alta_slice11:B;LogicTILE(47,02):alta_slice11:B <= LogicTILE(47,02):IMUX45:O0;1;LogicTILE(47,02):IMUX33;LogicTILE(47,02):IMUX33:I21 <= LogicTILE(47,02):OMUX22:O0;1;LogicTILE(47,02):alta_slice07:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[16] ;
  (* ROUTING = "LogicTILE(47,02):IMUX34;LogicTILE(47,02):IMUX34:I16 <= LogicTILE(47,02):RMUX71:O0;1;LogicTILE(47,02):alta_slice01:C;LogicTILE(47,02):alta_slice01:C <= LogicTILE(47,02):IMUX06:O0;1;LogicTILE(47,02):OMUX35;LogicTILE(47,02):OMUX35:I1 <= LogicTILE(47,02):alta_slice11:Q;1;LogicTILE(47,02):IMUX46;LogicTILE(47,02):IMUX46:I16 <= LogicTILE(47,02):RMUX71:O0;1;LogicTILE(47,02):alta_slice11:C;LogicTILE(47,02):alta_slice11:C <= LogicTILE(47,02):IMUX46:O0;1;LogicTILE(47,02):alta_slice08:C;LogicTILE(47,02):alta_slice08:C <= LogicTILE(47,02):IMUX34:O0;1;LogicTILE(47,02):RMUX71;LogicTILE(47,02):RMUX71:I21 <= LogicTILE(47,02):OMUX35:O0;1;LogicTILE(47,02):IMUX06;LogicTILE(47,02):IMUX06:I16 <= LogicTILE(47,02):RMUX71:O0;1;LogicTILE(47,02):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[17] ;
  (* ROUTING = "LogicTILE(47,02):OMUX03;LogicTILE(47,02):OMUX03:I1 <= LogicTILE(47,02):alta_slice01:Q;1;RogicTILE(48,04):RMUX83;RogicTILE(48,04):RMUX83:I16 <= RogicTILE(48,02):RMUX18:O0;1;IOTILE(49,04):RMUX42;IOTILE(49,04):RMUX42:I8 <= RogicTILE(48,04):RMUX83:O0;1;IOTILE(49,04):IOMUX04;IOTILE(49,04):IOMUX04:I7 <= IOTILE(49,04):RMUX42:O0;1;LogicTILE(47,02):alta_slice08:D;LogicTILE(47,02):alta_slice08:D <= LogicTILE(47,02):IMUX35:O0;1;RogicTILE(48,02):RMUX18;RogicTILE(48,02):RMUX18:I19 <= LogicTILE(47,02):OMUX03:O0;1;LogicTILE(47,02):alta_slice01:D;LogicTILE(47,02):alta_slice01:D <= LogicTILE(47,02):IMUX07:O0;1;LogicTILE(47,02):OMUX05;LogicTILE(47,02):OMUX05:I1 <= LogicTILE(47,02):alta_slice01:Q;1;LogicTILE(47,02):RMUX05;LogicTILE(47,02):RMUX05:I19 <= LogicTILE(47,02):OMUX05:O0;1;LogicTILE(47,02):IMUX07;LogicTILE(47,02):IMUX07:I7 <= LogicTILE(47,02):RMUX05:O0;1;LogicTILE(47,02):IMUX35;LogicTILE(47,02):IMUX35:I7 <= LogicTILE(47,02):RMUX05:O0;1;LogicTILE(47,02):alta_slice01:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[18] ;
  (* ROUTING = "RogicTILE(48,02):RMUX75;RogicTILE(48,02):RMUX75:I21 <= LogicTILE(47,02):OMUX45:O0;1;RogicTILE(48,04):RMUX17;RogicTILE(48,04):RMUX17:I13 <= RogicTILE(48,02):RMUX75:O0;1;IOTILE(49,04):RMUX06;IOTILE(49,04):RMUX06:I7 <= RogicTILE(48,04):RMUX17:O0;1;LogicTILE(47,02):OMUX45;LogicTILE(47,02):OMUX45:I1 <= LogicTILE(47,02):alta_slice15:Q;1;IOTILE(49,04):IOMUX05;IOTILE(49,04):IOMUX05:I1 <= IOTILE(49,04):RMUX06:O0;1;LogicTILE(47,02):IMUX13;LogicTILE(47,02):IMUX13:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):alta_slice03:B;LogicTILE(47,02):alta_slice03:B <= LogicTILE(47,02):IMUX13:O0;1;LogicTILE(47,02):RMUX95;LogicTILE(47,02):RMUX95:I21 <= LogicTILE(47,02):OMUX47:O0;1;LogicTILE(47,02):IMUX09;LogicTILE(47,02):IMUX09:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):IMUX53;LogicTILE(47,02):IMUX53:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):IMUX61;LogicTILE(47,02):IMUX61:I14 <= LogicTILE(47,02):RMUX95:O0;1;LogicTILE(47,02):alta_slice15:B;LogicTILE(47,02):alta_slice15:B <= LogicTILE(47,02):IMUX61:O0;1;LogicTILE(47,02):OMUX47;LogicTILE(47,02):OMUX47:I1 <= LogicTILE(47,02):alta_slice15:Q;1;LogicTILE(47,02):alta_slice02:B;LogicTILE(47,02):alta_slice02:B <= LogicTILE(47,02):IMUX09:O0;1;LogicTILE(47,02):alta_slice13:B;LogicTILE(47,02):alta_slice13:B <= LogicTILE(47,02):IMUX53:O0;1;LogicTILE(47,02):alta_slice15:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[19] ;
  (* ROUTING = "LogicTILE(44,02):IMUX61;LogicTILE(44,02):IMUX61:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):alta_slice15:B;LogicTILE(44,02):alta_slice15:B <= LogicTILE(44,02):IMUX61:O0;1;LogicTILE(44,02):IMUX41;LogicTILE(44,02):IMUX41:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):IMUX13;LogicTILE(44,02):IMUX13:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):alta_slice03:B;LogicTILE(44,02):alta_slice03:B <= LogicTILE(44,02):IMUX13:O0;1;LogicTILE(44,02):OMUX20;LogicTILE(44,02):OMUX20:I1 <= LogicTILE(44,02):alta_slice06:Q;1;LogicTILE(44,02):alta_slice10:B;LogicTILE(44,02):alta_slice10:B <= LogicTILE(44,02):IMUX41:O0;1;LogicTILE(44,02):RMUX40;LogicTILE(44,02):RMUX40:I20 <= LogicTILE(44,02):OMUX20:O0;1;LogicTILE(44,02):IMUX25;LogicTILE(44,02):IMUX25:I13 <= LogicTILE(44,02):RMUX40:O0;1;LogicTILE(44,02):alta_slice06:B;LogicTILE(44,02):alta_slice06:B <= LogicTILE(44,02):IMUX25:O0;1;LogicTILE(44,02):alta_slice06:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[1] ;
  (* ROUTING = "RogicTILE(48,02):RMUX84;RogicTILE(48,02):RMUX84:I19 <= LogicTILE(47,02):OMUX39:O0;1;IOTILE(49,03):RMUX30;IOTILE(49,03):RMUX30:I7 <= RogicTILE(48,03):RMUX53:O0;1;LogicTILE(47,02):IMUX14;LogicTILE(47,02):IMUX14:I17 <= LogicTILE(47,02):RMUX77:O0;1;RogicTILE(48,03):RMUX53;RogicTILE(48,03):RMUX53:I8 <= RogicTILE(48,02):RMUX84:O0;1;LogicTILE(47,02):alta_slice03:C;LogicTILE(47,02):alta_slice03:C <= LogicTILE(47,02):IMUX14:O0;1;LogicTILE(47,02):alta_slice02:C;LogicTILE(47,02):alta_slice02:C <= LogicTILE(47,02):IMUX10:O0;1;IOTILE(49,03):IOMUX00;IOTILE(49,03):IOMUX00:I5 <= IOTILE(49,03):RMUX30:O0;1;LogicTILE(47,02):alta_slice13:C;LogicTILE(47,02):alta_slice13:C <= LogicTILE(47,02):IMUX54:O0;1;LogicTILE(47,02):RMUX77;LogicTILE(47,02):RMUX77:I19 <= LogicTILE(47,02):OMUX41:O0;1;LogicTILE(47,02):OMUX41;LogicTILE(47,02):OMUX41:I1 <= LogicTILE(47,02):alta_slice13:Q;1;LogicTILE(47,02):IMUX10;LogicTILE(47,02):IMUX10:I17 <= LogicTILE(47,02):RMUX77:O0;1;LogicTILE(47,02):OMUX39;LogicTILE(47,02):OMUX39:I1 <= LogicTILE(47,02):alta_slice13:Q;1;LogicTILE(47,02):IMUX54;LogicTILE(47,02):IMUX54:I17 <= LogicTILE(47,02):RMUX77:O0;1;LogicTILE(47,02):alta_slice13:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[20] ;
  (* ROUTING = "LogicTILE(47,02):OMUX09;LogicTILE(47,02):OMUX09:I1 <= LogicTILE(47,02):alta_slice03:Q;1;RogicTILE(48,02):RMUX01;RogicTILE(48,02):RMUX01:I21 <= LogicTILE(47,02):OMUX09:O0;1;RogicTILE(48,03):RMUX05;RogicTILE(48,03):RMUX05:I17 <= RogicTILE(48,02):RMUX01:O0;1;IOTILE(49,03):RMUX00;IOTILE(49,03):RMUX00:I7 <= RogicTILE(48,03):RMUX05:O0;1;LogicTILE(47,02):IMUX11;LogicTILE(47,02):IMUX11:I9 <= LogicTILE(47,02):RMUX23:O0;1;IOTILE(49,03):IOMUX01;IOTILE(49,03):IOMUX01:I0 <= IOTILE(49,03):RMUX00:O0;1;LogicTILE(47,02):alta_slice02:D;LogicTILE(47,02):alta_slice02:D <= LogicTILE(47,02):IMUX11:O0;1;LogicTILE(47,02):alta_slice03:Q;;1;LogicTILE(47,02):OMUX11;LogicTILE(47,02):OMUX11:I1 <= LogicTILE(47,02):alta_slice03:Q;1;LogicTILE(47,02):RMUX23;LogicTILE(47,02):RMUX23:I21 <= LogicTILE(47,02):OMUX11:O0;1;LogicTILE(47,02):IMUX15;LogicTILE(47,02):IMUX15:I9 <= LogicTILE(47,02):RMUX23:O0;1;LogicTILE(47,02):alta_slice03:D;LogicTILE(47,02):alta_slice03:D <= LogicTILE(47,02):IMUX15:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[21] ;
  (* ROUTING = "LogicTILE(47,02):RMUX31;LogicTILE(47,02):RMUX31:I21 <= LogicTILE(46,02):OMUX21:O0;1;LogicTILE(46,02):OMUX21;LogicTILE(46,02):OMUX21:I1 <= LogicTILE(46,02):alta_slice07:Q;1;LogicTILE(47,03):RMUX30;LogicTILE(47,03):RMUX30:I10 <= LogicTILE(47,02):RMUX31:O0;1;LogicTILE(46,02):alta_slice13:B;LogicTILE(46,02):alta_slice13:B <= LogicTILE(46,02):IMUX53:O0;1;LogicTILE(46,02):IMUX17;LogicTILE(46,02):IMUX17:I21 <= LogicTILE(46,02):OMUX22:O0;1;LogicTILE(46,02):IMUX53;LogicTILE(46,02):IMUX53:I21 <= LogicTILE(46,02):OMUX22:O0;1;LogicTILE(46,02):alta_slice04:B;LogicTILE(46,02):alta_slice04:B <= LogicTILE(46,02):IMUX17:O0;1;LogicTILE(46,02):IMUX21;LogicTILE(46,02):IMUX21:I21 <= LogicTILE(46,02):OMUX22:O0;1;IOTILE(49,03):RMUX06;IOTILE(49,03):RMUX06:I6 <= LogicTILE(47,03):RMUX30:O0;1;IOTILE(49,03):IOMUX02;IOTILE(49,03):IOMUX02:I1 <= IOTILE(49,03):RMUX06:O0;1;LogicTILE(46,02):alta_slice05:B;LogicTILE(46,02):alta_slice05:B <= LogicTILE(46,02):IMUX21:O0;1;LogicTILE(46,02):OMUX22;LogicTILE(46,02):OMUX22:I1 <= LogicTILE(46,02):alta_slice07:Q;1;LogicTILE(46,02):IMUX29;LogicTILE(46,02):IMUX29:I21 <= LogicTILE(46,02):OMUX22:O0;1;LogicTILE(46,02):alta_slice07:B;LogicTILE(46,02):alta_slice07:B <= LogicTILE(46,02):IMUX29:O0;1;LogicTILE(46,02):alta_slice07:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[22] ;
  (* ROUTING = "LogicTILE(46,02):OMUX15;LogicTILE(46,02):OMUX15:I1 <= LogicTILE(46,02):alta_slice05:Q;1;LogicTILE(47,02):RMUX39;LogicTILE(47,02):RMUX39:I19 <= LogicTILE(46,02):OMUX15:O0;1;LogicTILE(47,03):RMUX60;LogicTILE(47,03):RMUX60:I12 <= LogicTILE(47,02):RMUX39:O0;1;LogicTILE(46,02):alta_slice13:C;LogicTILE(46,02):alta_slice13:C <= LogicTILE(46,02):IMUX54:O0;1;LogicTILE(46,02):IMUX18;LogicTILE(46,02):IMUX18:I12 <= LogicTILE(46,02):RMUX34:O0;1;LogicTILE(46,02):IMUX54;LogicTILE(46,02):IMUX54:I12 <= LogicTILE(46,02):RMUX34:O0;1;LogicTILE(46,02):alta_slice04:C;LogicTILE(46,02):alta_slice04:C <= LogicTILE(46,02):IMUX18:O0;1;LogicTILE(46,02):IMUX22;LogicTILE(46,02):IMUX22:I12 <= LogicTILE(46,02):RMUX34:O0;1;IOTILE(49,03):IOMUX03;IOTILE(49,03):IOMUX03:I3 <= IOTILE(49,03):RMUX18:O0;1;LogicTILE(46,02):alta_slice05:C;LogicTILE(46,02):alta_slice05:C <= LogicTILE(46,02):IMUX22:O0;1;LogicTILE(46,02):OMUX17;LogicTILE(46,02):OMUX17:I1 <= LogicTILE(46,02):alta_slice05:Q;1;LogicTILE(46,02):RMUX34;LogicTILE(46,02):RMUX34:I19 <= LogicTILE(46,02):OMUX17:O0;1;IOTILE(49,03):RMUX18;IOTILE(49,03):RMUX18:I4 <= LogicTILE(47,03):RMUX60:O0;1;LogicTILE(46,02):alta_slice05:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[23] ;
  (* ROUTING = "IOTILE(45,00):RMUX06;IOTILE(45,00):RMUX06:I5 <= LogicTILE(45,02):RMUX06:O0;1;LogicTILE(46,02):RMUX25;LogicTILE(46,02):RMUX25:I18 <= LogicTILE(46,02):OMUX14:O0;1;LogicTILE(45,02):RMUX06;LogicTILE(45,02):RMUX06:I0 <= LogicTILE(46,02):RMUX25:O0;1;IOTILE(45,00):IOMUX02;IOTILE(45,00):IOMUX02:I1 <= IOTILE(45,00):RMUX06:O0;1;LogicTILE(46,02):RMUX28;LogicTILE(46,02):RMUX28:I18 <= LogicTILE(46,02):OMUX14:O0;1;LogicTILE(46,02):OMUX14;LogicTILE(46,02):OMUX14:I1 <= LogicTILE(46,02):alta_slice04:Q;1;LogicTILE(46,02):IMUX55;LogicTILE(46,02):IMUX55:I10 <= LogicTILE(46,02):RMUX28:O0;1;LogicTILE(46,02):alta_slice04:D;LogicTILE(46,02):alta_slice04:D <= LogicTILE(46,02):IMUX19:O0;1;LogicTILE(46,02):alta_slice13:D;LogicTILE(46,02):alta_slice13:D <= LogicTILE(46,02):IMUX55:O0;1;LogicTILE(46,02):IMUX19;LogicTILE(46,02):IMUX19:I10 <= LogicTILE(46,02):RMUX28:O0;1;LogicTILE(46,02):alta_slice04:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[24] ;
  (* ROUTING = "LogicTILE(45,01):OMUX38;LogicTILE(45,01):OMUX38:I1 <= LogicTILE(45,01):alta_slice12:Q;1;LogicTILE(45,01):RMUX72;LogicTILE(45,01):RMUX72:I18 <= LogicTILE(45,01):OMUX38:O0;1;IOTILE(45,00):IOMUX03;IOTILE(45,00):IOMUX03:I0 <= IOTILE(45,00):RMUX00:O0;1;LogicTILE(45,01):OMUX37;LogicTILE(45,01):OMUX37:I1 <= LogicTILE(45,01):alta_slice12:Q;1;LogicTILE(45,01):IMUX49;LogicTILE(45,01):IMUX49:I25 <= LogicTILE(45,01):OMUX37:O0;1;IOTILE(45,00):RMUX00;IOTILE(45,00):RMUX00:I0 <= LogicTILE(45,01):RMUX72:O0;1;LogicTILE(45,01):alta_slice12:B;LogicTILE(45,01):alta_slice12:B <= LogicTILE(45,01):IMUX49:O0;1;LogicTILE(45,01):alta_slice12:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:9.13-9.17" *)
  wire \ctr[25] ;
  (* ROUTING = "LogicTILE(44,02):IMUX62;LogicTILE(44,02):IMUX62:I0 <= LogicTILE(45,02):RMUX02:O0;1;LogicTILE(44,02):alta_slice15:C;LogicTILE(44,02):alta_slice15:C <= LogicTILE(44,02):IMUX62:O0;1;LogicTILE(44,02):IMUX42;LogicTILE(44,02):IMUX42:I0 <= LogicTILE(45,02):RMUX02:O0;1;LogicTILE(44,02):alta_slice10:C;LogicTILE(44,02):alta_slice10:C <= LogicTILE(44,02):IMUX42:O0;1;LogicTILE(44,02):alta_slice03:Q;;1;LogicTILE(45,02):RMUX02;LogicTILE(45,02):RMUX02:I21 <= LogicTILE(44,02):OMUX09:O0;1;LogicTILE(44,02):OMUX09;LogicTILE(44,02):OMUX09:I1 <= LogicTILE(44,02):alta_slice03:Q;1;LogicTILE(44,02):IMUX14;LogicTILE(44,02):IMUX14:I0 <= LogicTILE(45,02):RMUX02:O0;1;LogicTILE(44,02):alta_slice03:C;LogicTILE(44,02):alta_slice03:C <= LogicTILE(44,02):IMUX14:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[2] ;
  (* ROUTING = "LogicTILE(44,02):IMUX63;LogicTILE(44,02):IMUX63:I14 <= LogicTILE(44,02):RMUX65:O0;1;LogicTILE(44,02):alta_slice15:D;LogicTILE(44,02):alta_slice15:D <= LogicTILE(44,02):IMUX63:O0;1;LogicTILE(44,02):alta_slice10:Q;;1;LogicTILE(44,02):RMUX65;LogicTILE(44,02):RMUX65:I20 <= LogicTILE(44,02):OMUX32:O0;1;LogicTILE(44,02):IMUX43;LogicTILE(44,02):IMUX43:I14 <= LogicTILE(44,02):RMUX65:O0;1;LogicTILE(44,02):alta_slice10:D;LogicTILE(44,02):alta_slice10:D <= LogicTILE(44,02):IMUX43:O0;1;LogicTILE(44,02):OMUX32;LogicTILE(44,02):OMUX32:I1 <= LogicTILE(44,02):alta_slice10:Q;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[3] ;
  (* ROUTING = "LogicTILE(44,01):IMUX41;LogicTILE(44,01):IMUX41:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):alta_slice10:B;LogicTILE(44,01):alta_slice10:B <= LogicTILE(44,01):IMUX41:O0;1;LogicTILE(44,01):IMUX45;LogicTILE(44,01):IMUX45:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):IMUX09;LogicTILE(44,01):IMUX09:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):alta_slice02:B;LogicTILE(44,01):alta_slice02:B <= LogicTILE(44,01):IMUX09:O0;1;LogicTILE(44,01):OMUX28;LogicTILE(44,01):OMUX28:I1 <= LogicTILE(44,01):alta_slice09:Q;1;LogicTILE(44,01):IMUX37;LogicTILE(44,01):IMUX37:I23 <= LogicTILE(44,01):OMUX28:O0;1;LogicTILE(44,01):alta_slice09:B;LogicTILE(44,01):alta_slice09:B <= LogicTILE(44,01):IMUX37:O0;1;LogicTILE(44,01):alta_slice11:B;LogicTILE(44,01):alta_slice11:B <= LogicTILE(44,01):IMUX45:O0;1;LogicTILE(44,01):alta_slice09:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[4] ;
  (* ROUTING = "LogicTILE(44,01):alta_slice10:C;LogicTILE(44,01):alta_slice10:C <= LogicTILE(44,01):IMUX42:O0;1;LogicTILE(44,01):alta_slice11:C;LogicTILE(44,01):alta_slice11:C <= LogicTILE(44,01):IMUX46:O0;1;LogicTILE(44,01):alta_slice02:C;LogicTILE(44,01):alta_slice02:C <= LogicTILE(44,01):IMUX10:O0;1;LogicTILE(44,01):IMUX46;LogicTILE(44,01):IMUX46:I0 <= LogicTILE(45,01):RMUX02:O0;1;LogicTILE(44,01):OMUX06;LogicTILE(44,01):OMUX06:I1 <= LogicTILE(44,01):alta_slice02:Q;1;LogicTILE(45,01):RMUX02;LogicTILE(45,01):RMUX02:I20 <= LogicTILE(44,01):OMUX06:O0;1;LogicTILE(44,01):IMUX10;LogicTILE(44,01):IMUX10:I0 <= LogicTILE(45,01):RMUX02:O0;1;LogicTILE(44,01):IMUX42;LogicTILE(44,01):IMUX42:I0 <= LogicTILE(45,01):RMUX02:O0;1;LogicTILE(44,01):alta_slice02:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[5] ;
  (* ROUTING = "LogicTILE(44,01):alta_slice10:D;LogicTILE(44,01):alta_slice10:D <= LogicTILE(44,01):IMUX43:O0;1;LogicTILE(44,01):OMUX35;LogicTILE(44,01):OMUX35:I1 <= LogicTILE(44,01):alta_slice11:Q;1;LogicTILE(44,01):IMUX43;LogicTILE(44,01):IMUX43:I14 <= LogicTILE(44,01):RMUX65:O0;1;LogicTILE(44,01):RMUX65;LogicTILE(44,01):RMUX65:I21 <= LogicTILE(44,01):OMUX35:O0;1;LogicTILE(44,01):IMUX47;LogicTILE(44,01):IMUX47:I14 <= LogicTILE(44,01):RMUX65:O0;1;LogicTILE(44,01):alta_slice11:D;LogicTILE(44,01):alta_slice11:D <= LogicTILE(44,01):IMUX47:O0;1;LogicTILE(44,01):alta_slice11:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[6] ;
  (* ROUTING = "LogicTILE(45,02):IMUX29;LogicTILE(45,02):IMUX29:I11 <= LogicTILE(45,02):RMUX89:O0;1;LogicTILE(45,02):alta_slice07:B;LogicTILE(45,02):alta_slice07:B <= LogicTILE(45,02):IMUX29:O0;1;LogicTILE(45,02):alta_slice00:B;LogicTILE(45,02):alta_slice00:B <= LogicTILE(45,02):IMUX01:O0;1;LogicTILE(45,02):IMUX53;LogicTILE(45,02):IMUX53:I11 <= LogicTILE(45,02):RMUX89:O0;1;LogicTILE(45,02):alta_slice15:B;LogicTILE(45,02):alta_slice15:B <= LogicTILE(45,02):IMUX61:O0;1;LogicTILE(45,02):OMUX47;LogicTILE(45,02):OMUX47:I1 <= LogicTILE(45,02):alta_slice15:Q;1;LogicTILE(45,02):IMUX01;LogicTILE(45,02):IMUX01:I11 <= LogicTILE(45,02):RMUX89:O0;1;LogicTILE(45,02):alta_slice15:Q;;1;LogicTILE(45,02):RMUX89;LogicTILE(45,02):RMUX89:I21 <= LogicTILE(45,02):OMUX47:O0;1;LogicTILE(45,02):alta_slice13:B;LogicTILE(45,02):alta_slice13:B <= LogicTILE(45,02):IMUX53:O0;1;LogicTILE(45,02):IMUX61;LogicTILE(45,02):IMUX61:I11 <= LogicTILE(45,02):RMUX89:O0;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[7] ;
  (* ROUTING = "LogicTILE(45,02):IMUX30;LogicTILE(45,02):IMUX30:I17 <= LogicTILE(45,02):RMUX77:O0;1;LogicTILE(45,02):IMUX02;LogicTILE(45,02):IMUX02:I17 <= LogicTILE(45,02):RMUX77:O0;1;LogicTILE(45,02):RMUX77;LogicTILE(45,02):RMUX77:I19 <= LogicTILE(45,02):OMUX41:O0;1;LogicTILE(45,02):IMUX54;LogicTILE(45,02):IMUX54:I17 <= LogicTILE(45,02):RMUX77:O0;1;LogicTILE(45,02):alta_slice00:C;LogicTILE(45,02):alta_slice00:C <= LogicTILE(45,02):IMUX02:O0;1;LogicTILE(45,02):OMUX41;LogicTILE(45,02):OMUX41:I1 <= LogicTILE(45,02):alta_slice13:Q;1;LogicTILE(45,02):alta_slice13:C;LogicTILE(45,02):alta_slice13:C <= LogicTILE(45,02):IMUX54:O0;1;LogicTILE(45,02):alta_slice07:C;LogicTILE(45,02):alta_slice07:C <= LogicTILE(45,02):IMUX30:O0;1;LogicTILE(45,02):alta_slice13:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[8] ;
  (* ROUTING = "LogicTILE(45,02):alta_slice07:D;LogicTILE(45,02):alta_slice07:D <= LogicTILE(45,02):IMUX31:O0;1;LogicTILE(45,02):alta_slice00:D;LogicTILE(45,02):alta_slice00:D <= LogicTILE(45,02):IMUX03:O0;1;LogicTILE(45,02):RMUX05;LogicTILE(45,02):RMUX05:I18 <= LogicTILE(45,02):OMUX02:O0;1;LogicTILE(45,02):IMUX03;LogicTILE(45,02):IMUX03:I7 <= LogicTILE(45,02):RMUX05:O0;1;LogicTILE(45,02):IMUX31;LogicTILE(45,02):IMUX31:I7 <= LogicTILE(45,02):RMUX05:O0;1;LogicTILE(45,02):OMUX02;LogicTILE(45,02):OMUX02:I1 <= LogicTILE(45,02):alta_slice00:Q;1;LogicTILE(45,02):alta_slice00:Q;;1" *)
  (* force_downto = 32'd1 *)
  (* src = "blinky16k.v:27.12-27.15" *)
  wire \ctr[9] ;
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice04" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'hffff),
    .K(32'd4)
  ) _13_ (
    .CLK(),
    .F(_00_),
    .I({ _12_, _11_, _10_, _09_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,02):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _14_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[1] , \ctr[0]  }),
    .Q(\ctr[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,02):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _15_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q(\ctr[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,02):alta_slice10" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _16_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[3] , \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q(\ctr[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,01):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _17_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[4] , _04_ }),
    .Q(\ctr[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,02):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _18_ (
    .CLK(),
    .F(_04_),
    .I({ \ctr[3] , \ctr[2] , \ctr[1] , \ctr[0]  }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,01):alta_slice02" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _19_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[5] , \ctr[4] , _04_ }),
    .Q(\ctr[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,01):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _20_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[6] , \ctr[5] , \ctr[4] , _04_ }),
    .Q(\ctr[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,02):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _21_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[7] , _05_ }),
    .Q(\ctr[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,01):alta_slice10" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _22_ (
    .CLK(),
    .F(_05_),
    .I({ \ctr[6] , \ctr[5] , \ctr[4] , _04_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,02):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _23_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[8] , \ctr[7] , _05_ }),
    .Q(\ctr[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,02):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _24_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[9] , \ctr[8] , \ctr[7] , _05_ }),
    .Q(\ctr[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,01):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _25_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[10] , _06_ }),
    .Q(\ctr[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,02):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _26_ (
    .CLK(),
    .F(_06_),
    .I({ \ctr[9] , \ctr[8] , \ctr[7] , _05_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,01):alta_slice00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _27_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[11] , \ctr[10] , _06_ }),
    .Q(\ctr[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,01):alta_slice14" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _28_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[12] , \ctr[11] , \ctr[10] , _06_ }),
    .Q(\ctr[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,01):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _29_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[13] , _07_ }),
    .Q(\ctr[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,01):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _30_ (
    .CLK(),
    .F(_07_),
    .I({ \ctr[12] , \ctr[11] , \ctr[10] , _06_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,01):alta_slice02" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _31_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[14] , \ctr[13] , _07_ }),
    .Q(\ctr[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,01):alta_slice09" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _32_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[15] , \ctr[14] , \ctr[13] , _07_ }),
    .Q(\ctr[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _33_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[16] , _08_ }),
    .Q(\ctr[16] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,01):alta_slice06" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _34_ (
    .CLK(),
    .F(_08_),
    .I({ \ctr[15] , \ctr[14] , \ctr[13] , _07_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice11" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _35_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[17] , \ctr[16] , _08_ }),
    .Q(\ctr[17] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice01" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _36_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[18] , \ctr[17] , \ctr[16] , _08_ }),
    .Q(\ctr[18] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice15" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _37_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[19] , _01_ }),
    .Q(\ctr[19] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice08" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _38_ (
    .CLK(),
    .F(_01_),
    .I({ \ctr[18] , \ctr[17] , \ctr[16] , _08_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _39_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[20] , \ctr[19] , _01_ }),
    .Q(\ctr[20] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice03" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _40_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[21] , \ctr[20] , \ctr[19] , _01_ }),
    .Q(\ctr[21] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,02):alta_slice07" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _41_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[22] , _02_ }),
    .Q(\ctr[22] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(47,02):alta_slice02" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _42_ (
    .CLK(),
    .F(_02_),
    .I({ \ctr[21] , \ctr[20] , \ctr[19] , _01_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,02):alta_slice05" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7878),
    .K(32'd4)
  ) _43_ (
    .CLK(clk),
    .F(),
    .I({ _00_, \ctr[23] , \ctr[22] , _02_ }),
    .Q(\ctr[23] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,02):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h7f80),
    .K(32'd4)
  ) _44_ (
    .CLK(clk),
    .F(),
    .I({ \ctr[24] , \ctr[23] , \ctr[22] , _02_ }),
    .Q(\ctr[24] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(45,01):alta_slice12" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h6666),
    .K(32'd4)
  ) _45_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, \ctr[25] , _03_ }),
    .Q(\ctr[25] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(46,02):alta_slice13" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63" *)
  GENERIC_SLICE #(
    .FF_USED(32'd0),
    .INIT(16'h8000),
    .K(32'd4)
  ) _46_ (
    .CLK(),
    .F(_03_),
    .I({ \ctr[24] , \ctr[23] , \ctr[22] , _02_ }),
    .Q()
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "LogicTILE(44,02):alta_slice04" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88" *)
  GENERIC_SLICE #(
    .FF_USED(32'd1),
    .INIT(16'h5555),
    .K(32'd4)
  ) _47_ (
    .CLK(clk),
    .F(),
    .I({ _00_, _00_, _00_, \ctr[0]  }),
    .Q(\ctr[0] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,15):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:5.49-5.67" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd1),
    .OUTPUT_USED(32'd0)
  ) clk_ibuf (
    .O(clk)
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,04):alta_rio04" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:25.49-25.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led0_obuf (
    .I(\ctr[18] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,04):alta_rio05" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:23.49-23.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led1_obuf (
    .I(\ctr[19] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,03):alta_rio00" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:21.49-21.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led2_obuf (
    .I(\ctr[20] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,03):alta_rio01" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:19.49-19.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led3_obuf (
    .I(\ctr[21] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,03):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:17.49-17.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led4_obuf (
    .I(\ctr[22] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(49,03):alta_rio03" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:15.49-15.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led5_obuf (
    .I(\ctr[23] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(45,00):alta_rio02" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:13.49-13.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led6_obuf (
    .I(\ctr[24] )
  );
  (* BEL_STRENGTH = 32'd5 *)
  (* NEXTPNR_BEL = "IOTILE(45,00):alta_rio03" *)
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "blinky16k.v:11.49-11.72" *)
  GENERIC_IOB #(
    .INPUT_USED(32'd0),
    .OUTPUT_USED(32'd1)
  ) led7_obuf (
    .I(\ctr[25] )
  );
endmodule
