// Seed: 1840486115
module module_0;
  assign module_3.id_0 = 0;
  assign module_2.id_6 = 0;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd17,
    parameter id_7 = 32'd96
) (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output wor   id_4
);
  module_0 modCall_1 ();
  defparam id_6.id_7 = 1;
endmodule
module module_3 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2#(.id_7((1)))
    , id_8,
    output logic id_3
    , id_9,
    input  tri1  id_4,
    output tri0  id_5
);
  initial id_3 <= #1 id_7;
  module_0 modCall_1 ();
endmodule
