{
  "module_name": "intel_dvo_regs.h",
  "hash_id": "632d754a4394ab78d0cea4e7ee888a42e5f17ee8112cdc4ac0b2c9940d3d12a6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_dvo_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DVO_REGS_H__\n#define __INTEL_DVO_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n#define _DVOA\t\t\t0x61120\n#define _DVOB\t\t\t0x61140\n#define _DVOC\t\t\t0x61160\n#define DVO(port)\t\t_MMIO_PORT((port), _DVOA, _DVOB)\n#define   DVO_ENABLE\t\t\t\tREG_BIT(31)\n#define   DVO_PIPE_SEL_MASK\t\t\tREG_BIT(30)\n#define   DVO_PIPE_SEL(pipe)\t\t\tREG_FIELD_PREP(DVO_PIPE_SEL_MASK, (pipe))\n#define   DVO_PIPE_STALL_MASK\t\t\tREG_GENMASK(29, 28)\n#define   DVO_PIPE_STALL_UNUSED\t\t\tREG_FIELD_PREP(DVO_PIPE_STALL_MASK, 0)\n#define   DVO_PIPE_STALL\t\t\tREG_FIELD_PREP(DVO_PIPE_STALL_MASK, 1)\n#define   DVO_PIPE_STALL_TV\t\t\tREG_FIELD_PREP(DVO_PIPE_STALL_MASK, 2)\n#define   DVO_INTERRUPT_SELECT\t\t\tREG_BIT(27)\n#define   DVO_DEDICATED_INT_ENABLE\t\tREG_BIT(26)\n#define   DVO_PRESERVE_MASK\t\t\tREG_GENMASK(25, 24)\n#define   DVO_USE_VGA_SYNC\t\t\tREG_BIT(15)\n#define   DVO_DATA_ORDER_MASK\t\t\tREG_BIT(14)\n#define   DVO_DATA_ORDER_I740\t\t\tREG_FIELD_PREP(DVO_DATA_ORDER_MASK, 0)\n#define   DVO_DATA_ORDER_FP\t\t\tREG_FIELD_PREP(DVO_DATA_ORDER_MASK, 1)\n#define   DVO_VSYNC_DISABLE\t\t\tREG_BIT(11)\n#define   DVO_HSYNC_DISABLE\t\t\tREG_BIT(10)\n#define   DVO_VSYNC_TRISTATE\t\t\tREG_BIT(9)\n#define   DVO_HSYNC_TRISTATE\t\t\tREG_BIT(8)\n#define   DVO_BORDER_ENABLE\t\t\tREG_BIT(7)\n#define   DVO_ACT_DATA_ORDER_MASK\t\tREG_BIT(6)\n#define   DVO_ACT_DATA_ORDER_RGGB\t\tREG_FIELD_PREP(DVO_ACT_DATA_ORDER_MASK, 0)\n#define   DVO_ACT_DATA_ORDER_GBRG\t\tREG_FIELD_PREP(DVO_ACT_DATA_ORDER_MASK, 1)\n#define   DVO_ACT_DATA_ORDER_GBRG_ERRATA\tREG_FIELD_PREP(DVO_ACT_DATA_ORDER_MASK, 0)\n#define   DVO_ACT_DATA_ORDER_RGGB_ERRATA\tREG_FIELD_PREP(DVO_ACT_DATA_ORDER_MASK, 1)\n#define   DVO_VSYNC_ACTIVE_HIGH\t\t\tREG_BIT(4)\n#define   DVO_HSYNC_ACTIVE_HIGH\t\t\tREG_BIT(3)\n#define   DVO_BLANK_ACTIVE_HIGH\t\t\tREG_BIT(2)\n#define   DVO_OUTPUT_CSTATE_PIXELS\t\tREG_BIT(1)  \n#define   DVO_OUTPUT_SOURCE_SIZE_PIXELS\t\tREG_BIT(0)  \n\n#define _DVOA_SRCDIM\t\t0x61124\n#define _DVOB_SRCDIM\t\t0x61144\n#define _DVOC_SRCDIM\t\t0x61164\n#define DVO_SRCDIM(port)\t_MMIO_PORT((port), _DVOA_SRCDIM, _DVOB_SRCDIM)\n#define   DVO_SRCDIM_HORIZONTAL_MASK\t\tREG_GENMASK(22, 12)\n#define   DVO_SRCDIM_HORIZONTAL(x)\t\tREG_FIELD_PREP(DVO_SRCDIM_HORIZONTAL_MASK, (x))\n#define   DVO_SRCDIM_VERTICAL_MASK\t\tREG_GENMASK(10, 0)\n#define   DVO_SRCDIM_VERTICAL(x)\t\tREG_FIELD_PREP(DVO_SRCDIM_VERTICAL_MASK, (x))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}