{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702245512859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702245512859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 16:58:32 2023 " "Processing started: Sun Dec 10 16:58:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702245512859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702245512859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max10_adc -c max10_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off max10_adc -c max10_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702245512860 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702245513182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702245522059 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702245522059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702245522059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_max10_adc-tb " "Found design unit 1: tb_max10_adc-tb" {  } { { "tb_max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/tb_max10_adc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702245522060 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_max10_adc " "Found entity 1: tb_max10_adc" {  } { { "tb_max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/tb_max10_adc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702245522060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702245522060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_10-SYN " "Found design unit 1: clock_10-SYN" {  } { { "clock_10.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/clock_10.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702245522062 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_10 " "Found entity 1: clock_10" {  } { { "clock_10.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/clock_10.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702245522062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702245522062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max10_adc " "Elaborating entity \"max10_adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702245522095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "eoc max10_adc.vhd(19) " "VHDL Signal Declaration warning at max10_adc.vhd(19): used implicit default value for signal \"eoc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702245522097 "|max10_adc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_dft max10_adc.vhd(20) " "VHDL Signal Declaration warning at max10_adc.vhd(20): used implicit default value for signal \"clk_dft\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702245522097 "|max10_adc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_dout max10_adc.vhd(26) " "VHDL Signal Declaration warning at max10_adc.vhd(26): used implicit default value for signal \"adc_dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702245522097 "|max10_adc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_chsel max10_adc.vhd(27) " "Verilog HDL or VHDL warning at max10_adc.vhd(27): object \"adc_chsel\" assigned a value but never read" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702245522097 "|max10_adc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[0\] GND " "Pin \"dout\[0\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[1\] GND " "Pin \"dout\[1\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[2\] GND " "Pin \"dout\[2\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[3\] GND " "Pin \"dout\[3\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[4\] GND " "Pin \"dout\[4\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[5\] GND " "Pin \"dout\[5\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[6\] GND " "Pin \"dout\[6\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[7\] GND " "Pin \"dout\[7\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[8\] GND " "Pin \"dout\[8\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[9\] GND " "Pin \"dout\[9\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[10\] GND " "Pin \"dout\[10\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eoc GND " "Pin \"eoc\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|eoc"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_dft GND " "Pin \"clk_dft\" is stuck at GND" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702245522418 "|max10_adc|clk_dft"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702245522418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702245522545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702245522545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pll_clk " "No output dependent on input pin \"pll_clk\"" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702245522573 "|max10_adc|pll_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "soc " "No output dependent on input pin \"soc\"" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702245522573 "|max10_adc|soc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tsen " "No output dependent on input pin \"tsen\"" {  } { { "max10_adc.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/max10_adc/max10_adc.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702245522573 "|max10_adc|tsen"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702245522573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702245522573 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702245522573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702245522573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702245522594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 16:58:42 2023 " "Processing ended: Sun Dec 10 16:58:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702245522594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702245522594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702245522594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702245522594 ""}
