axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
microblaze_v10_0_vh_rfs.vhd,vhdl,microblaze_v10_0_6,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/6141/hdl/microblaze_v10_0_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_microblaze_0_0/sim/MCU_microblaze_0_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
axi_intc_v4_1_vh_rfs.vhd,vhdl,axi_intc_v4_1_10,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_microblaze_0_axi_intc_0/sim/MCU_microblaze_0_axi_intc_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_1,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_microblaze_0_xlconcat_0/sim/MCU_microblaze_0_xlconcat_0.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_13,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_mdm_1_0/sim/MCU_mdm_1_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_clk_wiz.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_12,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/sim/MCU_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_9,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_dlmb_v10_0/sim/MCU_dlmb_v10_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_ilmb_v10_0/sim/MCU_ilmb_v10_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_14,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/sim/MCU_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/sim/MCU_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/67d8/simulation/blk_mem_gen_v8_4.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_lmb_bram_0/sim/MCU_lmb_bram_0.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU.v,verilog,xil_defaultlib,../../../bd/MCU/sim/MCU.v,incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
glbl.v,Verilog,xil_defaultlib,glbl.v
