[dram_structure]
bankgroups = 2
banks_per_group = 4
rows = 32768
columns = 1024
device_width = 16
BL = 2

[system]
channel_size = 4096
channels = 1
bus_width = 64
address_mapping = rochrababgco

[fault_system]
#generator_system = SequentialGenerator, RandomGenerator, TraceGenerator
generator_system =  SequentialGenerator
memory_system = NaiveMemorySystem
#fault_model = NaiveFaultModel, BetaDsitFaultModel
fault_model = BetaDistFaultModel
beta_dist_alpha = 0.5
beta_dist_beta = 0.5
#fault_rate = 0.00001
fault_rate = 0.000005
#data_pattern = 0xfff0f0f0f0f0f0f0, Random
#data_pattern = 0xffffffffffffffff
data_pattern = 0xf0f0f0f0f0f0f0f0
fault_trace = On
thread = MultiThread
thread_num = 10
