// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sadSumScale0 (
        ap_clk,
        ap_rst,
        sum_0_V_read,
        sum_1_V_read,
        sum_2_V_read,
        sum_3_V_read,
        sum_4_V_read,
        sum_5_V_read,
        sum_6_V_read,
        sum_7_V_read,
        sum_8_V_read,
        sum_9_V_read,
        sum_10_V_read,
        sum_11_V_read,
        sum_12_V_read,
        sum_13_V_read,
        sum_14_V_read,
        sum_15_V_read,
        sum_16_V_read,
        sum_17_V_read,
        sum_18_V_read,
        sum_19_V_read,
        sum_20_V_read,
        sum_21_V_read,
        sum_22_V_read,
        sum_23_V_read,
        sum_24_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [4:0] sum_0_V_read;
input  [4:0] sum_1_V_read;
input  [4:0] sum_2_V_read;
input  [4:0] sum_3_V_read;
input  [4:0] sum_4_V_read;
input  [4:0] sum_5_V_read;
input  [4:0] sum_6_V_read;
input  [4:0] sum_7_V_read;
input  [4:0] sum_8_V_read;
input  [4:0] sum_9_V_read;
input  [4:0] sum_10_V_read;
input  [4:0] sum_11_V_read;
input  [4:0] sum_12_V_read;
input  [4:0] sum_13_V_read;
input  [4:0] sum_14_V_read;
input  [4:0] sum_15_V_read;
input  [4:0] sum_16_V_read;
input  [4:0] sum_17_V_read;
input  [4:0] sum_18_V_read;
input  [4:0] sum_19_V_read;
input  [4:0] sum_20_V_read;
input  [4:0] sum_21_V_read;
input  [4:0] sum_22_V_read;
input  [4:0] sum_23_V_read;
input  [4:0] sum_24_V_read;
output  [8:0] ap_return;
input   ap_ce;

reg[8:0] ap_return;

wire   [6:0] tmp_V_7_fu_504_p2;
reg   [6:0] tmp_V_7_reg_1166;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] sum_8_V_write_assig_fu_528_p3;
reg   [3:0] sum_8_V_write_assig_reg_1171;
wire   [4:0] tmp6_fu_746_p2;
reg   [4:0] tmp6_reg_1176;
wire   [6:0] tmp7_fu_782_p2;
reg   [6:0] tmp7_reg_1181;
wire   [3:0] sum_16_V_write_assi_fu_806_p3;
reg   [3:0] sum_16_V_write_assi_reg_1186;
wire   [5:0] tmp13_fu_1064_p2;
reg   [5:0] tmp13_reg_1191;
reg   [5:0] tmp13_reg_1191_pp0_iter1_reg;
wire   [6:0] tmp15_fu_1100_p2;
reg   [6:0] tmp15_reg_1196;
reg   [6:0] tmp15_reg_1196_pp0_iter1_reg;
wire   [7:0] tmp12_fu_1139_p2;
reg   [7:0] tmp12_reg_1201;
wire    ap_block_pp0_stage0;
wire   [3:0] tmp_45_fu_216_p1;
wire   [0:0] tmp_44_fu_208_p3;
wire   [3:0] sum_V_cast_fu_220_p2;
wire   [3:0] sum_0_V_write_assig_fu_226_p3;
wire   [3:0] tmp_47_fu_246_p1;
wire   [0:0] tmp_46_fu_238_p3;
wire   [3:0] sum_V_1_cast_fu_250_p2;
wire   [3:0] sum_1_V_write_assig_fu_256_p3;
wire   [4:0] sum_0_V_write_assig_3_fu_234_p1;
wire   [4:0] sum_1_V_write_assig_3_fu_264_p1;
wire   [4:0] tmp_V_1_fu_268_p2;
wire   [3:0] tmp_49_fu_286_p1;
wire   [0:0] tmp_48_fu_278_p3;
wire   [3:0] sum_V_2_cast_fu_290_p2;
wire   [3:0] sum_2_V_write_assig_fu_296_p3;
wire   [3:0] tmp_51_fu_316_p1;
wire   [0:0] tmp_50_fu_308_p3;
wire   [3:0] sum_V_3_cast_fu_320_p2;
wire   [3:0] sum_3_V_write_assig_fu_326_p3;
wire   [4:0] sum_2_V_write_assig_3_fu_304_p1;
wire   [4:0] sum_3_V_write_assig_3_fu_334_p1;
wire   [4:0] tmp_fu_338_p2;
wire   [5:0] tmp_cast_fu_344_p1;
wire   [5:0] tmp_V_1_cast_fu_274_p1;
wire   [5:0] tmp_V_3_fu_348_p2;
wire   [3:0] tmp_53_fu_366_p1;
wire   [0:0] tmp_52_fu_358_p3;
wire   [3:0] sum_V_4_cast_fu_370_p2;
wire   [3:0] sum_4_V_write_assig_fu_376_p3;
wire   [3:0] tmp_55_fu_396_p1;
wire   [0:0] tmp_54_fu_388_p3;
wire   [3:0] sum_V_5_cast_fu_400_p2;
wire   [3:0] sum_5_V_write_assig_fu_406_p3;
wire   [3:0] tmp_57_fu_426_p1;
wire   [0:0] tmp_56_fu_418_p3;
wire   [3:0] sum_V_6_cast_fu_430_p2;
wire   [3:0] sum_6_V_write_assig_fu_436_p3;
wire   [3:0] tmp_59_fu_456_p1;
wire   [0:0] tmp_58_fu_448_p3;
wire   [3:0] sum_V_7_cast_fu_460_p2;
wire   [3:0] sum_7_V_write_assig_fu_466_p3;
wire   [6:0] tmp_V_3_cast_fu_354_p1;
wire   [6:0] tmp_9_4_cast_cast_fu_384_p1;
wire   [4:0] sum_6_V_write_assig_3_fu_444_p1;
wire   [4:0] sum_7_V_write_assig_2_fu_474_p1;
wire   [4:0] tmp3_fu_484_p2;
wire   [5:0] tmp3_cast_fu_490_p1;
wire   [5:0] tmp_9_5_cast_cast_fu_414_p1;
wire   [5:0] tmp2_fu_494_p2;
wire   [6:0] tmp2_cast_fu_500_p1;
wire   [6:0] tmp1_fu_478_p2;
wire   [3:0] tmp_61_fu_518_p1;
wire   [0:0] tmp_60_fu_510_p3;
wire   [3:0] sum_V_8_cast_fu_522_p2;
wire   [3:0] tmp_63_fu_544_p1;
wire   [0:0] tmp_62_fu_536_p3;
wire   [3:0] sum_V_9_cast_fu_548_p2;
wire   [3:0] sum_9_V_write_assig_fu_554_p3;
wire   [3:0] tmp_65_fu_574_p1;
wire   [0:0] tmp_64_fu_566_p3;
wire   [3:0] sum_V_10_cast_fu_578_p2;
wire   [3:0] sum_10_V_write_assi_fu_584_p3;
wire   [3:0] tmp_67_fu_604_p1;
wire   [0:0] tmp_66_fu_596_p3;
wire   [3:0] sum_V_11_cast_fu_608_p2;
wire   [3:0] sum_11_V_write_assi_fu_614_p3;
wire   [3:0] tmp_69_fu_634_p1;
wire   [0:0] tmp_68_fu_626_p3;
wire   [3:0] sum_V_cast_67_fu_638_p2;
wire   [3:0] sum_12_V_write_assi_fu_644_p3;
wire   [3:0] tmp_71_fu_664_p1;
wire   [0:0] tmp_70_fu_656_p3;
wire   [3:0] sum_V_12_cast_fu_668_p2;
wire   [3:0] sum_13_V_write_assi_fu_674_p3;
wire   [3:0] tmp_73_fu_694_p1;
wire   [0:0] tmp_72_fu_686_p3;
wire   [3:0] sum_V_13_cast_fu_698_p2;
wire   [3:0] sum_14_V_write_assi_fu_704_p3;
wire   [3:0] tmp_75_fu_724_p1;
wire   [0:0] tmp_74_fu_716_p3;
wire   [3:0] sum_V_14_cast_fu_728_p2;
wire   [3:0] sum_15_V_write_assi_fu_734_p3;
wire   [4:0] sum_9_V_write_assig_2_fu_562_p1;
wire   [4:0] sum_10_V_write_assi_1_fu_592_p1;
wire   [4:0] sum_11_V_write_assi_2_fu_622_p1;
wire   [4:0] sum_12_V_write_assi_2_fu_652_p1;
wire   [4:0] tmp8_fu_752_p2;
wire   [4:0] sum_14_V_write_assi_1_fu_712_p1;
wire   [4:0] sum_15_V_write_assi_1_fu_742_p1;
wire   [4:0] tmp10_fu_762_p2;
wire   [5:0] tmp10_cast_fu_768_p1;
wire   [5:0] tmp_9_12_cast_cast_fu_682_p1;
wire   [5:0] tmp9_fu_772_p2;
wire   [6:0] tmp9_cast_fu_778_p1;
wire   [6:0] tmp8_cast_fu_758_p1;
wire   [3:0] tmp_77_fu_796_p1;
wire   [0:0] tmp_76_fu_788_p3;
wire   [3:0] sum_V_15_cast_fu_800_p2;
wire   [3:0] tmp_79_fu_822_p1;
wire   [0:0] tmp_78_fu_814_p3;
wire   [3:0] sum_V_16_cast_fu_826_p2;
wire   [3:0] sum_17_V_write_assi_fu_832_p3;
wire   [3:0] tmp_81_fu_852_p1;
wire   [0:0] tmp_80_fu_844_p3;
wire   [3:0] sum_V_17_cast_fu_856_p2;
wire   [3:0] sum_18_V_write_assi_fu_862_p3;
wire   [3:0] tmp_83_fu_882_p1;
wire   [0:0] tmp_82_fu_874_p3;
wire   [3:0] sum_V_18_cast_fu_886_p2;
wire   [3:0] sum_19_V_write_assi_fu_892_p3;
wire   [3:0] tmp_85_fu_912_p1;
wire   [0:0] tmp_84_fu_904_p3;
wire   [3:0] sum_V_19_cast_fu_916_p2;
wire   [3:0] sum_20_V_write_assi_fu_922_p3;
wire   [3:0] tmp_87_fu_942_p1;
wire   [0:0] tmp_86_fu_934_p3;
wire   [3:0] sum_V_20_cast_fu_946_p2;
wire   [3:0] sum_21_V_write_assi_fu_952_p3;
wire   [3:0] tmp_89_fu_972_p1;
wire   [0:0] tmp_88_fu_964_p3;
wire   [3:0] sum_V_21_cast_fu_976_p2;
wire   [3:0] sum_22_V_write_assi_fu_982_p3;
wire   [3:0] tmp_91_fu_1002_p1;
wire   [0:0] tmp_90_fu_994_p3;
wire   [3:0] sum_V_22_cast_fu_1006_p2;
wire   [3:0] sum_23_V_write_assi_fu_1012_p3;
wire   [3:0] tmp_93_fu_1032_p1;
wire   [0:0] tmp_92_fu_1024_p3;
wire   [3:0] sum_V_23_cast_fu_1036_p2;
wire   [3:0] sum_24_V_write_assi_fu_1042_p3;
wire   [4:0] sum_18_V_write_assi_1_fu_870_p1;
wire   [4:0] sum_19_V_write_assi_1_fu_900_p1;
wire   [4:0] tmp14_fu_1054_p2;
wire   [5:0] tmp14_cast_fu_1060_p1;
wire   [5:0] tmp_9_16_cast_cast_fu_840_p1;
wire   [4:0] sum_20_V_write_assi_1_fu_930_p1;
wire   [4:0] sum_21_V_write_assi_1_fu_960_p1;
wire   [4:0] tmp16_fu_1070_p2;
wire   [4:0] sum_23_V_write_assi_1_fu_1020_p1;
wire   [4:0] sum_24_V_write_assi_1_fu_1050_p1;
wire   [4:0] tmp18_fu_1080_p2;
wire   [5:0] tmp18_cast_fu_1086_p1;
wire   [5:0] tmp_9_21_cast_cast_fu_990_p1;
wire   [5:0] tmp17_fu_1090_p2;
wire   [6:0] tmp17_cast_fu_1096_p1;
wire   [6:0] tmp16_cast_fu_1076_p1;
wire   [7:0] tmp_V_7_cast_fu_1106_p1;
wire   [7:0] tmp_9_8_cast_cast_fu_1109_p1;
wire   [7:0] tmp6_cast_fu_1118_p1;
wire   [7:0] tmp5_fu_1112_p2;
wire   [7:0] tmp7_cast_fu_1127_p1;
wire   [7:0] tmp4_fu_1121_p2;
wire   [7:0] tmp_V_s_fu_1130_p2;
wire   [7:0] tmp_9_15_cast_cast_fu_1136_p1;
wire   [8:0] tmp13_cast_fu_1148_p1;
wire   [8:0] tmp12_cast_fu_1145_p1;
wire   [8:0] tmp15_cast_fu_1157_p1;
wire   [8:0] tmp11_fu_1151_p2;
wire   [8:0] tmp_V_2_fu_1160_p2;
reg    ap_ce_reg;
reg   [4:0] sum_0_V_read_int_reg;
reg   [4:0] sum_1_V_read_int_reg;
reg   [4:0] sum_2_V_read_int_reg;
reg   [4:0] sum_3_V_read_int_reg;
reg   [4:0] sum_4_V_read_int_reg;
reg   [4:0] sum_5_V_read_int_reg;
reg   [4:0] sum_6_V_read_int_reg;
reg   [4:0] sum_7_V_read_int_reg;
reg   [4:0] sum_8_V_read_int_reg;
reg   [4:0] sum_9_V_read_int_reg;
reg   [4:0] sum_10_V_read_int_reg;
reg   [4:0] sum_11_V_read_int_reg;
reg   [4:0] sum_12_V_read_int_reg;
reg   [4:0] sum_13_V_read_int_reg;
reg   [4:0] sum_14_V_read_int_reg;
reg   [4:0] sum_15_V_read_int_reg;
reg   [4:0] sum_16_V_read_int_reg;
reg   [4:0] sum_17_V_read_int_reg;
reg   [4:0] sum_18_V_read_int_reg;
reg   [4:0] sum_19_V_read_int_reg;
reg   [4:0] sum_20_V_read_int_reg;
reg   [4:0] sum_21_V_read_int_reg;
reg   [4:0] sum_22_V_read_int_reg;
reg   [4:0] sum_23_V_read_int_reg;
reg   [4:0] sum_24_V_read_int_reg;
reg   [8:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= tmp_V_2_fu_1160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        sum_0_V_read_int_reg <= sum_0_V_read;
        sum_10_V_read_int_reg <= sum_10_V_read;
        sum_11_V_read_int_reg <= sum_11_V_read;
        sum_12_V_read_int_reg <= sum_12_V_read;
        sum_13_V_read_int_reg <= sum_13_V_read;
        sum_14_V_read_int_reg <= sum_14_V_read;
        sum_15_V_read_int_reg <= sum_15_V_read;
        sum_16_V_read_int_reg <= sum_16_V_read;
        sum_17_V_read_int_reg <= sum_17_V_read;
        sum_18_V_read_int_reg <= sum_18_V_read;
        sum_19_V_read_int_reg <= sum_19_V_read;
        sum_1_V_read_int_reg <= sum_1_V_read;
        sum_20_V_read_int_reg <= sum_20_V_read;
        sum_21_V_read_int_reg <= sum_21_V_read;
        sum_22_V_read_int_reg <= sum_22_V_read;
        sum_23_V_read_int_reg <= sum_23_V_read;
        sum_24_V_read_int_reg <= sum_24_V_read;
        sum_2_V_read_int_reg <= sum_2_V_read;
        sum_3_V_read_int_reg <= sum_3_V_read;
        sum_4_V_read_int_reg <= sum_4_V_read;
        sum_5_V_read_int_reg <= sum_5_V_read;
        sum_6_V_read_int_reg <= sum_6_V_read;
        sum_7_V_read_int_reg <= sum_7_V_read;
        sum_8_V_read_int_reg <= sum_8_V_read;
        sum_9_V_read_int_reg <= sum_9_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_16_V_write_assi_reg_1186 <= sum_16_V_write_assi_fu_806_p3;
        sum_8_V_write_assig_reg_1171 <= sum_8_V_write_assig_fu_528_p3;
        tmp12_reg_1201 <= tmp12_fu_1139_p2;
        tmp13_reg_1191 <= tmp13_fu_1064_p2;
        tmp13_reg_1191_pp0_iter1_reg <= tmp13_reg_1191;
        tmp15_reg_1196 <= tmp15_fu_1100_p2;
        tmp15_reg_1196_pp0_iter1_reg <= tmp15_reg_1196;
        tmp6_reg_1176 <= tmp6_fu_746_p2;
        tmp7_reg_1181 <= tmp7_fu_782_p2;
        tmp_V_7_reg_1166 <= tmp_V_7_fu_504_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = tmp_V_2_fu_1160_p2;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign sum_0_V_write_assig_3_fu_234_p1 = sum_0_V_write_assig_fu_226_p3;

assign sum_0_V_write_assig_fu_226_p3 = ((tmp_44_fu_208_p3[0:0] === 1'b1) ? sum_V_cast_fu_220_p2 : tmp_45_fu_216_p1);

assign sum_10_V_write_assi_1_fu_592_p1 = sum_10_V_write_assi_fu_584_p3;

assign sum_10_V_write_assi_fu_584_p3 = ((tmp_64_fu_566_p3[0:0] === 1'b1) ? sum_V_10_cast_fu_578_p2 : tmp_65_fu_574_p1);

assign sum_11_V_write_assi_2_fu_622_p1 = sum_11_V_write_assi_fu_614_p3;

assign sum_11_V_write_assi_fu_614_p3 = ((tmp_66_fu_596_p3[0:0] === 1'b1) ? sum_V_11_cast_fu_608_p2 : tmp_67_fu_604_p1);

assign sum_12_V_write_assi_2_fu_652_p1 = sum_12_V_write_assi_fu_644_p3;

assign sum_12_V_write_assi_fu_644_p3 = ((tmp_68_fu_626_p3[0:0] === 1'b1) ? sum_V_cast_67_fu_638_p2 : tmp_69_fu_634_p1);

assign sum_13_V_write_assi_fu_674_p3 = ((tmp_70_fu_656_p3[0:0] === 1'b1) ? sum_V_12_cast_fu_668_p2 : tmp_71_fu_664_p1);

assign sum_14_V_write_assi_1_fu_712_p1 = sum_14_V_write_assi_fu_704_p3;

assign sum_14_V_write_assi_fu_704_p3 = ((tmp_72_fu_686_p3[0:0] === 1'b1) ? sum_V_13_cast_fu_698_p2 : tmp_73_fu_694_p1);

assign sum_15_V_write_assi_1_fu_742_p1 = sum_15_V_write_assi_fu_734_p3;

assign sum_15_V_write_assi_fu_734_p3 = ((tmp_74_fu_716_p3[0:0] === 1'b1) ? sum_V_14_cast_fu_728_p2 : tmp_75_fu_724_p1);

assign sum_16_V_write_assi_fu_806_p3 = ((tmp_76_fu_788_p3[0:0] === 1'b1) ? sum_V_15_cast_fu_800_p2 : tmp_77_fu_796_p1);

assign sum_17_V_write_assi_fu_832_p3 = ((tmp_78_fu_814_p3[0:0] === 1'b1) ? sum_V_16_cast_fu_826_p2 : tmp_79_fu_822_p1);

assign sum_18_V_write_assi_1_fu_870_p1 = sum_18_V_write_assi_fu_862_p3;

assign sum_18_V_write_assi_fu_862_p3 = ((tmp_80_fu_844_p3[0:0] === 1'b1) ? sum_V_17_cast_fu_856_p2 : tmp_81_fu_852_p1);

assign sum_19_V_write_assi_1_fu_900_p1 = sum_19_V_write_assi_fu_892_p3;

assign sum_19_V_write_assi_fu_892_p3 = ((tmp_82_fu_874_p3[0:0] === 1'b1) ? sum_V_18_cast_fu_886_p2 : tmp_83_fu_882_p1);

assign sum_1_V_write_assig_3_fu_264_p1 = sum_1_V_write_assig_fu_256_p3;

assign sum_1_V_write_assig_fu_256_p3 = ((tmp_46_fu_238_p3[0:0] === 1'b1) ? sum_V_1_cast_fu_250_p2 : tmp_47_fu_246_p1);

assign sum_20_V_write_assi_1_fu_930_p1 = sum_20_V_write_assi_fu_922_p3;

assign sum_20_V_write_assi_fu_922_p3 = ((tmp_84_fu_904_p3[0:0] === 1'b1) ? sum_V_19_cast_fu_916_p2 : tmp_85_fu_912_p1);

assign sum_21_V_write_assi_1_fu_960_p1 = sum_21_V_write_assi_fu_952_p3;

assign sum_21_V_write_assi_fu_952_p3 = ((tmp_86_fu_934_p3[0:0] === 1'b1) ? sum_V_20_cast_fu_946_p2 : tmp_87_fu_942_p1);

assign sum_22_V_write_assi_fu_982_p3 = ((tmp_88_fu_964_p3[0:0] === 1'b1) ? sum_V_21_cast_fu_976_p2 : tmp_89_fu_972_p1);

assign sum_23_V_write_assi_1_fu_1020_p1 = sum_23_V_write_assi_fu_1012_p3;

assign sum_23_V_write_assi_fu_1012_p3 = ((tmp_90_fu_994_p3[0:0] === 1'b1) ? sum_V_22_cast_fu_1006_p2 : tmp_91_fu_1002_p1);

assign sum_24_V_write_assi_1_fu_1050_p1 = sum_24_V_write_assi_fu_1042_p3;

assign sum_24_V_write_assi_fu_1042_p3 = ((tmp_92_fu_1024_p3[0:0] === 1'b1) ? sum_V_23_cast_fu_1036_p2 : tmp_93_fu_1032_p1);

assign sum_2_V_write_assig_3_fu_304_p1 = sum_2_V_write_assig_fu_296_p3;

assign sum_2_V_write_assig_fu_296_p3 = ((tmp_48_fu_278_p3[0:0] === 1'b1) ? sum_V_2_cast_fu_290_p2 : tmp_49_fu_286_p1);

assign sum_3_V_write_assig_3_fu_334_p1 = sum_3_V_write_assig_fu_326_p3;

assign sum_3_V_write_assig_fu_326_p3 = ((tmp_50_fu_308_p3[0:0] === 1'b1) ? sum_V_3_cast_fu_320_p2 : tmp_51_fu_316_p1);

assign sum_4_V_write_assig_fu_376_p3 = ((tmp_52_fu_358_p3[0:0] === 1'b1) ? sum_V_4_cast_fu_370_p2 : tmp_53_fu_366_p1);

assign sum_5_V_write_assig_fu_406_p3 = ((tmp_54_fu_388_p3[0:0] === 1'b1) ? sum_V_5_cast_fu_400_p2 : tmp_55_fu_396_p1);

assign sum_6_V_write_assig_3_fu_444_p1 = sum_6_V_write_assig_fu_436_p3;

assign sum_6_V_write_assig_fu_436_p3 = ((tmp_56_fu_418_p3[0:0] === 1'b1) ? sum_V_6_cast_fu_430_p2 : tmp_57_fu_426_p1);

assign sum_7_V_write_assig_2_fu_474_p1 = sum_7_V_write_assig_fu_466_p3;

assign sum_7_V_write_assig_fu_466_p3 = ((tmp_58_fu_448_p3[0:0] === 1'b1) ? sum_V_7_cast_fu_460_p2 : tmp_59_fu_456_p1);

assign sum_8_V_write_assig_fu_528_p3 = ((tmp_60_fu_510_p3[0:0] === 1'b1) ? sum_V_8_cast_fu_522_p2 : tmp_61_fu_518_p1);

assign sum_9_V_write_assig_2_fu_562_p1 = sum_9_V_write_assig_fu_554_p3;

assign sum_9_V_write_assig_fu_554_p3 = ((tmp_62_fu_536_p3[0:0] === 1'b1) ? sum_V_9_cast_fu_548_p2 : tmp_63_fu_544_p1);

assign sum_V_10_cast_fu_578_p2 = (4'd0 - tmp_65_fu_574_p1);

assign sum_V_11_cast_fu_608_p2 = (4'd0 - tmp_67_fu_604_p1);

assign sum_V_12_cast_fu_668_p2 = (4'd0 - tmp_71_fu_664_p1);

assign sum_V_13_cast_fu_698_p2 = (4'd0 - tmp_73_fu_694_p1);

assign sum_V_14_cast_fu_728_p2 = (4'd0 - tmp_75_fu_724_p1);

assign sum_V_15_cast_fu_800_p2 = (4'd0 - tmp_77_fu_796_p1);

assign sum_V_16_cast_fu_826_p2 = (4'd0 - tmp_79_fu_822_p1);

assign sum_V_17_cast_fu_856_p2 = (4'd0 - tmp_81_fu_852_p1);

assign sum_V_18_cast_fu_886_p2 = (4'd0 - tmp_83_fu_882_p1);

assign sum_V_19_cast_fu_916_p2 = (4'd0 - tmp_85_fu_912_p1);

assign sum_V_1_cast_fu_250_p2 = (4'd0 - tmp_47_fu_246_p1);

assign sum_V_20_cast_fu_946_p2 = (4'd0 - tmp_87_fu_942_p1);

assign sum_V_21_cast_fu_976_p2 = (4'd0 - tmp_89_fu_972_p1);

assign sum_V_22_cast_fu_1006_p2 = (4'd0 - tmp_91_fu_1002_p1);

assign sum_V_23_cast_fu_1036_p2 = (4'd0 - tmp_93_fu_1032_p1);

assign sum_V_2_cast_fu_290_p2 = (4'd0 - tmp_49_fu_286_p1);

assign sum_V_3_cast_fu_320_p2 = (4'd0 - tmp_51_fu_316_p1);

assign sum_V_4_cast_fu_370_p2 = (4'd0 - tmp_53_fu_366_p1);

assign sum_V_5_cast_fu_400_p2 = (4'd0 - tmp_55_fu_396_p1);

assign sum_V_6_cast_fu_430_p2 = (4'd0 - tmp_57_fu_426_p1);

assign sum_V_7_cast_fu_460_p2 = (4'd0 - tmp_59_fu_456_p1);

assign sum_V_8_cast_fu_522_p2 = (4'd0 - tmp_61_fu_518_p1);

assign sum_V_9_cast_fu_548_p2 = (4'd0 - tmp_63_fu_544_p1);

assign sum_V_cast_67_fu_638_p2 = (4'd0 - tmp_69_fu_634_p1);

assign sum_V_cast_fu_220_p2 = (4'd0 - tmp_45_fu_216_p1);

assign tmp10_cast_fu_768_p1 = tmp10_fu_762_p2;

assign tmp10_fu_762_p2 = (sum_14_V_write_assi_1_fu_712_p1 + sum_15_V_write_assi_1_fu_742_p1);

assign tmp11_fu_1151_p2 = (tmp13_cast_fu_1148_p1 + tmp12_cast_fu_1145_p1);

assign tmp12_cast_fu_1145_p1 = tmp12_reg_1201;

assign tmp12_fu_1139_p2 = (tmp_V_s_fu_1130_p2 + tmp_9_15_cast_cast_fu_1136_p1);

assign tmp13_cast_fu_1148_p1 = tmp13_reg_1191_pp0_iter1_reg;

assign tmp13_fu_1064_p2 = (tmp14_cast_fu_1060_p1 + tmp_9_16_cast_cast_fu_840_p1);

assign tmp14_cast_fu_1060_p1 = tmp14_fu_1054_p2;

assign tmp14_fu_1054_p2 = (sum_18_V_write_assi_1_fu_870_p1 + sum_19_V_write_assi_1_fu_900_p1);

assign tmp15_cast_fu_1157_p1 = tmp15_reg_1196_pp0_iter1_reg;

assign tmp15_fu_1100_p2 = (tmp17_cast_fu_1096_p1 + tmp16_cast_fu_1076_p1);

assign tmp16_cast_fu_1076_p1 = tmp16_fu_1070_p2;

assign tmp16_fu_1070_p2 = (sum_20_V_write_assi_1_fu_930_p1 + sum_21_V_write_assi_1_fu_960_p1);

assign tmp17_cast_fu_1096_p1 = tmp17_fu_1090_p2;

assign tmp17_fu_1090_p2 = (tmp18_cast_fu_1086_p1 + tmp_9_21_cast_cast_fu_990_p1);

assign tmp18_cast_fu_1086_p1 = tmp18_fu_1080_p2;

assign tmp18_fu_1080_p2 = (sum_23_V_write_assi_1_fu_1020_p1 + sum_24_V_write_assi_1_fu_1050_p1);

assign tmp1_fu_478_p2 = (tmp_V_3_cast_fu_354_p1 + tmp_9_4_cast_cast_fu_384_p1);

assign tmp2_cast_fu_500_p1 = tmp2_fu_494_p2;

assign tmp2_fu_494_p2 = (tmp3_cast_fu_490_p1 + tmp_9_5_cast_cast_fu_414_p1);

assign tmp3_cast_fu_490_p1 = tmp3_fu_484_p2;

assign tmp3_fu_484_p2 = (sum_6_V_write_assig_3_fu_444_p1 + sum_7_V_write_assig_2_fu_474_p1);

assign tmp4_fu_1121_p2 = (tmp6_cast_fu_1118_p1 + tmp5_fu_1112_p2);

assign tmp5_fu_1112_p2 = (tmp_V_7_cast_fu_1106_p1 + tmp_9_8_cast_cast_fu_1109_p1);

assign tmp6_cast_fu_1118_p1 = tmp6_reg_1176;

assign tmp6_fu_746_p2 = (sum_9_V_write_assig_2_fu_562_p1 + sum_10_V_write_assi_1_fu_592_p1);

assign tmp7_cast_fu_1127_p1 = tmp7_reg_1181;

assign tmp7_fu_782_p2 = (tmp9_cast_fu_778_p1 + tmp8_cast_fu_758_p1);

assign tmp8_cast_fu_758_p1 = tmp8_fu_752_p2;

assign tmp8_fu_752_p2 = (sum_11_V_write_assi_2_fu_622_p1 + sum_12_V_write_assi_2_fu_652_p1);

assign tmp9_cast_fu_778_p1 = tmp9_fu_772_p2;

assign tmp9_fu_772_p2 = (tmp10_cast_fu_768_p1 + tmp_9_12_cast_cast_fu_682_p1);

assign tmp_44_fu_208_p3 = sum_0_V_read_int_reg[32'd4];

assign tmp_45_fu_216_p1 = sum_0_V_read_int_reg[3:0];

assign tmp_46_fu_238_p3 = sum_1_V_read_int_reg[32'd4];

assign tmp_47_fu_246_p1 = sum_1_V_read_int_reg[3:0];

assign tmp_48_fu_278_p3 = sum_2_V_read_int_reg[32'd4];

assign tmp_49_fu_286_p1 = sum_2_V_read_int_reg[3:0];

assign tmp_50_fu_308_p3 = sum_3_V_read_int_reg[32'd4];

assign tmp_51_fu_316_p1 = sum_3_V_read_int_reg[3:0];

assign tmp_52_fu_358_p3 = sum_4_V_read_int_reg[32'd4];

assign tmp_53_fu_366_p1 = sum_4_V_read_int_reg[3:0];

assign tmp_54_fu_388_p3 = sum_5_V_read_int_reg[32'd4];

assign tmp_55_fu_396_p1 = sum_5_V_read_int_reg[3:0];

assign tmp_56_fu_418_p3 = sum_6_V_read_int_reg[32'd4];

assign tmp_57_fu_426_p1 = sum_6_V_read_int_reg[3:0];

assign tmp_58_fu_448_p3 = sum_7_V_read_int_reg[32'd4];

assign tmp_59_fu_456_p1 = sum_7_V_read_int_reg[3:0];

assign tmp_60_fu_510_p3 = sum_8_V_read_int_reg[32'd4];

assign tmp_61_fu_518_p1 = sum_8_V_read_int_reg[3:0];

assign tmp_62_fu_536_p3 = sum_9_V_read_int_reg[32'd4];

assign tmp_63_fu_544_p1 = sum_9_V_read_int_reg[3:0];

assign tmp_64_fu_566_p3 = sum_10_V_read_int_reg[32'd4];

assign tmp_65_fu_574_p1 = sum_10_V_read_int_reg[3:0];

assign tmp_66_fu_596_p3 = sum_11_V_read_int_reg[32'd4];

assign tmp_67_fu_604_p1 = sum_11_V_read_int_reg[3:0];

assign tmp_68_fu_626_p3 = sum_12_V_read_int_reg[32'd4];

assign tmp_69_fu_634_p1 = sum_12_V_read_int_reg[3:0];

assign tmp_70_fu_656_p3 = sum_13_V_read_int_reg[32'd4];

assign tmp_71_fu_664_p1 = sum_13_V_read_int_reg[3:0];

assign tmp_72_fu_686_p3 = sum_14_V_read_int_reg[32'd4];

assign tmp_73_fu_694_p1 = sum_14_V_read_int_reg[3:0];

assign tmp_74_fu_716_p3 = sum_15_V_read_int_reg[32'd4];

assign tmp_75_fu_724_p1 = sum_15_V_read_int_reg[3:0];

assign tmp_76_fu_788_p3 = sum_16_V_read_int_reg[32'd4];

assign tmp_77_fu_796_p1 = sum_16_V_read_int_reg[3:0];

assign tmp_78_fu_814_p3 = sum_17_V_read_int_reg[32'd4];

assign tmp_79_fu_822_p1 = sum_17_V_read_int_reg[3:0];

assign tmp_80_fu_844_p3 = sum_18_V_read_int_reg[32'd4];

assign tmp_81_fu_852_p1 = sum_18_V_read_int_reg[3:0];

assign tmp_82_fu_874_p3 = sum_19_V_read_int_reg[32'd4];

assign tmp_83_fu_882_p1 = sum_19_V_read_int_reg[3:0];

assign tmp_84_fu_904_p3 = sum_20_V_read_int_reg[32'd4];

assign tmp_85_fu_912_p1 = sum_20_V_read_int_reg[3:0];

assign tmp_86_fu_934_p3 = sum_21_V_read_int_reg[32'd4];

assign tmp_87_fu_942_p1 = sum_21_V_read_int_reg[3:0];

assign tmp_88_fu_964_p3 = sum_22_V_read_int_reg[32'd4];

assign tmp_89_fu_972_p1 = sum_22_V_read_int_reg[3:0];

assign tmp_90_fu_994_p3 = sum_23_V_read_int_reg[32'd4];

assign tmp_91_fu_1002_p1 = sum_23_V_read_int_reg[3:0];

assign tmp_92_fu_1024_p3 = sum_24_V_read_int_reg[32'd4];

assign tmp_93_fu_1032_p1 = sum_24_V_read_int_reg[3:0];

assign tmp_9_12_cast_cast_fu_682_p1 = sum_13_V_write_assi_fu_674_p3;

assign tmp_9_15_cast_cast_fu_1136_p1 = sum_16_V_write_assi_reg_1186;

assign tmp_9_16_cast_cast_fu_840_p1 = sum_17_V_write_assi_fu_832_p3;

assign tmp_9_21_cast_cast_fu_990_p1 = sum_22_V_write_assi_fu_982_p3;

assign tmp_9_4_cast_cast_fu_384_p1 = sum_4_V_write_assig_fu_376_p3;

assign tmp_9_5_cast_cast_fu_414_p1 = sum_5_V_write_assig_fu_406_p3;

assign tmp_9_8_cast_cast_fu_1109_p1 = sum_8_V_write_assig_reg_1171;

assign tmp_V_1_cast_fu_274_p1 = tmp_V_1_fu_268_p2;

assign tmp_V_1_fu_268_p2 = (sum_0_V_write_assig_3_fu_234_p1 + sum_1_V_write_assig_3_fu_264_p1);

assign tmp_V_2_fu_1160_p2 = (tmp15_cast_fu_1157_p1 + tmp11_fu_1151_p2);

assign tmp_V_3_cast_fu_354_p1 = tmp_V_3_fu_348_p2;

assign tmp_V_3_fu_348_p2 = (tmp_cast_fu_344_p1 + tmp_V_1_cast_fu_274_p1);

assign tmp_V_7_cast_fu_1106_p1 = tmp_V_7_reg_1166;

assign tmp_V_7_fu_504_p2 = (tmp2_cast_fu_500_p1 + tmp1_fu_478_p2);

assign tmp_V_s_fu_1130_p2 = (tmp7_cast_fu_1127_p1 + tmp4_fu_1121_p2);

assign tmp_cast_fu_344_p1 = tmp_fu_338_p2;

assign tmp_fu_338_p2 = (sum_2_V_write_assig_3_fu_304_p1 + sum_3_V_write_assig_3_fu_334_p1);

endmodule //sadSumScale0
