  Loading design 'CDES'

Information: Starting test design rule checking. (TEST-222)
  ...full scan rules enabled...
  ...basic checks...
  ...basic sequential cell checks...
  ...checking combinational feedback loops...
  ...inferring test protocol...
Information: Inferred system/test clock port clk2 (45.0,55.0). (TEST-260)
Information: Inferred system/test clock port clk3 (45.0,55.0). (TEST-260)
  ...simulating parallel vector...
  ...simulating parallel vector...
  ...simulating serial scan-in...
  ...simulating parallel vector...
  ...binding scan-in state...
  ...simulating parallel vector...
  ...simulating capture clock rising edge at port clk2...
  ...simulating capture clock rising edge at port clk3...
  ...simulating capture clock falling edge at port clk2...
  ...simulating capture clock falling edge at port clk3...
  ...creating capture clock groups...
Information: Inferred capture clock group : clk2, clk3. (TEST-262)
  ...binding scan-out state...
  ...simulating serial scan-out...
  ...simulating parallel vector...
Information: Test design rule checking completed. (TEST-123)

**************************************************
  Test Design Rule Violation Summary

  Total violations: 0
**************************************************



**************************************************
  Sequential Cell Summary

  0 out of 4 sequential cells have violations
**************************************************

SEQUENTIAL CELLS WITHOUT VIOLATIONS
   *   4 cells are valid scan cells

  Loading design 'CDES'
  Using test design rule information from previous check_test run
  Architecting Scan Chains

****************************************
Preview scan report
For    : 'Insert_scan' command
Design : CDES
Version: 1998.02
Date   : Sat Aug 29 16:27:19 1998
****************************************

Number of chains: 2
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

  (l) shows cell scan-out drives a lockup latch
  (s) shows cell is a scan segment
  (t) shows cell has a true scan attribute
  (w) shows cell scan-out drives a wire


Scan chain '1' (test_si1 --> test_so1) contains 2 cells:

  yr_reg                        (clk3, 45.0, rising)
  zr_reg                        

  No scan signals


Scan chain '2' (test_si2 --> test_so2) contains 2 cells:

  a1r_reg                       (clk2, 45.0, rising)
  add_158_plus_plus_carry_1_port_reg

  No scan signals


****************************************

No segments


****************************************

No cells have scan true

No cells have scan false


  Loading design 'CDES'

Information: Starting test design rule checking for existing scan design. (TEST-220)
  ...full scan rules enabled...
  ...basic checks...
  ...basic sequential cell checks...
  ...checking combinational feedback loops...
  ...inferring test protocol...
Information: Inferred system/test clock port clk2 (45.0,55.0). (TEST-260)
Information: Inferred system/test clock port clk3 (45.0,55.0). (TEST-260)
  ...simulating parallel vector...
  ...simulating parallel vector...
  ...simulating serial scan-in...
  ...4 bits scanned-in to 4 cells (total scan-in 4)...
  ...simulating parallel vector...
  ...binding scan-in state...
  ...simulating parallel vector...
  ...simulating capture clock rising edge at port clk2...
  ...simulating capture clock rising edge at port clk3...
  ...simulating capture clock falling edge at port clk2...
  ...simulating capture clock falling edge at port clk3...
  ...creating capture clock groups...
Information: Inferred capture clock group : clk2, clk3. (TEST-262)
  ...simulating parallel vector...
  ...binding scan-out state...
  ...simulating serial scan-out...
  ...data scanned-out from 2 cells (total scan-out 4)...
  ...simulating parallel vector...
Information: Test design rule checking completed. (TEST-123)

**************************************************
  Test Design Rule Violation Summary

  Total violations: 0
**************************************************



**************************************************
  Sequential Cell Summary

  0 out of 4 sequential cells have violations
**************************************************

SEQUENTIAL CELLS WITHOUT VIOLATIONS
   *   4 cells are valid scan cells

 
****************************************
Report : test
          -scan_path
Design : CDES
Version: 1998.02
Date   : Sat Aug 29 16:27:20 1998
****************************************

  (*) indicates change of polarity in scan data
  (c) indicates cell is scan controllable only
  (o) indicates cell is scan observable only
  (x) indicates cell cannot capture

Complete scan chain #1 (test_si1 --> test_so1) contains 2 cells:

  test_si1	->
  yr_reg	->
  zr_reg	->
  test_so1

Complete scan chain #2 (test_si2 --> test_so2) contains 2 cells:

  test_si2	->
  a1r_reg	->
  add_158_plus_plus_carry_1_port_reg	->
  test_so2

