#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Sep 21 12:20:03 2016
# Process ID: 17024
# Current directory: /home/liucheng/projects/prj2016/dma_demo
# Command line: vivado dma_demo.xpr
# Log file: /home/liucheng/projects/prj2016/dma_demo/vivado.log
# Journal file: /home/liucheng/projects/prj2016/dma_demo/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_demo.xpr
INFO: [Project 1-313] Project file moved from 'D:/projects/prj2016/dma_demo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liucheng/projects/prj2016/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 5855.473 ; gain = 145.559 ; free physical = 4348 ; free virtual = 8327
update_compile_order -fileset sources_1
open_bd_design {/home/liucheng/projects/prj2016/dma_demo/dma_demo.srcs/sources_1/bd/base_sys/base_sys.bd}
Adding cell -- xilinx.com:user:usr_dma:1.0 - usr_dma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:acc_ip:1.0 - acc_ip_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <base_sys> from BD file </home/liucheng/projects/prj2016/dma_demo/dma_demo.srcs/sources_1/bd/base_sys/base_sys.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 12:21:17 2016...
