// Seed: 2642128484
module module_0 (
    output wire  id_0,
    output tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    output wand  id_4,
    output wire  id_5,
    output wire  id_6,
    output uwire id_7,
    output wor   id_8,
    input  wand  id_9
);
  assign id_0 = 1;
  assign id_2 = (id_9);
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri id_10,
    input wire id_11,
    input uwire id_12,
    output wand id_13
    , id_18,
    input tri0 id_14,
    output tri0 id_15,
    input tri id_16
);
  wire id_19;
  wire id_20;
  assign id_6 = 1;
  wire id_21;
  assign id_6 = id_18 - id_14;
  initial begin
    #1 id_19 = id_8;
    #1 begin
      id_1 = id_4;
    end
  end
  module_0(
      id_0, id_15, id_19, id_8, id_0, id_19, id_6, id_19, id_0, id_16
  );
endmodule
