#!/usr/bin/env python

# public modules -----------------------------------------------------------------------------------------------------------------------
import random
import subprocess

# private modules ----------------------------------------------------------------------------------------------------------------------
import memory

# files and directories ----------------------------------------------------------------------------------------------------------------
simulation_project = "AvalonMM_to_SSRAM"
log_files_dir = "log_files"
log_file = log_files_dir + "/AvalonMM_to_SSRAM_simulation_log.txt"
stimuli_file = "AvalonMM_to_SSRAM_stimuli.txt"
output_file = "AvalonMM_to_SSRAM_readValues.txt"
expected_file = "AvalonMM_to_SSRAM_expectedReadValues.txt"
simulation_file = "AvalonMM_to_SSRAM_simulation.do"
tb_file = "../tb/AvalonMM_to_SSRAM_testbench.vhd"
vsim_path = '~/intelFPGA/20.1/modelsim_ase/bin/vsim'

# constants ----------------------------------------------------------------------------------------------------------------------------
config0_addr = "00000000000000000000100000000000"
config1_addr = "00000000000000000000100000000001"
config0_default_value = "1000111100011111"
config1_default_value = "0000000000000010"
virtual_config_addr = "00000000010000000000000000000000"
virtual_config_default_value = "0000000000000000"
virtual_config_dpd_value = "0000000000000011"
config0_dpd_value = "0000111100010111"
ssram_valid_time = ["5 ns", "15 ns", "25 ns"]
clock = "10 ns"
address_size = 32
working_address_size = 8    # the memory has 32 addressing bits, but only the 8 less significant bits are employed to test it
word_size = 16
read_opcode = '0'
write_opcode = '1'

# environment preparation --------------------------------------------------------------------------------------------------------------
subprocess.run( "rm -r sim_*ns", shell=True )
subprocess.run( "rm -r " + log_files_dir, shell=True )
subprocess.run( "rm " + expected_file, shell=True )
subprocess.run( "rm " + stimuli_file, shell=True )

# log file opening ---------------------------------------------------------------------------------------------------------------------
subprocess.run( "mkdir log_files", shell=True )
try:
    log = open( log_file, "w" )
except OSError:
    print( "An error has been encontered while creating the log file, the simulation has been shut down" )
    raise

# information printing -----------------------------------------------------------------------------------------------------------------
print( "--------------------------------------------------------------------" )
print( "INFO" )
print( "VSIM path:", vsim_path )
print( "Project:",  simulation_project)
print( "Tested SSRAM valid times values:", ssram_valid_time)
print( "Clock period:", clock )
print( "--------------------------------------------------------------------" )
print( "NOTICE" )
print( "File", tb_file, "must include the exact following line:" )
print( '\"constant ssram_valid_time: time := [0123456789]* ns\"' )
print( "--------------------------------------------------------------------" )

# information writing (log file) -------------------------------------------------------------------------------------------------------
log.write( "--------------------------------------------------------------------------------------------------------------" )
log.write( "\n" )
log.write( "INFO" )
log.write( "\n" )
log.write( "VSIM path: " )
log.write( vsim_path )
log.write( "\n" )
log.write( "Project: ")
log.write( simulation_project )
log.write( "\n" )
log.write( "Tested SSRAM valid times values: " )
log.write( str(ssram_valid_time) )
log.write( "\n" )
log.write( "Clock period: ")
log.write( clock )
log.write( "\n" )
log.write( "--------------------------------------------------------------------------------------------------------------" )
log.write( "\n" )
log.write( "NOTICE" )
log.write( "\n" )
log.write( "File " )
log.write( tb_file )
log.write( " must include the exact following line:" )
log.write( "\n" )
log.write( '\"constant ssram_valid_time: time := [0123456789]* ns\"' )
log.write( "\n" )
log.write( "--------------------------------------------------------------------------------------------------------------" )
log.write( "\n" )

# virtual memory creation and configuration registers initialization -------------------------------------------------------------------
mem = memory.memory( address_size = address_size, word_size = word_size )
mem.reset()
mem.add_register( address = config0_addr, value = config0_default_value )
mem.add_register( address = config1_addr, value = config1_default_value )
mem.add_register( address = virtual_config_addr, value = virtual_config_default_value )

# stimuli and expected results generation ----------------------------------------------------------------------------------------------
try:
    stimuli = open( stimuli_file, "w" )
    expected = open( expected_file, "w" )
    # initial read of the configuration registers that does not pass through the DUT
    expected.write( mem.read_register( address = config0_addr ) )
    expected.write( "\n" )
    expected.write( mem.read_register( address = config1_addr ) )
    expected.write( "\n" )
    # write memory operations
    stimuli.write( '# memory write operations ------------------------------------- \n' )
    for decimal_address in range( 0, 2 ** working_address_size ):
        address = format( decimal_address, str( address_size ) + 'b' ).replace(" ", "0")
        writedata = format( random.randint( 0,  2 ** word_size ), str( word_size ) + 'b' ).replace(" ", "0")
        # stimuli file updating
        stimuli.write( write_opcode )
        stimuli.write( address )
        stimuli.write( writedata )
        stimuli.write( "\n" )
        # high-level model updating
        mem.write( address =  address, writedata = writedata )
    # read memory operations (read the previously written values)
    stimuli.write( '# memory read operations -------------------------------------- \n' )
    for decimal_address in range( 0, 2 ** working_address_size ):
        address = format( decimal_address, str( address_size ) + 'b' ).replace(" ", "0")
        # stimuli file updating
        stimuli.write( read_opcode )
        stimuli.write( address )
        stimuli.write( "\n" )
        # evaluate expected result using high-level model
        expected.write( mem.read( address = address ) )
        expected.write( "\n" )
    # virtual configuration register write operation
    stimuli.write( '# configuration register write operations (enter DPD mode) ----- \n' )
    stimuli.write( write_opcode )
    stimuli.write( virtual_config_addr )
    stimuli.write( virtual_config_dpd_value )   # the DUT enters in DPD mode
    stimuli.write( "\n" )
    # high-level model updating
    mem.write_register( address = virtual_config_addr, value = virtual_config_dpd_value )
    mem.write_register( address = config0_addr, value = config0_dpd_value )
    # virtual configuration register read operation (it can be executed even if the DUT is in DPD mode)
    stimuli.write( '# configuration register read operations ---------------------- \n' )
    stimuli.write( read_opcode )
    stimuli.write( virtual_config_addr )
    stimuli.write( "\n" )
    # evaluate expected result using high-level model
    expected.write( mem.read_register( address = virtual_config_addr ) )
    expected.write( "\n" )
    # useless write memory operations (they are ignored since the DUT is in DPD mode)
    stimuli.write( '# memory write operations ------------------------------------- \n' )
    for decimal_address in range( 0, 2 ** working_address_size ):
        address = format( decimal_address, str( address_size ) + 'b' ).replace(" ", "0")
        writedata = format( random.randint( 0,  2 ** word_size ), str( word_size ) + 'b' ).replace(" ", "0")
        # stimuli file updating
        stimuli.write( write_opcode )
        stimuli.write( address )
        stimuli.write( writedata )
        stimuli.write( "\n" )
        # high-level model updating
        mem.write( address =  address, writedata = writedata )
    # useless read memory operations (they are ignored since the DUT is in DPD mode)
    stimuli.write( '# memory read operations -------------------------------------- \n' )
    for decimal_address in range( 0, 2 ** working_address_size ):
        address = format( decimal_address, str( address_size ) + 'b' ).replace(" ", "0")
        # stimuli file updating
        stimuli.write( read_opcode )
        stimuli.write( address )
        stimuli.write( "\n" )
        # the expected file must not be updated
    # the last expected result is the final reading of config0 that does not pass through the DUT
    expected.write( mem.read_register( address = config0_addr ) )
    expected.write( "\n" )
except OSError:
    print( "Error: files creation failed" )
    log.write( "Error: files creation failed" )
    raise
except AttributeError:
    print( "Error: high-level model failure" )
    log.write( "Error: high-level model failure" )
    raise
else:
    stimuli.close()
    expected.close()

# simulation and verification ---------------------------------------------------------------------------------------------------------
# multiple simulations are performed for different valid times (i.e. the time required by the SSRAM to complete the previous operation)
err = False
for time in ssram_valid_time:
    cmd = 'sed \'s/constant ssram_valid_time: time := [0123456789]* ns/constant ssram_valid_time: time := ' + time + '/\' ' + tb_file + " > a.vhd"
    subprocess.run( cmd, shell=True )
    subprocess.run( 'rm ' + tb_file, shell=True )
    subprocess.run( 'mv a.vhd ' + tb_file, shell=True )
    # simulation
    print( "Starting simulation for SSRAM valid time equal to", time, "..." )
    log.write( "Starting simulation for SSRAM valid time equal to " )
    log.write( time )
    log.write( " ... \n" )
    cmd = vsim_path + " -c -do " + simulation_file + " > " + log_files_dir + "/vsim_log_" + time.replace(" ", "") + ".txt"
    subprocess.run( cmd, shell=True )
    print ("Simulation completed")
    log.write( "Simulation completed \n" )
    subprocess.run( 'mkdir sim_' + time.replace(" ", ""), shell=True )
    subprocess.run( 'mv ' + output_file + ' ./sim_' + time.replace(" ", "") + '/', shell=True )
    # output verification
    cmd = "diff " + expected_file + " ./sim_" + time.replace(" ", "") + "/" + output_file + " -y --suppress-common-lines -N | wc -l"
    verification_process = subprocess.run( cmd, shell = True, capture_output = True )
    diff = verification_process.stdout.decode( "utf-8" ).replace("\n", "")
    if ( diff == '0' ):
        print( "DUT is working correctly" )
        log.write( "DUT is working correctly \n" )
    else:
        print( "DUT is not working as expected" )
        print( diff, "errors detected" )
        log.write( "DUT is not working as expected \n" )
        log.write( diff )
        log.write( " errors detected \n" )
        err = True
    print( "--------------------------------------------------------------------" )
    log.write( "--------------------------------------------------------------------------------------------------------------" )
    log.write( "\n" )
if ( err == True ):
    print( "Verification result: FAILED" )
    log.write( "Verification result: FAILED \n" )
else:
    print( "Verification result: PASSED" )
    log.write( "Verification result: PASSED \n" )

log.close()
subprocess.run( "rm -r transcript work/ __pycache__/ vsim.wlf", shell=True )
