{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742830218163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742830218163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 16:30:17 2025 " "Processing started: Mon Mar 24 16:30:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742830218163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830218163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet_board -c ethernet_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_board -c ethernet_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830218163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742830219280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet-rtl " "Found design unit 1: ethernet-rtl" {  } { { "../rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235838 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "../rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBSSimVals " "Found design unit 1: TBSSimVals" {  } { { "../../sim/vhdl/TBSSimVals_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_synchronizer-rtl " "Found design unit 1: vector_synchronizer-rtl" {  } { { "../rtl/vector_synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235864 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_synchronizer " "Found entity 1: vector_synchronizer" {  } { { "../rtl/vector_synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/synchronizer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/synchronizer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "../rtl/synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235883 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../rtl/synchronizer_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/std_p.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/std_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StandardDefinitions " "Found design unit 1: StandardDefinitions" {  } { { "../rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EthernetDefinitions " "Found design unit 2: EthernetDefinitions" {  } { { "../rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EthernetDefinitions-body " "Found design unit 3: EthernetDefinitions-body" {  } { { "../rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 RAMDefinitions " "Found design unit 4: RAMDefinitions" {  } { { "../rtl/std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/sr_ff_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/sr_ff_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-rtl " "Found design unit 1: sr_ff-rtl" {  } { { "../rtl/sr_ff_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235924 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "../rtl/sr_ff_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ram_strobegenerator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ram_strobegenerator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_strobeGenerator-rtl " "Found design unit 1: ram_strobeGenerator-rtl" {  } { { "../rtl/ram_strobeGenerator_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235943 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_strobeGenerator " "Found entity 1: ram_strobeGenerator" {  } { { "../rtl/ram_strobeGenerator_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_tx_storage-rtl " "Found design unit 1: ethernet_tx_storage-rtl" {  } { { "../rtl/ethernet_tx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235958 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_tx_storage " "Found entity 1: ethernet_tx_storage" {  } { { "../rtl/ethernet_tx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_tx-rtl " "Found design unit 1: ethernet_tx-rtl" {  } { { "../rtl/ethernet_tx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235976 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_tx " "Found entity 1: ethernet_tx" {  } { { "../rtl/ethernet_tx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_tx_controller-rtl " "Found design unit 1: ethernet_tx_controller-rtl" {  } { { "../rtl/ethernet_tx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_tx_controller " "Found entity 1: ethernet_tx_controller" {  } { { "../rtl/ethernet_tx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830235997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830235997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_rx_storage-rtl " "Found design unit 1: ethernet_rx_storage-rtl" {  } { { "../rtl/ethernet_rx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236017 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_rx_storage " "Found entity 1: ethernet_rx_storage" {  } { { "../rtl/ethernet_rx_storage_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_rx-rtl " "Found design unit 1: ethernet_rx-rtl" {  } { { "../rtl/ethernet_rx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236037 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_rx " "Found entity 1: ethernet_rx" {  } { { "../rtl/ethernet_rx_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_rx_controller-rtl " "Found design unit 1: ethernet_rx_controller-rtl" {  } { { "../rtl/ethernet_rx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236058 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_rx_controller " "Found entity 1: ethernet_rx_controller" {  } { { "../rtl/ethernet_rx_controller_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_board-rtl " "Found design unit 1: ethernet_board-rtl" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_board " "Found entity 1: ethernet_board" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/dual_ram_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_ram-rtl " "Found design unit 1: dual_ram-rtl" {  } { { "../rtl/dual_ram_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236095 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_ram " "Found entity 1: dual_ram" {  } { { "../rtl/dual_ram_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/cyclicshift_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/cyclicshift_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclicShift-rtl " "Found design unit 1: cyclicShift-rtl" {  } { { "../rtl/cyclicShift_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236114 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclicShift " "Found entity 1: cyclicShift" {  } { { "../rtl/cyclicShift_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/address_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/address_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address-rtl " "Found design unit 1: address-rtl" {  } { { "../rtl/address_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236131 ""} { "Info" "ISGN_ENTITY_NAME" "1 address " "Found entity 1: address" {  } { { "../rtl/address_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830236131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830236131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_board " "Elaborating entity \"ethernet_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742830236207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet ethernet:ethernet_0 A:rtl " "Elaborating entity \"ethernet\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\"" {  } { { "../rtl/ethernet_board.vhd" "ethernet_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rx_ready ethernet_ea.vhd(71) " "Verilog HDL or VHDL warning at ethernet_ea.vhd(71): object \"ram_rx_ready\" assigned a value but never read" {  } { { "../rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742830236235 "|ethernet_board|ethernet:ethernet_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_tx_ready ethernet_ea.vhd(72) " "Verilog HDL or VHDL warning at ethernet_ea.vhd(72): object \"ram_tx_ready\" assigned a value but never read" {  } { { "../rtl/ethernet_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742830236235 "|ethernet_board|ethernet:ethernet_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vector_synchronizer ethernet:ethernet_0\|vector_synchronizer:syncing_physical A:rtl " "Elaborating entity \"vector_synchronizer\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|vector_synchronizer:syncing_physical\"" {  } { { "../rtl/ethernet_ea.vhd" "syncing_physical" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "synchronizer ethernet:ethernet_0\|vector_synchronizer:syncing_physical\|synchronizer:\\GEN_SYNC:3:sync A:rtl " "Elaborating entity \"synchronizer\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|vector_synchronizer:syncing_physical\|synchronizer:\\GEN_SYNC:3:sync\"" {  } { { "../rtl/vector_synchronizer_ea.vhd" "\\GEN_SYNC:3:sync" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_tx ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity A:rtl " "Elaborating entity \"ethernet_tx\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\"" {  } { { "../rtl/ethernet_ea.vhd" "ethernet_tx_entity" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_tx_storage ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx A:rtl " "Elaborating entity \"ethernet_tx_storage\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\"" {  } { { "../rtl/ethernet_tx_ea.vhd" "eth_ram_tx" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_strobeGenerator ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|ram_strobeGenerator:eth_ram_tx_reset A:rtl " "Elaborating entity \"ram_strobeGenerator\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|ram_strobeGenerator:eth_ram_tx_reset\"" {  } { { "../rtl/ethernet_tx_storage_ea.vhd" "eth_ram_tx_reset" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dual_ram ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram A:rtl " "Elaborating entity \"dual_ram\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\"" {  } { { "../rtl/ethernet_tx_storage_ea.vhd" "tx_ram" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "address ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|address:addr_a_creator A:rtl " "Elaborating entity \"address\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|address:addr_a_creator\"" {  } { { "../rtl/ethernet_tx_storage_ea.vhd" "addr_a_creator" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_tx_controller ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data A:rtl " "Elaborating entity \"ethernet_tx_controller\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\"" {  } { { "../rtl/ethernet_tx_ea.vhd" "eth_transmit_data" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cyclicShift ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register A:rtl " "Elaborating entity \"cyclicShift\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\"" {  } { { "../rtl/ethernet_tx_controller_ea.vhd" "header_shift_register" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_rx ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity A:rtl " "Elaborating entity \"ethernet_rx\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\"" {  } { { "../rtl/ethernet_ea.vhd" "ethernet_rx_entity" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_rx_storage ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_storage:ethernet_rx_storage_0 A:rtl " "Elaborating entity \"ethernet_rx_storage\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_storage:ethernet_rx_storage_0\"" {  } { { "../rtl/ethernet_rx_ea.vhd" "ethernet_rx_storage_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ethernet_rx_controller ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_controller:ethernet_rx_controller_0 A:rtl " "Elaborating entity \"ethernet_rx_controller\" using architecture \"A:rtl\" for hierarchy \"ethernet:ethernet_0\|ethernet_rx:ethernet_rx_entity\|ethernet_rx_controller:ethernet_rx_controller_0\"" {  } { { "../rtl/ethernet_rx_ea.vhd" "ethernet_rx_controller_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830236735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742830237479 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem " "RAM logic \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "../rtl/dual_ram_ea.vhd" "mem" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1742830237555 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1742830237555 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|shiftRegister_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|shiftRegister_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742830238076 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830238076 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742830238076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830238782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_storage:eth_ram_tx\|dual_ram:tx_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830238782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742830238782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qji1 " "Found entity 1: altsyncram_qji1" {  } { { "db/altsyncram_qji1.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/altsyncram_qji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830238940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830238940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0 " "Elaborated megafunction instantiation \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830239356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0 " "Instantiated megafunction \"ethernet:ethernet_0\|ethernet_tx:ethernet_tx_entity\|ethernet_tx_controller:eth_transmit_data\|cyclicShift:header_shift_register\|altshift_taps:shiftRegister_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830239356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830239356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830239356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742830239356 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742830239356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vsv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vsv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vsv " "Found entity 1: shift_taps_vsv" {  } { { "db/shift_taps_vsv.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/shift_taps_vsv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830239428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830239428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcc1 " "Found entity 1: altsyncram_pcc1" {  } { { "db/altsyncram_pcc1.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/altsyncram_pcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830239499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830239499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cntr_thf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830239580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830239580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830239671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830239671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h1h " "Found entity 1: cntr_h1h" {  } { { "db/cntr_h1h.tdf" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cntr_h1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830239732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830239732 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742830240686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742830240971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830240971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_err_i " "No output dependent on input pin \"rx_err_i\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_err_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_dv_i " "No output dependent on input pin \"rx_dv_i\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_dv_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_clk_i " "No output dependent on input pin \"rx_clk_i\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[3\] " "No output dependent on input pin \"rx_data_i\[3\]\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_data_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[2\] " "No output dependent on input pin \"rx_data_i\[2\]\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_data_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[1\] " "No output dependent on input pin \"rx_data_i\[1\]\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_data_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data_i\[0\] " "No output dependent on input pin \"rx_data_i\[0\]\"" {  } { { "../rtl/ethernet_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742830241127 "|ethernet_board|rx_data_i[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742830241127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "595 " "Implemented 595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742830241133 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742830241133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "555 " "Implemented 555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742830241133 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742830241133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742830241133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742830241185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 16:30:41 2025 " "Processing ended: Mon Mar 24 16:30:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742830241185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742830241185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742830241185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830241185 ""}
