// Seed: 3036301053
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial assert (1);
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    output tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input wor id_20,
    output tri id_21
);
  tri0 id_23 = 1'd0, id_24 = id_23;
  module_0(
      id_23, id_24, id_23
  );
endmodule
