
*** Running vivado
    with args -log vp_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp_0.tcl -notrace
Command: synth_design -top vp_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
CRITICAL WARNING: [filemgmt 20-1741] File 'register.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* rgb2ycbcr_0 (/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/register.v)
* centroid_0 (/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/register.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2890 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1318.527 ; gain = 87.996 ; free physical = 2679 ; free virtual = 21139
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/synth/vp_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vp' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at '/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (6#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at '/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/c_addsub_0/synth/c_addsub_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (13#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/delay_line.v:23]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/register.v:23]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (14#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (15#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/delay_line.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/delay_line.v:23]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/register.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (15#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (15#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (16#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (17#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ycbcr2bin_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/ycbcr2bin_0/synth/ycbcr2bin_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ycbcr2bin' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/ycbcr2bin_0/src/ycbcr2bin.v:23]
	Parameter Ta bound to: 0 - type: integer 
	Parameter Tb bound to: 115 - type: integer 
	Parameter Tc bound to: 145 - type: integer 
	Parameter Td bound to: 170 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ycbcr2bin' (18#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/ycbcr2bin_0/src/ycbcr2bin.v:23]
INFO: [Synth 8-256] done synthesizing module 'ycbcr2bin_0' (19#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/ycbcr2bin_0/synth/ycbcr2bin_0.v:56]
INFO: [Synth 8-638] synthesizing module 'centroid_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/synth/centroid_0.v:56]
INFO: [Synth 8-638] synthesizing module 'centroid' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/centroid.v:23]
INFO: [Synth 8-638] synthesizing module 'accu_c' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/accu.v:23]
INFO: [Synth 8-638] synthesizing module 'register_c' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/register.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_c' (20#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/register.v:23]
INFO: [Synth 8-638] synthesizing module 'c_addsub_1' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/c_addsub_1/synth/c_addsub_1.vhd:67]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_OUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at '/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/c_addsub_1/synth/c_addsub_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_1' (26#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/c_addsub_1/synth/c_addsub_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'accu_c' (27#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/accu.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_32_20_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/synth/divider_32_20_0.v:56]
INFO: [Synth 8-638] synthesizing module 'divider_32_20' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/divider_32_20.v:8]
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter DIVIDEND_W bound to: 32 - type: integer 
	Parameter DIVISOR_W bound to: 20 - type: integer 
	Parameter QUOTIENT_W bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DIV bound to: 2'b01 
	Parameter NOP bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at '/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (28#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20' (29#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/src/divider_32_20.v:8]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20_0' (30#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/divider_32_20_0/synth/divider_32_20_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'centroid' (31#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/centroid.v:23]
INFO: [Synth 8-256] done synthesizing module 'centroid_0' (32#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/synth/centroid_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vis_centroid_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/synth/vis_centroid_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vis_centroid' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/src/vis_centroid.v:23]
WARNING: [Synth 8-6014] Unused sequential element prev_v_sync_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/src/vis_centroid.v:63]
INFO: [Synth 8-256] done synthesizing module 'vis_centroid' (33#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/src/vis_centroid.v:23]
INFO: [Synth 8-256] done synthesizing module 'vis_centroid_0' (34#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/synth/vis_centroid_0.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (11) of module 'vis_centroid_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:95]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (11) of module 'vis_centroid_0' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:96]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:41]
WARNING: [Synth 8-3848] Net h_sync_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:42]
WARNING: [Synth 8-3848] Net v_sync_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:43]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:40]
INFO: [Synth 8-256] done synthesizing module 'vp' (35#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vp.v:23]
INFO: [Synth 8-256] done synthesizing module 'vp_0' (36#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/synth/vp_0.v:56]
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRP
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design ycbcr2bin has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port ce
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1409.059 ; gain = 178.527 ; free physical = 2661 ; free virtual = 21128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1409.059 ; gain = 178.527 ; free physical = 2659 ; free virtual = 21126
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.runs/vp_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.runs/vp_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1682.387 ; gain = 0.000 ; free physical = 2414 ; free virtual = 20933
CRITICAL WARNING: [filemgmt 20-1741] File 'register.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* rgb2ycbcr_0 (/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/register.v)
* centroid_0 (/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/register.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1682.387 ; gain = 451.855 ; free physical = 2496 ; free virtual = 21016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1682.387 ; gain = 451.855 ; free physical = 2496 ; free virtual = 21016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/my_centro. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_centro/inst/m_01_acc/my_add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_centro/inst/m_10_acc/my_add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_centro/inst/x_sc_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_centro/inst/x_sc_div/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_centro/inst/y_sc_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_centro/inst/y_sc_div/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/Cb_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/Cb_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/Cr_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/Cr_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/Y_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[0].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[1].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[2].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[3].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[4].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[5].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[6].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[7].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk1[8].m_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk2[0].a_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk2[3].a_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv/inst/\genblk1.genblk2[6].a_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_conv_bin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/my_vis. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1682.387 ; gain = 451.855 ; free physical = 2498 ; free virtual = 21017
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/centroid.v:52]
WARNING: [Synth 8-6014] Unused sequential element m_00_reg_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/centroid.v:70]
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/src/vis_centroid.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1682.387 ; gain = 451.855 ; free physical = 2488 ; free virtual = 21007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/m_00_reg_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/centroid.v:70]
WARNING: [Synth 8-6014] Unused sequential element inst/x_pos_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/centroid.v:52]
WARNING: [Synth 8-6014] Unused sequential element inst/x_pos_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/vis_centroid_0/src/vis_centroid.v:48]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1682.387 ; gain = 451.855 ; free physical = 2464 ; free virtual = 20992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1715.371 ; gain = 484.840 ; free physical = 2295 ; free virtual = 20824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1716.371 ; gain = 485.840 ; free physical = 2295 ; free virtual = 20824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2293 ; free virtual = 20822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    21|
|2     |DSP48E1   |     9|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     2|
|6     |LUT1      |     9|
|7     |LUT2      |   165|
|8     |LUT3      |    41|
|9     |LUT4      |    97|
|10    |LUT5      |    24|
|11    |LUT6      |   124|
|12    |MUXCY     |    64|
|13    |SRL16E    |     3|
|14    |XORCY     |    72|
|15    |FDRE      |   576|
|16    |FDSE      |    10|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.402 ; gain = 505.871 ; free physical = 2294 ; free virtual = 20823
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1736.402 ; gain = 232.543 ; free physical = 2359 ; free virtual = 20888
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1736.410 ; gain = 505.871 ; free physical = 2361 ; free virtual = 20890
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 130 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1768.418 ; gain = 562.715 ; free physical = 2362 ; free virtual = 20891
INFO: [Common 17-1381] The checkpoint '/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.runs/vp_0_synth_1/vp_0.dcp' has been generated.
