/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [33:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_4z & celloutsig_1_1z[7]);
  assign celloutsig_1_2z = !(in_data[105] ? celloutsig_1_1z[16] : celloutsig_1_1z[23]);
  assign celloutsig_0_49z = ~((1'h0 | celloutsig_0_23z[2]) & (celloutsig_0_30z[10] | celloutsig_0_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_7z | in_data[185]) & (celloutsig_1_13z[17] | celloutsig_1_7z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_3z) & (1'h0 | celloutsig_0_1z[4]));
  assign celloutsig_0_13z = ~((1'h0 | celloutsig_0_5z[9]) & (celloutsig_0_11z[10] | celloutsig_0_10z));
  assign celloutsig_0_0z = in_data[80] | in_data[2];
  assign celloutsig_1_3z = celloutsig_1_1z[22] | celloutsig_1_1z[17];
  assign celloutsig_1_4z = celloutsig_1_2z | in_data[137];
  assign celloutsig_1_15z = in_data[134:130] + celloutsig_1_9z[4:0];
  assign celloutsig_0_19z = { celloutsig_0_9z[1:0], celloutsig_0_4z } + { 1'h0, celloutsig_0_9z[1], celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_0z[5:4], celloutsig_1_7z } == celloutsig_1_9z[3:1];
  assign celloutsig_1_16z = { celloutsig_1_1z[29:18], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z } == { in_data[161:139], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_3z = 1'h0 && celloutsig_0_1z[3:0];
  assign celloutsig_1_10z = celloutsig_1_0z[7:2] && { celloutsig_1_6z[5:2], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_15z = { celloutsig_0_9z[1], celloutsig_0_7z, celloutsig_0_3z } && { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_12z[8:4], celloutsig_0_3z } < celloutsig_0_11z[8:3];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < { 2'h0, celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_3z } < celloutsig_1_1z[33:13];
  assign celloutsig_0_10z = { in_data[45], celloutsig_0_9z[6], 4'h0, celloutsig_0_9z[1:0], celloutsig_0_9z[6], 4'h0, celloutsig_0_9z[1:0] } < { in_data[56:52], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_7z ? { celloutsig_0_23z[18], celloutsig_0_12z[3], celloutsig_0_23z[16], 4'h0, celloutsig_0_23z[11:7], celloutsig_0_15z } : { celloutsig_0_11z[6:1], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_12z = celloutsig_1_3z ? { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } : in_data[108:106];
  assign { celloutsig_0_9z[6], celloutsig_0_9z[1:0] } = celloutsig_0_1z[4] ? { celloutsig_0_3z, 1'h0, celloutsig_0_0z } : { 1'h0, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[41] ? in_data[72:67] : in_data[78:73];
  assign celloutsig_1_5z = celloutsig_1_2z & celloutsig_1_0z[1];
  assign celloutsig_1_13z = { celloutsig_1_1z[18:14], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_2z } >> { celloutsig_1_6z[5:2], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_15z[4:2], celloutsig_1_16z, celloutsig_1_3z } >> { celloutsig_1_13z[9:6], celloutsig_1_14z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z, 5'h00, celloutsig_0_1z, celloutsig_0_3z } - in_data[61:48];
  assign celloutsig_1_6z = { celloutsig_1_1z[8:5], celloutsig_1_3z, celloutsig_1_3z } - celloutsig_1_0z[6:1];
  assign celloutsig_0_12z = { in_data[12:10], celloutsig_0_3z, celloutsig_0_9z[6], 4'h0, celloutsig_0_9z[1:0] } - { 1'h0, celloutsig_0_9z[1:0], celloutsig_0_9z[6], 4'h0, celloutsig_0_9z[1:0], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[165:132] ~^ { in_data[188:166], celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_1z[14:8] ~^ in_data[178:172];
  assign celloutsig_0_8z = in_data[66:58] ^ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_6z[3]) | celloutsig_1_6z[4]);
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[146:136];
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 11'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_11z = { celloutsig_0_5z[13:4], celloutsig_0_4z };
  assign { celloutsig_0_23z[1], celloutsig_0_23z[19:18], celloutsig_0_23z[9:8], celloutsig_0_23z[16], celloutsig_0_23z[11:10], celloutsig_0_23z[0], celloutsig_0_23z[7:2] } = { celloutsig_0_15z, celloutsig_0_11z[1:0], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z[6], celloutsig_0_9z[1:0], celloutsig_0_3z, celloutsig_0_1z } & { celloutsig_0_5z[1], celloutsig_0_12z[5:4], celloutsig_0_5z[9:8], celloutsig_0_12z[2], celloutsig_0_5z[11:10], celloutsig_0_5z[0], celloutsig_0_5z[7:2] };
  assign { out_data[0], out_data[1], out_data[10], out_data[8], out_data[3:2], out_data[9] } = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z[0], celloutsig_0_9z[6], celloutsig_0_9z[1:0], celloutsig_0_7z } & { celloutsig_0_38z, celloutsig_0_19z[0], in_data[7], in_data[5], celloutsig_0_19z[2:1], in_data[6] };
  assign { celloutsig_0_23z[17], celloutsig_0_23z[15:12] } = { celloutsig_0_12z[3], 4'h0 };
  assign celloutsig_0_9z[5:2] = 4'h0;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[7:4] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, 4'h0 };
endmodule
