#========================================================
# Script for All Verilog Files
# Language  : TCL
# Usage     :
#   1) typing all the verilog RTL files one by one
#   2) only input to verilog file name,no need to input path
#========================================================
set files {
../design/src/add_stage.v
../design/src/align_shf_74.v
../design/src/csa4_2.v
../design/src/denorm_handler.v
../design/src/DW01_csa.v
../design/src/exp_adjust.v
../design/src/exp_handler.v
../design/src/maf.v
../design/src/mul_24x24.v
../design/src/mul_stage.v
../design/src/norm_stage.v
../design/src/round_stage.v
../design/src/sign_handler.v
../design/src/spec_handler.v
../design/src/sticky_handler.v
../design/src/unpackage.v
../design/src/DW_lzd.v




}


