{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 22:47:15 2021 " "Info: Processing started: Mon Mar 22 22:47:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mod16add1extend -c mod16add1extend --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod16add1extend -c mod16add1extend --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 304 104 272 320 "clk" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register inst2 inst2 360.1 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 360.1 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X1_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst2~2 2 COMB LCCOMB_X1_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst2 inst2~2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns inst2 3 REG LCFF_X1_Y13_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~2 inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.512 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 304 104 272 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.794 ns inst 2 REG LCFF_X1_Y12_N11 3 " "Info: 2: + IC(0.839 ns) + CELL(0.970 ns) = 2.794 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { clk inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.157 ns inst1 3 REG LCFF_X1_Y12_N1 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.157 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.666 ns) 5.512 ns inst2 4 REG LCFF_X1_Y13_N1 3 " "Info: 4: + IC(0.689 ns) + CELL(0.666 ns) = 5.512 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { inst1 inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 65.15 % ) " "Info: Total cell delay = 3.591 ns ( 65.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 34.85 % ) " "Info: Total interconnect delay = 1.921 ns ( 34.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { clk inst inst1 inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.512 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 304 104 272 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.794 ns inst 2 REG LCFF_X1_Y12_N11 3 " "Info: 2: + IC(0.839 ns) + CELL(0.970 ns) = 2.794 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { clk inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.157 ns inst1 3 REG LCFF_X1_Y12_N1 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.157 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.666 ns) 5.512 ns inst2 4 REG LCFF_X1_Y13_N1 3 " "Info: 4: + IC(0.689 ns) + CELL(0.666 ns) = 5.512 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { inst1 inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 65.15 % ) " "Info: Total cell delay = 3.591 ns ( 65.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 34.85 % ) " "Info: Total interconnect delay = 1.921 ns ( 34.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { clk inst inst1 inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { clk inst inst1 inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.512 ns" { clk inst inst1 inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.512 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q4 inst4 13.836 ns register " "Info: tco from clock \"clk\" to destination pin \"q4\" through register \"inst4\" is 13.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.878 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns clk 1 CLK PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_8; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 304 104 272 320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.794 ns inst 2 REG LCFF_X1_Y12_N11 3 " "Info: 2: + IC(0.839 ns) + CELL(0.970 ns) = 2.794 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 3; REG Node = 'inst'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { clk inst } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 312 376 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.157 ns inst1 3 REG LCFF_X1_Y12_N1 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.157 ns; Loc. = LCFF_X1_Y12_N1; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst inst1 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 504 568 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.970 ns) 5.816 ns inst2 4 REG LCFF_X1_Y13_N1 3 " "Info: 4: + IC(0.689 ns) + CELL(0.970 ns) = 5.816 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { inst1 inst2 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 704 768 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.666 ns) 6.878 ns inst4 5 REG LCFF_X1_Y13_N19 3 " "Info: 5: + IC(0.396 ns) + CELL(0.666 ns) = 6.878 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 3; REG Node = 'inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { inst2 inst4 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.561 ns ( 66.31 % ) " "Info: Total cell delay = 4.561 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.317 ns ( 33.69 % ) " "Info: Total interconnect delay = 2.317 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { clk inst inst1 inst2 inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} inst4 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns 0.396ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.654 ns + Longest register pin " "Info: + Longest register to pin delay is 6.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X1_Y13_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 3; REG Node = 'inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 272 856 920 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.388 ns) + CELL(3.266 ns) 6.654 ns q4 2 PIN PIN_75 0 " "Info: 2: + IC(3.388 ns) + CELL(3.266 ns) = 6.654 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'q4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { inst4 q4 } "NODE_NAME" } } { "mod16add1extend.bdf" "" { Schematic "D:/yangxiaopeng/mod16add1extend/mod16add1extend.bdf" { { 128 1120 1296 144 "q4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 49.08 % ) " "Info: Total cell delay = 3.266 ns ( 49.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.388 ns ( 50.92 % ) " "Info: Total interconnect delay = 3.388 ns ( 50.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { inst4 q4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.654 ns" { inst4 {} q4 {} } { 0.000ns 3.388ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { clk inst inst1 inst2 inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.878 ns" { clk {} clk~combout {} inst {} inst1 {} inst2 {} inst4 {} } { 0.000ns 0.000ns 0.839ns 0.393ns 0.689ns 0.396ns } { 0.000ns 0.985ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { inst4 q4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.654 ns" { inst4 {} q4 {} } { 0.000ns 3.388ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 22:47:15 2021 " "Info: Processing ended: Mon Mar 22 22:47:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
