{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444392313868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444392313869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 15:05:13 2015 " "Processing started: Fri Oct 09 15:05:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444392313869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444392313869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proje -c Proje " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proje -c Proje" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444392313869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444392315119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myxor.v 1 1 " "Found 1 design units, including 1 entities, in source file myxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyXor " "Found entity 1: MyXor" {  } { { "MyXor.v" "" { Text "C:/Users/YAVUZ/Desktop/test/MyXor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myand.v 1 1 " "Found 1 design units, including 1 entities, in source file myand.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyAnd " "Found entity 1: MyAnd" {  } { { "MyAnd.v" "" { Text "C:/Users/YAVUZ/Desktop/test/MyAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_full.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_full " "Found entity 1: mux_full" {  } { { "mux_full.v" "" { Text "C:/Users/YAVUZ/Desktop/test/mux_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub4.v 1 1 " "Found 1 design units, including 1 entities, in source file sub4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub4 " "Found entity 1: Sub4" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_base " "Found entity 1: mux_base" {  } { { "mux_base.v" "" { Text "C:/Users/YAVUZ/Desktop/test/mux_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Adder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1 " "Found entity 1: Adder1" {  } { { "Adder1.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Adder1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.v" "" { Text "C:/Users/YAVUZ/Desktop/test/demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2 " "Found entity 1: demo2" {  } { { "demo2.v" "" { Text "C:/Users/YAVUZ/Desktop/test/demo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proje_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file proje_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proje_Pin " "Found entity 1: Proje_Pin" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392315731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444392315731 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Proje_Pin.v(31) " "Verilog HDL Instantiation warning at Proje_Pin.v(31): instance has no name" {  } { { "Proje_Pin.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1444392315769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proje_Pin " "Elaborating entity \"Proje_Pin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444392316079 ""}
{ "Warning" "WSGN_SEARCH_FILE" "proje.v 1 1 " "Using design file proje.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Proje " "Found entity 1: Proje" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444392316228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1444392316228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proje Proje:comb_3 " "Elaborating entity \"Proje\" for hierarchy \"Proje:comb_3\"" {  } { { "Proje_Pin.v" "comb_3" { Text "C:/Users/YAVUZ/Desktop/test/Proje_Pin.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316232 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(14) " "Verilog HDL warning at proje.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316266 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(22) " "Verilog HDL warning at proje.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316266 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(23) " "Verilog HDL warning at proje.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316266 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(24) " "Verilog HDL warning at proje.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316267 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(25) " "Verilog HDL warning at proje.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316267 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(26) " "Verilog HDL warning at proje.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316267 "|Proje_Pin|Proje:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 proje.v(27) " "Verilog HDL warning at proje.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "proje.v" "" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316267 "|Proje_Pin|Proje:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Proje:comb_3\|Adder4:myAdd " "Elaborating entity \"Adder4\" for hierarchy \"Proje:comb_3\|Adder4:myAdd\"" {  } { { "proje.v" "myAdd" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 Proje:comb_3\|Adder4:myAdd\|Adder1:addr1 " "Elaborating entity \"Adder1\" for hierarchy \"Proje:comb_3\|Adder4:myAdd\|Adder1:addr1\"" {  } { { "Adder4.v" "addr1" { Text "C:/Users/YAVUZ/Desktop/test/Adder4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub4 Proje:comb_3\|Sub4:mySub " "Elaborating entity \"Sub4\" for hierarchy \"Proje:comb_3\|Sub4:mySub\"" {  } { { "proje.v" "mySub" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316360 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(10) " "Verilog HDL warning at Sub4.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316389 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(12) " "Verilog HDL warning at Sub4.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316389 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(13) " "Verilog HDL warning at Sub4.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316390 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(14) " "Verilog HDL warning at Sub4.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316390 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Sub4.v(15) " "Verilog HDL warning at Sub4.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "Sub4.v" "" { Text "C:/Users/YAVUZ/Desktop/test/Sub4.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316390 "|Proje_Pin|Proje:testAlu|Sub4:mySub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyAnd Proje:comb_3\|MyAnd:my_And " "Elaborating entity \"MyAnd\" for hierarchy \"Proje:comb_3\|MyAnd:my_And\"" {  } { { "proje.v" "my_And" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyXor Proje:comb_3\|MyXor:my_Xor " "Elaborating entity \"MyXor\" for hierarchy \"Proje:comb_3\|MyXor:my_Xor\"" {  } { { "proje.v" "my_Xor" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_full Proje:comb_3\|mux_full:testme " "Elaborating entity \"mux_full\" for hierarchy \"Proje:comb_3\|mux_full:testme\"" {  } { { "proje.v" "testme" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_base Proje:comb_3\|mux_full:testme\|mux_base:calcbit0 " "Elaborating entity \"mux_base\" for hierarchy \"Proje:comb_3\|mux_full:testme\|mux_base:calcbit0\"" {  } { { "mux_full.v" "calcbit0" { Text "C:/Users/YAVUZ/Desktop/test/mux_full.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment Proje:comb_3\|SevenSegment:mySS " "Elaborating entity \"SevenSegment\" for hierarchy \"Proje:comb_3\|SevenSegment:mySS\"" {  } { { "proje.v" "mySS" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444392316541 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(100) " "Verilog HDL warning at SevenSegment.v(100): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 100 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316583 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(101) " "Verilog HDL warning at SevenSegment.v(101): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 101 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316584 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(102) " "Verilog HDL warning at SevenSegment.v(102): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 102 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316584 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(103) " "Verilog HDL warning at SevenSegment.v(103): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 103 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316584 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(104) " "Verilog HDL warning at SevenSegment.v(104): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 104 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316585 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(105) " "Verilog HDL warning at SevenSegment.v(105): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 105 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316585 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 SevenSegment.v(106) " "Verilog HDL warning at SevenSegment.v(106): actual bit length 32 differs from formal bit length 1" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 106 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1444392316585 "|Proje_Pin|Proje:comb_3|SevenSegment:mySS"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp SevenSegment.v(30) " "Can't resolve multiple constant drivers for net \"temp\" at SevenSegment.v(30)" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444392316587 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "SevenSegment.v(24) " "Constant driver at SevenSegment.v(24)" {  } { { "SevenSegment.v" "" { Text "C:/Users/YAVUZ/Desktop/test/SevenSegment.v" 24 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1444392316587 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Proje:comb_3\|SevenSegment:mySS " "Can't elaborate user hierarchy \"Proje:comb_3\|SevenSegment:mySS\"" {  } { { "proje.v" "mySS" { Text "C:/Users/YAVUZ/Desktop/test/proje.v" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444392316602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444392317028 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 09 15:05:17 2015 " "Processing ended: Fri Oct 09 15:05:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444392317028 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444392317028 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444392317028 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444392317028 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 22 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444392318289 ""}
