Loading db file '/home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_uart_system
Version: T-2022.03-SP5-1
Date   : Sat Apr 29 13:28:26 2023
****************************************


Library(s) Used:

    saed32hvt_ss0p7v125c (File: /home/aedc4/libs/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)


Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
mvm_uart_system        8000              saed32hvt_ss0p7v125c


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =   1.1194 mW   (93%)
  Net Switching Power  =  89.9609 uW    (7%)
                         ---------
Total Dynamic Power    =   1.2093 mW  (100%)

Cell Leakage Power     =  13.1922 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.1084e+03           84.8876        1.9898e+06        1.1952e+03  (  97.77%)  i
register           6.5275            2.6359        8.9141e+06           18.0776  (   1.48%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      4.4903            2.4374        2.2883e+06            9.2160  (   0.75%)
--------------------------------------------------------------------------------------------------
Total          1.1194e+03 uW        89.9609 uW     1.3192e+07 pW     1.2225e+03 uW
1
