module TopModule (
    input             clk,
    input             load,
    input      [1:0]  ena,
    input      [99:0] data,
    output     [99:0] q
);

    reg [99:0] q_reg;

    always @(posedge clk) begin
        if (load) begin
            q_reg <= data;
        end else begin
            case (ena)
                2'b01:   q_reg <= {q_reg[0],   q_reg[99:1]};  // rotate right by 1
                2'b10:   q_reg <= {q_reg[98:0], q_reg[99]};   // rotate left  by 1
                default: q_reg <= q_reg;                      // 2'b00 / 2'b11: hold
            endcase
        end
    end

    assign q = q_reg;

endmodule
