<root><simulation><result_generated_time />2023-11-08 22:09:34<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />559104<total_data_size_element />{'W': 139776, 'I': 1024, 'O': 2184}<total_data_reuse />{'W': 4, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 2)], [('OY', 2)]], [], [], []]<I />[[], [[('OX', 2)], [('OY', 2)]], [], []]<O />[[], [[('OX', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 21)], [('C', 4), ('C', 64), ('K', 13)], []]<I />[[('K', 2), ('K', 21), ('C', 4)], [('C', 64), ('K', 13)], []]<O />[[('K', 2), ('K', 21), ('C', 4), ('C', 64)], [('K', 13)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 1, 1], 'I': [1.0, 42.0, 13.0, 1.0], 'O': [1.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [336, 1118208, 1118208], 'I': [32, 8192, 8192], 'O': [336, 17472, 17472], 'O_partial': [336, 0, 0], 'O_final': [0, 17472, 17472]}<actual_mem_utilization_individual />{'W': [0.66, 0.03, 0.0], 'I': [0.06, 0.0, 0.0], 'O': [0.66, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.66, 0.03, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.66, 0.03, 0.0]}<effective_mem_size_bit />{'W': [168, 279552, 1118208], 'I': [8, 8192, 8192], 'O': [336, 1344, 17472], 'O_partial': [336, 0, 0], 'O_final': [0, 1344, 17472]}<total_unit_count />{'W': [4, 1, 1, 1], 'I': [4, 4, 1, 1], 'O': [4, 4, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [4, 4, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[139776, 139776], [139776, 139776], [139776, 0]]<I />[[13312, 13312], [13312, 1024], [1024, 0]]<O />[[(556920, 559104), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]<O_partial />[[(556920, 559104), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[17472, 17472], [2184, 2184], [546, 0]]<I />[[1664, 1664], [208, 16], [4, 0]]<O />[[(69615, 69888), (273, 0)], [(0, 34), (34, 0)], [(0, 9), (0, 0)]]<O_partial />[([69615, 69888], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [273, 0]), ([0, 34], [34, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />559104<idle />142571520</mac_count></basic_info><energy><total_energy />8352046.6<mem_energy_breakdown><W />[12.2, 432.8, 727.2]<I />[1.2, 23.4, 5.3]<O />[49.0, 6.8, 11.4]</mem_energy_breakdown><MAC_energy><active_MAC />1222201.3<idle_MAC />7128576.0<total />8350777.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0038<utilization_without_data_loading />0.0039<utilization_spatial />0.0039<utilization_temporal_with_data_loading />0.9845<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />141977<latency_cycle_without_data_loading />139776<ideal_computing_cycle />139776<data_loading><load_cycle_total />2201<load_cycle_individual />{'W': [6, 2184, 0], 'I': [1, 16, 0]}<load_cycle_combined />{'W': 2184, 'I': 16}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-139775], [-123099, -136407], [-139776, -139776]], 'I': [[-139775], [-139608, -139608], [-139776, -139776]], 'O': [[-139776], [-481, -507], [-139742, -139767]]}<mem_stall_cycle_shared />{'W': [[-139775], [-123099, 0], [0, 0]], 'I': [[-139775], [-139608, 0], [0, 0]], 'O': [[-139776], [-481, -507], [-139742, -139767]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [336, 1118208, 1118208], 'I': [32, 8192, 8192], 'O': [336, 17472, 17472], 'O_partial': [336, 0, 0], 'O_final': [0, 17472, 17472]}<data_size_each_level_total />{'W': [336, 1118208, 1118208], 'I': [128, 8192, 8192], 'O': [1344, 17472, 17472]}<loop_cycles_each_level />{'W': [42, 139776, 139776], 'I': [168, 139776, 139776], 'O': [10752, 139776, 139776]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 13, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [0.8, 0.1], [0.1, 0.1]], 'O': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [0.8, 0.8], [0.8, 0.1]], 'O': [[8.0, 8.0], [32.0, 0.1], [0.1, 0.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [0.8, 0.1], [0.1, 0]], 'O': [[8.0, 8.0], [32.0, 0.1], [0.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8.9, 40.1], [8.1, 0.1]], 'I': [[8.0, 0.2], [8.9, 40.1], [8.1, 0.1]], 'O': [[8.0, 8.0], [8.9, 40.1], [8.1, 0.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 139776], [42, 42, 3328], [139776, 139776, 1]], 'I': [[1, 1, 139776], [168, 168, 832], [139776, 139776, 1]], 'O': [[1, 1, 139776], [42, 10752, 13], [139776, 139776, 1]]}<trans_time_real />{'W': [[0, 1, 139776], [[5, 42, 3328], [1, 42, 3328]], [[2184, 139776, 1], [546, 139776, 1]]], 'I': [[0, 1, 139776], [[0, 168, 832], [0, 168, 832]], [[16, 139776, 1], [4, 139776, 1]]], 'O': [[0, 1, 139776], [[5, 10752, 13], [3, 10752, 13]], [[34, 139776, 1], [9, 139776, 1]]]}<single_stall_cycle />{'W': [[-1], [-37, -41], [-137592, -139230]], 'I': [[-1], [-168, -168], [-139760, -139772]], 'O': [[-1], [-37, -39], [-139742, -139767]]}<single_stall_count />{'W': [139775, 3327, 0], 'I': [139775, 831, 0], 'O': [139776, 13, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [16635, 0], 'I': [0, 0], 'O': [65, 34]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [34, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-123141, -139776], [-139711, -139742]], 1: [[-139776, -139776], [-139742, -139776]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.3<mem_area_percentage />98.8 %</area></results><elapsed_time_second />0</simulation></root>