

================================================================
== Vivado HLS Report for 'slot_boundary_timing'
================================================================
* Date:           Thu Nov 19 12:13:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.017 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_start_timer_fu_53  |start_timer  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 8 7 4 3 2 6 
2 --> 6 
3 --> 6 
4 --> 5 6 
5 --> 6 
6 --> 
7 --> 6 
8 --> 6 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%timing_mode_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %timing_mode) nounwind" [fyp/edca.c:183]   --->   Operation 10 'read' 'timing_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "%icmp_ln187 = icmp eq i3 %timing_mode_read, 0" [fyp/edca.c:187]   --->   Operation 11 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %1, label %3" [fyp/edca.c:187]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.18ns)   --->   "%icmp_ln203 = icmp eq i3 %timing_mode_read, 1" [fyp/edca.c:203]   --->   Operation 13 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln187)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %4, label %5" [fyp/edca.c:203]   --->   Operation 14 'br' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.18ns)   --->   "%icmp_ln213 = icmp eq i3 %timing_mode_read, 2" [fyp/edca.c:213]   --->   Operation 15 'icmp' 'icmp_ln213' <Predicate = (!icmp_ln187 & !icmp_ln203)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %6, label %8" [fyp/edca.c:213]   --->   Operation 16 'br' <Predicate = (!icmp_ln187 & !icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.18ns)   --->   "%icmp_ln229 = icmp eq i3 %timing_mode_read, 3" [fyp/edca.c:229]   --->   Operation 17 'icmp' 'icmp_ln229' <Predicate = (!icmp_ln187 & !icmp_ln203 & !icmp_ln213)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %9, label %10" [fyp/edca.c:229]   --->   Operation 18 'br' <Predicate = (!icmp_ln187 & !icmp_ln203 & !icmp_ln213)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.18ns)   --->   "%icmp_ln239 = icmp eq i3 %timing_mode_read, -4" [fyp/edca.c:239]   --->   Operation 19 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln187 & !icmp_ln203 & !icmp_ln213 & !icmp_ln229)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.84ns)   --->   "br i1 %icmp_ln239, label %11, label %._crit_edge" [fyp/edca.c:239]   --->   Operation 20 'br' <Predicate = (!icmp_ln187 & !icmp_ln203 & !icmp_ln213 & !icmp_ln229)> <Delay = 1.84>
ST_1 : Operation 21 [2/2] (4.65ns)   --->   "%idle_timeout_4 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:241]   --->   Operation 21 'call' 'idle_timeout_4' <Predicate = (!icmp_ln187 & !icmp_ln203 & !icmp_ln213 & !icmp_ln229 & icmp_ln239)> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (4.65ns)   --->   "%idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:231]   --->   Operation 22 'call' 'idle_timeout_3' <Predicate = (!icmp_ln187 & !icmp_ln203 & !icmp_ln213 & icmp_ln229)> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (4.65ns)   --->   "%sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:216]   --->   Operation 23 'call' 'sifs_timeout_1' <Predicate = (!icmp_ln187 & !icmp_ln203 & icmp_ln213)> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (4.65ns)   --->   "%idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:205]   --->   Operation 24 'call' 'idle_timeout_1' <Predicate = (!icmp_ln187 & icmp_ln203)> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (4.65ns)   --->   "%sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:190]   --->   Operation 25 'call' 'sifs_timeout' <Predicate = (icmp_ln187)> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 26 [1/2] (6.17ns)   --->   "%idle_timeout_4 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:241]   --->   Operation 26 'call' 'idle_timeout_4' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (1.84ns)   --->   "br label %._crit_edge" [fyp/edca.c:244]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.84>

State 3 <SV = 1> <Delay = 6.17>
ST_3 : Operation 28 [1/2] (6.17ns)   --->   "%idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:231]   --->   Operation 28 'call' 'idle_timeout_3' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (1.84ns)   --->   "br label %._crit_edge" [fyp/edca.c:234]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.84>

State 4 <SV = 1> <Delay = 8.01>
ST_4 : Operation 30 [1/2] (6.17ns)   --->   "%sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:216]   --->   Operation 30 'call' 'sifs_timeout_1' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/1] (1.84ns)   --->   "br i1 %sifs_timeout_1, label %7, label %._crit_edge" [fyp/edca.c:217]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.84>

State 5 <SV = 2> <Delay = 4.65>
ST_5 : Operation 32 [2/2] (4.65ns)   --->   "%idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:218]   --->   Operation 32 'call' 'idle_timeout_2' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 8.01>
ST_6 : Operation 33 [1/2] (6.17ns)   --->   "%idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:218]   --->   Operation 33 'call' 'idle_timeout_2' <Predicate = (!icmp_ln187 & !icmp_ln203 & icmp_ln213 & sifs_timeout_1)> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 34 [1/1] (1.84ns)   --->   "br label %._crit_edge" [fyp/edca.c:221]   --->   Operation 34 'br' <Predicate = (!icmp_ln187 & !icmp_ln203 & icmp_ln213 & sifs_timeout_1)> <Delay = 1.84>
ST_6 : Operation 35 [1/2] (6.17ns)   --->   "%idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:192]   --->   Operation 35 'call' 'idle_timeout' <Predicate = (icmp_ln187 & sifs_timeout)> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (1.84ns)   --->   "br label %._crit_edge" [fyp/edca.c:195]   --->   Operation 36 'br' <Predicate = (icmp_ln187 & sifs_timeout)> <Delay = 1.84>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%idle_waiting_write_a = phi i1 [ false, %1 ], [ false, %6 ], [ false, %10 ], [ %idle_timeout, %2 ], [ %idle_timeout_1, %4 ], [ %idle_timeout_2, %7 ], [ %idle_timeout_3, %9 ], [ %idle_timeout_4, %11 ]"   --->   Operation 37 'phi' 'idle_waiting_write_a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "ret i1 %idle_waiting_write_a" [fyp/edca.c:250]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 6.17>
ST_7 : Operation 39 [1/2] (6.17ns)   --->   "%idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:205]   --->   Operation 39 'call' 'idle_timeout_1' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 40 [1/1] (1.84ns)   --->   "br label %._crit_edge" [fyp/edca.c:208]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.84>

State 8 <SV = 1> <Delay = 8.01>
ST_8 : Operation 41 [1/2] (6.17ns)   --->   "%sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:190]   --->   Operation 41 'call' 'sifs_timeout' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 42 [1/1] (1.84ns)   --->   "br i1 %sifs_timeout, label %2, label %._crit_edge" [fyp/edca.c:191]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.84>

State 9 <SV = 2> <Delay = 4.65>
ST_9 : Operation 43 [2/2] (4.65ns)   --->   "%idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:192]   --->   Operation 43 'call' 'idle_timeout' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ timing_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ medium_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
timing_mode_read     (read) [ 0000000000]
icmp_ln187           (icmp) [ 0111111111]
br_ln187             (br  ) [ 0000000000]
icmp_ln203           (icmp) [ 0111111111]
br_ln203             (br  ) [ 0000000000]
icmp_ln213           (icmp) [ 0111111111]
br_ln213             (br  ) [ 0000000000]
icmp_ln229           (icmp) [ 0100000000]
br_ln229             (br  ) [ 0000000000]
icmp_ln239           (icmp) [ 0100000000]
br_ln239             (br  ) [ 0111111111]
idle_timeout_4       (call) [ 0111101110]
br_ln244             (br  ) [ 0111101110]
idle_timeout_3       (call) [ 0111101110]
br_ln234             (br  ) [ 0111101110]
sifs_timeout_1       (call) [ 0000111000]
br_ln217             (br  ) [ 0111111110]
idle_timeout_2       (call) [ 0000000000]
br_ln221             (br  ) [ 0000000000]
idle_timeout         (call) [ 0000000000]
br_ln195             (br  ) [ 0000000000]
idle_waiting_write_a (phi ) [ 0000001000]
ret_ln250            (ret ) [ 0000000000]
idle_timeout_1       (call) [ 0111101110]
br_ln208             (br  ) [ 0111101110]
sifs_timeout         (call) [ 0000001011]
br_ln191             (br  ) [ 0111101111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="timing_mode">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timing_mode"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="medium_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="medium_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_timer"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="timing_mode_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="3" slack="0"/>
<pin id="24" dir="0" index="1" bw="3" slack="0"/>
<pin id="25" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timing_mode_read/1 "/>
</bind>
</comp>

<comp id="28" class="1005" name="idle_waiting_write_a_reg_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="2"/>
<pin id="30" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="idle_waiting_write_a (phireg) "/>
</bind>
</comp>

<comp id="32" class="1004" name="idle_waiting_write_a_phi_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="2"/>
<pin id="34" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="35" dir="0" index="2" bw="1" slack="2"/>
<pin id="36" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="37" dir="0" index="4" bw="1" slack="3"/>
<pin id="38" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="39" dir="0" index="6" bw="1" slack="0"/>
<pin id="40" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="41" dir="0" index="8" bw="1" slack="2"/>
<pin id="42" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="43" dir="0" index="10" bw="1" slack="0"/>
<pin id="44" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="45" dir="0" index="12" bw="1" slack="2"/>
<pin id="46" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="47" dir="0" index="14" bw="1" slack="2"/>
<pin id="48" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="16" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idle_waiting_write_a/6 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_start_timer_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="1" slack="0"/>
<pin id="57" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="idle_timeout_4/1 idle_timeout_3/1 sifs_timeout_1/1 idle_timeout_1/1 sifs_timeout/1 idle_timeout_2/5 idle_timeout/9 "/>
</bind>
</comp>

<comp id="64" class="1004" name="icmp_ln187_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln203_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln213_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln229_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln239_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="icmp_ln187_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="3"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="98" class="1005" name="icmp_ln203_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="3"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="102" class="1005" name="icmp_ln213_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="3"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln213 "/>
</bind>
</comp>

<comp id="112" class="1005" name="idle_timeout_4_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="2"/>
<pin id="114" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="idle_timeout_4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="idle_timeout_3_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="2"/>
<pin id="119" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="idle_timeout_3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="sifs_timeout_1_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="2"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sifs_timeout_1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="idle_timeout_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="2"/>
<pin id="128" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="idle_timeout_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="sifs_timeout_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="2"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sifs_timeout "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="31"><net_src comp="20" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="50"><net_src comp="28" pin="1"/><net_sink comp="32" pin=0"/></net>

<net id="51"><net_src comp="28" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="52"><net_src comp="28" pin="1"/><net_sink comp="32" pin=4"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="62"><net_src comp="53" pin="3"/><net_sink comp="32" pin=10"/></net>

<net id="63"><net_src comp="53" pin="3"/><net_sink comp="32" pin=6"/></net>

<net id="68"><net_src comp="22" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="22" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="64" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="70" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="76" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="53" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="32" pin=14"/></net>

<net id="120"><net_src comp="53" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="32" pin=12"/></net>

<net id="125"><net_src comp="53" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="53" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="32" pin=8"/></net>

<net id="134"><net_src comp="53" pin="3"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: slot_boundary_timing : timing_mode | {1 }
	Port: slot_boundary_timing : medium_state | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		br_ln187 : 1
		br_ln203 : 1
		br_ln213 : 1
		br_ln229 : 1
		br_ln239 : 1
	State 2
	State 3
	State 4
		br_ln217 : 1
	State 5
	State 6
		idle_waiting_write_a : 1
		ret_ln250 : 2
	State 7
	State 8
		br_ln191 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   call   |    grp_start_timer_fu_53    |    65   |    83   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln187_fu_64      |    0    |    9    |
|          |       icmp_ln203_fu_70      |    0    |    9    |
|   icmp   |       icmp_ln213_fu_76      |    0    |    9    |
|          |       icmp_ln229_fu_82      |    0    |    9    |
|          |       icmp_ln239_fu_88      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   | timing_mode_read_read_fu_22 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    65   |   128   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln187_reg_94     |    1   |
|     icmp_ln203_reg_98     |    1   |
|     icmp_ln213_reg_102    |    1   |
|   idle_timeout_1_reg_126  |    1   |
|   idle_timeout_3_reg_117  |    1   |
|   idle_timeout_4_reg_112  |    1   |
|idle_waiting_write_a_reg_28|    1   |
|   sifs_timeout_1_reg_122  |    1   |
|    sifs_timeout_reg_131   |    1   |
+---------------------------+--------+
|           Total           |    9   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------------|------|------|------|--------||---------|
| grp_start_timer_fu_53 |  p1  |   2  |   1  |    2   |
|-----------------------|------|------|------|--------||---------|
|         Total         |      |      |      |    2   ||  1.664  |
|-----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   65   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   74   |   128  |
+-----------+--------+--------+--------+
