Excited to share my project: a 4-bit Synchronous Counter! ğŸ”¢ 
This project deepened my understanding of sequential logic design and timing constraints. 
