{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@timestamp": "2020-07-22T11:06:30.000030-04:00", "@year": "2020", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2004", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "@type": "auth", "ce:surname": "Pimentel", "@auid": "57197404644", "ce:indexed-name": "Pimentel B."}, {"ce:given-name": "Joel", "preferred-name": {"ce:given-name": "Joel", "ce:initials": "J.", "ce:surname": "Arrais", "ce:indexed-name": "Arrais J."}, "@seq": "4", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Arrais", "@auid": "18036537200", "ce:indexed-name": "Arrais J."}]}, "citation-title": "Hardware/software implementation of FPGA-targeted matrix-oriented SAT solvers", "abstracts": "\u00a9 Springer-Verlag Berlin Heidelberg 2004.The paper describes two methods for the design of matrix-oriented SAT solvers based on data compression. The first one provides matrix compression in a host computer and decompression in an FPGA. It is shown that although some improvements have been achieved in this case, there exists a better solution. The second method makes possible to execute operations required for solving the SAT problem over compressed matrices.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "https://www.springer.com/series/558", "@type": "email"}}, "translated-sourcetitle": {"$": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "3203"}, "pagerange": {"@first": "922", "@last": "926"}}, "@type": "k", "isbn": [{"@level": "volume", "$": "3540229892", "@type": "print", "@length": "10"}, {"@level": "volume", "$": "9783540229896", "@type": "print", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "14th International Conference on Field Programmable Logic and Applications, FPL 2004", "confsponsors": {"confsponsor": [{"$": "Altera"}, {"$": "Synplicity"}, {"$": "Xilinx"}], "@complete": "n"}, "confnumber": "14th", "confseriestitle": "International Conference on Field Programmable Logic and Applications", "conflocation": {"@country": "bel", "city": "Antwerp"}, "confcode": "134099", "confdate": {"enddate": {"@day": "01", "@year": "2004", "@month": "09"}, "startdate": {"@day": "30", "@year": "2004", "@month": "08"}}}}}, "sourcetitle": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "contributor-group": [{"contributor": {"ce:given-name": "Jurgen", "@seq": "1", "ce:initials": "J.", "ce:e-address": {"$": "becker@itiv.uni-karlsruhe.de", "@type": "email"}, "ce:surname": "Becker", "@role": "edit", "ce:indexed-name": "Becker J."}, "affiliation": {"address-part": "Engesserstr. 5", "postal-code": "76128", "@country": "deu", "city": "Karlsruhe", "organization": {"$": "Universit\u00e4t Karlsruhe (TH), Institut f\u00fcr Technik der Informationsverabeitung (ITIV)"}}}, {"contributor": {"ce:given-name": "Marco", "@seq": "1", "ce:initials": "M.", "ce:e-address": {"$": "marco.platzner@computer.org", "@type": "email"}, "ce:surname": "Platzner", "@role": "edit", "ce:indexed-name": "Platzner M."}, "affiliation": {"address-part": "Gloriastr. 35", "postal-code": "8092", "@country": "che", "city": "Zurich", "organization": {"$": "Swiss Federal Institute of Technology (ETH) Zurich, Computer Engineering and Networks Lab"}}}, {"contributor": {"ce:given-name": "Serge", "@seq": "1", "ce:initials": "S.", "ce:e-address": {"$": "serge.vernalde@imec.be", "@type": "email"}, "ce:surname": "Vernalde", "@role": "edit", "ce:indexed-name": "Vernalde S."}, "affiliation": {"address-part": "Kapeldreef 75", "postal-code": "3001", "@country": "bel", "city": "Leuven", "organization": {"$": "IMEC vzw"}}}], "publicationdate": {"year": "2004", "date-text": {"@xfab-added": "true", "$": "2004"}}, "sourcetitle-abbrev": "Lect. Notes Comput. Sci.", "@country": "deu", "issn": [{"$": "16113349", "@type": "electronic"}, {"$": "03029743", "@type": "print"}], "publicationyear": {"@first": "2004"}, "publisher": {"publishername": "Springer Verlag"}, "@srcid": "25674"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2614"}, {"$": "1700"}]}, {"@type": "SUBJABBR", "classification": [{"$": "MATH"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2020 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "19", "@timestamp": "BST 09:27:22", "@year": "2020", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "607044143", "@idtype": "PUI"}, {"$": "642507962", "@idtype": "CAR-ID"}, {"$": "20154801617104", "@idtype": "CPX"}, {"$": "20152211708", "@idtype": "SCOPUS"}, {"$": "84947996377", "@idtype": "SCP"}, {"$": "84947996377", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-540-30117-2_100"}}, "tail": {"bibliography": {"@refcount": "7", "reference": [{"ref-fulltext": "J. de Sousa, J. P. Marques-Silva, and M. Abramovici, A configware/software approach to SAT solving, in Proc. 9th IEEE Int. Symp. on Field-Programmable Custom Computing Machines, 2001.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "A configware/software approach to SAT solving"}, "refd-itemidlist": {"itemid": {"$": "84963985275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "de Sousa", "ce:indexed-name": "de Sousa J."}, {"@seq": "2", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "Marques-Silva", "ce:indexed-name": "Marques-Silva J.P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}]}, "ref-sourcetitle": "Proc. 9th IEEE Int. Symp. On Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "P. Zhong, \u201cUsing Configurable Computing to Accelerate Boolean Satisfiability\u201d, Ph.D. dissertation, Department of Electrical Engineering, Princeton University, 1999.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0141977504", "@idtype": "SGR"}}, "ref-text": "Ph.D. dissertation, Department of Electrical Engineering, Princeton University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}]}, "ref-sourcetitle": "Using Configurable Computing to Accelerate Boolean Satisfiability"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, Reconfigurable Hardware SAT Solvers: A Survey of Systems, Proceedings of the 13th International Conference on Field-Programmable Logic and Applications\u2013FPL\u20192003, Lisbon, Portugal, September, 2003, pp. 468-477.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Reconfigurable Hardware SAT Solvers: A Survey of Systems"}, "refd-itemidlist": {"itemid": {"$": "35248848429", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "468", "@last": "477"}}, "ref-text": "Lisbon, Portugal, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proceedings of the 13th International Conference on Field-Programmable Logic and Applications\u2013FPL\u20192003"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, The Design and Implementation of a Reconfigurable Processor for Problems of Combinatorial Computation, Journal of Systems Architecture, Special Issue on Reconfigurable Systems, vol. 49, 2003, pp. 211-226.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "The Design and Implementation of a Reconfigurable Processor for Problems of Combinatorial Computation"}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Journal of Systems Architecture, Special Issue on Reconfigurable Systems"}}, {"ref-fulltext": "I. Skliarova, A.B. Ferrari, A Software/Reconfigurable Hardware SAT Solver. IEEE Transactions on VLSI Systems, vol. 12, no. 4, Apr. 2004, pp. 408-419.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/Reconfigurable Hardware SAT Solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-text": "Apr", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "V. Sklyarov, FPGA-based implementation of recursive algorithms. Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, 2004, pp. 197-211.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems, Special Issue on Fpgas: Applications and Designs"}}, {"ref-fulltext": "Available: http://www.celoxica.com/", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84947978481", "@idtype": "SGR"}}}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-84947996377", "dc:description": "\u00a9 Springer-Verlag Berlin Heidelberg 2004.The paper describes two methods for the design of matrix-oriented SAT solvers based on data compression. The first one provides matrix compression in a host computer and decompression in an FPGA. It is shown that although some improvements have been achieved in this case, there exists a better solution. The second method makes possible to execute operations required for solving the SAT problem over compressed matrices.", "prism:coverDate": "2004-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84947996377", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84947996377"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84947996377&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84947996377&origin=inward"}], "prism:isbn": [{"$": "3540229892"}, {"$": "9783540229896"}], "source-id": "25674", "citedby-count": "0", "prism:volume": "3203", "subtype": "cp", "dc:title": "Hardware/software implementation of FPGA-targeted matrix-oriented SAT solvers", "openaccess": "2", "prism:issn": "16113349 03029743", "subtypeDescription": "Conference Paper", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:pageRange": "922-926", "prism:endingPage": "926", "openaccessFlag": null, "prism:doi": "10.1007/978-3-540-30117-2_100", "prism:startingPage": "922", "dc:identifier": "SCOPUS_ID:84947996377", "dc:publisher": "Springer Verlag"}, "idxterms": {"mainterm": [{"$": "Hardware/software", "@weight": "b", "@candidate": "n"}, {"$": "Host computers", "@weight": "b", "@candidate": "n"}, {"$": "Matrix compression", "@weight": "b", "@candidate": "n"}, {"$": "SAT problems", "@weight": "b", "@candidate": "n"}, {"$": "SAT solvers", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Pimentel", "@auid": "57197404644", "author-url": "https://api.elsevier.com/content/author/author_id/57197404644", "ce:indexed-name": "Pimentel B."}, {"ce:given-name": "Joel", "preferred-name": {"ce:given-name": "Joel", "ce:initials": "J.", "ce:surname": "Arrais", "ce:indexed-name": "Arrais J."}, "@seq": "4", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Arrais", "@auid": "18036537200", "author-url": "https://api.elsevier.com/content/author/author_id/18036537200", "ce:indexed-name": "Arrais J."}]}}