{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 13:14:51 2020 " "Info: Processing started: Mon Jun 08 13:14:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc -c dc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dc -c dc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsq-exa " "Info: Found design unit 1: jsq-exa" {  } { { "jsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/jsq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jsq " "Info: Found entity 1: jsq" {  } { { "jsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/jsq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hxjsq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hxjsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hxjsq-exa " "Info: Found design unit 1: hxjsq-exa" {  } { { "hxjsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/hxjsq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hxjsq " "Info: Found entity 1: hxjsq" {  } { { "hxjsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/hxjsq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cal-exa " "Info: Found design unit 1: cal-exa" {  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cal " "Info: Found entity 1: cal" {  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fw-exa " "Info: Found design unit 1: fw-exa" {  } { { "fw.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fw.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fw " "Info: Found entity 1: fw" {  } { { "fw.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fw.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/zhans/Desktop/program/dc/fp.vhd " "Warning: Can't analyze file -- file C:/Users/zhans/Desktop/program/dc/fp.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/zhans/Desktop/program/dc/ztj.vhd " "Warning: Can't analyze file -- file C:/Users/zhans/Desktop/program/dc/ztj.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_xs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fp_xs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_xs-exa " "Info: Found design unit 1: fp_xs-exa" {  } { { "fp_xs.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_xs.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fp_xs " "Info: Found entity 1: fp_xs" {  } { { "fp_xs.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_xs.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjpl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bjpl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjpl-exa " "Info: Found design unit 1: bjpl-exa" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bjpl " "Info: Found entity 1: bjpl" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc " "Info: Found entity 1: dc" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjcfp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bjcfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjcfp-exa " "Info: Found design unit 1: bjcfp-exa" {  } { { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bjcfp " "Info: Found entity 1: bjcfp" {  } { { "bjcfp.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjcfp.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dc " "Info: Elaborating entity \"dc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "qout\[6..0\] " "Warning: Pin \"qout\[6..0\]\" is missing source" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_xs fp_xs:inst9 " "Info: Elaborating entity \"fp_xs\" for hierarchy \"fp_xs:inst9\"" {  } { { "dc.bdf" "inst9" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -40 728 824 56 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bjpl bjpl:inst1 " "Info: Elaborating entity \"bjpl\" for hierarchy \"bjpl:inst1\"" {  } { { "dc.bdf" "inst1" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -144 720 832 -48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "j1 bjpl.vhd(14) " "Warning (10540): VHDL Signal Declaration warning at bjpl.vhd(14): used explicit default value for signal \"j1\" because signal was never assigned a value" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "j2 bjpl.vhd(15) " "Warning (10540): VHDL Signal Declaration warning at bjpl.vhd(15): used explicit default value for signal \"j2\" because signal was never assigned a value" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "j3 bjpl.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at bjpl.vhd(16): used explicit default value for signal \"j3\" because signal was never assigned a value" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j1 bjpl.vhd(85) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(85): signal \"j1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out0 bjpl.vhd(86) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(86): signal \"out0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j1 bjpl.vhd(87) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(87): signal \"j1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j2 bjpl.vhd(87) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(87): signal \"j2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1 bjpl.vhd(88) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(88): signal \"out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j2 bjpl.vhd(89) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(89): signal \"j2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "j3 bjpl.vhd(89) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(89): signal \"j3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out2 bjpl.vhd(90) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(90): signal \"out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out3 bjpl.vhd(92) " "Warning (10492): VHDL Process Statement warning at bjpl.vhd(92): signal \"out3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjpl.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/bjpl.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bjcfp bjcfp:inst13 " "Info: Elaborating entity \"bjcfp\" for hierarchy \"bjcfp:inst13\"" {  } { { "dc.bdf" "inst13" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -144 528 624 -48 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal cal:inst2 " "Info: Elaborating entity \"cal\" for hierarchy \"cal:inst2\"" {  } { { "dc.bdf" "inst2" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { 72 584 744 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data cal.vhd(15) " "Warning (10492): VHDL Process Statement warning at cal.vhd(15): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hxjsq hxjsq:inst4 " "Info: Elaborating entity \"hxjsq\" for hierarchy \"hxjsq:inst4\"" {  } { { "dc.bdf" "inst4" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { 72 440 552 168 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hxjsq.vhd(16) " "Warning (10492): VHDL Process Statement warning at hxjsq.vhd(16): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hxjsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/hxjsq.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fp_js.vhd 2 1 " "Warning: Using design file fp_js.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_js-exa " "Info: Found design unit 1: fp_js-exa" {  } { { "fp_js.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_js.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fp_js " "Info: Found entity 1: fp_js" {  } { { "fp_js.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fp_js.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_js fp_js:inst3 " "Info: Elaborating entity \"fp_js\" for hierarchy \"fp_js:inst3\"" {  } { { "dc.bdf" "inst3" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -16 296 392 80 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsq jsq:inst " "Info: Elaborating entity \"jsq\" for hierarchy \"jsq:inst\"" {  } { { "dc.bdf" "inst" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { 80 248 344 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jsq.vhd(13) " "Warning (10492): VHDL Process Statement warning at jsq.vhd(13): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/jsq.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "scan_led3.bdf 1 1 " "Warning: Using design file scan_led3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led3 " "Info: Found entity 1: scan_led3" {  } { { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/scan_led3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_led3 scan_led3:inst8 " "Info: Elaborating entity \"scan_led3\" for hierarchy \"scan_led3:inst8\"" {  } { { "dc.bdf" "inst8" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { 56 968 1120 248 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 scan_led3:inst8\|7449:inst1 " "Info: Elaborating entity \"7449\" for hierarchy \"scan_led3:inst8\|7449:inst1\"" {  } { { "scan_led3.bdf" "inst1" { Schematic "C:/Users/zhans/Desktop/program/dc/scan_led3.bdf" { { 272 320 440 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst8\|7449:inst1 " "Info: Elaborated megafunction instantiation \"scan_led3:inst8\|7449:inst1\"" {  } { { "scan_led3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/scan_led3.bdf" { { 272 320 440 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_3_1.vhd 2 1 " "Warning: Using design file mux4_3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-rtl " "Info: Found design unit 1: mux4_3_1-rtl" {  } { { "mux4_3_1.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "mux4_3_1.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/mux4_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 scan_led3:inst8\|mux4_3_1:inst2 " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"scan_led3:inst8\|mux4_3_1:inst2\"" {  } { { "scan_led3.bdf" "inst2" { Schematic "C:/Users/zhans/Desktop/program/dc/scan_led3.bdf" { { 168 104 248 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter4.bdf 1 1 " "Warning: Using design file counter4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/counter4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 scan_led3:inst8\|counter4:inst " "Info: Elaborating entity \"counter4\" for hierarchy \"scan_led3:inst8\|counter4:inst\"" {  } { { "scan_led3.bdf" "inst" { Schematic "C:/Users/zhans/Desktop/program/dc/scan_led3.bdf" { { 56 104 200 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 scan_led3:inst8\|counter4:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"scan_led3:inst8\|counter4:inst\|74161:inst\"" {  } { { "counter4.bdf" "inst" { Schematic "C:/Users/zhans/Desktop/program/dc/counter4.bdf" { { 56 208 328 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst8\|counter4:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst8\|counter4:inst\|74161:inst\"" {  } { { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/counter4.bdf" { { 56 208 328 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 scan_led3:inst8\|counter4:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"scan_led3:inst8\|counter4:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "scan_led3:inst8\|counter4:inst\|74161:inst\|f74161:sub scan_led3:inst8\|counter4:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst8\|counter4:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"scan_led3:inst8\|counter4:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter4.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/counter4.bdf" { { 56 208 328 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2_3.bdf 1 1 " "Warning: Using design file decoder2_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_3 " "Info: Found entity 1: decoder2_3" {  } { { "decoder2_3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/decoder2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_3 scan_led3:inst8\|decoder2_3:inst4 " "Info: Elaborating entity \"decoder2_3\" for hierarchy \"scan_led3:inst8\|decoder2_3:inst4\"" {  } { { "scan_led3.bdf" "inst4" { Schematic "C:/Users/zhans/Desktop/program/dc/scan_led3.bdf" { { 56 312 472 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 scan_led3:inst8\|decoder2_3:inst4\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"scan_led3:inst8\|decoder2_3:inst4\|74139:inst\"" {  } { { "decoder2_3.bdf" "inst" { Schematic "C:/Users/zhans/Desktop/program/dc/decoder2_3.bdf" { { 160 176 296 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_led3:inst8\|decoder2_3:inst4\|74139:inst " "Info: Elaborated megafunction instantiation \"scan_led3:inst8\|decoder2_3:inst4\|74139:inst\"" {  } { { "decoder2_3.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/decoder2_3.bdf" { { 160 176 296 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fw fw:inst5 " "Info: Elaborating entity \"fw\" for hierarchy \"fw:inst5\"" {  } { { "dc.bdf" "inst5" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { 72 776 928 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cin_reg fw.vhd(10) " "Warning (10036): Verilog HDL or VHDL warning at fw.vhd(10): object \"cin_reg\" assigned a value but never read" {  } { { "fw.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fw.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dout_reg fw.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at fw.vhd(11): used implicit default value for signal \"dout_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fw.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fw.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin fw.vhd(17) " "Warning (10492): VHDL Process Statement warning at fw.vhd(17): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fw.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fw.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin fw.vhd(20) " "Warning (10492): VHDL Process Statement warning at fw.vhd(20): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fw.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/fw.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cal:inst2\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cal:inst2\|Mult0\"" {  } { { "cal.vhd" "Mult0" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cal:inst2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cal:inst2\|Div0\"" {  } { { "cal.vhd" "Div0" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cal:inst2\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"cal:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Info: Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Info: Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|multcore:mult_core cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Info: Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/add_sub_ugh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_46h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_46h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_46h " "Info: Found entity 1: add_sub_46h" {  } { { "db/add_sub_46h.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/add_sub_46h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2hh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2hh " "Info: Found entity 1: add_sub_2hh" {  } { { "db/add_sub_2hh.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/add_sub_2hh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cal:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs cal:inst2\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"cal:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cal:inst2\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"cal:inst2\|lpm_divide:Div0\"" {  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cal:inst2\|lpm_divide:Div0 " "Info: Instantiated megafunction \"cal:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Info: Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cal.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/cal.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_muo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_muo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_muo " "Info: Found entity 1: lpm_divide_muo" {  } { { "db/lpm_divide_muo.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/lpm_divide_muo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Info: Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g6f " "Info: Found entity 1: alt_u_div_g6f" {  } { { "db/alt_u_div_g6f.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/alt_u_div_g6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_vs9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_vs9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_vs9 " "Info: Found entity 1: lpm_abs_vs9" {  } { { "db/lpm_abs_vs9.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/lpm_abs_vs9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2t9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2t9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2t9 " "Info: Found entity 1: lpm_abs_2t9" {  } { { "db/lpm_abs_2t9.tdf" "" { Text "C:/Users/zhans/Desktop/program/dc/db/lpm_abs_2t9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[6\] GND " "Warning (13410): Pin \"qout\[6\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[5\] GND " "Warning (13410): Pin \"qout\[5\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[4\] GND " "Warning (13410): Pin \"qout\[4\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[3\] GND " "Warning (13410): Pin \"qout\[3\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[2\] GND " "Warning (13410): Pin \"qout\[2\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[1\] GND " "Warning (13410): Pin \"qout\[1\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qout\[0\] GND " "Warning (13410): Pin \"qout\[0\]\" is stuck at GND" {  } { { "dc.bdf" "" { Schematic "C:/Users/zhans/Desktop/program/dc/dc.bdf" { { -56 976 1152 -40 "qout\[6..0\]" "" } { -64 936 999 -48 "qout\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "jsq.vhd" "" { Text "C:/Users/zhans/Desktop/program/dc/jsq.vhd" 6 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1065 " "Info: Implemented 1065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1050 " "Info: Implemented 1050 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 08 13:15:44 2020 " "Info: Processing ended: Mon Jun 08 13:15:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Info: Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Info: Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
