../../../../rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd

../../../../rtl/vhdl/core/cache/riscv_dext.vhd
../../../../rtl/vhdl/core/execution/riscv_alu.vhd
../../../../rtl/vhdl/core/execution/riscv_bu.vhd
../../../../rtl/vhdl/core/execution/riscv_div.vhd
../../../../rtl/vhdl/core/execution/riscv_lsu.vhd
../../../../rtl/vhdl/core/execution/riscv_mul.vhd
../../../../rtl/vhdl/core/memory/riscv_membuf.vhd
../../../../rtl/vhdl/core/memory/riscv_memmisaligned.vhd
../../../../rtl/vhdl/core/memory/riscv_mmu.vhd
../../../../rtl/vhdl/core/memory/riscv_pmachk.vhd
../../../../rtl/vhdl/core/memory/riscv_pmpchk.vhd
../../../../rtl/vhdl/core/riscv_bp.vhd
../../../../rtl/vhdl/core/riscv_du.vhd
../../../../rtl/vhdl/core/riscv_execution.vhd
../../../../rtl/vhdl/core/riscv_id.vhd
../../../../rtl/vhdl/core/riscv_memory.vhd
../../../../rtl/vhdl/core/riscv_state.vhd
../../../../rtl/vhdl/core/riscv_wb.vhd

../../../../rtl/vhdl/memory/riscv_ram_1r1w.vhd
../../../../rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd
../../../../rtl/vhdl/memory/riscv_ram_1rw_generic.vhd
../../../../rtl/vhdl/memory/riscv_ram_1rw.vhd
../../../../rtl/vhdl/memory/riscv_ram_queue.vhd

../../../../rtl/vhdl/pu/riscv_biu.vhd

../../../../bench/vhdl/regression/riscv_dbg_bfm.vhd
../../../../bench/vhdl/regression/riscv_htif.vhd
../../../../bench/vhdl/regression/riscv_memory_model.vhd
../../../../bench/vhdl/regression/riscv_mmio_if.vhd
../../../../bench/vhdl/regression/riscv_testbench.vhd
