Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Mar 29 00:37:53 2021
| Host             : ece1373-2021-dev-1 running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file NeuralNetHandWritten_v1_0_power_routed.rpt -pb NeuralNetHandWritten_v1_0_power_summary_routed.pb -rpx NeuralNetHandWritten_v1_0_power_routed.rpx
| Design           : NeuralNetHandWritten_v1_0
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 846.936 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 845.261                           |
| Device Static (W)        | 1.674                             |
| Effective TJA (C/W)      | 3.3                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   409.123 |   142514 |       --- |             --- |
|   LUT as Logic |   364.969 |    68433 |    133800 |           51.15 |
|   F7/F8 Muxes  |    43.600 |    45386 |    133800 |           33.92 |
|   Register     |     0.541 |    27433 |    267600 |           10.25 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   CARRY4       |     0.002 |      208 |     33450 |            0.62 |
|   Others       |     0.000 |      116 |       --- |             --- |
| Signals        |   418.238 |    54089 |       --- |             --- |
| DSPs           |    17.548 |      150 |       740 |           20.27 |
| I/O            |     0.349 |       78 |       285 |           27.37 |
| Static Power   |     1.674 |          |           |                 |
| Total          |   846.934 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   846.270 |     845.060 |      1.210 |
| Vccaux    |       1.800 |     0.222 |       0.016 |      0.206 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.100 |       0.095 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.048 |       0.000 |      0.048 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| NeuralNetHandWritten_v1_0    |   845.260 |
|   LogicFunc_v1_M00_AXIS_inst |     0.118 |
|   LogicFunc_v1_S00_AXIS_inst |     8.026 |
|   n1                         |   821.487 |
|     lay1_m1                  |    50.234 |
|     lay1_m10                 |    48.116 |
|     lay1_m11                 |    50.461 |
|     lay1_m12                 |    49.437 |
|     lay1_m13                 |    49.150 |
|     lay1_m14                 |    49.559 |
|     lay1_m15                 |    48.102 |
|     lay1_m16                 |    47.440 |
|     lay1_m2                  |    47.866 |
|     lay1_m3                  |    47.376 |
|     lay1_m4                  |    49.513 |
|     lay1_m5                  |    48.020 |
|     lay1_m6                  |    49.167 |
|     lay1_m7                  |    48.245 |
|     lay1_m8                  |    48.532 |
|     lay1_m9                  |    48.475 |
|     lay2_m1                  |     1.838 |
|     lay2_m10                 |     1.902 |
|     lay2_m2                  |     1.828 |
|     lay2_m3                  |     1.811 |
|     lay2_m4                  |     1.909 |
|     lay2_m5                  |     1.901 |
|     lay2_m6                  |     1.896 |
|     lay2_m7                  |     1.848 |
|     lay2_m8                  |     1.834 |
|     lay2_m9                  |     1.799 |
+------------------------------+-----------+


