----------Cycle 1----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 2----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 3----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 0 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 2 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: -1, stNum: 2, robSlot: 2, }
Station 2 status is: srcName:-1,destName:-1,targetName:-1
Station 3 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: -1, stNum: 3, robSlot: 3, }
Station 3 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
0 1 2 3 -1
----------Cycle 4----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
false
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
0 1 2 3 -1
----------Cycle 5----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 24 to ROB slot 0.
Freed reservation station.
Staged writeback of 3 to ROB slot 2.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
0 1 2 3 -1
----------Cycle 6----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [0, 2]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
true
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
*****Reservation Stations
*****Issue
Station 0 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: -1, stNum: 6, robSlot: 5, }
Station 6 status is: srcName:4,destName:-1,targetName:-1
Station 12 is waiting
Station 12 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
Station 12 status is: srcName:5,destName:-1,targetName:-1
Station 9 is waiting
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: -1, stNum: 9, robSlot: 7, }
Station 9 status is: srcName:4,destName:6,targetName:-1
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
0 1 2 3 4
----------Cycle 7----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [0]
[0, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 124 to ROB slot 1.
Freed reservation station.
Staged writeback of 24 to ROB slot 3.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
false
*****Reservation Stations
*****Issue
Station 2 is waiting
Station 2 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 2, robSlot: 8, }
Station 2 status is: srcName:3,destName:-1,targetName:-1
*****Decode
Decode: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 1 2 8 4
----------Cycle 8----------
Int registers: [0, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [1, 3]
Stations 2 is not waiting
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
true
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 3, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: -1, stNum: 2, robSlot: 2, }
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: -1, stNum: 3, robSlot: 3, }
*****Reservation Stations
*****Issue
Station 1 is waiting
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 9, }
Station 1 status is: srcName:4,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
Station 17 status is: srcName:-1,destName:8,targetName:-1
Station 7 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 7, robSlot: 11, }
Station 7 status is: srcName:-1,destName:-1,targetName:-1
Station 8 is waiting
Station 8 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 8, robSlot: 12, }
Station 8 status is: srcName:1,destName:-1,targetName:-1
*****Decode
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 1 2 8 9
----------Cycle 9----------
Int registers: [0, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [1, 2, 3]
Stations 8 is not waiting
[0, 24, 124, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 224 to ROB slot 4.
Freed reservation station.
Staged writeback of 16 to ROB slot 8.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
false
*****Reservation Stations
*****Issue
Station 13 is waiting
Station 13 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
Station 13 status is: srcName:12,destName:-1,targetName:11
Station 14 is waiting
Station 14 reserved by instruction:{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
Station 14 status is: srcName:13,destName:-1,targetName:-1
Station 10 is waiting
Station 10 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 10, robSlot: 15, }
Station 10 status is: srcName:-1,destName:14,targetName:-1
Station 15 reserved by instruction:{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 15, robSlot: 16, }
Station 15 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
*****Fetch
-1 -1 -1 8 9
----------Cycle 10----------
Int registers: [0, 24, 124, 0, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [4, 8]
Stations 1 is not waiting
Stations 6 is not waiting
Stations 17 is not waiting
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
true
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
*****Reservation Stations
*****Issue
Station 11 is waiting
Station 11 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 11, robSlot: 17, }
Station 11 status is: srcName:-1,destName:16,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 18, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 2 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 2, robSlot: 19, }
Station 2 status is: srcName:-1,destName:-1,targetName:-1
Station 18 is waiting
Station 18 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 18, robSlot: 20, }
Station 18 status is: srcName:-1,destName:18,targetName:-1
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 11----------
Int registers: [0, 24, 124, 0, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [4]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 216 to ROB slot 9.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 10.
Freed reservation station.
Branch outcome is:{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
false
*****Branch - flush pipeline
*****Reservation Stations
*****Issue
18 19 -1 8 9
----------Cycle 12----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [9, 10]
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 116 to ROB slot 19.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
Staged writeback of 100.0 to ROB slot 5.
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 13----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [19]
Float write queue: [5]
Stations 12 is not waiting
Commit queue: []
*****Execution INT
Staged writeback of 16 to ROB slot 18.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
true
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
18 19 -1 8 9
----------Cycle 14----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [18]
Float write queue: []
Commit queue: [5]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 16.
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
18 19 -1 8 9
----------Cycle 15----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [16]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
*****Reservation Stations
*****Issue
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: -1, stNum: 6, robSlot: 21, }
Station 6 status is: srcName:9,destName:-1,targetName:-1
Station 15 is waiting
Station 15 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
Station 15 status is: srcName:21,destName:-1,targetName:-1
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
18 19 -1 8 9
----------Cycle 16----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 17----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 6.
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 18----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [6]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
true
Staged for commit: 
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 19----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [6]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
Staged writeback of 0.0 to ROB slot 7.
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 20----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [7]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
true
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 2, robSlot: 8, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 9, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 21----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [7, 8, 9, 10]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 24, 124, 0, 3, 16, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Stations 6 is not waiting
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 -1 -1
----------Cycle 22----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
Staged writeback of 2.0 to ROB slot 11.
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
false
*****Reservation Stations
*****Issue
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: -1, stNum: 9, robSlot: 23, }
Station 9 status is: srcName:-1,destName:22,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 24, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 25, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 26, }
Station 17 status is: srcName:-1,destName:24,targetName:-1
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
18 19 -1 24 25
----------Cycle 23----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [11]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 24----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 8 to ROB slot 24.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
Staged writeback of 10.0 to ROB slot 12.
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 25----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [24]
Stations 17 is not waiting
Float write queue: [12]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 26----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 208 to ROB slot 25.
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 26.
Freed reservation station.
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 27----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [25, 26]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 28----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 29----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 30----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 31----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 32----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 33----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 34----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 35----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 36----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 37----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 38----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 39----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 40----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 41----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 42----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 43----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 44----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 45----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 46----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 47----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 48----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 49----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 50----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
