int\r\nnv50_disp_root_scanoutpos(NV50_DISP_MTHD_V0)\r\n{\r\nstruct nvkm_device *device = disp->base.engine.subdev.device;\r\nconst u32 blanke = nvkm_rd32(device, 0x610aec + (head * 0x540));\r\nconst u32 blanks = nvkm_rd32(device, 0x610af4 + (head * 0x540));\r\nconst u32 total = nvkm_rd32(device, 0x610afc + (head * 0x540));\r\nunion {\r\nstruct nv50_disp_scanoutpos_v0 v0;\r\n} *args = data;\r\nint ret = -ENOSYS;\r\nnvif_ioctl(object, "disp scanoutpos size %d\n", size);\r\nif (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {\r\nnvif_ioctl(object, "disp scanoutpos vers %d\n",\r\nargs->v0.version);\r\nargs->v0.vblanke = (blanke & 0xffff0000) >> 16;\r\nargs->v0.hblanke = (blanke & 0x0000ffff);\r\nargs->v0.vblanks = (blanks & 0xffff0000) >> 16;\r\nargs->v0.hblanks = (blanks & 0x0000ffff);\r\nargs->v0.vtotal = ( total & 0xffff0000) >> 16;\r\nargs->v0.htotal = ( total & 0x0000ffff);\r\nargs->v0.time[0] = ktime_to_ns(ktime_get());\r\nargs->v0.vline =\r\nnvkm_rd32(device, 0x616340 + (head * 0x800)) & 0xffff;\r\nargs->v0.time[1] = ktime_to_ns(ktime_get());\r\nargs->v0.hline =\r\nnvkm_rd32(device, 0x616344 + (head * 0x800)) & 0xffff;\r\n} else\r\nreturn ret;\r\nreturn 0;\r\n}\r\nint\r\nnv50_disp_root_mthd_(struct nvkm_object *object, u32 mthd, void *data, u32 size)\r\n{\r\nunion {\r\nstruct nv50_disp_mthd_v0 v0;\r\nstruct nv50_disp_mthd_v1 v1;\r\n} *args = data;\r\nstruct nv50_disp_root *root = nv50_disp_root(object);\r\nstruct nv50_disp *disp = root->disp;\r\nconst struct nv50_disp_func *func = disp->func;\r\nstruct nvkm_output *outp = NULL;\r\nstruct nvkm_output *temp;\r\nu16 type, mask = 0;\r\nint head, ret = -ENOSYS;\r\nif (mthd != NV50_DISP_MTHD)\r\nreturn -EINVAL;\r\nnvif_ioctl(object, "disp mthd size %d\n", size);\r\nif (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, true))) {\r\nnvif_ioctl(object, "disp mthd vers %d mthd %02x head %d\n",\r\nargs->v0.version, args->v0.method, args->v0.head);\r\nmthd = args->v0.method;\r\nhead = args->v0.head;\r\n} else\r\nif (!(ret = nvif_unpack(ret, &data, &size, args->v1, 1, 1, true))) {\r\nnvif_ioctl(object, "disp mthd vers %d mthd %02x "\r\n"type %04x mask %04x\n",\r\nargs->v1.version, args->v1.method,\r\nargs->v1.hasht, args->v1.hashm);\r\nmthd = args->v1.method;\r\ntype = args->v1.hasht;\r\nmask = args->v1.hashm;\r\nhead = ffs((mask >> 8) & 0x0f) - 1;\r\n} else\r\nreturn ret;\r\nif (head < 0 || head >= disp->base.head.nr)\r\nreturn -ENXIO;\r\nif (mask) {\r\nlist_for_each_entry(temp, &disp->base.outp, head) {\r\nif ((temp->info.hasht == type) &&\r\n(temp->info.hashm & mask) == mask) {\r\noutp = temp;\r\nbreak;\r\n}\r\n}\r\nif (outp == NULL)\r\nreturn -ENXIO;\r\n}\r\nswitch (mthd) {\r\ncase NV50_DISP_SCANOUTPOS:\r\nreturn func->head.scanoutpos(object, disp, data, size, head);\r\ndefault:\r\nbreak;\r\n}\r\nswitch (mthd * !!outp) {\r\ncase NV50_DISP_MTHD_V1_DAC_PWR:\r\nreturn func->dac.power(object, disp, data, size, head, outp);\r\ncase NV50_DISP_MTHD_V1_DAC_LOAD:\r\nreturn func->dac.sense(object, disp, data, size, head, outp);\r\ncase NV50_DISP_MTHD_V1_SOR_PWR:\r\nreturn func->sor.power(object, disp, data, size, head, outp);\r\ncase NV50_DISP_MTHD_V1_SOR_HDA_ELD:\r\nif (!func->sor.hda_eld)\r\nreturn -ENODEV;\r\nreturn func->sor.hda_eld(object, disp, data, size, head, outp);\r\ncase NV50_DISP_MTHD_V1_SOR_HDMI_PWR:\r\nif (!func->sor.hdmi)\r\nreturn -ENODEV;\r\nreturn func->sor.hdmi(object, disp, data, size, head, outp);\r\ncase NV50_DISP_MTHD_V1_SOR_LVDS_SCRIPT: {\r\nunion {\r\nstruct nv50_disp_sor_lvds_script_v0 v0;\r\n} *args = data;\r\nint ret = -ENOSYS;\r\nnvif_ioctl(object, "disp sor lvds script size %d\n", size);\r\nif (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {\r\nnvif_ioctl(object, "disp sor lvds script "\r\n"vers %d name %04x\n",\r\nargs->v0.version, args->v0.script);\r\ndisp->sor.lvdsconf = args->v0.script;\r\nreturn 0;\r\n} else\r\nreturn ret;\r\n}\r\nbreak;\r\ncase NV50_DISP_MTHD_V1_SOR_DP_PWR: {\r\nstruct nvkm_output_dp *outpdp = nvkm_output_dp(outp);\r\nunion {\r\nstruct nv50_disp_sor_dp_pwr_v0 v0;\r\n} *args = data;\r\nint ret = -ENOSYS;\r\nnvif_ioctl(object, "disp sor dp pwr size %d\n", size);\r\nif (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {\r\nnvif_ioctl(object, "disp sor dp pwr vers %d state %d\n",\r\nargs->v0.version, args->v0.state);\r\nif (args->v0.state == 0) {\r\nnvkm_notify_put(&outpdp->irq);\r\noutpdp->func->lnk_pwr(outpdp, 0);\r\natomic_set(&outpdp->lt.done, 0);\r\nreturn 0;\r\n} else\r\nif (args->v0.state != 0) {\r\nnvkm_output_dp_train(&outpdp->base, 0, true);\r\nreturn 0;\r\n}\r\n} else\r\nreturn ret;\r\n}\r\nbreak;\r\ncase NV50_DISP_MTHD_V1_PIOR_PWR:\r\nif (!func->pior.power)\r\nreturn -ENODEV;\r\nreturn func->pior.power(object, disp, data, size, head, outp);\r\ndefault:\r\nbreak;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int\r\nnv50_disp_root_dmac_new_(const struct nvkm_oclass *oclass,\r\nvoid *data, u32 size, struct nvkm_object **pobject)\r\n{\r\nconst struct nv50_disp_dmac_oclass *sclass = oclass->priv;\r\nstruct nv50_disp_root *root = nv50_disp_root(oclass->parent);\r\nreturn sclass->ctor(sclass->func, sclass->mthd, root, sclass->chid,\r\noclass, data, size, pobject);\r\n}\r\nstatic int\r\nnv50_disp_root_pioc_new_(const struct nvkm_oclass *oclass,\r\nvoid *data, u32 size, struct nvkm_object **pobject)\r\n{\r\nconst struct nv50_disp_pioc_oclass *sclass = oclass->priv;\r\nstruct nv50_disp_root *root = nv50_disp_root(oclass->parent);\r\nreturn sclass->ctor(sclass->func, sclass->mthd, root, sclass->chid,\r\noclass, data, size, pobject);\r\n}\r\nstatic int\r\nnv50_disp_root_child_get_(struct nvkm_object *object, int index,\r\nstruct nvkm_oclass *sclass)\r\n{\r\nstruct nv50_disp_root *root = nv50_disp_root(object);\r\nif (index < ARRAY_SIZE(root->func->dmac)) {\r\nsclass->base = root->func->dmac[index]->base;\r\nsclass->priv = root->func->dmac[index];\r\nsclass->ctor = nv50_disp_root_dmac_new_;\r\nreturn 0;\r\n}\r\nindex -= ARRAY_SIZE(root->func->dmac);\r\nif (index < ARRAY_SIZE(root->func->pioc)) {\r\nsclass->base = root->func->pioc[index]->base;\r\nsclass->priv = root->func->pioc[index];\r\nsclass->ctor = nv50_disp_root_pioc_new_;\r\nreturn 0;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int\r\nnv50_disp_root_fini_(struct nvkm_object *object, bool suspend)\r\n{\r\nstruct nv50_disp_root *root = nv50_disp_root(object);\r\nroot->func->fini(root);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv50_disp_root_init_(struct nvkm_object *object)\r\n{\r\nstruct nv50_disp_root *root = nv50_disp_root(object);\r\nreturn root->func->init(root);\r\n}\r\nstatic void *\r\nnv50_disp_root_dtor_(struct nvkm_object *object)\r\n{\r\nstruct nv50_disp_root *root = nv50_disp_root(object);\r\nnvkm_ramht_del(&root->ramht);\r\nnvkm_gpuobj_del(&root->instmem);\r\nreturn root;\r\n}\r\nint\r\nnv50_disp_root_new_(const struct nv50_disp_root_func *func,\r\nstruct nvkm_disp *base, const struct nvkm_oclass *oclass,\r\nvoid *data, u32 size, struct nvkm_object **pobject)\r\n{\r\nstruct nv50_disp *disp = nv50_disp(base);\r\nstruct nv50_disp_root *root;\r\nstruct nvkm_device *device = disp->base.engine.subdev.device;\r\nint ret;\r\nif (!(root = kzalloc(sizeof(*root), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\n*pobject = &root->object;\r\nnvkm_object_ctor(&nv50_disp_root_, oclass, &root->object);\r\nroot->func = func;\r\nroot->disp = disp;\r\nret = nvkm_gpuobj_new(disp->base.engine.subdev.device, 0x10000, 0x10000,\r\nfalse, NULL, &root->instmem);\r\nif (ret)\r\nreturn ret;\r\nreturn nvkm_ramht_new(device, 0x1000, 0, root->instmem, &root->ramht);\r\n}\r\nvoid\r\nnv50_disp_root_fini(struct nv50_disp_root *root)\r\n{\r\nstruct nvkm_device *device = root->disp->base.engine.subdev.device;\r\nnvkm_wr32(device, 0x610024, 0x00000000);\r\nnvkm_wr32(device, 0x610020, 0x00000000);\r\n}\r\nint\r\nnv50_disp_root_init(struct nv50_disp_root *root)\r\n{\r\nstruct nv50_disp *disp = root->disp;\r\nstruct nvkm_device *device = disp->base.engine.subdev.device;\r\nu32 tmp;\r\nint i;\r\ntmp = nvkm_rd32(device, 0x614004);\r\nnvkm_wr32(device, 0x610184, tmp);\r\nfor (i = 0; i < disp->base.head.nr; i++) {\r\ntmp = nvkm_rd32(device, 0x616100 + (i * 0x800));\r\nnvkm_wr32(device, 0x610190 + (i * 0x10), tmp);\r\ntmp = nvkm_rd32(device, 0x616104 + (i * 0x800));\r\nnvkm_wr32(device, 0x610194 + (i * 0x10), tmp);\r\ntmp = nvkm_rd32(device, 0x616108 + (i * 0x800));\r\nnvkm_wr32(device, 0x610198 + (i * 0x10), tmp);\r\ntmp = nvkm_rd32(device, 0x61610c + (i * 0x800));\r\nnvkm_wr32(device, 0x61019c + (i * 0x10), tmp);\r\n}\r\nfor (i = 0; i < disp->func->dac.nr; i++) {\r\ntmp = nvkm_rd32(device, 0x61a000 + (i * 0x800));\r\nnvkm_wr32(device, 0x6101d0 + (i * 0x04), tmp);\r\n}\r\nfor (i = 0; i < disp->func->sor.nr; i++) {\r\ntmp = nvkm_rd32(device, 0x61c000 + (i * 0x800));\r\nnvkm_wr32(device, 0x6101e0 + (i * 0x04), tmp);\r\n}\r\nfor (i = 0; i < disp->func->pior.nr; i++) {\r\ntmp = nvkm_rd32(device, 0x61e000 + (i * 0x800));\r\nnvkm_wr32(device, 0x6101f0 + (i * 0x04), tmp);\r\n}\r\nif (nvkm_rd32(device, 0x610024) & 0x00000100) {\r\nnvkm_wr32(device, 0x610024, 0x00000100);\r\nnvkm_mask(device, 0x6194e8, 0x00000001, 0x00000000);\r\nif (nvkm_msec(device, 2000,\r\nif (!(nvkm_rd32(device, 0x6194e8) & 0x00000002))\r\nbreak;\r\n) < 0)\r\nreturn -EBUSY;\r\n}\r\nnvkm_wr32(device, 0x610010, (root->instmem->addr >> 8) | 9);\r\nnvkm_wr32(device, 0x61002c, 0x00000370);\r\nnvkm_wr32(device, 0x610028, 0x00000000);\r\nreturn 0;\r\n}\r\nstatic int\r\nnv50_disp_root_new(struct nvkm_disp *disp, const struct nvkm_oclass *oclass,\r\nvoid *data, u32 size, struct nvkm_object **pobject)\r\n{\r\nreturn nv50_disp_root_new_(&nv50_disp_root, disp, oclass,\r\ndata, size, pobject);\r\n}
