{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449250114660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449250114661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 12:28:32 2015 " "Processing started: Fri Dec 04 12:28:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449250114661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449250114661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_pins -c user_pins " "Command: quartus_map --read_settings_files=on --write_settings_files=off user_pins -c user_pins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449250114661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1449250115384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/user_input/user_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/user_input/user_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_input-behavior " "Found design unit 1: user_input-behavior" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115947 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_input " "Found entity 1: user_input" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250115947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/user_input/user_pins.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/user_input/user_pins.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_pins-arch " "Found design unit 1: user_pins-arch" {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115961 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_pins " "Found entity 1: user_pins" {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250115961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_score_encoder-arch " "Found design unit 1: g24_score_encoder-arch" {  } { { "../g24_score_encoder.vhd" "" { Text "P:/323/lab5/g24_score_encoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115973 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_score_encoder " "Found entity 1: g24_score_encoder" {  } { { "../g24_score_encoder.vhd" "" { Text "P:/323/lab5/g24_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250115973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/color_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/color_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_counter-behavior " "Found design unit 1: color_counter-behavior" {  } { { "../color_counter.vhd" "" { Text "P:/323/lab5/color_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115984 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_counter " "Found entity 1: color_counter" {  } { { "../color_counter.vhd" "" { Text "P:/323/lab5/color_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250115984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250115984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-bdf_type " "Found design unit 1: datapath-bdf_type" {  } { { "../datapath.vhd" "" { Text "P:/323/lab5/datapath.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116006 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "P:/323/lab5/datapath.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_7_segment_decoder-arch " "Found design unit 1: g24_7_segment_decoder-arch" {  } { { "../g24_7_segment_decoder.vhd" "" { Text "P:/323/lab5/g24_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116017 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_7_segment_decoder " "Found entity 1: g24_7_segment_decoder" {  } { { "../g24_7_segment_decoder.vhd" "" { Text "P:/323/lab5/g24_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_color_matches-arch " "Found design unit 1: g24_color_matches-arch" {  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116030 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_color_matches " "Found entity 1: g24_color_matches" {  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_comp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_comp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_comp6-bdf_type " "Found design unit 1: g24_comp6-bdf_type" {  } { { "../g24_comp6.vhd" "" { Text "P:/323/lab5/g24_comp6.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116041 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_comp6 " "Found entity 1: g24_comp6" {  } { { "../g24_comp6.vhd" "" { Text "P:/323/lab5/g24_comp6.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_mastermind_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_mastermind_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_mastermind_controller-arch " "Found design unit 1: g24_mastermind_controller-arch" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116053 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_mastermind_controller " "Found entity 1: g24_mastermind_controller" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_mastermind_score-arch " "Found design unit 1: g24_mastermind_score-arch" {  } { { "../g24_mastermind_score.vhd" "" { Text "P:/323/lab5/g24_mastermind_score.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116073 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_mastermind_score " "Found entity 1: g24_mastermind_score" {  } { { "../g24_mastermind_score.vhd" "" { Text "P:/323/lab5/g24_mastermind_score.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_minimum3-arch " "Found design unit 1: g24_minimum3-arch" {  } { { "../g24_minimum3.vhd" "" { Text "P:/323/lab5/g24_minimum3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116083 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_minimum3 " "Found entity 1: g24_minimum3" {  } { { "../g24_minimum3.vhd" "" { Text "P:/323/lab5/g24_minimum3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_num_matches-a " "Found design unit 1: g24_num_matches-a" {  } { { "../g24_num_matches.vhd" "" { Text "P:/323/lab5/g24_num_matches.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116094 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_num_matches " "Found entity 1: g24_num_matches" {  } { { "../g24_num_matches.vhd" "" { Text "P:/323/lab5/g24_num_matches.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_num1s-bdf_type " "Found design unit 1: g24_num1s-bdf_type" {  } { { "../g24_num1s.vhd" "" { Text "P:/323/lab5/g24_num1s.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116105 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_num1s " "Found entity 1: g24_num1s" {  } { { "../g24_num1s.vhd" "" { Text "P:/323/lab5/g24_num1s.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/g24_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/g24_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_possibility_table-behavior " "Found design unit 1: g24_possibility_table-behavior" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116125 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_possibility_table " "Found entity 1: g24_possibility_table" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/323/lab5/random_generator/random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /323/lab5/random_generator/random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_generator-behavior " "Found design unit 1: random_generator-behavior" {  } { { "../random_generator/random_generator.vhd" "" { Text "P:/323/lab5/random_generator/random_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116138 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "../random_generator/random_generator.vhd" "" { Text "P:/323/lab5/random_generator/random_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user_pins " "Elaborating entity \"user_pins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449250116281 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "waiti user_pins.vhd(83) " "VHDL Signal Declaration warning at user_pins.vhd(83): used implicit default value for signal \"waiti\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449250116288 "|user_pins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_7_segment_decoder g24_7_segment_decoder:dec0 " "Elaborating entity \"g24_7_segment_decoder\" for hierarchy \"g24_7_segment_decoder:dec0\"" {  } { { "../user_input/user_pins.vhd" "dec0" { Text "P:/323/lab5/user_input/user_pins.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_mastermind_controller g24_mastermind_controller:controller " "Elaborating entity \"g24_mastermind_controller\" for hierarchy \"g24_mastermind_controller:controller\"" {  } { { "../user_input/user_pins.vhd" "controller" { Text "P:/323/lab5/user_input/user_pins.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_interface g24_mastermind_controller.vhd(23) " "Verilog HDL or VHDL warning at g24_mastermind_controller.vhd(23): object \"current_interface\" assigned a value but never read" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449250116317 "|user_pins|g24_mastermind_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset g24_mastermind_controller.vhd(24) " "Verilog HDL or VHDL warning at g24_mastermind_controller.vhd(24): object \"reset\" assigned a value but never read" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449250116319 "|user_pins|g24_mastermind_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_reset g24_mastermind_controller.vhd(25) " "Verilog HDL or VHDL warning at g24_mastermind_controller.vhd(25): object \"state_reset\" assigned a value but never read" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449250116319 "|user_pins|g24_mastermind_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch_input g24_mastermind_controller.vhd(32) " "VHDL Process Statement warning at g24_mastermind_controller.vhd(32): signal \"switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449250116319 "|user_pins|g24_mastermind_controller:controller"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1449250116319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:main " "Elaborating entity \"datapath\" for hierarchy \"datapath:main\"" {  } { { "../user_input/user_pins.vhd" "main" { Text "P:/323/lab5/user_input/user_pins.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_mastermind_score datapath:main\|g24_mastermind_score:master_score " "Elaborating entity \"g24_mastermind_score\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\"" {  } { { "../datapath.vhd" "master_score" { Text "P:/323/lab5/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_num_matches datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm " "Elaborating entity \"g24_num_matches\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\"" {  } { { "../g24_mastermind_score.vhd" "nm" { Text "P:/323/lab5/g24_mastermind_score.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_comp6 datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_comp6:comp1 " "Elaborating entity \"g24_comp6\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_comp6:comp1\"" {  } { { "../g24_num_matches.vhd" "comp1" { Text "P:/323/lab5/g24_num_matches.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_num1s datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_num1s:comp " "Elaborating entity \"g24_num1s\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_num_matches:nm\|g24_num1s:comp\"" {  } { { "../g24_num_matches.vhd" "comp" { Text "P:/323/lab5/g24_num_matches.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_color_matches datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm " "Elaborating entity \"g24_color_matches\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\"" {  } { { "../g24_mastermind_score.vhd" "cm" { Text "P:/323/lab5/g24_mastermind_score.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1 " "Elaborating entity \"lpm_decode\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\"" {  } { { "../g24_color_matches.vhd" "ld1" { Text "P:/323/lab5/g24_color_matches.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1 " "Elaborated megafunction instantiation \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\"" {  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449250116419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1 " "Instantiated megafunction \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116419 ""}  } { { "../g24_color_matches.vhd" "" { Text "P:/323/lab5/g24_color_matches.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449250116419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "P:/323/lab5/user_pins/db/decode_s6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\|decode_s6f:auto_generated " "Elaborating entity \"decode_s6f\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|lpm_decode:ld1\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_minimum3 datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|g24_minimum3:min1 " "Elaborating entity \"g24_minimum3\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_color_matches:cm\|g24_minimum3:min1\"" {  } { { "../g24_color_matches.vhd" "min1" { Text "P:/323/lab5/g24_color_matches.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_score_encoder datapath:main\|g24_mastermind_score:master_score\|g24_score_encoder:se " "Elaborating entity \"g24_score_encoder\" for hierarchy \"datapath:main\|g24_mastermind_score:master_score\|g24_score_encoder:se\"" {  } { { "../g24_mastermind_score.vhd" "se" { Text "P:/323/lab5/g24_mastermind_score.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g24_possibility_table datapath:main\|g24_possibility_table:table " "Elaborating entity \"g24_possibility_table\" for hierarchy \"datapath:main\|g24_possibility_table:table\"" {  } { { "../datapath.vhd" "table" { Text "P:/323/lab5/datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116599 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_reached g24_possibility_table.vhd(106) " "VHDL Process Statement warning at g24_possibility_table.vhd(106): inferring latch(es) for signal or variable \"last_reached\", which holds its previous value in one or more paths through the process" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449250116646 "|user_pins|datapath:main|g24_possibility_table:table"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_reached g24_possibility_table.vhd(106) " "Inferred latch for \"last_reached\" at g24_possibility_table.vhd(106)" {  } { { "../g24_possibility_table.vhd" "" { Text "P:/323/lab5/g24_possibility_table.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449250116646 "|user_pins|datapath:main|g24_possibility_table:table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_counter datapath:main\|g24_possibility_table:table\|color_counter:color_counter0 " "Elaborating entity \"color_counter\" for hierarchy \"datapath:main\|g24_possibility_table:table\|color_counter:color_counter0\"" {  } { { "../g24_possibility_table.vhd" "color_counter0" { Text "P:/323/lab5/g24_possibility_table.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1 " "Elaborated megafunction instantiation \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1 " "Instantiated megafunction \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449250116721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cug1 " "Found entity 1: altsyncram_cug1" {  } { { "db/altsyncram_cug1.tdf" "" { Text "P:/323/lab5/user_pins/db/altsyncram_cug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449250116803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449250116803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cug1 datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated " "Elaborating entity \"altsyncram_cug1\" for hierarchy \"datapath:main\|g24_possibility_table:table\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_input user_input:input_receiver " "Elaborating entity \"user_input\" for hierarchy \"user_input:input_receiver\"" {  } { { "../user_input/user_pins.vhd" "input_receiver" { Text "P:/323/lab5/user_input/user_pins.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_color user_input.vhd(13) " "Verilog HDL or VHDL warning at user_input.vhd(13): object \"prev_color\" assigned a value but never read" {  } { { "../user_input/user_input.vhd" "" { Text "P:/323/lab5/user_input/user_input.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449250116831 "|user_pins|user_input:input_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_generator random_generator:rando " "Elaborating entity \"random_generator\" for hierarchy \"random_generator:rando\"" {  } { { "../user_input/user_pins.vhd" "rando" { Text "P:/323/lab5/user_input/user_pins.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449250116833 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "random_generator:rando\|g24_possibility_table:i1\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated\|q_b\[0\] " "Synthesized away node \"random_generator:rando\|g24_possibility_table:i1\|altsyncram:table_memory\[0\]__1\|altsyncram_cug1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cug1.tdf" "" { Text "P:/323/lab5/user_pins/db/altsyncram_cug1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../random_generator/random_generator.vhd" "" { Text "P:/323/lab5/random_generator/random_generator.vhd" 29 0 0 } } { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449250117703 "|user_pins|random_generator:rando|g24_possibility_table:i1|altsyncram:table_memory[0]__1|altsyncram_cug1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449250117703 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449250117703 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|P_SEL g24_mastermind_controller:controller\|P_SEL~_emulated g24_mastermind_controller:controller\|P_SEL~1 " "Register \"g24_mastermind_controller:controller\|P_SEL\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|P_SEL~_emulated\" and latch \"g24_mastermind_controller:controller\|P_SEL~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|P_SEL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|TC_RST g24_mastermind_controller:controller\|TC_RST~_emulated g24_mastermind_controller:controller\|TC_RST~1 " "Register \"g24_mastermind_controller:controller\|TC_RST\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|TC_RST~_emulated\" and latch \"g24_mastermind_controller:controller\|TC_RST~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|TC_RST"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.H g24_mastermind_controller:controller\|present_state.H~_emulated g24_mastermind_controller:controller\|present_state.H~1 " "Register \"g24_mastermind_controller:controller\|present_state.H\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.H~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.H~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.H"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.E g24_mastermind_controller:controller\|present_state.E~_emulated g24_mastermind_controller:controller\|present_state.E~1 " "Register \"g24_mastermind_controller:controller\|present_state.E\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.E~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.E~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.E"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|SR_SEL g24_mastermind_controller:controller\|SR_SEL~_emulated g24_mastermind_controller:controller\|SR_SEL~1 " "Register \"g24_mastermind_controller:controller\|SR_SEL\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|SR_SEL~_emulated\" and latch \"g24_mastermind_controller:controller\|SR_SEL~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|SR_SEL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.A g24_mastermind_controller:controller\|present_state.A~_emulated g24_mastermind_controller:controller\|present_state.A~1 " "Register \"g24_mastermind_controller:controller\|present_state.A\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.A~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.A~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.A"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.B g24_mastermind_controller:controller\|present_state.B~_emulated g24_mastermind_controller:controller\|present_state.B~1 " "Register \"g24_mastermind_controller:controller\|present_state.B\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.B~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.B~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.B"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.D g24_mastermind_controller:controller\|present_state.D~_emulated g24_mastermind_controller:controller\|present_state.D~1 " "Register \"g24_mastermind_controller:controller\|present_state.D\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.D~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.D~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.D"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.F g24_mastermind_controller:controller\|present_state.F~_emulated g24_mastermind_controller:controller\|present_state.F~1 " "Register \"g24_mastermind_controller:controller\|present_state.F\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.F~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.F~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.F"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.G g24_mastermind_controller:controller\|present_state.G~_emulated g24_mastermind_controller:controller\|present_state.G~1 " "Register \"g24_mastermind_controller:controller\|present_state.G\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.G~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.G~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.G"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|GR_SEL g24_mastermind_controller:controller\|GR_SEL~_emulated g24_mastermind_controller:controller\|GR_SEL~1 " "Register \"g24_mastermind_controller:controller\|GR_SEL\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|GR_SEL~_emulated\" and latch \"g24_mastermind_controller:controller\|GR_SEL~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|GR_SEL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|GR_LD g24_mastermind_controller:controller\|GR_LD~_emulated g24_mastermind_controller:controller\|GR_LD~1 " "Register \"g24_mastermind_controller:controller\|GR_LD\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|GR_LD~_emulated\" and latch \"g24_mastermind_controller:controller\|GR_LD~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|GR_LD"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_state.C g24_mastermind_controller:controller\|present_state.C~_emulated g24_mastermind_controller:controller\|present_state.C~1 " "Register \"g24_mastermind_controller:controller\|present_state.C\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_state.C~_emulated\" and latch \"g24_mastermind_controller:controller\|present_state.C~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_state.C"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|SR_LD g24_mastermind_controller:controller\|SR_LD~_emulated g24_mastermind_controller:controller\|SR_LD~1 " "Register \"g24_mastermind_controller:controller\|SR_LD\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|SR_LD~_emulated\" and latch \"g24_mastermind_controller:controller\|SR_LD~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|SR_LD"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g24_mastermind_controller:controller\|present_input_state g24_mastermind_controller:controller\|present_input_state~_emulated g24_mastermind_controller:controller\|present_input_state~1 " "Register \"g24_mastermind_controller:controller\|present_input_state\" is converted into an equivalent circuit using register \"g24_mastermind_controller:controller\|present_input_state~_emulated\" and latch \"g24_mastermind_controller:controller\|present_input_state~1\"" {  } { { "../g24_mastermind_controller.vhd" "" { Text "P:/323/lab5/g24_mastermind_controller.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449250118566 "|user_pins|g24_mastermind_controller:controller|present_input_state"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449250118566 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Waiting_for_ready VCC " "Pin \"Waiting_for_ready\" is stuck at VCC" {  } { { "../user_input/user_pins.vhd" "" { Text "P:/323/lab5/user_input/user_pins.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449250118840 "|user_pins|Waiting_for_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449250118840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449250119758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449250119758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "445 " "Implemented 445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449250119988 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449250119988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "398 " "Implemented 398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449250119988 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449250119988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449250119988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449250120139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 12:28:40 2015 " "Processing ended: Fri Dec 04 12:28:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449250120139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449250120139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449250120139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449250120139 ""}
