<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file cu_ddr3_test_impl1.ncd.
Design name: ddr3_test_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application trce from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.1.119</big></U></B>
Fri Jul 14 14:27:08 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o cu_ddr3_test_impl1.twr -gui -msgset C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/promote.xml cu_ddr3_test_impl1.ncd cu_ddr3_test_impl1.prf 
Design file:     cu_ddr3_test_impl1.ncd
Preference file: cu_ddr3_test_impl1.prf
Device,speed:    LFE5U-85F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "fpga_int_clk" 2.400000 MHz (0 errors)</A></LI>            296 items scored, 0 timing errors detected.
Report:  348.432MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c" 125.000000 MHz (0 errors)</A></LI>            203 items scored, 0 timing errors detected.
Report:  349.773MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY PORT "clk_in" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "sclk*" 200.000000 MHz PAR_ADJ 40.000000 (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  271.444MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "*clkop*" 400.000000 MHz PAR_ADJ 80.000000 (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_6' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "sclk*" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_7' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns (0 errors)</A></LI>            128 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_8' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_9' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            64 items scored, 0 timing errors detected.
Report:  365.631MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_10' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            8 items scored, 0 timing errors detected.
Report:  290.444MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_11' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_12' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns (0 errors)</A></LI>            12 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_13' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns (0 errors)</A></LI>            8 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_14' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_15' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/ddrin[*]" 2.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_16' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_17' Target='right'>Timing Rule Check(0 errors)</A></LI>            40 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_18' Target='right'>FREQUENCY NET "sclk" 62.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  117.343MHz is the maximum frequency for this preference.

2 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "clk_in" 125.000000 MHz ;
A new generated preference: FREQUENCY NET "sclk" 62.500000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "fpga_int_clk" 2.400000 MHz ;
            296 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[0]  (to fpga_int_clk +)

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_388 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C121A.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121A.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[2]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[1]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_389 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C121B.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121B.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[4]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[3]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_390 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C121C.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[6]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[5]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_391 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C121D.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121D.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[8]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[7]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_392 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C122A.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C122A.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[10]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[9]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_393 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C122B.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C122B.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[12]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[11]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_394 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C122C.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C122C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[3]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[14]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[13]

   Delay:               2.979ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      2.979ns physical path delay SLICE_390 to SLICE_395 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.797ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C121C.CLK to    R66C121C.Q0 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.917    R66C121C.Q0 to    R65C121D.B1 rst_n_cntr[3]
CTOF_DEL    ---     0.180    R65C121D.B1 to    R65C121D.F1 SLICE_1638
ROUTE         2     0.459    R65C121D.F1 to    R65C122C.D0 rst_n_2_8
CTOF_DEL    ---     0.180    R65C122C.D0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C122D.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.979   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C122D.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[15]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[0]  (to fpga_int_clk +)

   Delay:               2.935ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      2.935ns physical path delay SLICE_0 to SLICE_388 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.841ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C123A.CLK to    R66C123A.Q0 SLICE_0 (from fpga_int_clk)
ROUTE         2     0.779    R66C123A.Q0 to    R65C122C.C1 rst_n_cntr[15]
CTOF_DEL    ---     0.180    R65C122C.C1 to    R65C122C.F1 SLICE_3269
ROUTE         2     0.553    R65C122C.F1 to    R65C122C.B0 rst_n_2_11
CTOF_DEL    ---     0.180    R65C122C.B0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C121A.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.935   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C123A.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121A.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 413.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[15]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[2]  (to fpga_int_clk +)
                   FF                        rst_n_cntr[1]

   Delay:               2.935ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      2.935ns physical path delay SLICE_0 to SLICE_389 meets
    416.667ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 416.776ns) by 413.841ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R66C123A.CLK to    R66C123A.Q0 SLICE_0 (from fpga_int_clk)
ROUTE         2     0.779    R66C123A.Q0 to    R65C122C.C1 rst_n_cntr[15]
CTOF_DEL    ---     0.180    R65C122C.C1 to    R65C122C.F1 SLICE_3269
ROUTE         2     0.553    R65C122C.F1 to    R65C122C.B0 rst_n_2_11
CTOF_DEL    ---     0.180    R65C122C.B0 to    R65C122C.F0 SLICE_3269
ROUTE         9     0.848    R65C122C.F0 to    R66C121B.CE rst_n_2_i (to fpga_int_clk)
                  --------
                    2.935   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C123A.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.195        OSC.OSC to   R66C121B.CLK fpga_int_clk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

Report:  348.432MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c" 125.000000 MHz ;
            203 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.968ns  (25.4% logic, 74.6% route), 3 logic levels.

 Constraint Details:

      2.968ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 5.141ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115C.CLK to    R90C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.989    R90C115C.Q0 to    R89C114B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/freeze
CTOF_DEL    ---     0.180    R89C114B.B1 to    R89C114B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         1     0.409    R89C114B.F1 to    R89C114B.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_0_0
CTOF_DEL    ---     0.180    R89C114B.B0 to    R89C114B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         6     0.815    R89C114B.F0 to    R91C114D.CE u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.968   (25.4% logic, 74.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.986ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      2.986ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 5.224ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R91C114D.CLK to    R91C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.761    R91C114D.Q0 to    R90C114D.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/ready
CTOF_DEL    ---     0.180    R90C114D.B0 to    R90C114D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4386
ROUTE         1     0.543    R90C114D.F0 to    R90C114A.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_0_0_1_1[0]
CTOF_DEL    ---     0.180    R90C114A.A1 to    R90C114A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3257
ROUTE         1     0.747    R90C114A.F1 to    R89C115C.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_0_0_1[0]
CTOF_DEL    ---     0.180    R89C115C.B0 to    R89C115C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682
ROUTE         1     0.000    R89C115C.F0 to   R89C115C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.986   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R89C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.951ns  (31.7% logic, 68.3% route), 4 logic levels.

 Constraint Details:

      2.951ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 5.259ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115D.CLK to    R90C115D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        12     0.726    R90C115D.Q0 to    R90C114D.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/mem_sync_pause
CTOF_DEL    ---     0.180    R90C114D.D0 to    R90C114D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4386
ROUTE         1     0.543    R90C114D.F0 to    R90C114A.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_0_0_1_1[0]
CTOF_DEL    ---     0.180    R90C114A.A1 to    R90C114A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3257
ROUTE         1     0.747    R90C114A.F1 to    R89C115C.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_0_0_1[0]
CTOF_DEL    ---     0.180    R89C115C.B0 to    R89C115C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682
ROUTE         1     0.000    R89C115C.F0 to   R89C115C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.951   (31.7% logic, 68.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R89C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.932ns  (31.9% logic, 68.1% route), 4 logic levels.

 Constraint Details:

      2.932ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 5.278ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R91C115C.CLK to    R91C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         8     0.707    R91C115C.Q0 to    R90C114D.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[2]
CTOF_DEL    ---     0.180    R90C114D.C0 to    R90C114D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4386
ROUTE         1     0.543    R90C114D.F0 to    R90C114A.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_0_0_1_1[0]
CTOF_DEL    ---     0.180    R90C114A.A1 to    R90C114A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3257
ROUTE         1     0.747    R90C114A.F1 to    R89C115C.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_0_0_1[0]
CTOF_DEL    ---     0.180    R89C115C.B0 to    R89C115C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682
ROUTE         1     0.000    R89C115C.F0 to   R89C115C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.932   (31.9% logic, 68.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R89C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.925ns  (36.3% logic, 63.7% route), 4 logic levels.

 Constraint Details:

      2.925ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 5.285ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115C.CLK to    R90C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.990    R90C115C.Q0 to    R89C114A.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/freeze
CTOF_DEL    ---     0.180    R89C114A.A1 to    R89C114A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3256
ROUTE         1     0.543    R89C114A.F1 to    R89C114A.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_i_0_a2_1[1]
CTOF_DEL    ---     0.180    R89C114A.A0 to    R89C114A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3256
ROUTE         3     0.331    R89C114A.F0 to    R89C115A.D1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_21
CTOOFX_DEL  ---     0.306    R89C115A.D1 to  R89C115A.OFX0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683
ROUTE         1     0.000  R89C115A.OFX0 to   R89C115A.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_289_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.925   (36.3% logic, 63.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R89C115A.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.925ns  (36.3% logic, 63.7% route), 4 logic levels.

 Constraint Details:

      2.925ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 5.285ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115C.CLK to    R90C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.990    R90C115C.Q0 to    R89C114A.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/freeze
CTOF_DEL    ---     0.180    R89C114A.A1 to    R89C114A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3256
ROUTE         1     0.543    R89C114A.F1 to    R89C114A.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns_i_0_a2_1[1]
CTOF_DEL    ---     0.180    R89C114A.A0 to    R89C114A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3256
ROUTE         3     0.331    R89C114A.F0 to    R89C115A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_21
CTOOFX_DEL  ---     0.306    R89C115A.D0 to  R89C115A.OFX0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683
ROUTE         1     0.000  R89C115A.OFX0 to   R89C115A.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_289_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.925   (36.3% logic, 63.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R89C115A.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.812ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      2.812ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 5.297ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115C.CLK to    R90C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.989    R90C115C.Q0 to    R89C114B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/freeze
CTOF_DEL    ---     0.180    R89C114B.B1 to    R89C114B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         1     0.409    R89C114B.F1 to    R89C114B.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_0_0
CTOF_DEL    ---     0.180    R89C114B.B0 to    R89C114B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         6     0.659    R89C114B.F0 to    R90C115D.CE u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.812   (26.8% logic, 73.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.812ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      2.812ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 5.297ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115C.CLK to    R90C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.989    R90C115C.Q0 to    R89C114B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/freeze
CTOF_DEL    ---     0.180    R89C114B.B1 to    R89C114B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         1     0.409    R89C114B.F1 to    R89C114B.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_0_0
CTOF_DEL    ---     0.180    R89C114B.B0 to    R89C114B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         6     0.659    R89C114B.F0 to    R90C115C.CE u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.812   (26.8% logic, 73.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.891ns  (32.3% logic, 67.7% route), 4 logic levels.

 Constraint Details:

      2.891ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 5.319ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R91C115C.CLK to    R91C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         8     1.136    R91C115C.Q0 to    R91C114C.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[2]
CTOF_DEL    ---     0.180    R91C114C.B1 to    R91C114C.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4074
ROUTE         1     0.410    R91C114C.F1 to    R91C114D.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0_1[0]
CTOF_DEL    ---     0.180    R91C114D.A1 to    R91C114D.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689
ROUTE         1     0.410    R91C114D.F1 to    R91C114D.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_58
CTOF_DEL    ---     0.180    R91C114D.A0 to    R91C114D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689
ROUTE         1     0.000    R91C114D.F0 to   R91C114D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/ns_memsync[0] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.891   (32.3% logic, 67.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1680:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               2.741ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

      2.741ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 5.368ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R91C114D.CLK to    R91C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.762    R91C114D.Q0 to    R89C114B.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/ready
CTOF_DEL    ---     0.180    R89C114B.A1 to    R89C114B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         1     0.409    R89C114B.F1 to    R89C114B.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_0_0
CTOF_DEL    ---     0.180    R89C114B.B0 to    R89C114B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_3255
ROUTE         6     0.815    R89C114B.F0 to    R91C114D.CE u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/un1_ns_memsync89_1_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    2.741   (27.5% logic, 72.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.195  PLL_BR0.CLKOS to   R91C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

Report:  349.773MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "clk_in" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            clk_in

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "sclk*" 200.000000 MHz PAR_ADJ 40.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.316ns
         The internal maximum frequency of the following component is 271.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    DP16KD     CLKA           ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr317124096317124096p13cd7317_1_34_1

   Delay:               3.684ns -- based on Minimum Pulse Width

Report:  271.444MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "*clkop*" 400.000000 MHz PAR_ADJ 80.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_clk[0]_MGIOL

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/dll_rst  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3_sdram_mem_top/inst1_inst/eclk +)

   Delay:               5.031ns  (11.4% logic, 88.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R91C120B.CLK to    R91C120B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1686 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         2     0.967    R91C120B.Q0 to    R89C116A.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/dll_rst
CTOF_DEL    ---     0.180    R89C116A.B0 to    R89C116A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4385
ROUTE        70     3.489    R89C116A.F0 to  CLKDIV_R0.RST u_ddr3_sdram_mem_top/inst1_inst/ddr_rst (to u_ddr3_sdram_mem_top/inst1_inst/eclk)
                  --------
                    5.031   (11.4% logic, 88.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3_sdram_mem_top/inst1_inst/eclk +)

   Delay:               4.577ns  (12.6% logic, 87.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R89C114D.CLK to    R89C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         7     0.513    R89C114D.Q0 to    R89C116A.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.180    R89C116A.C0 to    R89C116A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4385
ROUTE        70     3.489    R89C116A.F0 to  CLKDIV_R0.RST u_ddr3_sdram_mem_top/inst1_inst/ddr_rst (to u_ddr3_sdram_mem_top/inst1_inst/eclk)
                  --------
                    4.577   (12.6% logic, 87.4% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "sclk*" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsbufd_pause  (to sclk +)

   Delay:               1.780ns  (32.3% logic, 67.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R90C115D.CLK to    R90C115D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        12     1.205    R90C115D.Q0 to    R89C109C.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/mem_sync_pause
CTOF_DEL    ---     0.180    R89C109C.A0 to    R89C109C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2559
ROUTE         1     0.000    R89C109C.F0 to   R89C109C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to sclk)
                  --------
                    1.780   (32.3% logic, 67.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clocking_good  (to sclk +)

   Delay:               1.108ns  (51.9% logic, 48.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R91C114D.CLK to    R91C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.533    R91C114D.Q0 to    R92C115D.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/ready
CTOF_DEL    ---     0.180    R92C115D.D0 to    R92C115D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_512
ROUTE         1     0.000    R92C115D.F0 to   R92C115D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clocking_good_2 (to sclk)
                  --------
                    1.108   (51.9% logic, 48.1% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
            128 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.696ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[50] meets
           4.500ns delay constraint by 2.804ns

           Delays             Connection(s)
           1.696ns IOL_R50B.RXDATA2 to R60C120A.M0     

Report:    1.695ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[57] meets
           4.500ns delay constraint by 2.805ns

           Delays             Connection(s)
           1.695ns IOL_R50D.RXDATA1 to R62C121A.M1     

Report:    1.535ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[60] meets
           4.500ns delay constraint by 2.965ns

           Delays             Connection(s)
           1.535ns IOL_R47C.RXDATA0 to R61C120A.M0     

Report:    1.535ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[61] meets
           4.500ns delay constraint by 2.965ns

           Delays             Connection(s)
           1.535ns IOL_R47C.RXDATA1 to R61C120A.M1     

Report:    1.480ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[51] meets
           4.500ns delay constraint by 3.020ns

           Delays             Connection(s)
           1.480ns IOL_R50B.RXDATA3 to R60C120A.M1     

Report:    1.375ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[36] meets
           4.500ns delay constraint by 3.125ns

           Delays             Connection(s)
           1.375ns IOL_R47A.RXDATA0 to R61C120B.M0     

Report:    1.364ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[54] meets
           4.500ns delay constraint by 3.136ns

           Delays             Connection(s)
           1.364ns IOL_R47D.RXDATA2 to R62C121B.M0     

Report:    1.364ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[45] meets
           4.500ns delay constraint by 3.136ns

           Delays             Connection(s)
           1.364ns IOL_R50A.RXDATA1 to R65C120A.M1     

Report:    1.364ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[63] meets
           4.500ns delay constraint by 3.136ns

           Delays             Connection(s)
           1.364ns IOL_R47C.RXDATA3 to R61C120D.M1     

Report:    1.364ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_read_data_out[55] meets
           4.500ns delay constraint by 3.136ns

           Delays             Connection(s)
           1.364ns IOL_R47D.RXDATA3 to R62C121B.M1     

Report:    1.696ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.828ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/datavalid_o[1] meets
           4.400ns delay constraint by 2.572ns

           Delays             Connection(s)
           1.828ns RDQS53.DATAVALID to R73C119C.M1     

Report:    1.250ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/datavalid_o[0] meets
           4.400ns delay constraint by 3.150ns

           Delays             Connection(s)
           1.250ns RDQS65.DATAVALID to R73C119C.M0     

Report:    1.182ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/datavalid_o[3] meets
           4.400ns delay constraint by 3.218ns

           Delays             Connection(s)
           1.182ns RDQS77.DATAVALID to R84C119D.M1     

Report:    0.913ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/datavalid_o[2] meets
           4.400ns delay constraint by 3.487ns

           Delays             Connection(s)
           0.913ns RDQS89.DATAVALID to R84C119D.M0     

Report:    1.828ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r12  (to sclk +)

   Delay:               2.648ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      2.648ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[18]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.765ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[18]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.253    R57C119C.Q0 to *_R86D.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.648   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[18]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86D.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r6  (to sclk +)

   Delay:               2.648ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      2.648ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[21]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.765ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[21]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.253    R57C119C.Q0 to *_R86C.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.648   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[21]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86C.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.804ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r2  (to sclk +)

   Delay:               2.609ns  (15.1% logic, 84.9% route), 1 logic levels.

 Constraint Details:

      2.609ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[22]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.804ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[22]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.214    R57C119C.Q0 to *_R89C.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.609   (15.1% logic, 84.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[22]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R89C.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r24  (to sclk +)

   Delay:               2.469ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      2.469ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[16]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[16]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.074    R57C119C.Q0 to *_R86B.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.469   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[16]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86B.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r6  (to sclk +)

   Delay:               2.469ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      2.469ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[21]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[21]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.074    R57C119C.Q0 to *_R86C.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.469   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[21]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86C.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r12  (to sclk +)

   Delay:               2.469ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      2.469ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[18]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[18]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.074    R57C119C.Q0 to *_R86D.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.469   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[18]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86D.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r25  (to sclk +)

   Delay:               2.469ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      2.469ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[20]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[20]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.074    R57C119C.Q0 to *_R86A.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.469   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[20]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r2  (to sclk +)

   Delay:               2.469ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      2.469ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[22]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[22]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.074    R57C119C.Q0 to *_R89C.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.469   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[22]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R89C.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.991ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r24  (to sclk +)

   Delay:               2.422ns  (16.3% logic, 83.7% route), 1 logic levels.

 Constraint Details:

      2.422ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[16]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.991ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[16]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.027    R57C119C.Q0 to *_R86B.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.422   (16.3% logic, 83.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[16]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86B.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.991ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_TSHX2DQA$r25  (to sclk +)

   Delay:               2.422ns  (16.3% logic, 83.7% route), 1 logic levels.

 Constraint Details:

      2.422ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[20]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.167ns DO_SET requirement (totaling 4.413ns) by 1.991ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 to em_ddr_data[20]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C119C.CLK to    R57C119C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520 (from sclk)
ROUTE        16     2.027    R57C119C.Q0 to *_R86A.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[2] (to sclk)
                  --------
                    2.422   (16.3% logic, 83.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C119C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[20]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R86A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.

Report:  365.631MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               3.431ns  (16.8% logic, 83.2% route), 2 logic levels.

 Constraint Details:

      3.431ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 1.057ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C117B.CLK to    R57C117B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     1.417    R57C117B.Q0 to    R72C122A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[2]
CTOF_DEL    ---     0.180    R72C122A.D0 to    R72C122A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/SLICE_4297
ROUTE         1     1.439    R72C122A.F0 to *_R89A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    3.431   (16.8% logic, 83.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R89A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.575ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               2.913ns  (19.7% logic, 80.3% route), 2 logic levels.

 Constraint Details:

      2.913ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 1.575ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R57C117B.CLK to    R57C117B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     1.278    R57C117B.Q0 to    R75C123B.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[2]
CTOF_DEL    ---     0.180    R75C123B.D0 to    R75C123B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/SLICE_4300
ROUTE         1     1.060    R75C123B.F0 to *_R89A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    2.913   (19.7% logic, 80.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R89A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.758ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[3]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               2.730ns  (21.0% logic, 79.0% route), 2 logic levels.

 Constraint Details:

      2.730ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 1.758ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R57C117B.CLK to    R57C117B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     1.583    R57C117B.Q1 to    R76C124C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[3]
CTOF_DEL    ---     0.180    R76C124C.D0 to    R76C124C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/SLICE_4296
ROUTE         1     0.574    R76C124C.F0 to *_R77A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    2.730   (21.0% logic, 79.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R77A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               2.571ns  (22.4% logic, 77.6% route), 2 logic levels.

 Constraint Details:

      2.571ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 1.917ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R53C117A.CLK to    R53C117A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     1.298    R53C117A.Q0 to    R63C123A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.180    R63C123A.D0 to    R63C123A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_4301
ROUTE         1     0.698    R63C123A.F0 to *_R65A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    2.571   (22.4% logic, 77.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R65A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[3]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               2.544ns  (22.5% logic, 77.5% route), 2 logic levels.

 Constraint Details:

      2.544ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 1.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R57C117B.CLK to    R57C117B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     1.413    R57C117B.Q1 to    R76C123C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[3]
CTOF_DEL    ---     0.180    R76C123C.D0 to    R76C123C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/SLICE_4293
ROUTE         1     0.558    R76C123C.F0 to *_R77A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    2.544   (22.5% logic, 77.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R77A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.124ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               2.364ns  (24.3% logic, 75.7% route), 2 logic levels.

 Constraint Details:

      2.364ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 2.124ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R53C117A.CLK to    R53C117A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     1.261    R53C117A.Q0 to    R65C123C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.180    R65C123C.D0 to    R65C123C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_4304
ROUTE         1     0.528    R65C123C.F0 to *_R65A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    2.364   (24.3% logic, 75.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R65A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               2.105ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      2.105ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 2.383ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R53C117A.CLK to    R53C117A.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     0.796    R53C117A.Q1 to    R53C121A.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.180    R53C121A.B0 to    R53C121A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4289
ROUTE         1     0.736    R53C121A.F0 to *_R53A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    2.105   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R53A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.772ns  (32.3% logic, 67.7% route), 2 logic levels.

 Constraint Details:

      1.772ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.080ns skew and
      0.092ns DO_SET requirement (totaling 4.488ns) by 2.716ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R53C117A.CLK to    R53C117A.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     0.796    R53C117A.Q1 to    R53C124C.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.180    R53C124C.B0 to    R53C124C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4292
ROUTE         1     0.403    R53C124C.F0 to *_R53A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    1.772   (32.3% logic, 67.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.919 *KDIV_R0.CDIVX to   IOL_R53A.CLK sclk
                  --------
                    1.919   (0.0% logic, 100.0% route), 0 logic levels.

Report:  290.444MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.151ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/burstdet[1] meets
           4.500ns delay constraint by 2.349ns

           Delays             Connection(s)
           2.151ns  RDQS53.BURSTDET to R83C113A.M1     

Report:    1.700ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/burstdet[0] meets
           4.500ns delay constraint by 2.800ns

           Delays             Connection(s)
           1.700ns  RDQS65.BURSTDET to R83C113A.M0     

Report:    1.618ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/burstdet[3] meets
           4.500ns delay constraint by 2.882ns

           Delays             Connection(s)
           1.618ns  RDQS77.BURSTDET to R85C111A.M1     

Report:    1.110ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/burstdet[2] meets
           4.500ns delay constraint by 3.390ns

           Delays             Connection(s)
           1.110ns  RDQS89.BURSTDET to R85C111A.M0     

Report:    2.151ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.142ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[3] meets
           4.500ns delay constraint by 2.358ns

           Delays             Connection(s)
           2.142ns      R85C122A.Q1 to RDQS53.READCLKSEL0

Report:    2.029ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[4] meets
           4.500ns delay constraint by 2.471ns

           Delays             Connection(s)
           2.029ns      R84C122C.Q0 to RDQS53.READCLKSEL1

Report:    2.029ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[5] meets
           4.500ns delay constraint by 2.471ns

           Delays             Connection(s)
           2.029ns      R84C122C.Q1 to RDQS53.READCLKSEL2

Report:    1.883ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[1] meets
           4.500ns delay constraint by 2.617ns

           Delays             Connection(s)
           1.883ns      R85C120B.Q1 to RDQS65.READCLKSEL1

Report:    1.702ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[0] meets
           4.500ns delay constraint by 2.798ns

           Delays             Connection(s)
           1.702ns      R85C120B.Q0 to RDQS65.READCLKSEL0

Report:    1.691ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[2] meets
           4.500ns delay constraint by 2.809ns

           Delays             Connection(s)
           1.691ns      R85C122A.Q0 to RDQS65.READCLKSEL2

Report:    1.087ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[9] meets
           4.500ns delay constraint by 3.413ns

           Delays             Connection(s)
           1.087ns      R86C122C.Q1 to RDQS77.READCLKSEL0

Report:    1.086ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[10] meets
           4.500ns delay constraint by 3.414ns

           Delays             Connection(s)
           1.086ns      R84C122D.Q0 to RDQS77.READCLKSEL1

Report:    1.059ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[11] meets
           4.500ns delay constraint by 3.441ns

           Delays             Connection(s)
           1.059ns      R84C122D.Q1 to RDQS77.READCLKSEL2

Report:    0.736ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_rdclksel[8] meets
           4.500ns delay constraint by 3.764ns

           Delays             Connection(s)
           0.736ns      R86C122C.Q0 to RDQS89.READCLKSEL2

Report:    2.142ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.032ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[5] meets
           4.500ns delay constraint by 2.468ns

           Delays             Connection(s)
           2.032ns      R80C122A.Q1 to RDQS53.READ1    

Report:    1.875ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[4] meets
           4.500ns delay constraint by 2.625ns

           Delays             Connection(s)
           1.875ns      R80C122A.Q0 to RDQS53.READ0    

Report:    1.424ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[1] meets
           4.500ns delay constraint by 3.076ns

           Delays             Connection(s)
           1.424ns      R80C122C.Q1 to RDQS65.READ1    

Report:    1.284ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[0] meets
           4.500ns delay constraint by 3.216ns

           Delays             Connection(s)
           1.284ns      R80C122C.Q0 to RDQS65.READ0    

Report:    1.029ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[9] meets
           4.500ns delay constraint by 3.471ns

           Delays             Connection(s)
           1.029ns      R80C122B.Q1 to RDQS89.READ1    

Report:    0.933ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[12] meets
           4.500ns delay constraint by 3.567ns

           Delays             Connection(s)
           0.933ns      R80C122D.Q0 to RDQS77.READ0    

Report:    0.890ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[8] meets
           4.500ns delay constraint by 3.610ns

           Delays             Connection(s)
           0.890ns      R80C122B.Q0 to RDQS89.READ0    

Report:    0.793ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/rt_dqs_read[13] meets
           4.500ns delay constraint by 3.707ns

           Delays             Connection(s)
           0.793ns      R80C122D.Q1 to RDQS77.READ1    

Report:    2.032ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.769ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsbufd_pause meets
           4.500ns delay constraint by 1.731ns

           Delays             Connection(s)
           2.318ns      R89C109C.Q0 to RDQS65.PAUSE    
           1.482ns      R89C109C.Q0 to RDQS89.PAUSE    
           1.816ns      R89C109C.Q0 to RDQS77.PAUSE    
           2.769ns      R89C109C.Q0 to RDQS53.PAUSE    

Report:    2.769ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/ddrin[*]" 2.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.093ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[18] meets
           2.500ns delay constraint by 1.407ns

           Delays             Connection(s)
           1.093ns    IOL_R86D.INFF to R84C124D.M0     

Report:    0.960ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[7] meets
           2.500ns delay constraint by 1.540ns

           Delays             Connection(s)
           0.960ns    IOL_R59B.INFF to R62C124B.M1     

Report:    0.913ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[9] meets
           2.500ns delay constraint by 1.587ns

           Delays             Connection(s)
           0.913ns    IOL_R47A.INFF to R51C124B.M1     

Report:    0.913ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[30] meets
           2.500ns delay constraint by 1.587ns

           Delays             Connection(s)
           0.913ns    IOL_R77C.INFF to R74C124B.M0     

Report:    0.913ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[27] meets
           2.500ns delay constraint by 1.587ns

           Delays             Connection(s)
           0.913ns    IOL_R71A.INFF to R74C123C.M1     

Report:    0.913ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[0] meets
           2.500ns delay constraint by 1.587ns

           Delays             Connection(s)
           0.913ns    IOL_R65C.INFF to R63C124D.M0     

Report:    0.913ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[8] meets
           2.500ns delay constraint by 1.587ns

           Delays             Connection(s)
           0.913ns    IOL_R53C.INFF to R51C124B.M0     

Report:    0.875ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[1] meets
           2.500ns delay constraint by 1.625ns

           Delays             Connection(s)
           0.875ns    IOL_R59A.INFF to R63C124D.M1     

Report:    0.743ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[29] meets
           2.500ns delay constraint by 1.757ns

           Delays             Connection(s)
           0.743ns    IOL_R71D.INFF to R74C123B.M1     

Report:    0.721ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddrin[25] meets
           2.500ns delay constraint by 1.779ns

           Delays             Connection(s)
           0.721ns    IOL_R74B.INFF to R74C124C.M1     

Report:    1.093ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.809ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[14] meets
           4.500ns delay constraint by 2.691ns

           Delays             Connection(s)
           1.809ns      R71C123C.Q0 to RDQS53.DYNDELAY6

Report:    1.700ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[15] meets
           4.500ns delay constraint by 2.800ns

           Delays             Connection(s)
           1.700ns      R71C123C.Q1 to RDQS53.DYNDELAY7

Report:    1.500ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[12] meets
           4.500ns delay constraint by 3.000ns

           Delays             Connection(s)
           1.500ns      R67C124A.Q0 to RDQS53.DYNDELAY4

Report:    1.424ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[4] meets
           4.500ns delay constraint by 3.076ns

           Delays             Connection(s)
           1.424ns      R78C121B.Q0 to RDQS65.DYNDELAY4

Report:    1.424ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[5] meets
           4.500ns delay constraint by 3.076ns

           Delays             Connection(s)
           1.424ns      R78C121B.Q1 to RDQS65.DYNDELAY5

Report:    1.284ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[7] meets
           4.500ns delay constraint by 3.216ns

           Delays             Connection(s)
           1.284ns      R78C122D.Q1 to RDQS65.DYNDELAY7

Report:    1.284ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[6] meets
           4.500ns delay constraint by 3.216ns

           Delays             Connection(s)
           1.284ns      R78C122D.Q0 to RDQS65.DYNDELAY6

Report:    1.191ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[13] meets
           4.500ns delay constraint by 3.309ns

           Delays             Connection(s)
           1.191ns      R67C124A.Q1 to RDQS53.DYNDELAY5

Report:    1.187ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[3] meets
           4.500ns delay constraint by 3.313ns

           Delays             Connection(s)
           1.187ns      R77C124D.Q1 to RDQS65.DYNDELAY3

Report:    1.132ns delay on u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wl_dyndelay[10] meets
           4.500ns delay constraint by 3.368ns

           Delays             Connection(s)
           1.132ns      R59C124A.Q0 to RDQS53.DYNDELAY2

Report:    1.809ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_17"></A>Internal Preference: Timing Rule Check
            40 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -16.117ns to -0.171ns

   Max skew of -0.586ns meets timing requirement of -0.171ns by 0.415ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R65A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS65.ECLK to    RDQS65.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS65.DQSW to  IOL_R65A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    5.126   (28.6% logic, 71.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.784ns meets timing requirement of -16.117ns by 15.333ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R65A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS65.ECLK to    RDQS65.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS65.DQSW to  IOL_R65A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    5.506   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[1]_MGIOL meets ECLK to DQSW skew range from -16.117ns to -0.171ns

   Max skew of -0.586ns meets timing requirement of -0.171ns by 0.415ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R53A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS53.ECLK to    RDQS53.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS53.DQSW to  IOL_R53A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    5.126   (28.6% logic, 71.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.784ns meets timing requirement of -16.117ns by 15.333ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R53A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS53.ECLK to    RDQS53.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS53.DQSW to  IOL_R53A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    5.506   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[2]_MGIOL meets ECLK to DQSW skew range from -16.117ns to -0.171ns

   Max skew of -0.586ns meets timing requirement of -0.171ns by 0.415ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R89A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw)
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS89.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS89.ECLK to    RDQS89.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS89.DQSW to  IOL_R89A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw
                  --------
                    5.126   (28.6% logic, 71.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.784ns meets timing requirement of -16.117ns by 15.333ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R89A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw)
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS89.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS89.ECLK to    RDQS89.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS89.DQSW to  IOL_R89A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw
                  --------
                    5.506   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[3]_MGIOL meets ECLK to DQSW skew range from -16.117ns to -0.171ns

   Max skew of -0.586ns meets timing requirement of -0.171ns by 0.415ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R77A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw)
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS77.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS77.ECLK to    RDQS77.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS77.DQSW to  IOL_R77A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw
                  --------
                    5.126   (28.6% logic, 71.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.784ns meets timing requirement of -16.117ns by 15.333ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R77A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw)
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS77.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS77.ECLK to    RDQS77.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf
ROUTE         1     0.685    RDQS77.DQSW to  IOL_R77A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw
                  --------
                    5.506   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[0]_MGIOL meets ECLK to DQSW270 skew range from -16.107ns to -0.153ns

   Max skew of -2.442ns meets timing requirement of -0.153ns by 2.289ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R65C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS65.ECLK to RDQS65.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS65.DQSW270 to *_R65C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    6.982   (47.6% logic, 52.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.640ns meets timing requirement of -16.107ns by 13.467ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R65C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS65.ECLK to RDQS65.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS65.DQSW270 to *_R65C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    7.362   (45.4% logic, 54.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[10]_MGIOL meets ECLK to DQSW270 skew range from -16.107ns to -0.153ns

   Max skew of -2.442ns meets timing requirement of -0.153ns by 2.289ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R50C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    6.982   (47.6% logic, 52.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.640ns meets timing requirement of -16.107ns by 13.467ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R50C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    7.362   (45.4% logic, 54.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[11]_MGIOL meets ECLK to DQSW270 skew range from -16.107ns to -0.153ns

   Max skew of -2.442ns meets timing requirement of -0.153ns by 2.289ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R50A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50A.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    6.982   (47.6% logic, 52.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.640ns meets timing requirement of -16.107ns by 13.467ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R50A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50A.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    7.362   (45.4% logic, 54.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[12]_MGIOL meets ECLK to DQSW270 skew range from -16.107ns to -0.153ns

   Max skew of -2.442ns meets timing requirement of -0.153ns by 2.289ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R50B.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50B.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    6.982   (47.6% logic, 52.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.640ns meets timing requirement of -16.107ns by 13.467ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R50B.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50B.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    7.362   (45.4% logic, 54.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[13]_MGIOL meets ECLK to DQSW270 skew range from -16.107ns to -0.153ns

   Max skew of -2.442ns meets timing requirement of -0.153ns by 2.289ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R47D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R47D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    6.982   (47.6% logic, 52.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.640ns meets timing requirement of -16.107ns by 13.467ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R47D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R47D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    7.362   (45.4% logic, 54.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[14]_MGIOL meets ECLK to DQSW270 skew range from -16.107ns to -0.153ns

   Max skew of -2.442ns meets timing requirement of -0.153ns by 2.289ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to  IOL_R50D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.540   (32.2% logic, 67.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.464        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.099      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.373  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    6.982   (47.6% logic, 52.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.024  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.024   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.640ns meets timing requirement of -16.107ns by 13.467ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.505 *NC0_BK3.ECLKO to  IOL_R50D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    4.722   (31.4% logic, 68.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.484        A18.PAD to      A18.PADDI clk_in
ROUTE         1     2.329      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.404  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.604 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.856    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.685 RDQS53.DQSW270 to *_R50D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    7.362   (45.4% logic, 54.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.275  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    2.275   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_18"></A>Internal Preference: FREQUENCY NET "sclk" 62.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[6]  (to sclk +)

   Delay:               8.732ns  (12.8% logic, 87.2% route), 5 logic levels.

 Constraint Details:

      8.732ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.478ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.151    R74C111A.F1 to    R88C104C.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C104C.A0 to    R88C104C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532
ROUTE         1     0.000    R88C104C.F0 to   R88C104C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[6] (to sclk)
                  --------
                    8.732   (12.8% logic, 87.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C104C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[7]  (to sclk +)

   Delay:               8.732ns  (12.8% logic, 87.2% route), 5 logic levels.

 Constraint Details:

      8.732ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.478ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.151    R74C111A.F1 to    R88C104C.A1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C104C.A1 to    R88C104C.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532
ROUTE         1     0.000    R88C104C.F1 to   R88C104C.DI1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[7] (to sclk)
                  --------
                    8.732   (12.8% logic, 87.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2532:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C104C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[14]  (to sclk +)

   Delay:               8.732ns  (12.8% logic, 87.2% route), 5 logic levels.

 Constraint Details:

      8.732ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2536 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.478ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2536:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.151    R74C111A.F1 to    R88C105D.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C105D.A0 to    R88C105D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2536
ROUTE         1     0.000    R88C105D.F0 to   R88C105D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[14] (to sclk)
                  --------
                    8.732   (12.8% logic, 87.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C105D.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[10]  (to sclk +)

   Delay:               8.666ns  (12.9% logic, 87.1% route), 5 logic levels.

 Constraint Details:

      8.666ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.544ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.085    R74C111A.F1 to    R88C107C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C107C.D0 to    R88C107C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534
ROUTE         1     0.000    R88C107C.F0 to   R88C107C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[10] (to sclk)
                  --------
                    8.666   (12.9% logic, 87.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C107C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[12]  (to sclk +)

   Delay:               8.666ns  (12.9% logic, 87.1% route), 5 logic levels.

 Constraint Details:

      8.666ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.544ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.085    R74C111A.F1 to    R88C106D.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C106D.D0 to    R88C106D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535
ROUTE         1     0.000    R88C106D.F0 to   R88C106D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[12] (to sclk)
                  --------
                    8.666   (12.9% logic, 87.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C106D.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[13]  (to sclk +)

   Delay:               8.666ns  (12.9% logic, 87.1% route), 5 logic levels.

 Constraint Details:

      8.666ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.544ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.085    R74C111A.F1 to    R88C106D.D1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C106D.D1 to    R88C106D.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535
ROUTE         1     0.000    R88C106D.F1 to   R88C106D.DI1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[13] (to sclk)
                  --------
                    8.666   (12.9% logic, 87.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C106D.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[11]  (to sclk +)

   Delay:               8.666ns  (12.9% logic, 87.1% route), 5 logic levels.

 Constraint Details:

      8.666ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.544ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.085    R74C111A.F1 to    R88C107C.D1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C107C.D1 to    R88C107C.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534
ROUTE         1     0.000    R88C107C.F1 to   R88C107C.DI1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[11] (to sclk)
                  --------
                    8.666   (12.9% logic, 87.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C107C.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[8]  (to sclk +)

   Delay:               8.586ns  (13.0% logic, 87.0% route), 5 logic levels.

 Constraint Details:

      8.586ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.624ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.005    R74C111A.F1 to    R88C103A.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C103A.C0 to    R88C103A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533
ROUTE         1     0.000    R88C103A.F0 to   R88C103A.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[8] (to sclk)
                  --------
                    8.586   (13.0% logic, 87.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_db[9]  (to sclk +)

   Delay:               8.586ns  (13.0% logic, 87.0% route), 5 logic levels.

 Constraint Details:

      8.586ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.624ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     2.005    R74C111A.F1 to    R88C103A.C1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R88C103A.C1 to    R88C103A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533
ROUTE         1     0.000    R88C103A.F1 to   R88C103A.DI1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_addr_da1[9] (to sclk)
                  --------
                    8.586   (13.0% logic, 87.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R88C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_act  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr_odt_db[0]  (to sclk +)

   Delay:               8.554ns  (15.1% logic, 84.9% route), 6 logic levels.

 Constraint Details:

      8.554ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2548 meets
     16.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 16.210ns) by 7.656ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395   R83C103A.CLK to    R83C103A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307 (from sclk)
ROUTE        19     3.009    R83C103A.Q0 to     R63C97A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/wl_act
CTOF_DEL    ---     0.180     R63C97A.D0 to     R63C97A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/SLICE_4171
ROUTE         7     1.371     R63C97A.F0 to    R68C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/dfi_cs_n[0]
CTOF_DEL    ---     0.180    R68C111B.B1 to    R68C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2642
ROUTE         3     1.086    R68C111B.F1 to    R74C111A.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/un3_ddr_wr_lat_odd_i
CTOF_DEL    ---     0.180    R74C111A.B1 to    R74C111A.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2552
ROUTE        23     0.800    R74C111A.F1 to    R77C111B.B1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0.ddr_odd_1
CTOF_DEL    ---     0.180    R77C111B.B1 to    R77C111B.F1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2550
ROUTE         3     0.993    R77C111B.F1 to    R71C111B.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/un1_ddr_odd_r
CTOF_DEL    ---     0.180    R71C111B.B0 to    R71C111B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2548
ROUTE         1     0.000    R71C111B.F0 to   R71C111B.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/ddr3_odt_db[0] (to sclk)
                  --------
                    8.554   (15.1% logic, 84.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_4307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R83C103A.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_addr_cmd_blk/SLICE_2548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.839 *KDIV_R0.CDIVX to   R71C111B.CLK sclk
                  --------
                    1.839   (0.0% logic, 100.0% route), 0 logic levels.

Report:  117.343MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_int_clk" 2.400000   |             |             |
MHz ;                                   |    2.400 MHz|  348.432 MHz|   3  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3_sdram_mem_top/inst1_inst/U1_cloc|             |             |
king/clk_in_c" 125.000000 MHz ;         |  125.000 MHz|  349.773 MHz|   3  
                                        |             |             |
FREQUENCY PORT "clk_in" 125.000000 MHz  |             |             |
;                                       |  125.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "sclk*" 200.000000 MHz    |             |             |
PAR_ADJ 40.000000 ;                     |  200.000 MHz|  271.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "*clkop*" 400.000000 MHz  |             |             |
PAR_ADJ 80.000000 ;                     |  400.000 MHz|  400.000 MHz|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/ddr3_read_data_out[|             |             |
*]" 4.500000 ns ;                       |     4.500 ns|     1.696 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/datavalid_o[*]"    |             |             |
4.400000 ns ;                           |     4.400 ns|     1.828 ns|   0  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |  222.222 MHz|  365.631 MHz|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |  222.222 MHz|  290.444 MHz|   2  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/burstdet[*]"       |             |             |
4.500000 ns ;                           |     4.500 ns|     2.151 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_rdclksel[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     2.142 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_dqs_read[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     2.032 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/dqsbufd_pause"     |             |             |
4.500000 ns ;                           |     4.500 ns|     2.769 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/ddrin[*]" 2.500000 |             |             |
ns ;                                    |     2.500 ns|     1.093 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/wl_dyndelay[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     1.809 ns|   0  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "sclk" 62.500000 MHz ;    |   62.500 MHz|  117.343 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 58 clocks:

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 536
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 2479
   Covered under: FREQUENCY NET "sclk" 62.500000 MHz ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "sclk*" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: fpga_int_clk   Source: oscg_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: fpga_int_clk   Source: oscg_inst.OSC   Loads: 10
   Covered under: FREQUENCY NET "fpga_int_clk" 2.400000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 32315 paths, 238 nets, and 32655 connections (97.36% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.1.119</big></U></B>
Fri Jul 14 14:27:09 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o cu_ddr3_test_impl1.twr -gui -msgset C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/promote.xml cu_ddr3_test_impl1.ncd cu_ddr3_test_impl1.prf 
Design file:     cu_ddr3_test_impl1.ncd
Preference file: cu_ddr3_test_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "fpga_int_clk" 2.400000 MHz (0 errors)</A></LI>            296 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c" 125.000000 MHz (0 errors)</A></LI>            203 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY PORT "clk_in" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "sclk*" 200.000000 MHz PAR_ADJ 40.000000 (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "*clkop*" 400.000000 MHz PAR_ADJ 80.000000 (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_6' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "sclk*" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_7' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            64 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            8 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_9' Target='right'>FREQUENCY NET "sclk" 62.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_10' Target='right'>Timing Rule Check(0 errors)</A></LI>            40 items scored, 0 timing errors detected.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "fpga_int_clk" 2.400000 MHz ;
            296 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[4]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[4]  (to fpga_int_clk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_390 to SLICE_390 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_390 to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C121C.CLK to    R66C121C.Q1 SLICE_390 (from fpga_int_clk)
ROUTE         2     0.156    R66C121C.Q1 to    R66C121C.A1 rst_n_cntr[4]
CTOF_DEL    ---     0.076    R66C121C.A1 to    R66C121C.F1 SLICE_390
ROUTE         1     0.000    R66C121C.F1 to   R66C121C.DI1 rst_n_cntr_s[4] (to fpga_int_clk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121C.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[6]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[6]  (to fpga_int_clk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_391 to SLICE_391 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_391 to SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C121D.CLK to    R66C121D.Q1 SLICE_391 (from fpga_int_clk)
ROUTE         2     0.156    R66C121D.Q1 to    R66C121D.A1 rst_n_cntr[6]
CTOF_DEL    ---     0.076    R66C121D.A1 to    R66C121D.F1 SLICE_391
ROUTE         1     0.000    R66C121D.F1 to   R66C121D.DI1 rst_n_cntr_s[6] (to fpga_int_clk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121D.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121D.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[12]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[12]  (to fpga_int_clk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_394 to SLICE_394 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_394 to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C122C.CLK to    R66C122C.Q1 SLICE_394 (from fpga_int_clk)
ROUTE         2     0.156    R66C122C.Q1 to    R66C122C.A1 rst_n_cntr[12]
CTOF_DEL    ---     0.076    R66C122C.A1 to    R66C122C.F1 SLICE_394
ROUTE         1     0.000    R66C122C.F1 to   R66C122C.DI1 rst_n_cntr_s[12] (to fpga_int_clk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122C.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122C.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[14]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[14]  (to fpga_int_clk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_395 to SLICE_395 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_395 to SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C122D.CLK to    R66C122D.Q1 SLICE_395 (from fpga_int_clk)
ROUTE         2     0.156    R66C122D.Q1 to    R66C122D.A1 rst_n_cntr[14]
CTOF_DEL    ---     0.076    R66C122D.A1 to    R66C122D.F1 SLICE_395
ROUTE         1     0.000    R66C122D.F1 to   R66C122D.DI1 rst_n_cntr_s[14] (to fpga_int_clk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122D.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_395:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122D.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[0]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[0]  (to fpga_int_clk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_388 to SLICE_388 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_388 to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C121A.CLK to    R66C121A.Q1 SLICE_388 (from fpga_int_clk)
ROUTE         2     0.162    R66C121A.Q1 to    R66C121A.B1 rst_n_cntr[0]
CTOF_DEL    ---     0.076    R66C121A.B1 to    R66C121A.F1 SLICE_388
ROUTE         1     0.000    R66C121A.F1 to   R66C121A.DI1 rst_n_cntr_s[0] (to fpga_int_clk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121A.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121A.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[2]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[2]  (to fpga_int_clk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_389 to SLICE_389 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_389 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C121B.CLK to    R66C121B.Q1 SLICE_389 (from fpga_int_clk)
ROUTE         2     0.162    R66C121B.Q1 to    R66C121B.B1 rst_n_cntr[2]
CTOF_DEL    ---     0.076    R66C121B.B1 to    R66C121B.F1 SLICE_389
ROUTE         1     0.000    R66C121B.F1 to   R66C121B.DI1 rst_n_cntr_s[2] (to fpga_int_clk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121B.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121B.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[8]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[8]  (to fpga_int_clk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_392 to SLICE_392 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_392 to SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C122A.CLK to    R66C122A.Q1 SLICE_392 (from fpga_int_clk)
ROUTE         2     0.162    R66C122A.Q1 to    R66C122A.B1 rst_n_cntr[8]
CTOF_DEL    ---     0.076    R66C122A.B1 to    R66C122A.F1 SLICE_392
ROUTE         1     0.000    R66C122A.F1 to   R66C122A.DI1 rst_n_cntr_s[8] (to fpga_int_clk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122A.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122A.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[10]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[10]  (to fpga_int_clk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_393 to SLICE_393 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_393 to SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R66C122B.CLK to    R66C122B.Q1 SLICE_393 (from fpga_int_clk)
ROUTE         2     0.162    R66C122B.Q1 to    R66C122B.B1 rst_n_cntr[10]
CTOF_DEL    ---     0.076    R66C122B.B1 to    R66C122B.F1 SLICE_393
ROUTE         1     0.000    R66C122B.F1 to   R66C122B.DI1 rst_n_cntr_s[10] (to fpga_int_clk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122B.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C122B.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[15]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[15]  (to fpga_int_clk +)

   Delay:               0.468ns  (51.3% logic, 48.7% route), 2 logic levels.

 Constraint Details:

      0.468ns physical path delay SLICE_0 to SLICE_0 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.349ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R66C123A.CLK to    R66C123A.Q0 SLICE_0 (from fpga_int_clk)
ROUTE         2     0.228    R66C123A.Q0 to    R66C123A.B0 rst_n_cntr[15]
CTOF_DEL    ---     0.076    R66C123A.B0 to    R66C123A.F0 SLICE_0
ROUTE         1     0.000    R66C123A.F0 to   R66C123A.DI0 rst_n_cntr_s[15] (to fpga_int_clk)
                  --------
                    0.468   (51.3% logic, 48.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C123A.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C123A.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              rst_n_cntr[1]  (from fpga_int_clk +)
   Destination:    FF         Data in        rst_n_cntr[1]  (to fpga_int_clk +)

   Delay:               0.468ns  (51.3% logic, 48.7% route), 2 logic levels.

 Constraint Details:

      0.468ns physical path delay SLICE_389 to SLICE_389 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.349ns

 Physical Path Details:

      Data path SLICE_389 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R66C121B.CLK to    R66C121B.Q0 SLICE_389 (from fpga_int_clk)
ROUTE         2     0.228    R66C121B.Q0 to    R66C121B.B0 rst_n_cntr[1]
CTOF_DEL    ---     0.076    R66C121B.B0 to    R66C121B.F0 SLICE_389
ROUTE         1     0.000    R66C121B.F0 to   R66C121B.DI0 rst_n_cntr_s[1] (to fpga_int_clk)
                  --------
                    0.468   (51.3% logic, 48.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path oscg_inst to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121B.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path oscg_inst to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.892        OSC.OSC to   R66C121B.CLK fpga_int_clk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c" 125.000000 MHz ;
            203 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/lock_d1  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/lock_d2  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R92C115A.CLK to    R92C115A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         1     0.129    R92C115A.Q0 to    R92C115A.M1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/lock_d1 (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R92C115A.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_1684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R92C115A.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[0]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R91C115B.CLK to    R91C115B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        12     0.060    R91C115B.Q0 to    R91C115B.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/count[0]
CTOF_DEL    ---     0.076    R91C115B.D0 to    R91C115B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679
ROUTE         1     0.000    R91C115B.F0 to   R91C115B.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_17_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R91C115B.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1679:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R91C115B.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R90C115D.CLK to    R90C115D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        12     0.072    R90C115D.Q0 to    R90C115D.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/mem_sync_pause
CTOF_DEL    ---     0.076    R90C115D.C0 to    R90C115D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688
ROUTE         1     0.000    R90C115D.F0 to   R90C115D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/ns_memsync[2] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R90C115D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R90C115D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R89C114D.CLK to    R89C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         7     0.072    R89C114D.Q0 to    R89C114D.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.076    R89C114D.C0 to    R89C114D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681
ROUTE         1     0.000    R89C114D.F0 to   R89C114D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/ns_memsync[3] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[0]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R89C115C.CLK to    R89C115C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         9     0.072    R89C115C.Q0 to    R89C115C.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[0]
CTOF_DEL    ---     0.076    R89C115C.C0 to    R89C115C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682
ROUTE         1     0.000    R89C115C.F0 to   R89C115C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.381ns  (63.0% logic, 37.0% route), 2 logic levels.

 Constraint Details:

      0.381ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.262ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R89C115B.CLK to    R89C115B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         8     0.141    R89C115B.Q0 to    R89C114D.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/stop
CTOF_DEL    ---     0.076    R89C114D.D0 to    R89C114D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681
ROUTE         1     0.000    R89C114D.F0 to   R89C114D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/ns_memsync[3] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.381   (63.0% logic, 37.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C115B.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.384ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.265ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R89C114C.CLK to    R89C114C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         7     0.144    R89C114C.Q0 to    R89C114C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/uddcntln_sync
CTOF_DEL    ---     0.076    R89C114C.D0 to    R89C114C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692
ROUTE         1     0.000    R89C114C.F0 to   R89C114C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_318_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.384   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C114C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1692:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C114C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.389ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.270ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R89C115B.CLK to    R89C115B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         8     0.149    R89C115B.Q0 to    R90C115C.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/stop
CTOF_DEL    ---     0.076    R90C115C.C0 to    R90C115C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687
ROUTE         1     0.000    R90C115C.F0 to   R90C115C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/ns_memsync[5] (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.389   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C115B.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R90C115C.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.395ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R89C114D.CLK to    R89C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         7     0.155    R89C114D.Q0 to    R89C115B.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.076    R89C115B.C0 to    R89C115B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690
ROUTE         1     0.000    R89C115B.F0 to   R89C115B.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_322_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.395   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C114D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1690:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C115B.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)

   Delay:               0.415ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.296ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R90C115D.CLK to    R90C115D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        12     0.153    R90C115D.Q0 to    R89C115A.C1 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/mem_sync_pause
CTOOFX_DEL  ---     0.098    R89C115A.C1 to  R89C115A.OFX0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683
ROUTE         1     0.000  R89C115A.OFX0 to   R89C115A.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/N_289_i (to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
                  --------
                    0.415   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R90C115D.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1683:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.892  PLL_BR0.CLKOS to   R89C115A.CLK u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "clk_in" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "sclk*" 200.000000 MHz PAR_ADJ 40.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "*clkop*" 400.000000 MHz PAR_ADJ 80.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3_sdram_mem_top/inst1_inst/eclk +)

   Delay:               1.990ns  (12.1% logic, 87.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194   R89C114D.CLK to    R89C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1681 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         7     0.274    R89C114D.Q0 to    R89C116A.C0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.089    R89C116A.C0 to    R89C116A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4385
ROUTE        70     1.984    R89C116A.F0 to  CLKDIV_R0.RST u_ddr3_sdram_mem_top/inst1_inst/ddr_rst (to u_ddr3_sdram_mem_top/inst1_inst/eclk)
                  --------
                    2.541   (11.1% logic, 88.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/dll_rst  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3_sdram_mem_top/inst1_inst/eclk +)

   Delay:               2.250ns  (10.7% logic, 89.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194   R91C120B.CLK to    R91C120B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1686 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE         2     0.533    R91C120B.Q0 to    R89C116A.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/dll_rst
CTOF_DEL    ---     0.089    R89C116A.B0 to    R89C116A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_4385
ROUTE        70     1.984    R89C116A.F0 to  CLKDIV_R0.RST u_ddr3_sdram_mem_top/inst1_inst/ddr_rst (to u_ddr3_sdram_mem_top/inst1_inst/eclk)
                  --------
                    2.800   (10.1% logic, 89.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "sclk*" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clocking_good  (to sclk +)

   Delay:               0.464ns  (51.7% logic, 48.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194   R91C114D.CLK to    R91C114D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1689 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        11     0.297    R91C114D.Q0 to    R92C115D.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/ready
CTOF_DEL    ---     0.089    R92C115D.D0 to    R92C115D.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/SLICE_512
ROUTE         1     0.000    R92C115D.F0 to   R92C115D.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clocking_good_2 (to sclk)
                  --------
                    0.580   (48.8% logic, 51.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsbufd_pause  (to sclk +)

   Delay:               0.745ns  (32.2% logic, 67.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194   R90C115D.CLK to    R90C115D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_mem_sync/SLICE_1688 (from u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos)
ROUTE        12     0.655    R90C115D.Q0 to    R89C109C.A0 u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/mem_sync_pause
CTOF_DEL    ---     0.089    R89C109C.A0 to    R89C109C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2559
ROUTE         1     0.000    R89C109C.F0 to   R89C109C.DI0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to sclk)
                  --------
                    0.938   (30.2% logic, 69.8% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r22  (to sclk +)

   Delay:               0.420ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.420ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[8]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.442ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C119B.CLK to    R56C119B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.257    R56C119B.Q1 to *_R53C.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to sclk)
                  --------
                    0.420   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R53C.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r22  (to sclk +)

   Delay:               0.492ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.492ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[8]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.514ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C119B.CLK to    R56C119B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.329    R56C119B.Q1 to *_R53C.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to sclk)
                  --------
                    0.492   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R53C.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.534ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r5  (to sclk +)

   Delay:               0.512ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      0.512ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[10]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.534ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[10]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C119B.CLK to    R56C119B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.349    R56C119B.Q1 to *_R50C.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to sclk)
                  --------
                    0.512   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[10]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R50C.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.534ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r11  (to sclk +)

   Delay:               0.512ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      0.512ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[14]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.534ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C119B.CLK to    R56C119B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.349    R56C119B.Q1 to *_R50D.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to sclk)
                  --------
                    0.512   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R50D.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.575ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r26  (to sclk +)

   Delay:               0.553ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.553ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[3]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.575ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R56C119B.CLK to    R56C119B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.389    R56C119B.Q0 to *_R59C.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to sclk)
                  --------
                    0.553   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R59C.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r8  (to sclk +)

   Delay:               0.557ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.557ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[6]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.579ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R56C119B.CLK to    R56C119B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.393    R56C119B.Q0 to *_R62D.TSDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to sclk)
                  --------
                    0.557   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R62D.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r15  (to sclk +)

   Delay:               0.557ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.557ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[7]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.579ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R56C119B.CLK to    R56C119B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.393    R56C119B.Q0 to *_R59B.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to sclk)
                  --------
                    0.557   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R59B.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r13  (to sclk +)

   Delay:               0.557ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.557ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[1]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.579ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R56C119B.CLK to    R56C119B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.393    R56C119B.Q0 to *_R59A.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to sclk)
                  --------
                    0.557   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R59A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r18  (to sclk +)

   Delay:               0.557ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.557ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[2]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.579ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R56C119B.CLK to    R56C119B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.393    R56C119B.Q0 to *_R62A.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to sclk)
                  --------
                    0.557   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R62A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r0  (to sclk +)

   Delay:               0.557ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.557ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[5]_MGIOL meets
     -0.066ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling -0.022ns) by 0.579ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R56C119B.CLK to    R56C119B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519 (from sclk)
ROUTE        16     0.393    R56C119B.Q0 to *_R62B.TSDATA0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to sclk)
                  --------
                    0.557   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R56C119B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R62B.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.420ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               0.732ns  (32.7% logic, 67.3% route), 2 logic levels.

 Constraint Details:

      0.732ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 0.706ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R53C117A.CLK to    R53C117A.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     0.332    R53C117A.Q1 to    R53C124C.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.076    R53C124C.B0 to    R53C124C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4292
ROUTE         1     0.161    R53C124C.F0 to *_R53A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    0.732   (32.7% logic, 67.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R53A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.869ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               0.895ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.895ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 0.869ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R53C117A.CLK to    R53C117A.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     0.332    R53C117A.Q1 to    R53C121A.B0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.076    R53C121A.B0 to    R53C121A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_4289
ROUTE         1     0.324    R53C121A.F0 to *_R53A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    0.895   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R53A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.060ns  (22.6% logic, 77.4% route), 2 logic levels.

 Constraint Details:

      1.060ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 1.034ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R53C117A.CLK to    R53C117A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     0.589    R53C117A.Q0 to    R65C123C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.076    R65C123C.D0 to    R65C123C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_4304
ROUTE         1     0.231    R65C123C.F0 to *_R65A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    1.060   (22.6% logic, 77.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R65A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[3]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.139ns  (21.0% logic, 79.0% route), 2 logic levels.

 Constraint Details:

      1.139ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 1.113ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R57C117B.CLK to    R57C117B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     0.659    R57C117B.Q1 to    R76C123C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[3]
CTOF_DEL    ---     0.076    R76C123C.D0 to    R76C123C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/SLICE_4293
ROUTE         1     0.241    R76C123C.F0 to *_R77A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    1.139   (21.0% logic, 79.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R77A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.160ns  (20.7% logic, 79.3% route), 2 logic levels.

 Constraint Details:

      1.160ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 1.134ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R53C117A.CLK to    R53C117A.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320 (from sclk)
ROUTE         2     0.607    R53C117A.Q0 to    R63C123A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.076    R63C123A.D0 to    R63C123A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_4301
ROUTE         1     0.313    R63C123A.F0 to *_R65A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    1.160   (20.7% logic, 79.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R53C117A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R65A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[3]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.222ns  (19.6% logic, 80.4% route), 2 logic levels.

 Constraint Details:

      1.222ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 1.196ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R57C117B.CLK to    R57C117B.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     0.741    R57C117B.Q1 to    R76C124C.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[3]
CTOF_DEL    ---     0.076    R76C124C.D0 to    R76C124C.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/SLICE_4296
ROUTE         1     0.242    R76C124C.F0 to *_R77A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    1.222   (19.6% logic, 80.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R77A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.303ns  (18.4% logic, 81.6% route), 2 logic levels.

 Constraint Details:

      1.303ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 1.277ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R57C117B.CLK to    R57C117B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     0.596    R57C117B.Q0 to    R75C123B.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[2]
CTOF_DEL    ---     0.076    R75C123B.D0 to    R75C123B.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/SLICE_4300
ROUTE         1     0.467    R75C123B.F0 to *_R89A.TXDATA3 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/ddr3_dqsout_db1a (to sclk)
                  --------
                    1.303   (18.4% logic, 81.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R89A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/U1_ODDRX2DQSB  (to sclk +)

   Delay:               1.542ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

      1.542ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.044ns skew requirement (totaling 0.026ns) by 1.516ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R57C117B.CLK to    R57C117B.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321 (from sclk)
ROUTE         2     0.658    R57C117B.Q0 to    R72C122A.D0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/ddr3_dqsout_in[2]
CTOF_DEL    ---     0.076    R72C122A.D0 to    R72C122A.F0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/SLICE_4297
ROUTE         1     0.644    R72C122A.F0 to *_R89A.TXDATA1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/ddr3_dqsout_db0a_int (to sclk)
                  --------
                    1.542   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_wr_path/SLICE_2321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R57C117B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.756 *KDIV_R0.CDIVX to   IOL_R89A.CLK sclk
                  --------
                    0.756   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.732ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: FREQUENCY NET "sclk" 62.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/dyndel_out[5]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel[29]  (to sclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2935 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2848 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2935 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2848:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R78C123D.CLK to    R78C123D.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2935 (from sclk)
ROUTE         1     0.129    R78C123D.Q1 to    R78C123B.M1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel_int[29] (to sclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2935:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C123D.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2848:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C123B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d[1]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d1[1]  (to sclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2104 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R65C87D.CLK to     R65C87D.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107 (from sclk)
ROUTE         1     0.129     R65C87D.Q1 to     R65C87B.M1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d[1] (to sclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R65C87D.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R65C87B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/cal_bc4_r5[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/u2[0].gen_data/cal_bc4_d1[0]  (to sclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2289 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_2736 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2289 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_2736:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R77C120C.CLK to    R77C120C.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2289 (from sclk)
ROUTE         1     0.129    R77C120C.Q1 to    R77C120A.M0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/cal_bc4_r5 (to sclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R77C120C.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/u2[0].gen_data/SLICE_2736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R77C120A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/cal_bc4_r3[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/cal_bc4_r4[0]  (to sclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R78C120A.CLK to    R78C120A.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293 (from sclk)
ROUTE         1     0.129    R78C120A.Q1 to    R78C120A.M0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/cal_bc4_r3_Q[0] (to sclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C120A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/SLICE_2293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C120A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/dyndel_out[3]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel[27]  (to sclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2847 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2847:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R78C124C.CLK to    R78C124C.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934 (from sclk)
ROUTE         1     0.129    R78C124C.Q1 to    R78C124D.M1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel_int[27] (to sclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C124C.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2847:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C124D.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/dyndel_out[7]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel[31]  (to sclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2936 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2849 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2936 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R78C122C.CLK to    R78C122C.Q1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2936 (from sclk)
ROUTE         1     0.129    R78C122C.Q1 to    R78C122A.M1 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel_int[31] (to sclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2936:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C122C.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C122A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d[4]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d1[4]  (to sclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2109 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2106 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2109 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C88C.CLK to     R66C88C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2109 (from sclk)
ROUTE         1     0.129     R66C88C.Q0 to     R66C88B.M0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d[4] (to sclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R66C88C.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R66C88B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/capture_reclk[0]  (from sclk +)
   Destination:    FF         Data in        ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/capture_reclk[1]  (to sclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534 to ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534 to ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R66C63A.CLK to     R66C63A.Q0 ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534 (from sclk)
ROUTE         1     0.129     R66C63A.Q0 to     R66C63A.M1 ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/capture_reclk[0] (to sclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R66C63A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to ddr3_test_top_reveal_coretop_instance/ddr3_test_top_la0_inst_0/jtag_int_u/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R66C63A.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/dyndel_out[2]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel[26]  (to sclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2847 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2847:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R78C124C.CLK to    R78C124C.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934 (from sclk)
ROUTE         1     0.129    R78C124C.Q0 to    R78C124D.M0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/wl_dyndel_int[26] (to sclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/genblk1.genblk1.u0[3].store_dyndel/SLICE_2934:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C124C.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/wr_level_0/SLICE_2847:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to   R78C124D.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d[0]  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d1[0]  (to sclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2104 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107 to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R65C87D.CLK to     R65C87D.Q0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107 (from sclk)
ROUTE         1     0.129     R65C87D.Q0 to     R65C87B.M0 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_burst_cnt_d[0] (to sclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R65C87D.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_2104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.712 *KDIV_R0.CDIVX to    R65C87B.CLK sclk
                  --------
                    0.712   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_10"></A>Internal Preference: Timing Rule Check
            40 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -16.053ns to -0.079ns

   Max skew of -0.226ns meets timing requirement of -0.079ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R65A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS65.ECLK to    RDQS65.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS65.DQSW to  IOL_R65A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    2.283   (34.2% logic, 65.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.418ns meets timing requirement of -16.053ns by 15.635ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R65A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS65.ECLK to    RDQS65.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS65.DQSW to  IOL_R65A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    2.578   (32.5% logic, 67.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[1]_MGIOL meets ECLK to DQSW skew range from -16.053ns to -0.079ns

   Max skew of -0.226ns meets timing requirement of -0.079ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R53A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS53.ECLK to    RDQS53.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS53.DQSW to  IOL_R53A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    2.283   (34.2% logic, 65.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.418ns meets timing requirement of -16.053ns by 15.635ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R53A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS53.ECLK to    RDQS53.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS53.DQSW to  IOL_R53A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    2.578   (32.5% logic, 67.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[2]_MGIOL meets ECLK to DQSW skew range from -16.053ns to -0.079ns

   Max skew of -0.226ns meets timing requirement of -0.079ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R89A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw)
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS89.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS89.ECLK to    RDQS89.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS89.DQSW to  IOL_R89A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw
                  --------
                    2.283   (34.2% logic, 65.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.418ns meets timing requirement of -16.053ns by 15.635ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R89A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw)
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS89.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS89.ECLK to    RDQS89.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS89.DQSW to  IOL_R89A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw
                  --------
                    2.578   (32.5% logic, 67.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[3]_MGIOL meets ECLK to DQSW skew range from -16.053ns to -0.079ns

   Max skew of -0.226ns meets timing requirement of -0.079ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R77A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw)
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS77.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS77.ECLK to    RDQS77.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS77.DQSW to  IOL_R77A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw
                  --------
                    2.283   (34.2% logic, 65.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.418ns meets timing requirement of -16.053ns by 15.635ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R77A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw)
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS77.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     0.000    RDQS77.ECLK to    RDQS77.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf
ROUTE         1     0.322    RDQS77.DQSW to  IOL_R77A.DQSW u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw
                  --------
                    2.578   (32.5% logic, 67.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[0]_MGIOL meets ECLK to DQSW270 skew range from -16.049ns to -0.070ns

   Max skew of -2.165ns meets timing requirement of -0.070ns by 2.095ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R65C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS65.ECLK to RDQS65.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS65.DQSW270 to *_R65C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    4.222   (64.4% logic, 35.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.357ns meets timing requirement of -16.049ns by 13.692ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R65C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS65.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS65.ECLK to RDQS65.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS65.DQSW270 to *_R65C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    4.517   (61.5% logic, 38.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[10]_MGIOL meets ECLK to DQSW270 skew range from -16.049ns to -0.070ns

   Max skew of -2.165ns meets timing requirement of -0.070ns by 2.095ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R50C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.222   (64.4% logic, 35.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.357ns meets timing requirement of -16.049ns by 13.692ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R50C.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50C.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.517   (61.5% logic, 38.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[11]_MGIOL meets ECLK to DQSW270 skew range from -16.049ns to -0.070ns

   Max skew of -2.165ns meets timing requirement of -0.070ns by 2.095ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R50A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50A.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.222   (64.4% logic, 35.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.357ns meets timing requirement of -16.049ns by 13.692ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R50A.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50A.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.517   (61.5% logic, 38.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[12]_MGIOL meets ECLK to DQSW270 skew range from -16.049ns to -0.070ns

   Max skew of -2.165ns meets timing requirement of -0.070ns by 2.095ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R50B.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50B.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.222   (64.4% logic, 35.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.357ns meets timing requirement of -16.049ns by 13.692ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R50B.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50B.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.517   (61.5% logic, 38.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[13]_MGIOL meets ECLK to DQSW270 skew range from -16.049ns to -0.070ns

   Max skew of -2.165ns meets timing requirement of -0.070ns by 2.095ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R47D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R47D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.222   (64.4% logic, 35.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.357ns meets timing requirement of -16.049ns by 13.692ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R47D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R47D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.517   (61.5% logic, 38.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[14]_MGIOL meets ECLK to DQSW270 skew range from -16.049ns to -0.070ns

   Max skew of -2.165ns meets timing requirement of -0.070ns by 2.095ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to  IOL_R50D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.057   (37.9% logic, 62.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.780        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.827      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.185  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.222   (64.4% logic, 35.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.792  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.792   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -2.357ns meets timing requirement of -16.049ns by 13.692ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.169 *NC0_BK3.ECLKO to  IOL_R50D.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk (to u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    2.160   (38.8% logic, 61.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.837        A18.PAD to      A18.PADDI clk_in
ROUTE         1     0.955      A18.PADDI to   PLL_BR0.CLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BR0.CLKI to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.199  PLL_BR0.CLKOP to *NC0_BK3.ECLKI u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC0_BK3.ECLKI to *NC0_BK3.ECLKO u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        48     0.265 *NC0_BK3.ECLKO to    RDQS53.ECLK u_ddr3_sdram_mem_top/inst1_inst/eclk
S2DQSW_DEL  ---     1.939    RDQS53.ECLK to RDQS53.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.322 RDQS53.DQSW270 to *_R50D.DQSW270 u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.517   (61.5% logic, 38.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BR0.CLKFB to  PLL_BR0.CLKOP u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.936  PLL_BR0.CLKOP to  PLL_BR0.CLKFB u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fpga_int_clk" 2.400000   |             |             |
MHz ;                                   |     0.000 ns|     0.276 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3_sdram_mem_top/inst1_inst/U1_cloc|             |             |
king/clk_in_c" 125.000000 MHz ;         |     0.000 ns|     0.175 ns|   1  
                                        |             |             |
FREQUENCY PORT "clk_in" 125.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "sclk*" 200.000000 MHz    |             |             |
PAR_ADJ 40.000000 ;                     |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "*clkop*" 400.000000 MHz  |             |             |
PAR_ADJ 80.000000 ;                     |            -|            -|   0  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |     0.000 ns|     0.420 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |     0.000 ns|     0.732 ns|   2  
                                        |             |             |
FREQUENCY NET "sclk" 62.500000 MHz ;    |     0.000 ns|     0.174 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 238 clocks:

Clock Domain: sa5pht/lclk   Source: sa5pht/SLICE_3829.F0   Loads: 8
   No transfer within this clock domain is found

Clock Domain: sa5pht/rdcnt[9]   Source: sa5pht/SLICE_1652.Q0   Loads: 24
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkop   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clk_in_c   Source: clk_in.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsr90[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsr90[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[2]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[3]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[2].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[3].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_inst1/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/eclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 536
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 2479
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "sclk" 62.500000 MHz ;

   Data transfers from:
   Clock Domain: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/clkos   Source: u_ddr3_sdram_mem_top/inst1_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "sclk*" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: fpga_int_clk   Source: oscg_inst.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: fpga_int_clk   Source: oscg_inst.OSC   Loads: 10
   Covered under: FREQUENCY NET "fpga_int_clk" 2.400000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 32315 paths, 17 nets, and 32651 connections (97.35% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
