/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 17:57:38 2015
 *                 Full Compile MD5 Checksum  cac1d82e0ea60ac191e5eb0deb00af85
 *                     (minus title and desc)
 *                 MD5 Checksum               e839fde353a1ae191e2e40126f6846c9
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SCPU_TOP_CTRL_H__
#define BCHP_SCPU_TOP_CTRL_H__

/***************************************************************************
 *SCPU_TOP_CTRL - SCPU Top Control Registers
 ***************************************************************************/
#define BCHP_SCPU_TOP_CTRL_ALT_BOOT_VECTOR       0x00308580 /* [RW] SCPU MIPS RESET VECTOR Register */
#define BCHP_SCPU_TOP_CTRL_SCPU_HOST_IRDY        0x00308584 /* [RW] SCPU to Host Irdy Register */
#define BCHP_SCPU_TOP_CTRL_SCPU_BSP_DDONE        0x00308588 /* [WO] SCPU to BSP DDONE Register */

/***************************************************************************
 *ALT_BOOT_VECTOR - SCPU MIPS RESET VECTOR Register
 ***************************************************************************/
/* SCPU_TOP_CTRL :: ALT_BOOT_VECTOR :: ALT_BOOT_VECTOR [31:20] */
#define BCHP_SCPU_TOP_CTRL_ALT_BOOT_VECTOR_ALT_BOOT_VECTOR_MASK    0xfff00000
#define BCHP_SCPU_TOP_CTRL_ALT_BOOT_VECTOR_ALT_BOOT_VECTOR_SHIFT   20
#define BCHP_SCPU_TOP_CTRL_ALT_BOOT_VECTOR_ALT_BOOT_VECTOR_DEFAULT 0x00000b03

/* SCPU_TOP_CTRL :: ALT_BOOT_VECTOR :: reserved0 [19:00] */
#define BCHP_SCPU_TOP_CTRL_ALT_BOOT_VECTOR_reserved0_MASK          0x000fffff
#define BCHP_SCPU_TOP_CTRL_ALT_BOOT_VECTOR_reserved0_SHIFT         0

/***************************************************************************
 *SCPU_HOST_IRDY - SCPU to Host Irdy Register
 ***************************************************************************/
/* SCPU_TOP_CTRL :: SCPU_HOST_IRDY :: reserved0 [31:01] */
#define BCHP_SCPU_TOP_CTRL_SCPU_HOST_IRDY_reserved0_MASK           0xfffffffe
#define BCHP_SCPU_TOP_CTRL_SCPU_HOST_IRDY_reserved0_SHIFT          1

/* SCPU_TOP_CTRL :: SCPU_HOST_IRDY :: SCPU_HOST_IRDY [00:00] */
#define BCHP_SCPU_TOP_CTRL_SCPU_HOST_IRDY_SCPU_HOST_IRDY_MASK      0x00000001
#define BCHP_SCPU_TOP_CTRL_SCPU_HOST_IRDY_SCPU_HOST_IRDY_SHIFT     0
#define BCHP_SCPU_TOP_CTRL_SCPU_HOST_IRDY_SCPU_HOST_IRDY_DEFAULT   0x00000000

/***************************************************************************
 *SCPU_BSP_DDONE - SCPU to BSP DDONE Register
 ***************************************************************************/
/* SCPU_TOP_CTRL :: SCPU_BSP_DDONE :: reserved0 [31:01] */
#define BCHP_SCPU_TOP_CTRL_SCPU_BSP_DDONE_reserved0_MASK           0xfffffffe
#define BCHP_SCPU_TOP_CTRL_SCPU_BSP_DDONE_reserved0_SHIFT          1

/* SCPU_TOP_CTRL :: SCPU_BSP_DDONE :: SCPU_BSP_DDONE [00:00] */
#define BCHP_SCPU_TOP_CTRL_SCPU_BSP_DDONE_SCPU_BSP_DDONE_MASK      0x00000001
#define BCHP_SCPU_TOP_CTRL_SCPU_BSP_DDONE_SCPU_BSP_DDONE_SHIFT     0
#define BCHP_SCPU_TOP_CTRL_SCPU_BSP_DDONE_SCPU_BSP_DDONE_DEFAULT   0x00000000

#endif /* #ifndef BCHP_SCPU_TOP_CTRL_H__ */

/* End of File */
