Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Aug 10 01:33:42 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 1 -file /home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_54_12_timing.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 src3_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.871ns  (logic 5.217ns (43.950%)  route 6.654ns (56.050%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE                         0.000     0.000 r  src3_reg[40]/C
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[40]/Q
                         net (fo=5, routed)           1.062     1.403    compressor2_1_54_12/compressor_inst/gpc14/src3[4]
    SLICE_X3Y56          LUT5 (Prop_lut5_I0_O)        0.097     1.500 r  compressor2_1_54_12/compressor_inst/gpc14/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.500    compressor2_1_54_12/compressor_inst/gpc14/lut5_prop3_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.799 r  compressor2_1_54_12/compressor_inst/gpc14/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.951     2.750    compressor2_1_54_12/compressor_inst/gpc86/src2[4]
    SLICE_X4Y58          LUT5 (Prop_lut5_I4_O)        0.097     2.847 r  compressor2_1_54_12/compressor_inst/gpc86/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.847    compressor2_1_54_12/compressor_inst/gpc86/lut5_prop3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.146 r  compressor2_1_54_12/compressor_inst/gpc86/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.406     4.552    compressor2_1_54_12/compressor_inst/gpc133/stage2_7[1]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.097     4.649 r  compressor2_1_54_12/compressor_inst/gpc133/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.649    compressor2_1_54_12/compressor_inst/gpc133/lut4_prop0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.952 r  compressor2_1_54_12/compressor_inst/gpc133/carry4_inst0/O[1]
                         net (fo=6, routed)           0.610     5.562    compressor2_1_54_12/compressor_inst/gpc163/stage3_8[1]
    SLICE_X10Y66         LUT4 (Prop_lut4_I2_O)        0.216     5.778 r  compressor2_1_54_12/compressor_inst/gpc163/lut4_prop1/O
                         net (fo=1, routed)           0.000     5.778    compressor2_1_54_12/compressor_inst/gpc163/lut4_prop1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.180 r  compressor2_1_54_12/compressor_inst/gpc163/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.115     7.295    compressor2_1_54_12/rowadder2_1inst/src0[11]
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.097     7.392 r  compressor2_1_54_12/rowadder2_1inst/lut_11_prop/O
                         net (fo=1, routed)           0.000     7.392    compressor2_1_54_12/rowadder2_1inst/prop[11]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.691 r  compressor2_1_54_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     7.691    compressor2_1_54_12/rowadder2_1inst/carryout[11]
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.780 r  compressor2_1_54_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     7.780    compressor2_1_54_12/rowadder2_1inst/carryout[15]
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.939 r  compressor2_1_54_12/rowadder2_1inst/carry4_19_16/O[0]
                         net (fo=1, routed)           1.509     9.449    dst16_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.422    11.871 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.871    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------




