<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/About_Me/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR4/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR5/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR5_DIMM/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR5_DIMM/PMIC/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR5_DIMM/RCD/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR5_DIMM/SPDHub/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR5_DIMM/TS/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/3DS/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/BurstLength/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/CRC/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Commands/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/DFE/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/ECC/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Evolution/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Loopback/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Organization/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/PPR/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Pins/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/PowerModes/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/PrePostInteramble/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Refresh/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/DDR_Features/Training/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/LPDDR4/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/LPDDR5/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/DIMM/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/DLLs/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/LPDDRs/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/Operation/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/Organization/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/RASCASWE/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Memory_Basics/Timings/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/CommandBus/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/DFE/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/ReadGate/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/ReadLatency/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/ReadTraining/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/VrefRead/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/VrefWrite/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/WriteLeveling/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
    <url>
         <loc>https://shingaridavesh.github.io/memoryandarchitecture/Trainings/ZQCalibration/</loc>
         <lastmod>2025-03-03</lastmod>
    </url>
</urlset>