Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Fri Dec  1 23:10:07 2017
| Host         : A205-29 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           20 |
| Yes          | No                    | No                     |              21 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------+---------------------------+------------------+----------------+
|       Clock Signal      |   Enable Signal  |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------+------------------+---------------------------+------------------+----------------+
|  disp_clk/inst/clk_out1 |                  | display/draw_r_reg[2]     |                2 |              5 |
|  disp_clk/inst/clk_out1 | display/vcount_0 | display/vcount[9]_i_1_n_0 |                6 |              9 |
|  disp_clk/inst/clk_out1 |                  | display/vcount_0          |                7 |             10 |
|  disp_clk/inst/clk_out1 |                  |                           |               11 |             21 |
|  disp_clk/inst/clk_out1 | display/E[0]     |                           |               19 |             21 |
|  display/CLK            |                  | ctrBtn_IBUF               |               11 |             21 |
+-------------------------+------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


