{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508259736977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508259736979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 14:02:07 2017 " "Processing started: Tue Oct 17 14:02:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508259736979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259736979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259736979 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip/ALTGXPCIeGen1x1.qip " "Tcl Script File ../ip/ALTGXPCIeGen1x1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip/ALTGXPCIeGen1x1.qip " "set_global_assignment -name QIP_FILE ../ip/ALTGXPCIeGen1x1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1508259737583 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1508259737583 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip/PCIeGen1x1If64.qip " "Tcl Script File ../ip/PCIeGen1x1If64.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip/PCIeGen1x1If64.qip " "set_global_assignment -name QIP_FILE ../ip/PCIeGen1x1If64.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1508259737583 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1508259737583 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip/ALTPLL50I50O125O250O.qip " "Tcl Script File ../ip/ALTPLL50I50O125O250O.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip/ALTPLL50I50O125O250O.qip " "set_global_assignment -name QIP_FILE ../ip/ALTPLL50I50O125O250O.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1508259737584 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1508259737584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508259738291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508259738291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "../../../../riffa_hdl/reset_extender.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reset_extender.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/altera/de2i/riffa_wrapper_de2i.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/altera/de2i/riffa_wrapper_de2i.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de2i " "Found entity 1: riffa_wrapper_de2i" {  } { { "../../riffa_wrapper_de2i.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/riffa_wrapper_de2i.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752925 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_ultrascale.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752925 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_ultrascale.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752932 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752937 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_ultrascale.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752937 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_ultrascale.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752943 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752959 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752963 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752967 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752971 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752977 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752983 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259752996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259752996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753038 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753038 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753038 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753054 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_128 " "Found entity 1: rxr_engine_128" {  } { { "../../../../riffa_hdl/rxr_engine_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_128 " "Found entity 1: rxc_engine_128" {  } { { "../../../../riffa_hdl/rxc_engine_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxc_engine_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753164 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753167 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753167 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753169 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753173 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753174 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753175 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753178 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753178 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753218 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753221 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753224 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753228 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753228 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753256 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753256 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753267 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1508259753272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753272 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753272 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753356 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753356 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753356 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/tg/hw/riffa_2.2.2/source/fpga/altera/de2i/de2gen1x1if64/hdl/de2gen1x1if64.v 1 1 " "Found 1 design units, including 1 entities, in source file /projetos/tg/hw/riffa_2.2.2/source/fpga/altera/de2i/de2gen1x1if64/hdl/de2gen1x1if64.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2Gen1x1If64 " "Found entity 1: DE2Gen1x1If64" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilate_platedetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file dilate_platedetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dilate_platedetection " "Found entity 1: dilate_platedetection" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilate_kernel_platedetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file dilate_kernel_platedetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dilate_kernel_platedetection " "Found entity 1: dilate_kernel_platedetection" {  } { { "dilate_kernel_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_kernel_platedetection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_platedetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_platedetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_platedetection " "Found entity 1: control_unit_platedetection" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_pixel.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_pixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pixel " "Found entity 1: fifo_pixel" {  } { { "fifo_pixel.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/fifo_pixel.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259753495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259753495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for \"wDoneEngRst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259753496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst rxr_engine_ultrascale.v(384) " "Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for \"rRst\"" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/rxr_engine_ultrascale.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259753496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPendingRst riffa.v(425) " "Verilog HDL Implicit Net warning at riffa.v(425): created implicit net for \"wPendingRst\"" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/riffa_hdl/riffa.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259753496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit_platedetection " "Elaborating entity \"control_unit_platedetection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508259753823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilate_platedetection dilate_platedetection:dilate_platedetection_i " "Elaborating entity \"dilate_platedetection\" for hierarchy \"dilate_platedetection:dilate_platedetection_i\"" {  } { { "control_unit_platedetection.sv" "dilate_platedetection_i" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259753838 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "dilate_platedetection.sv(134) " "Verilog HDL warning at dilate_platedetection.sv(134): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 134 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1508259753853 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "dilate_platedetection.sv(135) " "Verilog HDL warning at dilate_platedetection.sv(135): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 135 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1508259753853 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(142) " "Verilog HDL assignment warning at dilate_platedetection.sv(142): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753853 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(170) " "Verilog HDL assignment warning at dilate_platedetection.sv(170): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753869 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(171) " "Verilog HDL assignment warning at dilate_platedetection.sv(171): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753869 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(213) " "Verilog HDL assignment warning at dilate_platedetection.sv(213): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753913 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(234) " "Verilog HDL assignment warning at dilate_platedetection.sv(234): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753933 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(235) " "Verilog HDL assignment warning at dilate_platedetection.sv(235): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753933 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(279) " "Verilog HDL assignment warning at dilate_platedetection.sv(279): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753935 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(300) " "Verilog HDL assignment warning at dilate_platedetection.sv(300): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753935 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(323) " "Verilog HDL assignment warning at dilate_platedetection.sv(323): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753936 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dilate_platedetection.sv(342) " "Verilog HDL assignment warning at dilate_platedetection.sv(342): truncated value with size 32 to match size of target (16)" {  } { { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508259753936 "|control_unit_platedetection|dilate_platedetection:dilate_platedetection_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dilate_kernel_platedetection dilate_platedetection:dilate_platedetection_i\|dilate_kernel_platedetection:PE\[0\].dilate_kernel_platedetection_i " "Elaborating entity \"dilate_kernel_platedetection\" for hierarchy \"dilate_platedetection:dilate_platedetection_i\|dilate_kernel_platedetection:PE\[0\].dilate_kernel_platedetection_i\"" {  } { { "dilate_platedetection.sv" "PE\[0\].dilate_kernel_platedetection_i" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259770954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_pixel fifo_pixel:fifo_pixel_i " "Elaborating entity \"fifo_pixel\" for hierarchy \"fifo_pixel:fifo_pixel_i\"" {  } { { "control_unit_platedetection.sv" "fifo_pixel_i" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259770996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\"" {  } { { "fifo_pixel.v" "scfifo_component" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/fifo_pixel.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259771450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\"" {  } { { "fifo_pixel.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/fifo_pixel.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259771465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 38399 " "Parameter \"almost_full_value\" = \"38399\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 38400 " "Parameter \"lpm_numwords\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508259771465 ""}  } { { "fifo_pixel.v" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/fifo_pixel.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508259771465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d1a1 " "Found entity 1: scfifo_d1a1" {  } { { "db/scfifo_d1a1.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/scfifo_d1a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259771557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259771557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d1a1 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated " "Elaborating entity \"scfifo_d1a1\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259771558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d331 " "Found entity 1: a_dpfifo_d331" {  } { { "db/a_dpfifo_d331.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259771616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259771616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d331 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo " "Elaborating entity \"a_dpfifo_d331\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\"" {  } { { "db/scfifo_d1a1.tdf" "dpfifo" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/scfifo_d1a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259771617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rrh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rrh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rrh1 " "Found entity 1: altsyncram_rrh1" {  } { { "db/altsyncram_rrh1.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_rrh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259771813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259771813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rrh1 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|altsyncram_rrh1:FIFOram " "Elaborating entity \"altsyncram_rrh1\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|altsyncram_rrh1:FIFOram\"" {  } { { "db/a_dpfifo_d331.tdf" "FIFOram" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259771814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cc7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cc7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cc7 " "Found entity 1: decode_cc7" {  } { { "db/decode_cc7.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/decode_cc7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259772141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259772141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cc7 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|altsyncram_rrh1:FIFOram\|decode_cc7:decode2 " "Elaborating entity \"decode_cc7\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|altsyncram_rrh1:FIFOram\|decode_cc7:decode2\"" {  } { { "db/altsyncram_rrh1.tdf" "decode2" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_rrh1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e88.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e88.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e88 " "Found entity 1: mux_e88" {  } { { "db/mux_e88.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/mux_e88.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259772216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259772216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e88 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|altsyncram_rrh1:FIFOram\|mux_e88:mux3 " "Elaborating entity \"mux_e88\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|altsyncram_rrh1:FIFOram\|mux_e88:mux3\"" {  } { { "db/altsyncram_rrh1.tdf" "mux3" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_rrh1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u19.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u19.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u19 " "Found entity 1: cmpr_u19" {  } { { "db/cmpr_u19.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_u19.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259772349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259772349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u19 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cmpr_u19:almost_full_comparer " "Elaborating entity \"cmpr_u19\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cmpr_u19:almost_full_comparer\"" {  } { { "db/a_dpfifo_d331.tdf" "almost_full_comparer" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u19 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cmpr_u19:three_comparison " "Elaborating entity \"cmpr_u19\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cmpr_u19:three_comparison\"" {  } { { "db/a_dpfifo_d331.tdf" "three_comparison" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9fb " "Found entity 1: cntr_9fb" {  } { { "db/cntr_9fb.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_9fb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259772422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259772422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9fb fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cntr_9fb:rd_ptr_msb " "Elaborating entity \"cntr_9fb\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cntr_9fb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d331.tdf" "rd_ptr_msb" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mf7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mf7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mf7 " "Found entity 1: cntr_mf7" {  } { { "db/cntr_mf7.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_mf7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259772505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259772505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mf7 fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cntr_mf7:usedw_counter " "Elaborating entity \"cntr_mf7\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cntr_mf7:usedw_counter\"" {  } { { "db/a_dpfifo_d331.tdf" "usedw_counter" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_afb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_afb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_afb " "Found entity 1: cntr_afb" {  } { { "db/cntr_afb.tdf" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_afb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508259772571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259772571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_afb fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cntr_afb:wr_ptr " "Elaborating entity \"cntr_afb\" for hierarchy \"fifo_pixel:fifo_pixel_i\|scfifo:scfifo_component\|scfifo_d1a1:auto_generated\|a_dpfifo_d331:dpfifo\|cntr_afb:wr_ptr\"" {  } { { "db/a_dpfifo_d331.tdf" "wr_ptr" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/db/a_dpfifo_d331.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259772572 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 149 -1 0 } } { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 36 -1 0 } } { "dilate_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/dilate_platedetection.sv" 159 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1508259785232 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1508259785232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[0\] GND " "Pin \"o_channel_tx_length\[0\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[1\] GND " "Pin \"o_channel_tx_length\[1\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[2\] GND " "Pin \"o_channel_tx_length\[2\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[3\] GND " "Pin \"o_channel_tx_length\[3\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[4\] GND " "Pin \"o_channel_tx_length\[4\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[5\] GND " "Pin \"o_channel_tx_length\[5\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[6\] GND " "Pin \"o_channel_tx_length\[6\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[7\] GND " "Pin \"o_channel_tx_length\[7\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[8\] GND " "Pin \"o_channel_tx_length\[8\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[9\] GND " "Pin \"o_channel_tx_length\[9\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[10\] VCC " "Pin \"o_channel_tx_length\[10\]\" is stuck at VCC" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[11\] VCC " "Pin \"o_channel_tx_length\[11\]\" is stuck at VCC" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[12\] GND " "Pin \"o_channel_tx_length\[12\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[13\] VCC " "Pin \"o_channel_tx_length\[13\]\" is stuck at VCC" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[14\] GND " "Pin \"o_channel_tx_length\[14\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[15\] GND " "Pin \"o_channel_tx_length\[15\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[16\] VCC " "Pin \"o_channel_tx_length\[16\]\" is stuck at VCC" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[17\] GND " "Pin \"o_channel_tx_length\[17\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[18\] GND " "Pin \"o_channel_tx_length\[18\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[19\] GND " "Pin \"o_channel_tx_length\[19\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[20\] GND " "Pin \"o_channel_tx_length\[20\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[21\] GND " "Pin \"o_channel_tx_length\[21\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[22\] GND " "Pin \"o_channel_tx_length\[22\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[23\] GND " "Pin \"o_channel_tx_length\[23\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[24\] GND " "Pin \"o_channel_tx_length\[24\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[25\] GND " "Pin \"o_channel_tx_length\[25\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[26\] GND " "Pin \"o_channel_tx_length\[26\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[27\] GND " "Pin \"o_channel_tx_length\[27\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[28\] GND " "Pin \"o_channel_tx_length\[28\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[29\] GND " "Pin \"o_channel_tx_length\[29\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[30\] GND " "Pin \"o_channel_tx_length\[30\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_length\[31\] GND " "Pin \"o_channel_tx_length\[31\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_length[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[0\] GND " "Pin \"o_channel_tx_offset\[0\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[1\] GND " "Pin \"o_channel_tx_offset\[1\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[2\] GND " "Pin \"o_channel_tx_offset\[2\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[3\] GND " "Pin \"o_channel_tx_offset\[3\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[4\] GND " "Pin \"o_channel_tx_offset\[4\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[5\] GND " "Pin \"o_channel_tx_offset\[5\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[6\] GND " "Pin \"o_channel_tx_offset\[6\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[7\] GND " "Pin \"o_channel_tx_offset\[7\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[8\] GND " "Pin \"o_channel_tx_offset\[8\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[9\] GND " "Pin \"o_channel_tx_offset\[9\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[10\] GND " "Pin \"o_channel_tx_offset\[10\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[11\] GND " "Pin \"o_channel_tx_offset\[11\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[12\] GND " "Pin \"o_channel_tx_offset\[12\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[13\] GND " "Pin \"o_channel_tx_offset\[13\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[14\] GND " "Pin \"o_channel_tx_offset\[14\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[15\] GND " "Pin \"o_channel_tx_offset\[15\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[16\] GND " "Pin \"o_channel_tx_offset\[16\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[17\] GND " "Pin \"o_channel_tx_offset\[17\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[18\] GND " "Pin \"o_channel_tx_offset\[18\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[19\] GND " "Pin \"o_channel_tx_offset\[19\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[20\] GND " "Pin \"o_channel_tx_offset\[20\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[21\] GND " "Pin \"o_channel_tx_offset\[21\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[22\] GND " "Pin \"o_channel_tx_offset\[22\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[23\] GND " "Pin \"o_channel_tx_offset\[23\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[24\] GND " "Pin \"o_channel_tx_offset\[24\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[25\] GND " "Pin \"o_channel_tx_offset\[25\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[26\] GND " "Pin \"o_channel_tx_offset\[26\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[27\] GND " "Pin \"o_channel_tx_offset\[27\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[28\] GND " "Pin \"o_channel_tx_offset\[28\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[29\] GND " "Pin \"o_channel_tx_offset\[29\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_channel_tx_offset\[30\] GND " "Pin \"o_channel_tx_offset\[30\]\" is stuck at GND" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508259789069 "|control_unit_platedetection|o_channel_tx_offset[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508259789069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508259789908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508259800078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508259800078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_last " "No output dependent on input pin \"i_channel_rx_last\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_last"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[0\] " "No output dependent on input pin \"i_channel_rx_length\[0\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[1\] " "No output dependent on input pin \"i_channel_rx_length\[1\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[2\] " "No output dependent on input pin \"i_channel_rx_length\[2\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[3\] " "No output dependent on input pin \"i_channel_rx_length\[3\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[4\] " "No output dependent on input pin \"i_channel_rx_length\[4\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[5\] " "No output dependent on input pin \"i_channel_rx_length\[5\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[6\] " "No output dependent on input pin \"i_channel_rx_length\[6\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[7\] " "No output dependent on input pin \"i_channel_rx_length\[7\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[8\] " "No output dependent on input pin \"i_channel_rx_length\[8\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[9\] " "No output dependent on input pin \"i_channel_rx_length\[9\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[10\] " "No output dependent on input pin \"i_channel_rx_length\[10\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[11\] " "No output dependent on input pin \"i_channel_rx_length\[11\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[12\] " "No output dependent on input pin \"i_channel_rx_length\[12\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[13\] " "No output dependent on input pin \"i_channel_rx_length\[13\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[14\] " "No output dependent on input pin \"i_channel_rx_length\[14\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[15\] " "No output dependent on input pin \"i_channel_rx_length\[15\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[16\] " "No output dependent on input pin \"i_channel_rx_length\[16\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[17\] " "No output dependent on input pin \"i_channel_rx_length\[17\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[18\] " "No output dependent on input pin \"i_channel_rx_length\[18\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[19\] " "No output dependent on input pin \"i_channel_rx_length\[19\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[20\] " "No output dependent on input pin \"i_channel_rx_length\[20\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[21\] " "No output dependent on input pin \"i_channel_rx_length\[21\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[22\] " "No output dependent on input pin \"i_channel_rx_length\[22\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[23\] " "No output dependent on input pin \"i_channel_rx_length\[23\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[24\] " "No output dependent on input pin \"i_channel_rx_length\[24\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[25\] " "No output dependent on input pin \"i_channel_rx_length\[25\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[26\] " "No output dependent on input pin \"i_channel_rx_length\[26\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[27\] " "No output dependent on input pin \"i_channel_rx_length\[27\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[28\] " "No output dependent on input pin \"i_channel_rx_length\[28\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[29\] " "No output dependent on input pin \"i_channel_rx_length\[29\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[30\] " "No output dependent on input pin \"i_channel_rx_length\[30\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_length\[31\] " "No output dependent on input pin \"i_channel_rx_length\[31\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_length[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[0\] " "No output dependent on input pin \"i_channel_rx_offset\[0\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[1\] " "No output dependent on input pin \"i_channel_rx_offset\[1\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[2\] " "No output dependent on input pin \"i_channel_rx_offset\[2\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[3\] " "No output dependent on input pin \"i_channel_rx_offset\[3\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[4\] " "No output dependent on input pin \"i_channel_rx_offset\[4\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[5\] " "No output dependent on input pin \"i_channel_rx_offset\[5\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[6\] " "No output dependent on input pin \"i_channel_rx_offset\[6\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[7\] " "No output dependent on input pin \"i_channel_rx_offset\[7\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[8\] " "No output dependent on input pin \"i_channel_rx_offset\[8\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[9\] " "No output dependent on input pin \"i_channel_rx_offset\[9\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[10\] " "No output dependent on input pin \"i_channel_rx_offset\[10\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[11\] " "No output dependent on input pin \"i_channel_rx_offset\[11\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[12\] " "No output dependent on input pin \"i_channel_rx_offset\[12\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[13\] " "No output dependent on input pin \"i_channel_rx_offset\[13\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[14\] " "No output dependent on input pin \"i_channel_rx_offset\[14\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[15\] " "No output dependent on input pin \"i_channel_rx_offset\[15\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[16\] " "No output dependent on input pin \"i_channel_rx_offset\[16\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[17\] " "No output dependent on input pin \"i_channel_rx_offset\[17\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[18\] " "No output dependent on input pin \"i_channel_rx_offset\[18\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[19\] " "No output dependent on input pin \"i_channel_rx_offset\[19\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[20\] " "No output dependent on input pin \"i_channel_rx_offset\[20\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[21\] " "No output dependent on input pin \"i_channel_rx_offset\[21\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[22\] " "No output dependent on input pin \"i_channel_rx_offset\[22\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[23\] " "No output dependent on input pin \"i_channel_rx_offset\[23\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[24\] " "No output dependent on input pin \"i_channel_rx_offset\[24\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[25\] " "No output dependent on input pin \"i_channel_rx_offset\[25\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[26\] " "No output dependent on input pin \"i_channel_rx_offset\[26\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[27\] " "No output dependent on input pin \"i_channel_rx_offset\[27\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[28\] " "No output dependent on input pin \"i_channel_rx_offset\[28\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[29\] " "No output dependent on input pin \"i_channel_rx_offset\[29\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_rx_offset\[30\] " "No output dependent on input pin \"i_channel_rx_offset\[30\]\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_rx_offset[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_channel_tx_ack " "No output dependent on input pin \"i_channel_tx_ack\"" {  } { { "control_unit_platedetection.sv" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/control_unit_platedetection.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508259801633 "|control_unit_platedetection|i_channel_tx_ack"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508259801633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12535 " "Implemented 12535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508259801636 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508259801636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11755 " "Implemented 11755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508259801636 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508259801636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508259801636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508259801701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 14:03:21 2017 " "Processing ended: Tue Oct 17 14:03:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508259801701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508259801701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508259801701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508259801701 ""}
