# Reading C:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do mario_cv_game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib final_project
# ** Warning: (vlib-34) Library already exists at "final_project".
# vmap final_project final_project
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap final_project final_project 
# Modifying modelsim.ini
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/final_project.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:19 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/final_project.v 
# -- Compiling module final_project
# 
# Top level modules:
# 	final_project
# End time: 03:53:19 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:19 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 03:53:19 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/custom_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/custom_master.v 
# -- Compiling module custom_master
# 
# Top level modules:
# 	custom_master
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v 
# -- Compiling module final_project_jtag_game_nios_sim_scfifo_w
# -- Compiling module final_project_jtag_game_nios_scfifo_w
# -- Compiling module final_project_jtag_game_nios_sim_scfifo_r
# -- Compiling module final_project_jtag_game_nios_scfifo_r
# -- Compiling module final_project_jtag_game_nios
# 
# Top level modules:
# 	final_project_jtag_game_nios
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v 
# -- Compiling module final_project_mm_interconnect_0
# 
# Top level modules:
# 	final_project_mm_interconnect_0
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module final_project_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	final_project_mm_interconnect_0_avalon_st_adapter
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v 
# -- Compiling module final_project_nios2_gen2_0
# 
# Top level modules:
# 	final_project_nios2_gen2_0
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module final_project_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module final_project_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module final_project_nios2_gen2_0_cpu
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_nios2_performance_monitors
# 	final_project_nios2_gen2_0_cpu
# End time: 03:53:20 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:20 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_debug_slave_tck
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_test_bench
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_pll.v 
# -- Compiling module final_project_pll_dffpipe_l2c
# -- Compiling module final_project_pll_stdsync_sv6
# -- Compiling module final_project_pll_altpll_1qn2
# -- Compiling module final_project_pll
# 
# Top level modules:
# 	final_project_pll
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sdram.v 
# -- Compiling module final_project_sdram_input_efifo_module
# -- Compiling module final_project_sdram
# 
# Top level modules:
# 	final_project_sdram
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v 
# -- Compiling module final_project_sprite_address_pio
# 
# Top level modules:
# 	final_project_sprite_address_pio
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v 
# -- Compiling module final_project_sprite_height_pio
# 
# Top level modules:
# 	final_project_sprite_height_pio
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_rotate_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sprite_rotate_pio.v 
# -- Compiling module final_project_sprite_rotate_pio
# 
# Top level modules:
# 	final_project_sprite_rotate_pio
# End time: 03:53:21 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sysid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/final_project_sysid.v 
# -- Compiling module final_project_sysid
# 
# Top level modules:
# 	final_project_sysid
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules {c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules" c:/users/yeda_/documents/ece_385/ece-385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v 
# -- Compiling module latency_aware_read_master
# 
# Top level modules:
# 	latency_aware_read_master
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv 
# -- Compiling module frame_number
# 
# Top level modules:
# 	frame_number
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv 
# -- Compiling module sprite_fifo
# 
# Top level modules:
# 	sprite_fifo
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv 
# -- Compiling module frame_controller
# 
# Top level modules:
# 	frame_controller
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv 
# -- Compiling module Color_Mapper
# 
# Top level modules:
# 	Color_Mapper
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.sv 
# -- Compiling module RAM_param
# 
# Top level modules:
# 	RAM_param
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:22 on Dec 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test.sv 
# -- Compiling module memory_test
# ** Error: C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test.sv(17): (vlog-2730) Undefined variable: 'curr_state'.
# ** Error: C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test.sv(18): (vlog-2730) Undefined variable: 'next_state'.
# ** Error (suppressible): C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test.sv(19): (vlog-2388) 'curr_state' already declared in this scope (memory_test).
# ** Error (suppressible): C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test.sv(19): (vlog-2388) 'next_state' already declared in this scope (memory_test).
# End time: 03:53:22 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mario_cv_game_run_msim_rtl_verilog.do line 37
# C:/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/memory_test..."
