Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Mar 15 11:35:55 2024
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           18 |
| Yes          | No                    | No                     |              69 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             140 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_50_BUFG                 | dataIn/axisOut[0]_i_1_n_0                  |                                          |                1 |              1 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500  |                                            | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500  |                                            | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
|  StepperDriver1/sclk_reg_n_0 |                                            |                                          |                1 |              2 |         2.00 |
|  Debouncer1/clk_800z         |                                            |                                          |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG               |                                            |                                          |                3 |              3 |         1.00 |
|  clk_50_BUFG                 | OTTER_MCU/CU_FSM/Q[1]                      |                                          |                2 |              4 |         2.00 |
|  clk_50_BUFG                 |                                            | BTNC_IBUF                                |                2 |              5 |         2.50 |
|  SSG_DISP/CathMod/s_clk_500  |                                            |                                          |                6 |              9 |         1.50 |
|  clk_50_BUFG                 |                                            |                                          |                9 |             13 |         1.44 |
|  clk_50_BUFG                 |                                            | Debouncer1/clock_div_counter[0]_i_1_n_0  |                4 |             15 |         3.75 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/FSM_onehot_PS_reg[2]_0    | OTTER_MCU/Memory/ioBuffer[15]_i_1_n_0    |                9 |             15 |         1.67 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/ioBuffer[15]_i_3_0[0]     |                                          |                8 |             16 |         2.00 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/ioBuffer[15]_i_5_0[0]     |                                          |                9 |             16 |         1.78 |
|  CLK_IBUF_BUFG               |                                            | StepperDriver1/clk_reg[0]_i_1_n_0        |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG               |                                            | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/p_1_in[0]                 | OTTER_MCU/CU_FSM/Q[0]                    |               17 |             29 |         1.71 |
|  clk_50_BUFG                 | RAM_reg_r1_0_31_0_5_i_128_n_0              |                                          |               18 |             32 |         1.78 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/E[0]                      | OTTER_MCU/CU_FSM/Q[0]                    |               21 |             32 |         1.52 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/FSM_onehot_PS_reg[2][0]   | OTTER_MCU/CU_FSM/Q[0]                    |               19 |             32 |         1.68 |
|  clk_50_BUFG                 | OTTER_MCU/Memory/FSM_onehot_PS_reg[4]_1[0] | OTTER_MCU/CU_FSM/Q[0]                    |               13 |             32 |         2.46 |
|  clk_50_BUFG                 | OTTER_MCU/CU_FSM/RF_WE                     |                                          |               11 |             88 |         8.00 |
+------------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+


