--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml digi_clock.twx digi_clock.ncd -o digi_clock.twr
digi_clock.pcf -ucf digi_clock.ucf

Design file:              digi_clock.ncd
Physical constraint file: digi_clock.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.831|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |seg<0>         |   13.478|
sw<0>          |seg<1>         |   13.883|
sw<0>          |seg<2>         |   13.673|
sw<0>          |seg<3>         |   13.752|
sw<0>          |seg<4>         |   14.227|
sw<0>          |seg<5>         |   13.981|
sw<0>          |seg<6>         |   13.981|
sw<1>          |Led<1>         |   15.179|
sw<1>          |Led<2>         |   15.461|
sw<1>          |Led<3>         |   15.726|
sw<1>          |Led<4>         |   15.694|
sw<1>          |seg<0>         |   17.689|
sw<1>          |seg<1>         |   18.094|
sw<1>          |seg<2>         |   17.884|
sw<1>          |seg<3>         |   17.963|
sw<1>          |seg<4>         |   18.438|
sw<1>          |seg<5>         |   18.192|
sw<1>          |seg<6>         |   18.192|
sw<2>          |Led<1>         |   15.903|
sw<2>          |Led<2>         |   16.185|
sw<2>          |Led<3>         |   16.450|
sw<2>          |Led<4>         |   16.418|
sw<2>          |seg<0>         |   18.413|
sw<2>          |seg<1>         |   18.818|
sw<2>          |seg<2>         |   18.608|
sw<2>          |seg<3>         |   18.687|
sw<2>          |seg<4>         |   19.162|
sw<2>          |seg<5>         |   18.916|
sw<2>          |seg<6>         |   18.916|
sw<3>          |Led<1>         |   15.257|
sw<3>          |Led<2>         |   15.539|
sw<3>          |Led<3>         |   15.804|
sw<3>          |Led<4>         |   15.772|
sw<3>          |seg<0>         |   17.767|
sw<3>          |seg<1>         |   18.172|
sw<3>          |seg<2>         |   17.962|
sw<3>          |seg<3>         |   18.041|
sw<3>          |seg<4>         |   18.516|
sw<3>          |seg<5>         |   18.270|
sw<3>          |seg<6>         |   18.270|
sw<4>          |Led<1>         |   14.690|
sw<4>          |Led<2>         |   14.972|
sw<4>          |Led<3>         |   15.237|
sw<4>          |Led<4>         |   15.205|
sw<4>          |seg<0>         |   17.200|
sw<4>          |seg<1>         |   17.605|
sw<4>          |seg<2>         |   17.395|
sw<4>          |seg<3>         |   17.474|
sw<4>          |seg<4>         |   17.949|
sw<4>          |seg<5>         |   17.703|
sw<4>          |seg<6>         |   17.703|
sw<5>          |Led<1>         |    9.975|
sw<5>          |Led<2>         |   10.257|
sw<5>          |Led<3>         |   10.522|
sw<5>          |Led<4>         |   10.490|
sw<6>          |Led<1>         |    9.617|
sw<6>          |Led<2>         |    9.899|
sw<6>          |Led<3>         |   10.164|
sw<6>          |Led<4>         |   10.132|
sw<7>          |seg<0>         |   11.736|
sw<7>          |seg<1>         |   12.141|
sw<7>          |seg<2>         |   11.931|
sw<7>          |seg<3>         |   12.010|
sw<7>          |seg<4>         |   12.485|
sw<7>          |seg<5>         |   12.239|
sw<7>          |seg<6>         |   12.239|
---------------+---------------+---------+


Analysis completed Tue Jan 07 04:01:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



