-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MLP_sum_float_0u_unsigned_int_float_38 is
port (
    p_x_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_x_empty_n : IN STD_LOGIC;
    p_x_read : OUT STD_LOGIC;
    p_sum_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_sum_full_n : IN STD_LOGIC;
    p_sum_write : OUT STD_LOGIC;
    p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_n_empty_n : IN STD_LOGIC;
    p_n_read : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of MLP_sum_float_0u_unsigned_int_float_38 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_start : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_done : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_continue : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_idle : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_ready : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_start_out : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_start_write : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_x_read : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_data_write : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_read : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_out_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_ap_start : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_ap_done : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_ap_continue : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_ap_idle : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_ap_ready : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_start_out : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_start_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_p_data_read : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_p_pad_din : STD_LOGIC_VECTOR (31 downto 0);
    signal padding_float_4u_unsigned_int_43_U0_p_pad_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_p_n_read : STD_LOGIC;
    signal padding_float_4u_unsigned_int_43_U0_p_n_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal padding_float_4u_unsigned_int_43_U0_p_n_out_write : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_start : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_done : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_continue : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_idle : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_ready : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_pad_read : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_sum_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_sum_write : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_numElems_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal l_data_full_n : STD_LOGIC;
    signal l_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_data_empty_n : STD_LOGIC;
    signal p_n_c_i_full_n : STD_LOGIC;
    signal p_n_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c_i_empty_n : STD_LOGIC;
    signal l_pad_full_n : STD_LOGIC;
    signal l_pad_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_pad_empty_n : STD_LOGIC;
    signal p_n_c9_i_full_n : STD_LOGIC;
    signal p_n_c9_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_n_c9_i_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_padding_float_4u_unsigned_int_43_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_padding_float_4u_unsigned_int_43_U0_full_n : STD_LOGIC;
    signal start_for_padding_float_4u_unsigned_int_43_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_padding_float_4u_unsigned_int_43_U0_empty_n : STD_LOGIC;
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_full_n : STD_LOGIC;
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_empty_n : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_start_full_n : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_start_write : STD_LOGIC;

    component MLP_p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_x_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_x_empty_n : IN STD_LOGIC;
        p_x_read : OUT STD_LOGIC;
        p_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_data_full_n : IN STD_LOGIC;
        p_data_write : OUT STD_LOGIC;
        p_numElems_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_numElems_empty_n : IN STD_LOGIC;
        p_numElems_read : OUT STD_LOGIC;
        p_numElems_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_numElems_out_full_n : IN STD_LOGIC;
        p_numElems_out_write : OUT STD_LOGIC );
    end component;


    component MLP_padding_float_4u_unsigned_int_43 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_data_empty_n : IN STD_LOGIC;
        p_data_read : OUT STD_LOGIC;
        p_pad_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_pad_full_n : IN STD_LOGIC;
        p_pad_write : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        p_n_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_n_out_full_n : IN STD_LOGIC;
        p_n_out_write : OUT STD_LOGIC );
    end component;


    component MLP_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_pad_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_pad_empty_n : IN STD_LOGIC;
        p_pad_read : OUT STD_LOGIC;
        p_sum_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_sum_full_n : IN STD_LOGIC;
        p_sum_write : OUT STD_LOGIC;
        p_numElems_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_numElems_empty_n : IN STD_LOGIC;
        p_numElems_read : OUT STD_LOGIC );
    end component;


    component MLP_fifo_w32_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component MLP_start_for_padding_float_4u_unsigned_int_43_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component MLP_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0 : component MLP_p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_start,
        start_full_n => start_for_padding_float_4u_unsigned_int_43_U0_full_n,
        ap_done => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_done,
        ap_continue => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_continue,
        ap_idle => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_idle,
        ap_ready => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_ready,
        start_out => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_start_out,
        start_write => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_start_write,
        p_x_dout => p_x_dout,
        p_x_empty_n => p_x_empty_n,
        p_x_read => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_x_read,
        p_data_din => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_data_din,
        p_data_full_n => l_data_full_n,
        p_data_write => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_data_write,
        p_numElems_dout => p_n_dout,
        p_numElems_empty_n => p_n_empty_n,
        p_numElems_read => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_read,
        p_numElems_out_din => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_out_din,
        p_numElems_out_full_n => p_n_c_i_full_n,
        p_numElems_out_write => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_out_write);

    padding_float_4u_unsigned_int_43_U0 : component MLP_padding_float_4u_unsigned_int_43
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => padding_float_4u_unsigned_int_43_U0_ap_start,
        start_full_n => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_full_n,
        ap_done => padding_float_4u_unsigned_int_43_U0_ap_done,
        ap_continue => padding_float_4u_unsigned_int_43_U0_ap_continue,
        ap_idle => padding_float_4u_unsigned_int_43_U0_ap_idle,
        ap_ready => padding_float_4u_unsigned_int_43_U0_ap_ready,
        start_out => padding_float_4u_unsigned_int_43_U0_start_out,
        start_write => padding_float_4u_unsigned_int_43_U0_start_write,
        p_data_dout => l_data_dout,
        p_data_empty_n => l_data_empty_n,
        p_data_read => padding_float_4u_unsigned_int_43_U0_p_data_read,
        p_pad_din => padding_float_4u_unsigned_int_43_U0_p_pad_din,
        p_pad_full_n => l_pad_full_n,
        p_pad_write => padding_float_4u_unsigned_int_43_U0_p_pad_write,
        p_n_dout => p_n_c_i_dout,
        p_n_empty_n => p_n_c_i_empty_n,
        p_n_read => padding_float_4u_unsigned_int_43_U0_p_n_read,
        p_n_out_din => padding_float_4u_unsigned_int_43_U0_p_n_out_din,
        p_n_out_full_n => p_n_c9_i_full_n,
        p_n_out_write => padding_float_4u_unsigned_int_43_U0_p_n_out_write);

    p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0 : component MLP_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_start,
        ap_done => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_done,
        ap_continue => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_continue,
        ap_idle => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_idle,
        ap_ready => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_ready,
        p_pad_dout => l_pad_dout,
        p_pad_empty_n => l_pad_empty_n,
        p_pad_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_pad_read,
        p_sum_din => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_sum_din,
        p_sum_full_n => p_sum_full_n,
        p_sum_write => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_sum_write,
        p_numElems_dout => p_n_c9_i_dout,
        p_numElems_empty_n => p_n_c9_i_empty_n,
        p_numElems_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_numElems_read);

    l_data_U : component MLP_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_data_din,
        if_full_n => l_data_full_n,
        if_write => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_data_write,
        if_dout => l_data_dout,
        if_empty_n => l_data_empty_n,
        if_read => padding_float_4u_unsigned_int_43_U0_p_data_read);

    p_n_c_i_U : component MLP_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_out_din,
        if_full_n => p_n_c_i_full_n,
        if_write => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_out_write,
        if_dout => p_n_c_i_dout,
        if_empty_n => p_n_c_i_empty_n,
        if_read => padding_float_4u_unsigned_int_43_U0_p_n_read);

    l_pad_U : component MLP_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => padding_float_4u_unsigned_int_43_U0_p_pad_din,
        if_full_n => l_pad_full_n,
        if_write => padding_float_4u_unsigned_int_43_U0_p_pad_write,
        if_dout => l_pad_dout,
        if_empty_n => l_pad_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_pad_read);

    p_n_c9_i_U : component MLP_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => padding_float_4u_unsigned_int_43_U0_p_n_out_din,
        if_full_n => p_n_c9_i_full_n,
        if_write => padding_float_4u_unsigned_int_43_U0_p_n_out_write,
        if_dout => p_n_c9_i_dout,
        if_empty_n => p_n_c9_i_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_numElems_read);

    start_for_padding_float_4u_unsigned_int_43_U0_U : component MLP_start_for_padding_float_4u_unsigned_int_43_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_padding_float_4u_unsigned_int_43_U0_din,
        if_full_n => start_for_padding_float_4u_unsigned_int_43_U0_full_n,
        if_write => p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_start_write,
        if_dout => start_for_padding_float_4u_unsigned_int_43_U0_dout,
        if_empty_n => start_for_padding_float_4u_unsigned_int_43_U0_empty_n,
        if_read => padding_float_4u_unsigned_int_43_U0_ap_ready);

    start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_U : component MLP_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_din,
        if_full_n => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_full_n,
        if_write => padding_float_4u_unsigned_int_43_U0_start_write,
        if_dout => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_dout,
        if_empty_n => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_ready);




    ap_done <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_done;
    ap_idle <= (padding_float_4u_unsigned_int_43_U0_ap_idle and p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_idle and p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_idle);
    ap_ready <= p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_done;
    ap_sync_ready <= p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_ready;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_continue <= ap_continue;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_ap_start <= start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_empty_n;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_start_full_n <= ap_const_logic_1;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_start_write <= ap_const_logic_0;
    p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_continue <= ap_const_logic_1;
    p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_ap_start <= ap_start;
    p_n_read <= p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_numElems_read;
    p_sum_din <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_sum_din;
    p_sum_write <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_p_sum_write;
    p_x_read <= p_anonymous_namespace_preProcess_float_0u_unsigned_int_float_42_U0_p_x_read;
    padding_float_4u_unsigned_int_43_U0_ap_continue <= ap_const_logic_1;
    padding_float_4u_unsigned_int_43_U0_ap_start <= start_for_padding_float_4u_unsigned_int_43_U0_empty_n;
    start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_44_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_padding_float_4u_unsigned_int_43_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
