Classic Timing Analyzer report for SingleCycleCPU
Thu May 14 19:26:20 2015
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. Clock Setup: 'WE'
  8. Clock Hold: 'Clock'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                         ; To                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.797 ns                         ; Instruction[14]                                                                              ; instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1                            ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 26.654 ns                        ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0]                                                                                       ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.357 ns                         ; Instruction[2]                                                                               ; instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1                            ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A                                      ; None          ; 29.71 MHz ( period = 33.664 ns ) ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; 0            ;
; Clock Setup: 'WE'            ; N/A                                      ; None          ; 34.21 MHz ( period = 29.234 ns ) ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; 0            ;
; Clock Hold: 'Clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1                            ; instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1                              ; Clock      ; Clock    ; 1196         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                              ;                                                                                               ;            ;          ; 1196         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; WE              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                         ; To                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 29.71 MHz ( period = 33.664 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.414 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.538 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.992 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.538 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.982 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.524 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.683 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.428 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.412 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.270 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.395 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.253 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.152 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.178 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.146 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.476 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.038 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.132 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.294 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.020 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.054 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.020 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.006 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.745 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.952 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.475 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.940 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.910 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.474 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.842 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.292 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.826 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.826 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.043 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.812 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.744 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.804 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.143 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.794 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.588 ns               ;
; N/A                                     ; 30.52 MHz ( period = 32.770 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.752 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.457 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.742 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.716 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.473 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.670 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.664 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.315 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.644 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 10.942 ns               ;
; N/A                                     ; 30.63 MHz ( period = 32.644 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.240 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.630 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.633 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.612 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.546 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.558 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.456 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.556 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.080 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.556 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.268 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.534 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.534 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.923 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.520 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.194 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.510 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.832 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.506 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.356 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.504 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.502 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.470 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.314 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.448 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.472 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.442 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.835 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.440 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.239 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.422 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.011 ns               ;
; N/A                                     ; 30.85 MHz ( period = 32.418 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.545 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.376 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.345 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.376 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.179 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.368 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.147 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.366 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.798 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.366 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.358 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.808 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.326 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.193 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.324 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.354 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.322 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.050 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.322 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.355 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.308 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.296 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.120 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.296 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.378 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.288 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.203 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.286 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.205 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.284 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.999 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.276 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.719 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.276 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.650 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.268 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.457 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.258 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.256 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.003 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.240 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.376 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.240 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 31.02 MHz ( period = 32.236 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.434 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.228 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.010 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.226 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.067 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.224 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.423 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.212 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.470 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.170 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.716 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.152 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.402 ns               ;
; N/A                                     ; 31.11 MHz ( period = 32.144 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.082 ns               ;
; N/A                                     ; 31.11 MHz ( period = 32.142 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.035 ns               ;
; N/A                                     ; 31.11 MHz ( period = 32.142 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 31.11 MHz ( period = 32.140 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.829 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.136 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.130 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.796 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.130 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.244 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.130 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.353 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.128 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.726 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.122 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.100 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.154 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.096 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.245 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.092 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.204 ns               ;
; N/A                                     ; 31.17 MHz ( period = 32.082 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.649 ns               ;
; N/A                                     ; 31.17 MHz ( period = 32.080 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.654 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.054 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.453 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.046 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 10.899 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.044 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.044 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.284 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.044 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.564 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.038 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.038 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.330 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.032 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.455 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.030 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.030 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.422 ns               ;
; N/A                                     ; 31.23 MHz ( period = 32.020 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.028 ns               ;
; N/A                                     ; 31.23 MHz ( period = 32.016 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 31.25 MHz ( period = 31.998 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.619 ns               ;
; N/A                                     ; 31.26 MHz ( period = 31.992 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.894 ns               ;
; N/A                                     ; 31.26 MHz ( period = 31.986 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.128 ns               ;
; N/A                                     ; 31.27 MHz ( period = 31.984 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.074 ns               ;
; N/A                                     ; 31.27 MHz ( period = 31.978 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.537 ns               ;
; N/A                                     ; 31.28 MHz ( period = 31.972 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.779 ns               ;
; N/A                                     ; 31.28 MHz ( period = 31.970 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.583 ns               ;
; N/A                                     ; 31.28 MHz ( period = 31.966 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.311 ns               ;
; N/A                                     ; 31.29 MHz ( period = 31.958 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 31.29 MHz ( period = 31.958 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.401 ns               ;
; N/A                                     ; 31.29 MHz ( period = 31.956 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 31.29 MHz ( period = 31.954 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 31.29 MHz ( period = 31.954 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 31.30 MHz ( period = 31.948 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 31.31 MHz ( period = 31.940 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.923 ns               ;
; N/A                                     ; 31.31 MHz ( period = 31.936 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.236 ns               ;
; N/A                                     ; 31.31 MHz ( period = 31.934 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.714 ns               ;
; N/A                                     ; 31.32 MHz ( period = 31.932 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.075 ns               ;
; N/A                                     ; 31.32 MHz ( period = 31.930 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.487 ns               ;
; N/A                                     ; 31.32 MHz ( period = 31.928 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.152 ns               ;
; N/A                                     ; 31.32 MHz ( period = 31.924 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.897 ns               ;
; N/A                                     ; 31.33 MHz ( period = 31.914 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.542 ns               ;
; N/A                                     ; 31.34 MHz ( period = 31.910 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.093 ns               ;
; N/A                                     ; 31.34 MHz ( period = 31.908 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.902 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.890 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.900 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.894 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.894 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.596 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.884 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.882 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.732 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.880 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.297 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.874 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.469 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.874 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.438 ns               ;
; N/A                                     ; 31.38 MHz ( period = 31.872 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.197 ns               ;
; N/A                                     ; 31.38 MHz ( period = 31.872 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.858 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.858 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.241 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.854 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.562 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.852 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.803 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.850 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.563 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.850 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.848 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.311 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.848 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.115 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.844 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.141 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.844 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.329 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.844 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.652 ns               ;
; N/A                                     ; 31.41 MHz ( period = 31.840 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 31.41 MHz ( period = 31.832 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.822 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.984 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.822 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.190 ns               ;
; N/A                                     ; 31.44 MHz ( period = 31.808 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.352 ns               ;
; N/A                                     ; 31.44 MHz ( period = 31.804 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.065 ns               ;
; N/A                                     ; 31.44 MHz ( period = 31.804 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.798 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.893 ns               ;
; N/A                                     ; 31.45 MHz ( period = 31.792 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.127 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.790 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.756 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.790 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.073 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.786 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.296 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.784 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.782 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.176 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.782 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.778 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.182 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.778 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.776 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.697 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.776 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.290 ns               ;
; N/A                                     ; 31.48 MHz ( period = 31.768 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.867 ns               ;
; N/A                                     ; 31.48 MHz ( period = 31.766 ns )                    ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.061 ns               ;
; N/A                                     ; 31.48 MHz ( period = 31.762 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.617 ns               ;
; N/A                                     ; 31.49 MHz ( period = 31.758 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 31.49 MHz ( period = 31.756 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.221 ns               ;
; N/A                                     ; 31.49 MHz ( period = 31.756 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.310 ns               ;
; N/A                                     ; 31.49 MHz ( period = 31.756 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.748 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.748 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.037 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.742 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.001 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.740 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.738 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.065 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.734 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.734 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.527 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.730 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.896 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.726 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.678 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.724 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.007 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.698 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst15|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.184 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.694 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.485 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.688 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.686 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                        ; None                      ; 12.457 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.686 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.635 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.672 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 11.596 ns               ;
; N/A                                     ; 31.58 MHz ( period = 31.668 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 10.452 ns               ;
; N/A                                     ; 31.58 MHz ( period = 31.664 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                        ; None                      ; 12.240 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                              ;                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WE'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                         ; To                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.21 MHz ( period = 29.234 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.054 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.234 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.490 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.650 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.462 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.992 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.462 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.982 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.408 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.043 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.392 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.402 ns               ;
; N/A                                     ; 35.27 MHz ( period = 28.350 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.476 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.324 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.214 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.278 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.330 ns               ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.564 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.248 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.216 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.246 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.423 ns               ;
; N/A                                     ; 35.47 MHz ( period = 28.192 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.194 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.188 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.942 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.188 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 35.54 MHz ( period = 28.136 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.307 ns               ;
; N/A                                     ; 35.59 MHz ( period = 28.094 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.011 ns               ;
; N/A                                     ; 35.61 MHz ( period = 28.080 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.137 ns               ;
; N/A                                     ; 35.69 MHz ( period = 28.020 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.050 ns               ;
; N/A                                     ; 35.69 MHz ( period = 28.020 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 35.69 MHz ( period = 28.018 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.182 ns               ;
; N/A                                     ; 35.71 MHz ( period = 28.000 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.354 ns               ;
; N/A                                     ; 35.72 MHz ( period = 27.992 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.988 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.474 ns               ;
; N/A                                     ; 35.77 MHz ( period = 27.958 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.240 ns               ;
; N/A                                     ; 35.77 MHz ( period = 27.956 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.745 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.880 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.241 ns               ;
; N/A                                     ; 35.99 MHz ( period = 27.784 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.376 ns               ;
; N/A                                     ; 35.99 MHz ( period = 27.784 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.718 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.588 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.690 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.989 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.690 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.979 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.664 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.649 ns               ;
; N/A                                     ; 36.21 MHz ( period = 27.620 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 36.22 MHz ( period = 27.606 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.914 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.578 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.414 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.566 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.401 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.562 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.546 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.552 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.152 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.542 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.524 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.475 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.524 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.115 ns               ;
; N/A                                     ; 36.35 MHz ( period = 27.512 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.506 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.268 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.213 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.486 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 36.40 MHz ( period = 27.476 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.154 ns               ;
; N/A                                     ; 36.40 MHz ( period = 27.474 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 36.40 MHz ( period = 27.474 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.606 ns               ;
; N/A                                     ; 36.40 MHz ( period = 27.474 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.596 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.462 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.911 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.457 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.452 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.329 ns               ;
; N/A                                     ; 36.44 MHz ( period = 27.444 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 36.44 MHz ( period = 27.444 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.767 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.432 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.563 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.422 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.215 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.420 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.132 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.420 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.422 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.414 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.065 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.386 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.065 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.386 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.366 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.193 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.364 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.245 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.354 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.294 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.354 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.284 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.346 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.290 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.336 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.310 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.306 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.075 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.046 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.102 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.276 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.268 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.010 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.035 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.254 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.246 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.120 ns               ;
; N/A                                     ; 36.72 MHz ( period = 27.232 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.218 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.228 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.292 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.226 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.715 ns               ;
; N/A                                     ; 36.74 MHz ( period = 27.220 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.378 ns               ;
; N/A                                     ; 36.74 MHz ( period = 27.216 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.412 ns               ;
; N/A                                     ; 36.75 MHz ( period = 27.212 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.452 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.202 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 36.76 MHz ( period = 27.200 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.311 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.894 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.192 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.181 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.186 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.178 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.184 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.683 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.184 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.833 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.182 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.197 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.182 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.178 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.398 ns               ;
; N/A                                     ; 36.80 MHz ( period = 27.174 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.353 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.166 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.439 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.473 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.356 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.146 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.082 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.142 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.368 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.142 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.358 ns               ;
; N/A                                     ; 36.85 MHz ( period = 27.136 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.472 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.132 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.239 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.130 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.744 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.130 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.310 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.130 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.128 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.897 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.037 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.393 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.110 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.210 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.108 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.179 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.176 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.090 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.195 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.379 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.369 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.035 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.326 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.054 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.240 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.048 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.899 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.044 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.972 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.034 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.025 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.034 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.032 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.419 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.334 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.190 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.972 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.954 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.585 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.328 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.942 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.942 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.922 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.303 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.912 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.128 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.910 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.633 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.904 ns )                    ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.315 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.798 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.896 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.289 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.880 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.880 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE         ; WE       ; None                        ; None                      ; 11.028 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.880 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.007 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.874 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.866 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.133 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.862 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 10.858 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.337 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.842 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.004 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.842 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.994 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.828 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.652 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.808 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.806 ns )                    ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.411 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.804 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.178 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.800 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.798 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.796 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.745 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.790 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.786 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.350 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.780 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.149 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.780 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.913 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.778 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.436 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.776 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.645 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.774 ns )                    ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.470 ns               ;
; N/A                                     ; 37.36 MHz ( period = 26.770 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.762 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.762 ns )                    ; sram_chip:inst1|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.634 ns               ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 10.828 ns               ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 37.39 MHz ( period = 26.744 ns )                    ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.236 ns               ;
; N/A                                     ; 37.39 MHz ( period = 26.742 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 37.39 MHz ( period = 26.742 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.808 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.736 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.736 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.736 ns )                    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.545 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.734 ns )                    ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.265 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.202 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.716 ns )                    ; sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 11.823 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.714 ns )                    ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.704 ns )                    ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.151 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.702 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.358 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE         ; WE       ; None                        ; None                      ; 12.114 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.694 ns )                    ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.694 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.128 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.692 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.074 ns               ;
; N/A                                     ; 37.47 MHz ( period = 26.690 ns )                    ; sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 37.47 MHz ( period = 26.688 ns )                    ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE         ; WE       ; None                        ; None                      ; 12.395 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                              ;                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                           ; To                                                                                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1                              ; instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1                               ; Clock      ; Clock    ; None                       ; None                       ; 0.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst15|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst6|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst6|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 2.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 2.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 3.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst13|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst15|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Clock      ; Clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1     ; Clock      ; Clock    ; None                       ; None                       ; 0.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 0.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 3.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst9|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Clock      ; Clock    ; None                       ; None                       ; 0.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Slave|Q~1                              ; sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Clock      ; Clock    ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Slave|Q~1                             ; sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Clock      ; Clock    ; None                       ; None                       ; 3.642 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                            ;                                                                                                ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                  ;
+-------+--------------+------------+-----------------+---------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                                                                  ; To Clock ;
+-------+--------------+------------+-----------------+---------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.797 ns   ; Instruction[14] ; instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 4.679 ns   ; Instruction[15] ; instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1   ; Clock    ;
; N/A   ; None         ; 4.287 ns   ; Instruction[13] ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 1.354 ns   ; Instruction[4]  ; instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Master|Q~1 ; Clock    ;
; N/A   ; None         ; 1.185 ns   ; Instruction[6]  ; instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 1.128 ns   ; Instruction[7]  ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 1.120 ns   ; Instruction[11] ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 1.040 ns   ; Instruction[9]  ; instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 1.019 ns   ; Instruction[3]  ; instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 0.685 ns   ; Instruction[5]  ; instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Master|Q~1 ; Clock    ;
; N/A   ; None         ; 0.627 ns   ; Instruction[8]  ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Master|Q~1 ; Clock    ;
; N/A   ; None         ; 0.621 ns   ; Instruction[12] ; instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Master|Q~1 ; Clock    ;
; N/A   ; None         ; 0.579 ns   ; Instruction[10] ; instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Master|Q~1  ; Clock    ;
; N/A   ; None         ; 0.504 ns   ; Instruction[2]  ; instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1  ; Clock    ;
+-------+--------------+------------+-----------------+---------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                         ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 26.654 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.591 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.591 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.584 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.544 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.536 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.481 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.481 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.481 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.474 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.457 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.439 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.426 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.418 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.418 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.413 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.411 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.398 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.395 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.387 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.376 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.376 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.369 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.363 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.347 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.341 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.334 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.332 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.332 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.325 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.321 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.303 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.292 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.288 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.284 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.277 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.277 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.243 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.242 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.240 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.231 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.225 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.224 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.224 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.219 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.214 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.198 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.198 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.196 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 26.193 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.183 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.182 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.172 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.170 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 26.168 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.161 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.157 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.154 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.139 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.133 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 26.133 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 26.133 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.128 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.126 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 26.126 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.119 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.119 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.114 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.109 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.107 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 26.107 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 26.103 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.100 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.100 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.100 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 26.089 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.083 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.082 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.078 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 26.077 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.077 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.075 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.074 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.073 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.070 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.052 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 26.051 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.047 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 26.046 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.043 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.033 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 26.028 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.020 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 26.010 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.009 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.006 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.005 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 26.004 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 26.001 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.999 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.993 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.990 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.990 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.984 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.984 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.979 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.978 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.973 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.970 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.970 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.967 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.965 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.964 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.964 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.963 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.960 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.960 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.955 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.950 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.942 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.940 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.934 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.933 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.930 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.929 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.929 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.927 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.927 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.916 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.914 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.904 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.903 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.901 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.900 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.900 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.898 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.896 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.895 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.892 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.891 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.890 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.888 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.885 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.885 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.883 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.883 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.876 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.874 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.872 ns  ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.870 ns  ; sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.870 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.862 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.860 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.860 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.859 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.858 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.857 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.854 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.850 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.850 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.844 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.841 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.841 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.840 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.837 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.834 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.833 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.832 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.830 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.828 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.828 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.818 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.815 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.814 ns  ; sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.811 ns  ; sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.808 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[2] ; Clock      ;
; N/A                                     ; None                                                ; 25.807 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.801 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.800 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.797 ns  ; sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.797 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.796 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex2[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.795 ns  ; sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.791 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.791 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.790 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.788 ns  ; sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.787 ns  ; sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.786 ns  ; sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.786 ns  ; sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[4] ; Clock      ;
; N/A                                     ; None                                                ; 25.785 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.784 ns  ; sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[6] ; Clock      ;
; N/A                                     ; None                                                ; 25.782 ns  ; sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.780 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.777 ns  ; sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Hex3[1] ; Clock      ;
; N/A                                     ; None                                                ; 25.773 ns  ; sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Hex3[0] ; Clock      ;
; N/A                                     ; None                                                ; 25.773 ns  ; sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.766 ns  ; sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; N/A                                     ; None                                                ; 25.762 ns  ; sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[5] ; Clock      ;
; N/A                                     ; None                                                ; 25.761 ns  ; sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Hex3[3] ; Clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                              ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                         ;
+---------------+-------------+-----------+-----------------+---------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                                                                  ; To Clock ;
+---------------+-------------+-----------+-----------------+---------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.357 ns  ; Instruction[2]  ; instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; 0.160 ns  ; Instruction[5]  ; instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Master|Q~1 ; Clock    ;
; N/A           ; None        ; 0.126 ns  ; Instruction[10] ; instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; 0.062 ns  ; Instruction[12] ; instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Master|Q~1 ; Clock    ;
; N/A           ; None        ; 0.058 ns  ; Instruction[8]  ; instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Master|Q~1 ; Clock    ;
; N/A           ; None        ; -0.159 ns ; Instruction[3]  ; instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -0.212 ns ; Instruction[4]  ; instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Master|Q~1 ; Clock    ;
; N/A           ; None        ; -0.324 ns ; Instruction[6]  ; instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -0.358 ns ; Instruction[9]  ; instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -0.439 ns ; Instruction[11] ; instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -0.450 ns ; Instruction[7]  ; instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -3.458 ns ; Instruction[13] ; instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -3.939 ns ; Instruction[14] ; instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1  ; Clock    ;
; N/A           ; None        ; -4.000 ns ; Instruction[15] ; instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1   ; Clock    ;
+---------------+-------------+-----------+-----------------+---------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 14 19:26:17 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst15|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst6|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "WE" is a latch enable. Will not compute fmax for this pin.
Warning: Found 36 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Slave|Q~1" as buffer
    Info: Detected ripple clock "instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1" as buffer
    Info: Detected ripple clock "instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Slave|Q~1" as buffer
    Info: Detected ripple clock "instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Slave|Q~1" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~3" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~1" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~12" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~11" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~8" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~13" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~7" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~5" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~14" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst14|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst10|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~9" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~10" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst11|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst15|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~15" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst3|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst2|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~6" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~4" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst16|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst12|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst17|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst8|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~2" as buffer
    Info: Detected gated clock "decode4to16:inst5|Mux0~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0" as buffer
    Info: Detected gated clock "sram_chip:inst1|sram_register:inst6|sram_cell:cell0|comb~0" as buffer
Info: Clock "Clock" has Internal fmax of 29.71 MHz between source register "sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" and destination register "sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" (period= 33.664 ns)
    Info: + Longest register to register delay is 12.414 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: 2: + IC(0.287 ns) + CELL(0.271 ns) = 0.558 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'addsub16:inst|xorGate:GX1|f~0'
        Info: 3: + IC(0.759 ns) + CELL(0.275 ns) = 1.592 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst|xorGate:GX1|f~4'
        Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst|xorGate:GX1|f~5'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 2.389 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst|xorGate:GX1|f~6'
        Info: 6: + IC(1.206 ns) + CELL(0.413 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA1|cout~0'
        Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 4.410 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA2|cout~0'
        Info: 8: + IC(0.257 ns) + CELL(0.271 ns) = 4.938 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA3|cout~0'
        Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.342 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA4|cout~0'
        Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA5|cout~0'
        Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA6|cout~0'
        Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA7|cout~0'
        Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA8|cout~0'
        Info: 14: + IC(1.226 ns) + CELL(0.150 ns) = 8.341 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA9|cout~0'
        Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 8.754 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA10|cout~0'
        Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 9.156 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA11|cout~0'
        Info: 17: + IC(0.265 ns) + CELL(0.150 ns) = 9.571 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA12|cout~0'
        Info: 18: + IC(0.263 ns) + CELL(0.150 ns) = 9.984 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst|full_adder:FA13|cout~0'
        Info: 19: + IC(0.256 ns) + CELL(0.150 ns) = 10.390 ns; Loc. = LCCOMB_X41_Y17_N6; Fanout = 16; COMB Node = 'mux16:inst7|Output[14]~22'
        Info: 20: + IC(1.753 ns) + CELL(0.271 ns) = 12.414 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; REG Node = 'sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: Total cell delay = 3.601 ns ( 29.01 % )
        Info: Total interconnect delay = 8.813 ns ( 70.99 % )
    Info: - Smallest clock skew is -2.789 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 6.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
            Info: 2: + IC(2.219 ns) + CELL(0.150 ns) = 3.221 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 1; COMB Node = 'sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0'
            Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.763 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0clkctrl'
            Info: 4: + IC(1.360 ns) + CELL(0.150 ns) = 6.273 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; REG Node = 'sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.152 ns ( 18.36 % )
            Info: Total interconnect delay = 5.121 ns ( 81.64 % )
        Info: - Longest clock path from clock "Clock" to source register is 9.062 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
            Info: 2: + IC(2.080 ns) + CELL(0.275 ns) = 3.207 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 16; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1'
            Info: 3: + IC(0.532 ns) + CELL(0.398 ns) = 4.137 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 17; COMB Node = 'decode4to16:inst5|Mux0~2'
            Info: 4: + IC(1.295 ns) + CELL(0.275 ns) = 5.707 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0'
            Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 7.548 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl'
            Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 9.062 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.950 ns ( 21.52 % )
            Info: Total interconnect delay = 7.112 ns ( 78.48 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.629 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "WE" has Internal fmax of 34.21 MHz between source register "sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" and destination register "sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" (period= 29.234 ns)
    Info: + Longest register to register delay is 12.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 3; REG Node = 'sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: 2: + IC(0.751 ns) + CELL(0.419 ns) = 1.170 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst|xorGate:GX1|f~4'
        Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.573 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst|xorGate:GX1|f~5'
        Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 1.967 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst|xorGate:GX1|f~6'
        Info: 5: + IC(1.206 ns) + CELL(0.413 ns) = 3.586 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA1|cout~0'
        Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 3.988 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA2|cout~0'
        Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 4.516 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA3|cout~0'
        Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 4.920 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA4|cout~0'
        Info: 9: + IC(0.258 ns) + CELL(0.150 ns) = 5.328 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA5|cout~0'
        Info: 10: + IC(0.259 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA6|cout~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.140 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA7|cout~0'
        Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.543 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA8|cout~0'
        Info: 13: + IC(1.226 ns) + CELL(0.150 ns) = 7.919 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA9|cout~0'
        Info: 14: + IC(0.263 ns) + CELL(0.150 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA10|cout~0'
        Info: 15: + IC(0.252 ns) + CELL(0.150 ns) = 8.734 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA11|cout~0'
        Info: 16: + IC(0.265 ns) + CELL(0.150 ns) = 9.149 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA12|cout~0'
        Info: 17: + IC(0.263 ns) + CELL(0.150 ns) = 9.562 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst|full_adder:FA13|cout~0'
        Info: 18: + IC(0.258 ns) + CELL(0.150 ns) = 9.970 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA14|cout~0'
        Info: 19: + IC(0.255 ns) + CELL(0.150 ns) = 10.375 ns; Loc. = LCCOMB_X41_Y17_N8; Fanout = 16; COMB Node = 'mux16:inst7|Output[15]~23'
        Info: 20: + IC(1.529 ns) + CELL(0.150 ns) = 12.054 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; REG Node = 'sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: Total cell delay = 3.503 ns ( 29.06 % )
        Info: Total interconnect delay = 8.551 ns ( 70.94 % )
    Info: - Smallest clock skew is -0.722 ns
        Info: + Shortest clock path from clock "WE" to destination register is 6.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'WE'
            Info: 2: + IC(1.466 ns) + CELL(0.150 ns) = 2.468 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; COMB Node = 'sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0'
            Info: 3: + IC(2.130 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0clkctrl'
            Info: 4: + IC(1.384 ns) + CELL(0.437 ns) = 6.419 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 1; REG Node = 'sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.439 ns ( 22.42 % )
            Info: Total interconnect delay = 4.980 ns ( 77.58 % )
        Info: - Longest clock path from clock "WE" to source register is 7.141 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'WE'
            Info: 2: + IC(2.584 ns) + CELL(0.413 ns) = 3.849 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 1; COMB Node = 'sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0'
            Info: 3: + IC(1.797 ns) + CELL(0.000 ns) = 5.646 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0clkctrl'
            Info: 4: + IC(1.345 ns) + CELL(0.150 ns) = 7.141 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 3; REG Node = 'sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.415 ns ( 19.82 % )
            Info: Total interconnect delay = 5.726 ns ( 80.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.841 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "Clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1" and destination pin or register "instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1" for clock "Clock" (Hold time is 4.149 ns)
    Info: + Largest clock skew is 4.821 ns
        Info: + Longest clock path from clock "Clock" to destination register is 7.711 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
            Info: 2: + IC(6.588 ns) + CELL(0.271 ns) = 7.711 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 17; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.123 ns ( 14.56 % )
            Info: Total interconnect delay = 6.588 ns ( 85.44 % )
        Info: - Shortest clock path from clock "Clock" to source register is 2.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
            Info: 2: + IC(1.888 ns) + CELL(0.150 ns) = 2.890 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 1; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.002 ns ( 34.67 % )
            Info: Total interconnect delay = 1.888 ns ( 65.33 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 1; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master|Q~1'
        Info: 2: + IC(0.252 ns) + CELL(0.420 ns) = 0.672 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 17; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.420 ns ( 62.50 % )
        Info: Total interconnect delay = 0.252 ns ( 37.50 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1" (data pin = "Instruction[14]", clock pin = "Clock") is 4.797 ns
    Info: + Longest pin to register delay is 6.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'Instruction[14]'
        Info: 2: + IC(5.130 ns) + CELL(0.420 ns) = 6.392 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.262 ns ( 19.74 % )
        Info: Total interconnect delay = 5.130 ns ( 80.26 % )
    Info: + Micro setup delay of destination is 0.858 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
        Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.453 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.002 ns ( 40.85 % )
        Info: Total interconnect delay = 1.451 ns ( 59.15 % )
Info: tco from clock "Clock" to destination pin "Hex3[0]" through register "sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is 26.654 ns
    Info: + Longest clock path from clock "Clock" to source register is 9.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
        Info: 2: + IC(2.080 ns) + CELL(0.275 ns) = 3.207 ns; Loc. = LCCOMB_X24_Y18_N0; Fanout = 16; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave|Q~1'
        Info: 3: + IC(0.532 ns) + CELL(0.398 ns) = 4.137 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 17; COMB Node = 'decode4to16:inst5|Mux0~2'
        Info: 4: + IC(1.295 ns) + CELL(0.275 ns) = 5.707 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0'
        Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 7.548 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0clkctrl'
        Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 9.062 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 1.950 ns ( 21.52 % )
        Info: Total interconnect delay = 7.112 ns ( 78.48 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 17.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 3; REG Node = 'sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: 2: + IC(0.287 ns) + CELL(0.271 ns) = 0.558 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'addsub16:inst|xorGate:GX1|f~0'
        Info: 3: + IC(0.759 ns) + CELL(0.275 ns) = 1.592 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'addsub16:inst|xorGate:GX1|f~4'
        Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 1; COMB Node = 'addsub16:inst|xorGate:GX1|f~5'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 2.389 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst|xorGate:GX1|f~6'
        Info: 6: + IC(1.206 ns) + CELL(0.413 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA1|cout~0'
        Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 4.410 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA2|cout~0'
        Info: 8: + IC(0.257 ns) + CELL(0.271 ns) = 4.938 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA3|cout~0'
        Info: 9: + IC(0.254 ns) + CELL(0.150 ns) = 5.342 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA4|cout~0'
        Info: 10: + IC(0.258 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA5|cout~0'
        Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA6|cout~0'
        Info: 12: + IC(0.253 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA7|cout~0'
        Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.965 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA8|cout~0'
        Info: 14: + IC(1.226 ns) + CELL(0.150 ns) = 8.341 ns; Loc. = LCCOMB_X41_Y17_N18; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA9|cout~0'
        Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 8.754 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA10|cout~0'
        Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 9.156 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA11|cout~0'
        Info: 17: + IC(0.265 ns) + CELL(0.150 ns) = 9.571 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA12|cout~0'
        Info: 18: + IC(0.263 ns) + CELL(0.150 ns) = 9.984 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 3; COMB Node = 'addsub16:inst|full_adder:FA13|cout~0'
        Info: 19: + IC(0.258 ns) + CELL(0.150 ns) = 10.392 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 2; COMB Node = 'addsub16:inst|full_adder:FA14|cout~0'
        Info: 20: + IC(0.975 ns) + CELL(0.438 ns) = 11.805 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 8; COMB Node = 'addsub16:inst|full_adder:FA15|sum~3'
        Info: 21: + IC(0.314 ns) + CELL(0.413 ns) = 12.532 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 1; COMB Node = 'addsub16:inst|convert:DISPLAY3|Mux6~0'
        Info: 22: + IC(2.428 ns) + CELL(2.632 ns) = 17.592 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'Hex3[0]'
        Info: Total cell delay = 6.813 ns ( 38.73 % )
        Info: Total interconnect delay = 10.779 ns ( 61.27 % )
Info: th for register "instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1" (data pin = "Instruction[2]", clock pin = "Clock") is 0.357 ns
    Info: + Longest clock path from clock "Clock" to destination register is 3.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 44; CLK Node = 'Clock'
        Info: 2: + IC(2.262 ns) + CELL(0.150 ns) = 3.264 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.002 ns ( 30.70 % )
        Info: Total interconnect delay = 2.262 ns ( 69.30 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'Instruction[2]'
        Info: 2: + IC(1.488 ns) + CELL(0.420 ns) = 2.907 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; REG Node = 'instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.419 ns ( 48.81 % )
        Info: Total interconnect delay = 1.488 ns ( 51.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 544 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Thu May 14 19:26:21 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:09


