#-----------------------------------------------------------
# Vivado v2018.1_AR70908 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 17 10:56:32 2019
# Process ID: 10272
# Current directory: C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.runs/synth_1
# Command line: vivado.exe -log kalkulator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kalkulator.tcl
# Log file: C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.runs/synth_1/kalkulator.vds
# Journal file: C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source kalkulator.tcl -notrace
Command: synth_design -top kalkulator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 392.805 ; gain = 97.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kalkulator' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/kalkulator.vhd:22]
INFO: [Synth 8-3491] module 'state_machine' declared at 'C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/state_machine.vhd:7' bound to instance 'STATE_MACHINE1' of component 'state_machine' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/kalkulator.vhd:62]
INFO: [Synth 8-638] synthesizing module 'state_machine' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/state_machine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (1#1) [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/state_machine.vhd:18]
INFO: [Synth 8-3491] module 'keypad' declared at 'C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/keypad.vhd:5' bound to instance 'KEYPAD1' of component 'keypad' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/kalkulator.vhd:72]
INFO: [Synth 8-638] synthesizing module 'keypad' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/keypad.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'keypad' (2#1) [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/keypad.vhd:18]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/display.vhd:4' bound to instance 'DISPLAY1' of component 'display' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/kalkulator.vhd:83]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/display.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'display' (3#1) [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/display.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'kalkulator' (4#1) [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/kalkulator.vhd:22]
WARNING: [Synth 8-3331] design display has unconnected port RESET
WARNING: [Synth 8-3331] design state_machine has unconnected port RESET
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.078 ; gain = 153.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.078 ; gain = 153.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.078 ; gain = 153.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/constrs_1/new/kalkulator.xdc]
Finished Parsing XDC File [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/constrs_1/new/kalkulator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/constrs_1/new/kalkulator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kalkulator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kalkulator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 787.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 787.598 ; gain = 492.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 787.598 ; gain = 492.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 787.598 ; gain = 492.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "is_new_digit1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp_digit1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp_digit1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp_calc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp_calc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp_digit2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp_digit2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_and_right_led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_and_right_led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'key_decode_fsm_sig_k_reg' in module 'keypad'
INFO: [Synth 8-5546] ROM "pressed_key" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "key_decode_fsm_sig_k" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_decode_fsm_sig_k" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_decode_fsm_sig_k" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "LED" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               read_row1 |                               01 |                               01
               read_row2 |                               10 |                               10
               read_row3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_decode_fsm_sig_k_reg' using encoding 'sequential' in module 'keypad'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 787.598 ; gain = 492.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module keypad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'STATE_MACHINE1/current_second_digit_reg[3:0]' into 'STATE_MACHINE1/current_second_digit_reg[3:0]' [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/state_machine.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element STATE_MACHINE1/current_second_digit_reg was removed.  [C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.srcs/sources_1/new/state_machine.vhd:104]
INFO: [Synth 8-5544] ROM "STATE_MACHINE1/led_tmp_digit1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE_MACHINE1/led_tmp_calc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE_MACHINE1/led_tmp_digit2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "KEYPAD1/pressed_key" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/right_LED_result_reg[4]' (FDRE) to 'STATE_MACHINE1/right_LED_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_digit2_reg[4]' (FDRE) to 'STATE_MACHINE1/led_tmp_digit2_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_calc_reg[4]' (FDRE) to 'STATE_MACHINE1/led_tmp_calc_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_digit1_reg[4]' (FDRE) to 'STATE_MACHINE1/led_tmp_digit1_reg[7]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_F_reg[4]' (FDRE) to 'STATE_MACHINE1/led_tmp_F_reg[5]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_F_reg[3]' (FDSE) to 'STATE_MACHINE1/led_tmp_F_reg[0]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_F_reg[2]' (FDSE) to 'STATE_MACHINE1/led_tmp_F_reg[0]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_F_reg[1]' (FDSE) to 'STATE_MACHINE1/led_tmp_F_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\STATE_MACHINE1/led_tmp_F_reg[0] )
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/right_LED_result_reg[7]' (FDRE) to 'STATE_MACHINE1/right_LED_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/left_LED_result_reg[7]' (FDRE) to 'STATE_MACHINE1/left_LED_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/right_LED_result_reg[6]' (FDRE) to 'STATE_MACHINE1/right_LED_result_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/left_LED_result_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/right_LED_result_reg[5] )
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_digit2_reg[7]' (FDRE) to 'STATE_MACHINE1/led_tmp_digit2_reg[6]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_calc_reg[7]' (FDRE) to 'STATE_MACHINE1/led_tmp_calc_reg[6]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_digit1_reg[7]' (FDRE) to 'STATE_MACHINE1/led_tmp_digit1_reg[6]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_F_reg[7]' (FDRE) to 'STATE_MACHINE1/led_tmp_F_reg[5]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_digit2_reg[6]' (FDRE) to 'STATE_MACHINE1/led_tmp_digit2_reg[5]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_calc_reg[6]' (FDRE) to 'STATE_MACHINE1/led_tmp_calc_reg[5]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_digit1_reg[6]' (FDRE) to 'STATE_MACHINE1/led_tmp_digit1_reg[5]'
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_F_reg[6]' (FDRE) to 'STATE_MACHINE1/led_tmp_F_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/led_tmp_digit2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/led_tmp_calc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/led_tmp_digit1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/led_tmp_F_reg[5] )
INFO: [Synth 8-3886] merging instance 'STATE_MACHINE1/led_tmp_result_two_leds_reg[7]' (FDE) to 'STATE_MACHINE1/led_tmp_result_two_leds_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STATE_MACHINE1/led_tmp_result_two_leds_reg[6] )
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/led_tmp_F_reg[5]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/led_tmp_F_reg[0]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/led_tmp_digit1_reg[5]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/led_tmp_calc_reg[5]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/led_tmp_digit2_reg[5]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/left_LED_result_reg[6]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/right_LED_result_reg[5]) is unused and will be removed from module kalkulator.
WARNING: [Synth 8-3332] Sequential element (STATE_MACHINE1/led_tmp_result_two_leds_reg[6]) is unused and will be removed from module kalkulator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 787.598 ; gain = 492.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|kalkulator  | DISPLAY1/LED | 32x8          | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 787.598 ; gain = 492.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 810.246 ; gain = 514.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |    68|
|4     |LUT2   |    77|
|5     |LUT3   |    16|
|6     |LUT4   |    34|
|7     |LUT5   |    27|
|8     |LUT6   |    61|
|9     |MUXF7  |     4|
|10    |FDRE   |   144|
|11    |FDSE   |    19|
|12    |IBUF   |     6|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   498|
|2     |  DISPLAY1       |display       |   118|
|3     |  KEYPAD1        |keypad        |    37|
|4     |  STATE_MACHINE1 |state_machine |   324|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 812.797 ; gain = 517.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 812.797 ; gain = 178.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 812.797 ; gain = 517.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 812.797 ; gain = 530.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/Malwi/Dropbox/PROGR/fpga/Kalkulator/Kalkulator/Kalkulator.runs/synth_1/kalkulator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kalkulator_utilization_synth.rpt -pb kalkulator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 812.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 17 10:57:46 2019...
