Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriver_tb_behav xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'char' [C:/Users/athanasi/Documents/ErgastiriPsifiakwnSistimatwn/project_1/project_1.srcs/sources_1/new/part2.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/athanasi/Documents/ErgastiriPsifiakwnSistimatwn/project_1/project_1.srcs/sources_1/new/part2.v" Line 1. Module FourDigitLEDdriver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/athanasi/Documents/ErgastiriPsifiakwnSistimatwn/project_1/project_1.srcs/sources_1/new/part1.v" Line 1. Module LEDdecoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKIN2_PERIOD=10.0,CL...
Compiling module unisims_ver.MMCME2_BASE(CLKOUT1_DIVIDE=100,R...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_behav
