
****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/ipirun.tcl -notrace
Creating Vivado project and starting FPGA synthesis.
--- DEBUG: source .local/dsa/prj/rebuild.tcl to create prj project
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1722.613 ; gain = 450.148 ; free physical = 61247 ; free virtual = 63230
INFO: Project created:prj
--- DEBUG: setting ip_repo_paths: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/iprepo/repo /apps/xilinx/2018.2/SDx/2018.2/data/ip/xilinx /apps/xilinx/2018.2/SDx/2018.2/data/cache/xilinx .local/dsa/ipcache /apps/xilinx/2018.2/SDx/2018.2/data/ip
--- DEBUG: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip'.
--- DEBUG: open_bd_design -auto_upgrade [get_files zcu102.bd]
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - ps_e
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_6
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Successfully read diagram <zcu102> from BD file </home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/zcu102.bd>
--- DEBUG: source .local/top.bd.tcl
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_S_AXIS_S2MM_TDATA_WIDTH on /dm_2. It is read-only.
create_bd_cell: Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1844.352 ; gain = 0.000 ; free physical = 60816 ; free virtual = 62879
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_BRAM_1_ADDR_WIDTH but, float/scientific notation value 6.0 is provided. The value is converted to long type(6)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_BRAM_1_ADDR_WIDTH but, float/scientific notation value 16.0 is provided. The value is converted to long type(16)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_BRAM_0_ADDR_WIDTH but, float/scientific notation value 6.0 is provided. The value is converted to long type(6)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXIS_BRAM_0_ADDR_WIDTH but, float/scientific notation value 19.0 is provided. The value is converted to long type(19)
WARNING: [IP_Flow 19-4684] Expected long value for param M_AXIS_BRAM_0_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
WARNING: [BD 41-1753] The name 'axi_ic_ps_e_M_AXI_HPM0_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'STRATEGY' from '0' to '2' has been ignored for IP 'axi_ic_ps_e_S_AXI_HP1_FPD'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'STRATEGY' from '0' to '2' has been ignored for IP 'axi_ic_ps_e_S_AXI_HP0_FPD'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'STRATEGY' from '0' to '2' has been ignored for IP 'axi_ic_ps_e_S_AXI_HP2_FPD'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_0/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_1/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_2/s2mm_prmry_resetn_out_n'
--- DEBUG: save_bd_design
Wrote  : </home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/zcu102.bd> 
--- DEBUG: inserting profiling cores
--- DEBUG: Adding profiling of host and kernel masters...
--- DEBUG: useTrace : 0
WARNING: Empty profile data..ignoring profiling
--- DEBUG: inserting SystemILA debug cores
--- DEBUG: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
--- DEBUG: connecting BSCAN interfaces of compute unit(s)
--- DEBUG: assign_bd_address
</ps_e/SAXIGP2/HP0_DDR_HIGH> is being mapped into </dm_1/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP3/HP1_DDR_HIGH> is being mapped into </dm_0/Data_MM2S> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP4/HP2_DDR_HIGH> is being mapped into </dm_2/Data_S2MM> at <0x800000000 [ 32G ]>
</ps_e/SAXIGP2/HP0_DDR_LOW> is being mapped into </dm_1/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP3/HP1_DDR_LOW> is being mapped into </dm_0/Data_MM2S> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP4/HP2_DDR_LOW> is being mapped into </dm_2/Data_S2MM> at <0x00000000 [ 2G ]>
</ps_e/SAXIGP2/HP0_PCIE_HIGH1> is being mapped into </dm_1/Data_MM2S> at <0x600000000 [ 8G ]>
</ps_e/SAXIGP3/HP1_PCIE_HIGH1> is being mapped into </dm_0/Data_MM2S> at <0x600000000 [ 8G ]>
</ps_e/SAXIGP4/HP2_PCIE_HIGH1> is being mapped into </dm_2/Data_S2MM> at <0x600000000 [ 8G ]>
</ps_e/SAXIGP2/HP0_PCIE_LOW> is being mapped into </dm_1/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP3/HP1_PCIE_LOW> is being mapped into </dm_0/Data_MM2S> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP4/HP2_PCIE_LOW> is being mapped into </dm_2/Data_S2MM> at <0xE0000000 [ 256M ]>
</ps_e/SAXIGP2/HP0_QSPI> is being mapped into </dm_1/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP3/HP1_QSPI> is being mapped into </dm_0/Data_MM2S> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP4/HP2_QSPI> is being mapped into </dm_2/Data_S2MM> at <0xC0000000 [ 512M ]>
</ps_e/SAXIGP2/HP0_LPS_OCM> is being mapped into </dm_1/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP2/HP0_LPS_OCM> does not match the usage <memory> of master </dm_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps_e/SAXIGP2/HP0_LPS_OCM> from </dm_1/Data_MM2S>
</ps_e/SAXIGP3/HP1_LPS_OCM> is being mapped into </dm_0/Data_MM2S> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP3/HP1_LPS_OCM> does not match the usage <memory> of master </dm_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps_e/SAXIGP3/HP1_LPS_OCM> from </dm_0/Data_MM2S>
</ps_e/SAXIGP4/HP2_LPS_OCM> is being mapped into </dm_2/Data_S2MM> at <0xFF000000 [ 16M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps_e/SAXIGP4/HP2_LPS_OCM> does not match the usage <memory> of master </dm_2/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps_e/SAXIGP4/HP2_LPS_OCM> from </dm_2/Data_S2MM>
</DigitRec_1_if/S_AXI/reg0> is being mapped into </ps_e/Data> at <0xA0000000 [ 64K ]>
</dm_0/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0010000 [ 4K ]>
</dm_1/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0011000 [ 4K ]>
</dm_2/S_AXI_LITE/Reg> is being mapped into </ps_e/Data> at <0xA0012000 [ 4K ]>
--- DEBUG: validate_bd_design -force
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP4/HP2_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP3/HP1_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP2/HP0_LPS_OCM> is excluded from all addressable master spaces.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/S_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/S_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/M_AXI(16)
CRITICAL WARNING: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_ic_ps_e_M_AXI_HPM0_FPD/xbar/S00_AXI(0) and /axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo/M_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP1_FPD(1) and /axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP1_FPD(1) and /axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP0_FPD(1) and /axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP0_FPD(1) and /axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps_e/S_AXI_HP2_FPD(1) and /axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps_e/S_AXI_HP2_FPD(1) and /axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/M_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.406 ; gain = 0.000 ; free physical = 60655 ; free virtual = 62781
--- DEBUG: bd::util_cmd set_bd_source SDSoC [current_bd_design]
Wrote  : </home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/zcu102.bd> 
--- DEBUG: writing address_map.xml
--- DEBUG: writing debug ip
--- DEBUG: generate_target all [get_files zcu102.bd]
INFO: [BD 41-1662] The design 'zcu102.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP4/HP2_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP3/HP1_LPS_OCM> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </ps_e/SAXIGP2/HP0_LPS_OCM> is excluded from all addressable master spaces.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DigitRec_1_if/ap_bram_iarg_0_addr0'(19) to net 'DigitRec_1_global_training_set_V_PORTA_ADDR'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DigitRec_1_if/ap_bram_iarg_1_addr0'(16) to net 'DigitRec_1_global_test_set_V_PORTA_ADDR'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DigitRec_1_if/ap_bram_oarg_0_addr0'(11) to net 'DigitRec_1_global_results_PORTA_ADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DigitRec_1_if/ap_bram_iarg_0_addr0'(19) to net 'DigitRec_1_global_training_set_V_PORTA_ADDR'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DigitRec_1_if/ap_bram_iarg_1_addr0'(16) to net 'DigitRec_1_global_test_set_V_PORTA_ADDR'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DigitRec_1_if/ap_bram_oarg_0_addr0'(11) to net 'DigitRec_1_global_results_PORTA_ADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/sim/zcu102.v
VHDL Output written to : /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/hdl/zcu102_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu102_ps_e_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
xit::source_ipfile: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2078.414 ; gain = 0.000 ; free physical = 60587 ; free virtual = 62721
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_e .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DigitRec_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DigitRec_1_if .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_0_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_1_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_2_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sds_irq_const .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc .
Exporting to file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/hw_handoff/zcu102.hwh
Generated Block Design Tcl file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/hw_handoff/zcu102_bd.tcl
Generated Hardware Definition File /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.hwdef
generate_target: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2142.422 ; gain = 64.008 ; free physical = 60483 ; free virtual = 62694
--- DEBUG: config_ip_cache -export [get_ips -all -of_object [get_files zcu102.bd]]
--- DEBUG: write_hwdef -force -file output/system.hdf
--- DEBUG: add_files -norecurse [make_wrapper -top -files [get_files zcu102.bd]]
--- DEBUG: add_files output/zcu102_ooc_copy.xdc -fileset [current_fileset -constrset]
--- DEBUG: set_property used_in synthesis implementation out_of_context /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/output/zcu102_ooc_copy.xdc
--- DEBUG: set_property processing_order early /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/output/zcu102_ooc_copy.xdc
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_ps_e_0, cache-ID = 91be9c15f6d42b68; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_clk_wiz_0_0, cache-ID = 504d22ad21a42be5; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_0_0, cache-ID = 5233bc19dd8fcd71; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_1_0, cache-ID = bbaff0a64b0d1cbe; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_2_0, cache-ID = cb44d14693be9c67; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_3_0, cache-ID = 618f0c01e035be55; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_4_0, cache-ID = f8b8a40796959098; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_5_0, cache-ID = d3c13a90791c39a9; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_proc_sys_reset_6_0, cache-ID = b510dbd3429991f4; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_xlconcat_0_0, cache-ID = 41980b76ea03df0f; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_xlconcat_1_0, cache-ID = 41980b76ea03df0f; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_dm_0_0, cache-ID = 8929fa63c1b1faa9; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_dm_1_0, cache-ID = 8929fa63c1b1faa9; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_dm_2_0, cache-ID = dfcd15d5f6c8d4b1; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_sds_irq_const_0, cache-ID = 715b7980796f2f53; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_auto_us_df_2, cache-ID = 101f5bbedc57608c; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_s00_regslice_2, cache-ID = f5c370ea7fb0becf; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_auto_us_df_1, cache-ID = d7cf3fdf16c5fd8d; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_s00_regslice_1, cache-ID = f5c370ea7fb0becf; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_auto_us_df_0, cache-ID = d7cf3fdf16c5fd8d; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_m03_regslice_0, cache-ID = f5a4c75e545c89cd; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_m02_regslice_0, cache-ID = f5a4c75e545c89cd; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_m01_regslice_0, cache-ID = f5a4c75e545c89cd; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_m00_regslice_0, cache-ID = 4cc27b98e7bffc18; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_s00_regslice_0, cache-ID = 90f3749fc5fc8e13; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_s00_data_fifo_0, cache-ID = a4eb4cab3b22683a; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_auto_ds_0, cache-ID = ce2b705b7d31a14b; cache size = 3238.813 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zcu102_auto_pc_0, cache-ID = 90c1fade869233b1; cache size = 3238.813 MB.
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2558.617 ; gain = 56.027 ; free physical = 60402 ; free virtual = 62663
--- DEBUG: set_param general.maxThreads 1
[Wed Aug 12 22:47:05 2020] Launched zcu102_axis_dwc_dm_0_tx_0_0_synth_1, zcu102_axis_dwc_dm_2_rx_0_0_synth_1, zcu102_axis_dwc_dm_1_tx_0_0_synth_1, zcu102_s00_regslice_3_synth_1, zcu102_DigitRec_1_if_0_synth_1, zcu102_xbar_0_synth_1, zcu102_DigitRec_1_0_synth_1...
Run output will be captured here:
zcu102_axis_dwc_dm_0_tx_0_0_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_axis_dwc_dm_0_tx_0_0_synth_1/runme.log
zcu102_axis_dwc_dm_2_rx_0_0_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_axis_dwc_dm_2_rx_0_0_synth_1/runme.log
zcu102_axis_dwc_dm_1_tx_0_0_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_axis_dwc_dm_1_tx_0_0_synth_1/runme.log
zcu102_s00_regslice_3_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_s00_regslice_3_synth_1/runme.log
zcu102_DigitRec_1_if_0_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_if_0_synth_1/runme.log
zcu102_xbar_0_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_xbar_0_synth_1/runme.log
zcu102_DigitRec_1_0_synth_1: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/zcu102_DigitRec_1_0_synth_1/runme.log
[Wed Aug 12 22:47:06 2020] Launched synth_1...
Run output will be captured here: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2558.617 ; gain = 0.000 ; free physical = 60395 ; free virtual = 62655
[Wed Aug 12 22:47:06 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log zcu102_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1912.109 ; gain = 639.656 ; free physical = 59787 ; free virtual = 62221
Command: synth_design -top zcu102_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23830 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.152 ; gain = 0.000 ; free physical = 59688 ; free virtual = 62122
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_wrapper' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/imports/hdl/zcu102_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zcu102' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2105]
INFO: [Synth 8-6157] synthesizing module 'zcu102_DigitRec_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_DigitRec_1_0' (1#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_DigitRec_1_if_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_if_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_DigitRec_1_if_0' (2#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_if_0_stub.v:6]
WARNING: [Synth 8-350] instance 'DigitRec_1_if' of module 'zcu102_DigitRec_1_if_0' requires 76 connections, but only 75 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2408]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3096]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1L5FO83' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_0' (3#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1L5FO83' (4#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_RMJU2A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:222]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m01_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m01_regslice_0' (5#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zcu102_m01_regslice_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:377]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_RMJU2A' (6#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:222]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_KMOB28' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:417]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m02_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m02_regslice_0' (7#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m02_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zcu102_m02_regslice_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:572]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_KMOB28' (8#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:417]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1RBCT5D' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:612]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m03_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m03_regslice_0' (9#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'zcu102_m03_regslice_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:767]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1RBCT5D' (10#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:612]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XHUIUQ' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1282]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_ds_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_ds_0' (11#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_pc_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_pc_0' (12#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_data_fifo_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_data_fifo_0' (13#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_0' (14#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'zcu102_s00_regslice_0' requires 84 connections, but only 82 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1801]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XHUIUQ' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1282]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xbar_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xbar_0' (16#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0' (17#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3096]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3915]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7PU0X4' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1886]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_1' (18#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_1' requires 34 connections, but only 33 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2033]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_2' (19#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7PU0X4' (20#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1886]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0' (21#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3915]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4085]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16ZUXHR' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:807]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_0' (22#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_0' requires 34 connections, but only 33 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:954]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_1' (23#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16ZUXHR' (24#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:807]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0' (25#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4085]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4255]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1I2ZTBB' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1025]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_2' (26#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_2' requires 40 connections, but only 39 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1199]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_3' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_3' (27#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1I2ZTBB' (28#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0' (29#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4255]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis_dwc_dm_0_tx_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_0_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis_dwc_dm_0_tx_0_0' (30#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_0_tx_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis_dwc_dm_1_tx_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_1_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis_dwc_dm_1_tx_0_0' (31#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_1_tx_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis_dwc_dm_2_rx_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_2_rx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis_dwc_dm_2_rx_0_0' (32#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_2_rx_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_dwc_dm_2_rx_0' of module 'zcu102_axis_dwc_dm_2_rx_0_0' requires 14 connections, but only 13 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2740]
INFO: [Synth 8-6157] synthesizing module 'zcu102_clk_wiz_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_clk_wiz_0_0' (33#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'zcu102_dm_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_dm_0_0' (34#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dm_0' of module 'zcu102_dm_0_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2765]
INFO: [Synth 8-6157] synthesizing module 'zcu102_dm_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_dm_1_0' (35#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dm_1' of module 'zcu102_dm_1_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2803]
INFO: [Synth 8-6157] synthesizing module 'zcu102_dm_2_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_dm_2_0' (36#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dm_2' of module 'zcu102_dm_2_0' requires 43 connections, but only 40 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2882]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_0_0' (37#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zcu102_proc_sys_reset_0_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2882]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_1_0' (38#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zcu102_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2888]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2896]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_2_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_2_0' (39#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zcu102_proc_sys_reset_2_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2896]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2902]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_3_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_3_0' (40#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zcu102_proc_sys_reset_3_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2902]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2908]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_4_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_4_0' (41#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_4' of module 'zcu102_proc_sys_reset_4_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2914]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_5_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_5_0' (42#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_5_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_5' of module 'zcu102_proc_sys_reset_5_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2914]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2920]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_6_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_6_0' (43#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_6_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_6' of module 'zcu102_proc_sys_reset_6_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2920]
INFO: [Synth 8-6157] synthesizing module 'zcu102_ps_e_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_ps_e_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_ps_e_0' (44#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_ps_e_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ps_e' of module 'zcu102_ps_e_0' requires 164 connections, but only 145 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2926]
INFO: [Synth 8-6157] synthesizing module 'zcu102_sds_irq_const_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_sds_irq_const_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_sds_irq_const_0' (45#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_sds_irq_const_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xlconcat_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xlconcat_0_0' (46#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xlconcat_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xlconcat_1_0' (47#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102' (48#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2105]
WARNING: [Synth 8-115] binding instance 'zcu102_i' in module 'zcu102_wrapper' to reference 'zcu102' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'zcu102_wrapper' (49#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/imports/hdl/zcu102_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1I2ZTBB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1I2ZTBB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16ZUXHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16ZUXHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7PU0X4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7PU0X4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.160 ; gain = 0.008 ; free physical = 59688 ; free virtual = 62122
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.160 ; gain = 0.008 ; free physical = 59694 ; free virtual = 62128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.160 ; gain = 0.008 ; free physical = 59694 ; free virtual = 62128
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0/zcu102_ps_e_0_in_context.xdc] for cell 'zcu102_i/ps_e'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0/zcu102_ps_e_0_in_context.xdc] for cell 'zcu102_i/ps_e'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_in_context.xdc] for cell 'zcu102_i/clk_wiz_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_in_context.xdc] for cell 'zcu102_i/clk_wiz_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_2'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_3'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_4'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_4'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_5'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_5'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_6'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_6'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_1_0/zcu102_xlconcat_1_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_1_0/zcu102_xlconcat_1_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_2'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_2'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1_if'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1_if'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_2_rx_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_2_rx_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0_in_context.xdc] for cell 'zcu102_i/sds_irq_const'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0_in_context.xdc] for cell 'zcu102_i/sds_irq_const'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0/zcu102_xbar_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0/zcu102_xbar_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3/zcu102_s00_regslice_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3/zcu102_s00_regslice_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0/zcu102_m00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0/zcu102_m00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0/zcu102_auto_ds_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0/zcu102_auto_ds_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0/zcu102_auto_pc_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0/zcu102_auto_pc_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.578 ; gain = 0.000 ; free physical = 58911 ; free virtual = 61346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2582.578 ; gain = 639.426 ; free physical = 59045 ; free virtual = 61480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2582.578 ; gain = 639.426 ; free physical = 59045 ; free virtual = 61480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu102_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/ps_e. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/DigitRec_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/DigitRec_1_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_0_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_1_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_2_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/sds_irq_const. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2582.578 ; gain = 639.426 ; free physical = 59045 ; free virtual = 61480
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'zcu102_i' in module 'zcu102_wrapper' to reference 'zcu102' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2582.586 ; gain = 639.434 ; free physical = 59048 ; free virtual = 61484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 2582.586 ; gain = 639.434 ; free physical = 59038 ; free virtual = 61476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/ps_e/pl_clk0' to pin 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_in1' to pin 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out1' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out2' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out3' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out4' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out5' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out6' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out7' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out7/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/DigitRec_1/global_results_Clk_A' to pin 'zcu102_i/DigitRec_1/bbstub_global_results_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/DigitRec_1/global_test_set_V_Clk_A' to pin 'zcu102_i/DigitRec_1/bbstub_global_test_set_V_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/DigitRec_1/global_training_set_V_Clk_A' to pin 'zcu102_i/DigitRec_1/bbstub_global_training_set_V_Clk_A/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:02:17 . Memory (MB): peak = 2832.258 ; gain = 889.105 ; free physical = 58483 ; free virtual = 60921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:17 . Memory (MB): peak = 2833.250 ; gain = 890.098 ; free physical = 58482 ; free virtual = 60921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.266 ; gain = 893.113 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |zcu102_xbar_0               |         1|
|2     |zcu102_m00_regslice_0       |         1|
|3     |zcu102_m01_regslice_0       |         1|
|4     |zcu102_m02_regslice_0       |         1|
|5     |zcu102_m03_regslice_0       |         1|
|6     |zcu102_auto_ds_0            |         1|
|7     |zcu102_auto_pc_0            |         1|
|8     |zcu102_s00_data_fifo_0      |         1|
|9     |zcu102_s00_regslice_0       |         1|
|10    |zcu102_auto_us_df_1         |         1|
|11    |zcu102_s00_regslice_2       |         1|
|12    |zcu102_auto_us_df_0         |         1|
|13    |zcu102_s00_regslice_1       |         1|
|14    |zcu102_auto_us_df_2         |         1|
|15    |zcu102_s00_regslice_3       |         1|
|16    |zcu102_DigitRec_1_0         |         1|
|17    |zcu102_DigitRec_1_if_0      |         1|
|18    |zcu102_axis_dwc_dm_0_tx_0_0 |         1|
|19    |zcu102_axis_dwc_dm_1_tx_0_0 |         1|
|20    |zcu102_axis_dwc_dm_2_rx_0_0 |         1|
|21    |zcu102_clk_wiz_0_0          |         1|
|22    |zcu102_dm_0_0               |         1|
|23    |zcu102_dm_1_0               |         1|
|24    |zcu102_dm_2_0               |         1|
|25    |zcu102_proc_sys_reset_0_0   |         1|
|26    |zcu102_proc_sys_reset_1_0   |         1|
|27    |zcu102_proc_sys_reset_2_0   |         1|
|28    |zcu102_proc_sys_reset_3_0   |         1|
|29    |zcu102_proc_sys_reset_4_0   |         1|
|30    |zcu102_proc_sys_reset_5_0   |         1|
|31    |zcu102_proc_sys_reset_6_0   |         1|
|32    |zcu102_ps_e_0               |         1|
|33    |zcu102_sds_irq_const_0      |         1|
|34    |zcu102_xlconcat_0_0         |         1|
|35    |zcu102_xlconcat_1_0         |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |zcu102_DigitRec_1_0         |     1|
|2     |zcu102_DigitRec_1_if_0      |     1|
|3     |zcu102_auto_ds_0            |     1|
|4     |zcu102_auto_pc_0            |     1|
|5     |zcu102_auto_us_df_0         |     1|
|6     |zcu102_auto_us_df_1         |     1|
|7     |zcu102_auto_us_df_2         |     1|
|8     |zcu102_axis_dwc_dm_0_tx_0_0 |     1|
|9     |zcu102_axis_dwc_dm_1_tx_0_0 |     1|
|10    |zcu102_axis_dwc_dm_2_rx_0_0 |     1|
|11    |zcu102_clk_wiz_0_0          |     1|
|12    |zcu102_dm_0_0               |     1|
|13    |zcu102_dm_1_0               |     1|
|14    |zcu102_dm_2_0               |     1|
|15    |zcu102_m00_regslice_0       |     1|
|16    |zcu102_m01_regslice_0       |     1|
|17    |zcu102_m02_regslice_0       |     1|
|18    |zcu102_m03_regslice_0       |     1|
|19    |zcu102_proc_sys_reset_0_0   |     1|
|20    |zcu102_proc_sys_reset_1_0   |     1|
|21    |zcu102_proc_sys_reset_2_0   |     1|
|22    |zcu102_proc_sys_reset_3_0   |     1|
|23    |zcu102_proc_sys_reset_4_0   |     1|
|24    |zcu102_proc_sys_reset_5_0   |     1|
|25    |zcu102_proc_sys_reset_6_0   |     1|
|26    |zcu102_ps_e_0               |     1|
|27    |zcu102_s00_data_fifo_0      |     1|
|28    |zcu102_s00_regslice_0       |     1|
|29    |zcu102_s00_regslice_1       |     1|
|30    |zcu102_s00_regslice_2       |     1|
|31    |zcu102_s00_regslice_3       |     1|
|32    |zcu102_sds_irq_const_0      |     1|
|33    |zcu102_xbar_0               |     1|
|34    |zcu102_xlconcat_0_0         |     1|
|35    |zcu102_xlconcat_1_0         |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------------+------+
|      |Instance                       |Module                              |Cells |
+------+-------------------------------+------------------------------------+------+
|1     |top                            |                                    |  6589|
|2     |  zcu102_i                     |zcu102                              |  6589|
|3     |    axi_ic_ps_e_M_AXI_HPM0_FPD |zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0 |  2234|
|4     |      m00_couplers             |m00_couplers_imp_1L5FO83            |   152|
|5     |      m01_couplers             |m01_couplers_imp_RMJU2A             |   108|
|6     |      m02_couplers             |m02_couplers_imp_KMOB28             |   108|
|7     |      m03_couplers             |m03_couplers_imp_1RBCT5D            |   108|
|8     |      s00_couplers             |s00_couplers_imp_1XHUIUQ            |  1209|
|9     |    axi_ic_ps_e_S_AXI_HP0_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0  |   272|
|10    |      s00_couplers             |s00_couplers_imp_7PU0X4             |   272|
|11    |    axi_ic_ps_e_S_AXI_HP1_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0  |   272|
|12    |      s00_couplers             |s00_couplers_imp_16ZUXHR            |   272|
|13    |    axi_ic_ps_e_S_AXI_HP2_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0  |   364|
|14    |      s00_couplers             |s00_couplers_imp_1I2ZTBB            |   364|
+------+-------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:35 . Memory (MB): peak = 2836.270 ; gain = 253.699 ; free physical = 58517 ; free virtual = 60956
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.273 ; gain = 893.117 ; free physical = 58527 ; free virtual = 60966
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:21 . Memory (MB): peak = 2892.301 ; gain = 980.191 ; free physical = 58497 ; free virtual = 60935
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/zcu102_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zcu102_wrapper_utilization_synth.rpt -pb zcu102_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2892.309 ; gain = 0.000 ; free physical = 58498 ; free virtual = 60937
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 23:03:34 2020...
[Wed Aug 12 23:03:35 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:18:11 ; elapsed = 00:16:29 . Memory (MB): peak = 2558.617 ; gain = 0.000 ; free physical = 60199 ; free virtual = 62634
--- DEBUG: reset_param general.maxThreads
--- DEBUG: get_ips -quiet -all -filter "SDX_KERNEL==true": zcu102_DigitRec_1_0
--- DEBUG: get_property dcp_resource_data zcu102_DigitRec_1_0: LUT 31521  LUTMem 82  REG 8915  CARRY8 370  F7MUX 137  F8MUX 0  F9MUX 0  BRAM 175  DSP 1  GLOBAL_CLOCK_BUFFERS 0  PLL 0  MMCM 0  GTHE4_CHANNEL 0  GTHE4_COMMON 0
--- DEBUG: get_filesets: sources_1 constrs_1 sim_1 zcu102_axis_dwc_dm_0_tx_0_0 zcu102_axis_dwc_dm_2_rx_0_0 zcu102_axis_dwc_dm_1_tx_0_0 zcu102_s00_regslice_3 zcu102_DigitRec_1_if_0 zcu102_xbar_0 zcu102_DigitRec_1_0
[Wed Aug 12 23:03:37 2020] Launched impl_1...
Run output will be captured here: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/impl_1/runme.log
[Wed Aug 12 23:03:37 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log zcu102_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zcu102_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_wrapper.tcl -notrace
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.121 ; gain = 641.660 ; free physical = 59766 ; free virtual = 62201
Command: link_design -top zcu102_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0.dcp' for cell 'zcu102_i/DigitRec_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0.dcp' for cell 'zcu102_i/DigitRec_1_if'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0.dcp' for cell 'zcu102_i/axis_dwc_dm_2_rx_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.dcp' for cell 'zcu102_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.dcp' for cell 'zcu102_i/dm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0.dcp' for cell 'zcu102_i/dm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0.dcp' for cell 'zcu102_i/dm_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.dcp' for cell 'zcu102_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.dcp' for cell 'zcu102_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.dcp' for cell 'zcu102_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.dcp' for cell 'zcu102_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.dcp' for cell 'zcu102_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.dcp' for cell 'zcu102_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.dcp' for cell 'zcu102_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.dcp' for cell 'zcu102_i/ps_e'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0.dcp' for cell 'zcu102_i/sds_irq_const'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0.dcp' for cell 'zcu102_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_1_0/zcu102_xlconcat_1_0.dcp' for cell 'zcu102_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
INFO: [Netlist 29-17] Analyzing 785 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zcu102_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zcu102_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.edf but preserved for implementation. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.edf:452]
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.xdc] for cell 'zcu102_i/ps_e/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.xdc] for cell 'zcu102_i/ps_e/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_board.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_board.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3302.879 ; gain = 433.129 ; free physical = 58189 ; free virtual = 60624
WARNING: [Vivado 12-2489] -input_jitter contains time 0.100010 which will be rounded to 0.100 to ensure it is an integer multiple of 1 picosecond [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.xdc] for cell 'zcu102_i/dm_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.xdc] for cell 'zcu102_i/dm_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0.xdc] for cell 'zcu102_i/dm_1/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0.xdc] for cell 'zcu102_i/dm_1/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0.xdc] for cell 'zcu102_i/dm_2/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0.xdc] for cell 'zcu102_i/dm_2/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0_clocks.xdc] for cell 'zcu102_i/dm_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0_clocks.xdc] for cell 'zcu102_i/dm_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0_clocks.xdc] for cell 'zcu102_i/dm_1/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0_clocks.xdc] for cell 'zcu102_i/dm_1/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0_clocks.xdc] for cell 'zcu102_i/dm_2/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0_clocks.xdc] for cell 'zcu102_i/dm_2/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].bram2axis_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].bram2axis_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 41 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

86 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:29 . Memory (MB): peak = 3671.059 ; gain = 1756.938 ; free physical = 58262 ; free virtual = 60697
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_init_post.tcl
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/output/_user_impl_clk.xdc]
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_opt_pre.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58253 ; free virtual = 60690

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c1cacb9b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58196 ; free virtual = 60632

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 59 inverter(s) to 2443 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 66829e31

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58252 ; free virtual = 60688
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 61bcfae1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58252 ; free virtual = 60688
INFO: [Opt 31-389] Phase Constant propagation created 135 cells and removed 771 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 972bdd0d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58254 ; free virtual = 60690
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2531 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 972bdd0d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58254 ; free virtual = 60690
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a9b6f502

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58248 ; free virtual = 60684
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26864ab8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58248 ; free virtual = 60684
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58248 ; free virtual = 60684
Ending Logic Optimization Task | Checksum: 13113c0e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3671.059 ; gain = 0.000 ; free physical = 58248 ; free virtual = 60684

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.448 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 40 BRAM(s) out of a total of 473 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 89 WE to EN ports
Number of BRAM Ports augmented: 72 newly gated: 89 Total Ports: 946
Ending PowerOpt Patch Enables Task | Checksum: df3fad43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57610 ; free virtual = 60046
Ending Power Optimization Task | Checksum: df3fad43

Time (s): cpu = 00:02:16 ; elapsed = 00:01:15 . Memory (MB): peak = 4987.434 ; gain = 1316.375 ; free physical = 57669 ; free virtual = 60106

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d6d3b3c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57663 ; free virtual = 60099
Ending Final Cleanup Task | Checksum: d6d3b3c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57663 ; free virtual = 60099
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:11 ; elapsed = 00:01:48 . Memory (MB): peak = 4987.434 ; gain = 1316.375 ; free physical = 57663 ; free virtual = 60099
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_opt_post.tcl
INFO: [runtcl-4] Executing : report_drc -file zcu102_wrapper_drc_opted.rpt -pb zcu102_wrapper_drc_opted.pb -rpx zcu102_wrapper_drc_opted.rpx
Command: report_drc -file zcu102_wrapper_drc_opted.rpt -pb zcu102_wrapper_drc_opted.pb -rpx zcu102_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57644 ; free virtual = 60081
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57646 ; free virtual = 60083
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6b6daa90

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57646 ; free virtual = 60082
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57643 ; free virtual = 60080

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7d242ecd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57571 ; free virtual = 60008

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cd6d4159

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57441 ; free virtual = 59878

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cd6d4159

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57441 ; free virtual = 59878
Phase 1 Placer Initialization | Checksum: cd6d4159

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57440 ; free virtual = 59877

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1379caa37

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 4987.434 ; gain = 0.000 ; free physical = 57392 ; free virtual = 59829

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4995.434 ; gain = 0.000 ; free physical = 57335 ; free virtual = 59771

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1155435e6

Time (s): cpu = 00:03:43 ; elapsed = 00:01:54 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57335 ; free virtual = 59772
Phase 2 Global Placement | Checksum: 1c73349a3

Time (s): cpu = 00:04:05 ; elapsed = 00:02:05 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57357 ; free virtual = 59794

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c73349a3

Time (s): cpu = 00:04:06 ; elapsed = 00:02:05 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57357 ; free virtual = 59793

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c8848aca

Time (s): cpu = 00:04:19 ; elapsed = 00:02:12 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57351 ; free virtual = 59788

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c85f0a5f

Time (s): cpu = 00:04:20 ; elapsed = 00:02:12 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57350 ; free virtual = 59786

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8d5524c

Time (s): cpu = 00:04:20 ; elapsed = 00:02:13 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57343 ; free virtual = 59779

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 19563e4ab

Time (s): cpu = 00:04:29 ; elapsed = 00:02:20 . Memory (MB): peak = 4995.434 ; gain = 8.000 ; free physical = 57282 ; free virtual = 59718

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: de0e4db4

Time (s): cpu = 00:05:03 ; elapsed = 00:02:36 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57263 ; free virtual = 59699

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 11b7f71fd

Time (s): cpu = 00:05:05 ; elapsed = 00:02:38 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57264 ; free virtual = 59701

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 143b50c4e

Time (s): cpu = 00:05:24 ; elapsed = 00:02:54 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57229 ; free virtual = 59665

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: dbbee68c

Time (s): cpu = 00:05:46 ; elapsed = 00:03:00 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57229 ; free virtual = 59665

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 15ad04fd1

Time (s): cpu = 00:05:51 ; elapsed = 00:03:04 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57226 ; free virtual = 59662

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 143e619dd

Time (s): cpu = 00:05:51 ; elapsed = 00:03:05 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57243 ; free virtual = 59680
Phase 3 Detail Placement | Checksum: 143e619dd

Time (s): cpu = 00:05:52 ; elapsed = 00:03:06 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57244 ; free virtual = 59680

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13b86eaa6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13b86eaa6

Time (s): cpu = 00:06:41 ; elapsed = 00:03:19 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57273 ; free virtual = 59710
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.039. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1df9dcf10

Time (s): cpu = 00:06:42 ; elapsed = 00:03:20 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57274 ; free virtual = 59711
Phase 4.1 Post Commit Optimization | Checksum: 1df9dcf10

Time (s): cpu = 00:06:42 ; elapsed = 00:03:21 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57274 ; free virtual = 59711

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df9dcf10

Time (s): cpu = 00:06:44 ; elapsed = 00:03:21 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57284 ; free virtual = 59721

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 261ad8168

Time (s): cpu = 00:06:52 ; elapsed = 00:03:30 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57257 ; free virtual = 59694

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 216ee6585

Time (s): cpu = 00:06:52 ; elapsed = 00:03:30 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57258 ; free virtual = 59694
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216ee6585

Time (s): cpu = 00:06:53 ; elapsed = 00:03:31 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57258 ; free virtual = 59694
Ending Placer Task | Checksum: 148299eb9

Time (s): cpu = 00:06:53 ; elapsed = 00:03:31 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57404 ; free virtual = 59840
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:11 ; elapsed = 00:03:45 . Memory (MB): peak = 5003.438 ; gain = 16.004 ; free physical = 57404 ; free virtual = 59841
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_place_post.tcl
INFO: [runtcl-4] Executing : report_io -file zcu102_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 57374 ; free virtual = 59811
INFO: [runtcl-4] Executing : report_utilization -file zcu102_wrapper_utilization_placed.rpt -pb zcu102_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 57405 ; free virtual = 59843
report_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 57405 ; free virtual = 59843
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zcu102_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.40 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 57406 ; free virtual = 59843
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 38ccf89d ConstDB: 0 ShapeSum: 8d4cf3c4 RouteDB: 820fb258

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147e68e70

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56988 ; free virtual = 59589
Post Restoration Checksum: NetGraph: eebe1a61 NumContArr: 2643e6fe Constraints: 61af673d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 176b1689c

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56985 ; free virtual = 59586

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 176b1689c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56924 ; free virtual = 59525

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 176b1689c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56924 ; free virtual = 59525

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 21d3cbe58

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56816 ; free virtual = 59417

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2b28813c3

Time (s): cpu = 00:02:30 ; elapsed = 00:01:17 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56826 ; free virtual = 59427
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.397  | TNS=0.000  | WHS=-0.104 | THS=-16.568|

Phase 2 Router Initialization | Checksum: 2aa0b5181

Time (s): cpu = 00:03:09 ; elapsed = 00:01:28 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56819 ; free virtual = 59420

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d19f04b3

Time (s): cpu = 00:04:06 ; elapsed = 00:01:43 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56774 ; free virtual = 59375

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16181
 Number of Nodes with overlaps = 1912
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEM_X9Y295 
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=-0.016 | THS=-0.221 |

Phase 4.1 Global Iteration 0 | Checksum: 321577bc7

Time (s): cpu = 00:15:11 ; elapsed = 00:06:47 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56779 ; free virtual = 59380

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2b5455f42

Time (s): cpu = 00:15:13 ; elapsed = 00:06:47 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56778 ; free virtual = 59379
Phase 4 Rip-up And Reroute | Checksum: 2b5455f42

Time (s): cpu = 00:15:13 ; elapsed = 00:06:47 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56771 ; free virtual = 59372

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 275049b08

Time (s): cpu = 00:15:36 ; elapsed = 00:06:54 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 275049b08

Time (s): cpu = 00:15:37 ; elapsed = 00:06:54 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 275049b08

Time (s): cpu = 00:15:37 ; elapsed = 00:06:54 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377
Phase 5 Delay and Skew Optimization | Checksum: 275049b08

Time (s): cpu = 00:15:37 ; elapsed = 00:06:55 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2de223abd

Time (s): cpu = 00:15:52 ; elapsed = 00:07:00 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d89a2466

Time (s): cpu = 00:15:52 ; elapsed = 00:07:00 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377
Phase 6 Post Hold Fix | Checksum: 2d89a2466

Time (s): cpu = 00:15:52 ; elapsed = 00:07:01 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59377

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.5377 %
  Global Horizontal Routing Utilization  = 5.36864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 34e8afd2d

Time (s): cpu = 00:15:55 ; elapsed = 00:07:01 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56771 ; free virtual = 59372

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 34e8afd2d

Time (s): cpu = 00:15:55 ; elapsed = 00:07:02 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56771 ; free virtual = 59372

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 34e8afd2d

Time (s): cpu = 00:16:01 ; elapsed = 00:07:08 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56770 ; free virtual = 59371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 34e8afd2d

Time (s): cpu = 00:16:02 ; elapsed = 00:07:08 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56774 ; free virtual = 59375
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:03 ; elapsed = 00:07:08 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56870 ; free virtual = 59471

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:23 ; elapsed = 00:07:22 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56870 ; free virtual = 59471
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/scripts/_full_route_post.tcl
--- DEBUG: clock frequency scaling is disabled for this flow, perform the normal timing check instead
--- DEBUG: get_timing_paths -quiet -slack_lesser_than 0
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56673 ; free virtual = 59399
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 5003.438 ; gain = 0.000 ; free physical = 56776 ; free virtual = 59412
INFO: [runtcl-4] Executing : report_drc -file zcu102_wrapper_drc_routed.rpt -pb zcu102_wrapper_drc_routed.pb -rpx zcu102_wrapper_drc_routed.rpx
Command: report_drc -file zcu102_wrapper_drc_routed.rpt -pb zcu102_wrapper_drc_routed.pb -rpx zcu102_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 5399.406 ; gain = 395.969 ; free physical = 56748 ; free virtual = 59383
INFO: [runtcl-4] Executing : report_methodology -file zcu102_wrapper_methodology_drc_routed.rpt -pb zcu102_wrapper_methodology_drc_routed.pb -rpx zcu102_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zcu102_wrapper_methodology_drc_routed.rpt -pb zcu102_wrapper_methodology_drc_routed.pb -rpx zcu102_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 5399.406 ; gain = 0.000 ; free physical = 56533 ; free virtual = 59168
INFO: [runtcl-4] Executing : report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
Command: report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
163 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 5407.414 ; gain = 8.008 ; free physical = 56475 ; free virtual = 59122
INFO: [runtcl-4] Executing : report_route_status -file zcu102_wrapper_route_status.rpt -pb zcu102_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [runtcl-4] Executing : report_incremental_reuse -file zcu102_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zcu102_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 5407.414 ; gain = 0.000 ; free physical = 56465 ; free virtual = 59112
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zcu102_wrapper_bus_skew_routed.rpt -pb zcu102_wrapper_bus_skew_routed.pb -rpx zcu102_wrapper_bus_skew_routed.rpx
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/DigitRec_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].bram2axis_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <zcu102_i/DigitRec_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].axis_fifo1_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/DigitRec_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <zcu102_i/DigitRec_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/DigitRec_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst> is part of IP: <zcu102_i/DigitRec_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/DigitRec_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force zcu102_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/DigitRec_1/inst/DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p input zcu102_i/DigitRec_1/inst/DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/DigitRec_1/inst/DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p multiplier stage zcu102_i/DigitRec_1/inst/DigitRec_mul_mul_WhU_U12/a0_DigitRec_mul_mul_WhU_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 60 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_RE
AD.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 60 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 24 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zcu102_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
214 Infos, 36 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:27 ; elapsed = 00:00:47 . Memory (MB): peak = 5495.398 ; gain = 87.984 ; free physical = 56622 ; free virtual = 59296
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 23:23:27 2020...
[Wed Aug 12 23:23:32 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:19:56 . Memory (MB): peak = 2581.648 ; gain = 0.000 ; free physical = 59950 ; free virtual = 62627
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 23:23:33 2020...
