std=$XILINX/vhdl/hdp/nt/std
ieee=$XILINX/vhdl/hdp/nt/ieee
synopsys=$XILINX/vhdl/hdp/nt/synopsys
simprim=$XILINX/vhdl/hdp/nt/simprim
unisim=$XILINX/vhdl/hdp/nt/unisim
aim=$XILINX/vhdl/hdp/nt/aim
cpld=$XILINX/vhdl/hdp/nt/cpld
pls=$XILINX/vhdl/hdp/nt/pls
xilinxcorelib=$XILINX/vhdl/hdp/nt/xilinxcorelib
aim_ver=$XILINX/verilog/hdp/nt/aim_ver
cpld_ver=$XILINX/verilog/hdp/nt/cpld_ver
simprims_ver=$XILINX/verilog/hdp/nt/simprims_ver
unisims_ver=$XILINX/verilog/hdp/nt/unisims_ver
uni9000_ver=$XILINX/verilog/hdp/nt/uni9000_ver
xilinxcorelib_ver=$XILINX/verilog/hdp/nt/xilinxcorelib_ver
