Anant Agarwal , Ricardo Bianchini , David Chaiken , Kirk L. Johnson , David Kranz , John Kubiatowicz , Beng-Hong Lim , Kenneth Mackenzie , Donald Yeung, The MIT Alewife machine: architecture and performance, Proceedings of the 22nd annual international symposium on Computer architecture, p.2-13, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223985]
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
BOYLE, J., BUTLER, R., DIAZ, W., GLICKFIELD, B., LUSK, E., OVERBEEK, R., PATTERSON, J., AND STEVENS, R. 1987. Portable Programs for Parallel Processors. Holt, Rinehart, and Winston, New York.
BRORSSON, M., DAHLGREN, F., NILSSON, H., AND STENSTROM, P. 1993. The CacheMire Test Bench -- A flexible and effective approach for simulation of multiprocessors. In Proceedings of the 26th IEEE Annual Simulation Symposium. IEEE, New York, 41-49.
CENSIER, L. AND FEAUTRIER, P. 1978. A new solution to coherence problems in multicache systems. IEEE Trans. Comput. 27, 12, 1112-1118.
Fred C. Chow , John L. Hennessy, The priority-based coloring approach to register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.12 n.4, p.501-536, Oct. 1990[doi>10.1145/88616.88621]
Alan L. Cox , Robert J. Fowler, Adaptive cache coherency for detecting migratory shared data, Proceedings of the 20th annual international symposium on computer architecture, p.98-108, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165146]
DAHLGREN, F., SKEPPSTEDT, J., AND STENSTRt~M, P. 1995. Effectiveness of hardware-based and compiler-controlled snooping cache protocol extensions. In Proceedings of the International Conference on High Performance Computing 1995. Tata McGraw-Hill, New Delhi, 87-92.
Michel Dubois , Jonas Skeppstedt , Per Strenström, Essential misses and data traffic in coherence protocols, Journal of Parallel and Distributed Computing, v.29 n.2, p.108-125, Sept. 1995[doi>10.1006/jpdc.1995.1112]
GALLES, M. AND WILLIAMS, E. 1994. Performance optimizations, implementation, and verification of the SGI Challenge Multiprocessor. In Proceedings of the 27th Hawaii International Conference on System Sciences. Vol. 1. IEEE, New York, 134-143.
Kourosh Gharachorloo , Anoop Gupta , John Hennessy, Performance evaluation of memory consistency models for shared-memory multiprocessors, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.245-257, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106997]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
Anoop Gupta , Wolf-Dietrich Weber, Cache Invalidation Patterns in Shared-Memory Multiprocessors, IEEE Transactions on Computers, v.41 n.7, p.794-810, July 1992[doi>10.1109/12.256449]
Mark D. Hill , James R. Larus , Steven K. Reinhardt , David A. Wood, Cooperative shared memory: software and hardware for scalable multiprocessor, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.262-273, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143537]
LAMPORT, L. 1979. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. C-28, 9, 690-691.
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Todd Carl Mowry, Tolerating latency through software-controlled data prefetching, Stanford University, Stanford, CA, 1995
Todd Mowry , Anoop Gupta, Tolerating latency through software-controlled prefetching in shared-memory multiprocessors, Journal of Parallel and Distributed Computing, v.12 n.2, p.87-106, June 1991[doi>10.1016/0743-7315(91)90014-Z]
Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143488]
Jaswinder Pal Singh , Wolf-Dietrich Weber , Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory, ACM SIGARCH Computer Architecture News, v.20 n.1, p.5-44, March 1992[doi>10.1145/130823.130824]
SKEPPSTEDT, J. 1990. The design and implementation of an optimizing ANSI C compiler for SPARC, Tech. Rep., Dept. of Computer Science, Lund Univ., Lund, Sweden.
Jonas Skeppstedt , Per Stenström, Simple compiler algorithms to reduce ownership overhead in cache coherence protocols, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.286-296, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195572]
Jonas Skeppstedt , Per Stenström, A compiler algorithm that reduces read latency in ownership-based cache coherence protocols, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.69-78, June 27-29, 1995, Limassol, Cyprus
Per Stenström, A Survey of Cache Coherence Schemes for Multiprocessors, Computer, v.23 n.6, p.12-24, June 1990[doi>10.1109/2.55497]
Per Stenström , Mats Brorsson , Lars Sandberg, An adaptive cache coherence protocol optimized for migratory sharing, Proceedings of the 20th annual international symposium on computer architecture, p.109-118, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165147]
