{
    "code": "module TopModule (\n    input logic [3:0] in,       // 4-bit input vector\n    output logic out_and,       // 1-bit output for 4-input AND\n    output logic out_or,        // 1-bit output for 4-input OR\n    output logic out_xor        // 1-bit output for 4-input XOR\n);\n\n    // Combinational logic for outputs\n    assign out_and = in[3] & in[2] & in[1] & in[0]; // 4-input AND\n    assign out_or  = in[3] | in[2] | in[1] | in[0]; // 4-input OR\n    assign out_xor = in[3] ^ in[2] ^ in[1] ^ in[0]; // 4-input XOR\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}