# Pipeline Processor Verification using UVM

## ğŸ“Œ Overview
This project verifies a **5-stage pipelined processor** using a **SystemVerilog UVM testbench**.  
The verification environment ensures functional correctness across instruction execution, hazard handling, and control logic using assertions, coverage models, and directed/randomized testing.

## ğŸ¯ Features
- **Processor Design Under Test (DUT)**: 5-stage pipeline (Instruction Fetch, Decode, Execute, Memory, Write Back)
- **UVM Testbench**: Includes agents, sequencers, drivers, monitors, and scoreboards
- **Assertions**: SystemVerilog Assertions (SVA) for protocol and design rule checks
- **Functional Coverage**: Tracks verification completeness for instruction set and hazards
- **Simulation Environment**: Verified in QuestaSim / ModelSim

## ğŸ“‚ Directory Structure
```

code/
â”‚
â”œâ”€â”€ processor/         # RTL design of the 5-stage pipelined processor
â”‚   â”œâ”€â”€ if\_stage.sv    # Instruction Fetch stage
â”‚   â”œâ”€â”€ id\_stage.sv    # Instruction Decode stage
â”‚   â”œâ”€â”€ ex\_stage.sv    # Execute stage
â”‚   â”œâ”€â”€ mem\_stage.sv   # Memory stage
â”‚   â”œâ”€â”€ wb\_stage.sv    # Write Back stage
â”‚   â””â”€â”€ top\_processor.sv # Top-level processor integration
â”‚
â”œâ”€â”€ tb/                # UVM testbench files
â”‚   â”œâ”€â”€ env/           # UVM environment components
â”‚   â”œâ”€â”€ seq\_lib/       # Sequence library for test scenarios
â”‚   â”œâ”€â”€ scoreboard/    # Functional checking logic
â”‚   â”œâ”€â”€ assertions/    # SVA files for design checks
â”‚   â””â”€â”€ top\_tb.sv      # Testbench top module
â”‚
â”œâ”€â”€ docs/              # Documentation and diagrams
â””â”€â”€ sim/               # Simulation scripts and do-files

````

## ğŸ› ï¸ Tools & Technologies
- **Languages**: SystemVerilog (UVM 1.2)
- **Simulator**: QuestaSim / ModelSim
- **Version Control**: Git, GitHub

## ğŸš€ How to Run
1. RUN on EDAplayer
   https://www.edaplayground.com/x/s5gX
   ```

## ğŸ“Š Results

* Achieved **100% functional coverage** across all instruction types and hazard scenarios.
* All assertions passed successfully with no design violations.
* Verified instruction execution, hazard detection, and pipeline control under randomized and directed tests.



Do you want me to add those visuals?
```
