{
    "CurCompileModules": [
        "...MASTER..."
    ],
    "CompileStatus": "Successful",
    "Misc": {
        "cwd": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/csrc",
        "daidir_abs": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/simv.daidir",
        "archive_dir": "archive.40",
        "default_output_dir": "csrc"
    },
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 95946
    },
    "PrevCompiledModules": {
        "_vcs_unit__4146107702": {
            "EVcYB_d": {
                "mod": "_vcs_unit__4146107702",
                "bytes": 12881,
                "mode": 4,
                "out": "EVcYB_d.o",
                "checksum": 4294967295,
                "archive": "archive.40/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 33471,
                "mode": 4,
                "out": "reYIK_d.o",
                "checksum": 4294967295,
                "archive": "archive.40/_prev_archive_1.a"
            }
        },
        "top": {
            "Emx8S_d": {
                "mod": "top",
                "bytes": 158145,
                "checksum": 4294967295,
                "out": "Emx8S_d.o",
                "mode": 4,
                "archive": "archive.40/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7613,
                "checksum": 4294967295,
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        }
    },
    "CompileStrategy": "fullobj",
    "NameTable": {
        "_vcs_unit__4146107702": [
            "_vcs_unit__4146107702",
            "EVcYB",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "top": [
            "top",
            "Emx8S",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "totalObjSize": 103559,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.11833,
            "ru_stime_sec": 0.037420000000000002,
            "ru_minflt": 14090,
            "ru_maxrss_kb": 60424,
            "ru_majflt": 0,
            "ru_nvcsw": 176,
            "ru_nivcsw": 1
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "nMops": 0,
        "CodeGen(%)": 0.26213534949974449,
        "nQuads": 0,
        "ru_self_end": {
            "ru_utime_sec": 0.118641,
            "ru_stime_sec": 0.052947000000000001,
            "ru_minflt": 15554,
            "ru_maxrss_kb": 65192,
            "ru_majflt": 0,
            "ru_nvcsw": 230,
            "ru_nivcsw": 1
        },
        "Frontend(%)": 99.737864650500256,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        }
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.126725.json"
    ]
}