|top
clk => clk.IN8
reset => reset.IN5


|top|adder:pc_add
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2inputs:mux_2inputs_PC
data0[0] => Selector15.IN4
data0[1] => Selector14.IN4
data0[2] => Selector13.IN4
data0[3] => Selector12.IN4
data0[4] => Selector11.IN4
data0[5] => Selector10.IN4
data0[6] => Selector9.IN4
data0[7] => Selector8.IN4
data0[8] => Selector7.IN4
data0[9] => Selector6.IN4
data0[10] => Selector5.IN4
data0[11] => Selector4.IN4
data0[12] => Selector3.IN4
data0[13] => Selector2.IN4
data0[14] => Selector1.IN4
data0[15] => Selector0.IN4
data1[0] => Selector15.IN5
data1[1] => Selector14.IN5
data1[2] => Selector13.IN5
data1[3] => Selector12.IN5
data1[4] => Selector11.IN5
data1[5] => Selector10.IN5
data1[6] => Selector9.IN5
data1[7] => Selector8.IN5
data1[8] => Selector7.IN5
data1[9] => Selector6.IN5
data1[10] => Selector5.IN5
data1[11] => Selector4.IN5
data1[12] => Selector3.IN5
data1[13] => Selector2.IN5
data1[14] => Selector1.IN5
data1[15] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top|PC_register:pc_reg
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => out[14].CLK
clk => out[15].CLK
reset => ~NO_FANOUT~
nop => out[15].ENA
nop => out[14].ENA
nop => out[13].ENA
nop => out[12].ENA
nop => out[11].ENA
nop => out[10].ENA
nop => out[9].ENA
nop => out[8].ENA
nop => out[7].ENA
nop => out[6].ENA
nop => out[5].ENA
nop => out[4].ENA
nop => out[3].ENA
nop => out[2].ENA
nop => out[1].ENA
nop => out[0].ENA
address_in[0] => out[0].DATAIN
address_in[1] => out[1].DATAIN
address_in[2] => out[2].DATAIN
address_in[3] => out[3].DATAIN
address_in[4] => out[4].DATAIN
address_in[5] => out[5].DATAIN
address_in[6] => out[6].DATAIN
address_in[7] => out[7].DATAIN
address_in[8] => out[8].DATAIN
address_in[9] => out[9].DATAIN
address_in[10] => out[10].DATAIN
address_in[11] => out[11].DATAIN
address_in[12] => out[12].DATAIN
address_in[13] => out[13].DATAIN
address_in[14] => out[14].DATAIN
address_in[15] => out[15].DATAIN
address_out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE


|top|ROM:rom_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top|ROM:rom_memory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_q4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_q4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_q4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_q4g1:auto_generated.address_a[4]
address_a[5] => altsyncram_q4g1:auto_generated.address_a[5]
address_a[6] => altsyncram_q4g1:auto_generated.address_a[6]
address_a[7] => altsyncram_q4g1:auto_generated.address_a[7]
address_a[8] => altsyncram_q4g1:auto_generated.address_a[8]
address_a[9] => altsyncram_q4g1:auto_generated.address_a[9]
address_a[10] => altsyncram_q4g1:auto_generated.address_a[10]
address_a[11] => altsyncram_q4g1:auto_generated.address_a[11]
address_a[12] => altsyncram_q4g1:auto_generated.address_a[12]
address_a[13] => altsyncram_q4g1:auto_generated.address_a[13]
address_a[14] => altsyncram_q4g1:auto_generated.address_a[14]
address_a[15] => altsyncram_q4g1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q4g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q4g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q4g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q4g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q4g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q4g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q4g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q4g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q4g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q4g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q4g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q4g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q4g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q4g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q4g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q4g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_chb:mux2.result[0]
q_a[1] <= mux_chb:mux2.result[1]
q_a[2] <= mux_chb:mux2.result[2]
q_a[3] <= mux_chb:mux2.result[3]
q_a[4] <= mux_chb:mux2.result[4]
q_a[5] <= mux_chb:mux2.result[5]
q_a[6] <= mux_chb:mux2.result[6]
q_a[7] <= mux_chb:mux2.result[7]
q_a[8] <= mux_chb:mux2.result[8]
q_a[9] <= mux_chb:mux2.result[9]
q_a[10] <= mux_chb:mux2.result[10]
q_a[11] <= mux_chb:mux2.result[11]
q_a[12] <= mux_chb:mux2.result[12]
q_a[13] <= mux_chb:mux2.result[13]
q_a[14] <= mux_chb:mux2.result[14]
q_a[15] <= mux_chb:mux2.result[15]


|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|decode_61a:rden_decode
data[0] => w_anode534w[1].IN0
data[0] => w_anode552w[1].IN1
data[0] => w_anode563w[1].IN0
data[0] => w_anode574w[1].IN1
data[0] => w_anode585w[1].IN0
data[0] => w_anode596w[1].IN1
data[0] => w_anode607w[1].IN0
data[0] => w_anode618w[1].IN1
data[1] => w_anode534w[2].IN0
data[1] => w_anode552w[2].IN0
data[1] => w_anode563w[2].IN1
data[1] => w_anode574w[2].IN1
data[1] => w_anode585w[2].IN0
data[1] => w_anode596w[2].IN0
data[1] => w_anode607w[2].IN1
data[1] => w_anode618w[2].IN1
data[2] => w_anode534w[3].IN0
data[2] => w_anode552w[3].IN0
data[2] => w_anode563w[3].IN0
data[2] => w_anode574w[3].IN0
data[2] => w_anode585w[3].IN1
data[2] => w_anode596w[3].IN1
data[2] => w_anode607w[3].IN1
data[2] => w_anode618w[3].IN1
eq[0] <= w_anode534w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode574w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode607w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode618w[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|mux_chb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w0_n2_mux_dataout.IN1
data[65] => l1_w1_n2_mux_dataout.IN1
data[66] => l1_w2_n2_mux_dataout.IN1
data[67] => l1_w3_n2_mux_dataout.IN1
data[68] => l1_w4_n2_mux_dataout.IN1
data[69] => l1_w5_n2_mux_dataout.IN1
data[70] => l1_w6_n2_mux_dataout.IN1
data[71] => l1_w7_n2_mux_dataout.IN1
data[72] => l1_w8_n2_mux_dataout.IN1
data[73] => l1_w9_n2_mux_dataout.IN1
data[74] => l1_w10_n2_mux_dataout.IN1
data[75] => l1_w11_n2_mux_dataout.IN1
data[76] => l1_w12_n2_mux_dataout.IN1
data[77] => l1_w13_n2_mux_dataout.IN1
data[78] => l1_w14_n2_mux_dataout.IN1
data[79] => l1_w15_n2_mux_dataout.IN1
data[80] => l1_w0_n2_mux_dataout.IN1
data[81] => l1_w1_n2_mux_dataout.IN1
data[82] => l1_w2_n2_mux_dataout.IN1
data[83] => l1_w3_n2_mux_dataout.IN1
data[84] => l1_w4_n2_mux_dataout.IN1
data[85] => l1_w5_n2_mux_dataout.IN1
data[86] => l1_w6_n2_mux_dataout.IN1
data[87] => l1_w7_n2_mux_dataout.IN1
data[88] => l1_w8_n2_mux_dataout.IN1
data[89] => l1_w9_n2_mux_dataout.IN1
data[90] => l1_w10_n2_mux_dataout.IN1
data[91] => l1_w11_n2_mux_dataout.IN1
data[92] => l1_w12_n2_mux_dataout.IN1
data[93] => l1_w13_n2_mux_dataout.IN1
data[94] => l1_w14_n2_mux_dataout.IN1
data[95] => l1_w15_n2_mux_dataout.IN1
data[96] => l1_w0_n3_mux_dataout.IN1
data[97] => l1_w1_n3_mux_dataout.IN1
data[98] => l1_w2_n3_mux_dataout.IN1
data[99] => l1_w3_n3_mux_dataout.IN1
data[100] => l1_w4_n3_mux_dataout.IN1
data[101] => l1_w5_n3_mux_dataout.IN1
data[102] => l1_w6_n3_mux_dataout.IN1
data[103] => l1_w7_n3_mux_dataout.IN1
data[104] => l1_w8_n3_mux_dataout.IN1
data[105] => l1_w9_n3_mux_dataout.IN1
data[106] => l1_w10_n3_mux_dataout.IN1
data[107] => l1_w11_n3_mux_dataout.IN1
data[108] => l1_w12_n3_mux_dataout.IN1
data[109] => l1_w13_n3_mux_dataout.IN1
data[110] => l1_w14_n3_mux_dataout.IN1
data[111] => l1_w15_n3_mux_dataout.IN1
data[112] => l1_w0_n3_mux_dataout.IN1
data[113] => l1_w1_n3_mux_dataout.IN1
data[114] => l1_w2_n3_mux_dataout.IN1
data[115] => l1_w3_n3_mux_dataout.IN1
data[116] => l1_w4_n3_mux_dataout.IN1
data[117] => l1_w5_n3_mux_dataout.IN1
data[118] => l1_w6_n3_mux_dataout.IN1
data[119] => l1_w7_n3_mux_dataout.IN1
data[120] => l1_w8_n3_mux_dataout.IN1
data[121] => l1_w9_n3_mux_dataout.IN1
data[122] => l1_w10_n3_mux_dataout.IN1
data[123] => l1_w11_n3_mux_dataout.IN1
data[124] => l1_w12_n3_mux_dataout.IN1
data[125] => l1_w13_n3_mux_dataout.IN1
data[126] => l1_w14_n3_mux_dataout.IN1
data[127] => l1_w15_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|top|FetchDecode_register:FetchDecode_register_instance
clk => pc_decode_reg[0].CLK
clk => pc_decode_reg[1].CLK
clk => pc_decode_reg[2].CLK
clk => pc_decode_reg[3].CLK
clk => pc_decode_reg[4].CLK
clk => pc_decode_reg[5].CLK
clk => pc_decode_reg[6].CLK
clk => pc_decode_reg[7].CLK
clk => pc_decode_reg[8].CLK
clk => pc_decode_reg[9].CLK
clk => pc_decode_reg[10].CLK
clk => pc_decode_reg[11].CLK
clk => pc_decode_reg[12].CLK
clk => pc_decode_reg[13].CLK
clk => pc_decode_reg[14].CLK
clk => pc_decode_reg[15].CLK
clk => instruction_out_reg[0].CLK
clk => instruction_out_reg[1].CLK
clk => instruction_out_reg[2].CLK
clk => instruction_out_reg[3].CLK
clk => instruction_out_reg[4].CLK
clk => instruction_out_reg[5].CLK
clk => instruction_out_reg[6].CLK
clk => instruction_out_reg[7].CLK
clk => instruction_out_reg[8].CLK
clk => instruction_out_reg[9].CLK
clk => instruction_out_reg[10].CLK
clk => instruction_out_reg[11].CLK
clk => instruction_out_reg[12].CLK
clk => instruction_out_reg[13].CLK
clk => instruction_out_reg[14].CLK
clk => instruction_out_reg[15].CLK
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => instruction_out_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
reset => pc_decode_reg.OUTPUTSELECT
flush[0] => Equal0.IN1
flush[1] => Equal0.IN0
nop[0] => Equal1.IN1
nop[0] => Equal2.IN0
nop[1] => Equal1.IN0
nop[1] => Equal2.IN1
pc[0] => pc_decode_reg.DATAB
pc[0] => pc_decode_reg.DATAA
pc[1] => pc_decode_reg.DATAB
pc[1] => pc_decode_reg.DATAA
pc[2] => pc_decode_reg.DATAB
pc[2] => pc_decode_reg.DATAA
pc[3] => pc_decode_reg.DATAB
pc[3] => pc_decode_reg.DATAA
pc[4] => pc_decode_reg.DATAB
pc[4] => pc_decode_reg.DATAA
pc[5] => pc_decode_reg.DATAB
pc[5] => pc_decode_reg.DATAA
pc[6] => pc_decode_reg.DATAB
pc[6] => pc_decode_reg.DATAA
pc[7] => pc_decode_reg.DATAB
pc[7] => pc_decode_reg.DATAA
pc[8] => pc_decode_reg.DATAB
pc[8] => pc_decode_reg.DATAA
pc[9] => pc_decode_reg.DATAB
pc[9] => pc_decode_reg.DATAA
pc[10] => pc_decode_reg.DATAB
pc[10] => pc_decode_reg.DATAA
pc[11] => pc_decode_reg.DATAB
pc[11] => pc_decode_reg.DATAA
pc[12] => pc_decode_reg.DATAB
pc[12] => pc_decode_reg.DATAA
pc[13] => pc_decode_reg.DATAB
pc[13] => pc_decode_reg.DATAA
pc[14] => pc_decode_reg.DATAB
pc[14] => pc_decode_reg.DATAA
pc[15] => pc_decode_reg.DATAB
pc[15] => pc_decode_reg.DATAA
instruction_in[0] => instruction_out_reg.DATAB
instruction_in[1] => instruction_out_reg.DATAB
instruction_in[2] => instruction_out_reg.DATAB
instruction_in[3] => instruction_out_reg.DATAB
instruction_in[4] => instruction_out_reg.DATAB
instruction_in[5] => instruction_out_reg.DATAB
instruction_in[6] => instruction_out_reg.DATAB
instruction_in[7] => instruction_out_reg.DATAB
instruction_in[8] => instruction_out_reg.DATAB
instruction_in[9] => instruction_out_reg.DATAB
instruction_in[10] => instruction_out_reg.DATAB
instruction_in[11] => instruction_out_reg.DATAB
instruction_in[12] => instruction_out_reg.DATAB
instruction_in[13] => instruction_out_reg.DATAB
instruction_in[14] => instruction_out_reg.DATAB
instruction_in[15] => instruction_out_reg.DATAB
pc_decode[0] <= pc_decode_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[1] <= pc_decode_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[2] <= pc_decode_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[3] <= pc_decode_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[4] <= pc_decode_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[5] <= pc_decode_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[6] <= pc_decode_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[7] <= pc_decode_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[8] <= pc_decode_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[9] <= pc_decode_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[10] <= pc_decode_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[11] <= pc_decode_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[12] <= pc_decode_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[13] <= pc_decode_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[14] <= pc_decode_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pc_decode[15] <= pc_decode_reg[15].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[0] <= instruction_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[1] <= instruction_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[2] <= instruction_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[3] <= instruction_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[4] <= instruction_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[5] <= instruction_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[6] <= instruction_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[7] <= instruction_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[8] <= instruction_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[9] <= instruction_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[10] <= instruction_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[11] <= instruction_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[12] <= instruction_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[13] <= instruction_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[14] <= instruction_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
instruction_out[15] <= instruction_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|top|hazard_detection_unit:u_hazard_detection
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN3
opcode[1] => Equal2.IN2
opcode[1] => Equal3.IN2
opcode[2] => Equal2.IN1
opcode[2] => Equal3.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN1
rd_load_execute[0] => Equal0.IN3
rd_load_execute[0] => Equal1.IN3
rd_load_execute[1] => Equal0.IN2
rd_load_execute[1] => Equal1.IN2
rd_load_execute[2] => Equal0.IN1
rd_load_execute[2] => Equal1.IN1
rd_load_execute[3] => Equal0.IN0
rd_load_execute[3] => Equal1.IN0
load_instruction => always0.IN1
regfile_data_1[0] => ~NO_FANOUT~
regfile_data_1[1] => ~NO_FANOUT~
regfile_data_1[2] => ~NO_FANOUT~
regfile_data_1[3] => ~NO_FANOUT~
regfile_data_1[4] => ~NO_FANOUT~
regfile_data_1[5] => ~NO_FANOUT~
regfile_data_1[6] => ~NO_FANOUT~
regfile_data_1[7] => ~NO_FANOUT~
regfile_data_1[8] => ~NO_FANOUT~
regfile_data_1[9] => ~NO_FANOUT~
regfile_data_1[10] => ~NO_FANOUT~
regfile_data_1[11] => ~NO_FANOUT~
regfile_data_1[12] => ~NO_FANOUT~
regfile_data_1[13] => ~NO_FANOUT~
regfile_data_1[14] => ~NO_FANOUT~
regfile_data_1[15] => ~NO_FANOUT~
regfile_data_2[0] => ~NO_FANOUT~
regfile_data_2[1] => ~NO_FANOUT~
regfile_data_2[2] => ~NO_FANOUT~
regfile_data_2[3] => ~NO_FANOUT~
regfile_data_2[4] => ~NO_FANOUT~
regfile_data_2[5] => ~NO_FANOUT~
regfile_data_2[6] => ~NO_FANOUT~
regfile_data_2[7] => ~NO_FANOUT~
regfile_data_2[8] => ~NO_FANOUT~
regfile_data_2[9] => ~NO_FANOUT~
regfile_data_2[10] => ~NO_FANOUT~
regfile_data_2[11] => ~NO_FANOUT~
regfile_data_2[12] => ~NO_FANOUT~
regfile_data_2[13] => ~NO_FANOUT~
regfile_data_2[14] => ~NO_FANOUT~
regfile_data_2[15] => ~NO_FANOUT~
rs1_decode[0] => Equal1.IN7
rs1_decode[1] => Equal1.IN6
rs1_decode[2] => Equal1.IN5
rs1_decode[3] => Equal1.IN4
rs2_decode[0] => Equal0.IN7
rs2_decode[1] => Equal0.IN6
rs2_decode[2] => Equal0.IN5
rs2_decode[3] => Equal0.IN4
rs1_execute[0] => ~NO_FANOUT~
rs1_execute[1] => ~NO_FANOUT~
rs1_execute[2] => ~NO_FANOUT~
rs1_execute[3] => ~NO_FANOUT~
rs2_execute[0] => ~NO_FANOUT~
rs2_execute[1] => ~NO_FANOUT~
rs2_execute[2] => ~NO_FANOUT~
rs2_execute[3] => ~NO_FANOUT~
nop[0] <= nop.DB_MAX_OUTPUT_PORT_TYPE
nop[1] <= <GND>
flush[0] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
flush[1] <= <GND>


|top|controlUnit:control_unit_instance
opCode[0] => Decoder0.IN3
opCode[1] => Decoder0.IN2
opCode[2] => Decoder0.IN1
opCode[3] => Decoder0.IN0
control_signals[0] <= wre.DB_MAX_OUTPUT_PORT_TYPE
control_signals[1] <= <GND>
control_signals[2] <= <GND>
control_signals[3] <= <GND>
control_signals[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
control_signals[5] <= <GND>
control_signals[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
control_signals[7] <= wre.DB_MAX_OUTPUT_PORT_TYPE
control_signals[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
control_signals[9] <= <GND>
control_signals[10] <= <GND>
control_signals[11] <= <GND>
control_signals[12] <= <GND>
control_signals[13] <= <GND>
control_signals[14] <= <GND>
control_signals[15] <= <GND>


|top|mux_2inputs:mux_2inputs_nop
data0[0] => Selector15.IN4
data0[1] => Selector14.IN4
data0[2] => Selector13.IN4
data0[3] => Selector12.IN4
data0[4] => Selector11.IN4
data0[5] => Selector10.IN4
data0[6] => Selector9.IN4
data0[7] => Selector8.IN4
data0[8] => Selector7.IN4
data0[9] => Selector6.IN4
data0[10] => Selector5.IN4
data0[11] => Selector4.IN4
data0[12] => Selector3.IN4
data0[13] => Selector2.IN4
data0[14] => Selector1.IN4
data0[15] => Selector0.IN4
data1[0] => Selector15.IN5
data1[1] => Selector14.IN5
data1[2] => Selector13.IN5
data1[3] => Selector12.IN5
data1[4] => Selector11.IN5
data1[5] => Selector10.IN5
data1[6] => Selector9.IN5
data1[7] => Selector8.IN5
data1[8] => Selector7.IN5
data1[9] => Selector6.IN5
data1[10] => Selector5.IN5
data1[11] => Selector4.IN5
data1[12] => Selector3.IN5
data1[13] => Selector2.IN5
data1[14] => Selector1.IN5
data1[15] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top|zeroExtend:zero_extend_instance
label[0] => ZeroExtLabel[0].DATAIN
label[1] => ZeroExtLabel[1].DATAIN
label[2] => ZeroExtLabel[2].DATAIN
label[3] => ZeroExtLabel[3].DATAIN
ZeroExtLabel[0] <= label[0].DB_MAX_OUTPUT_PORT_TYPE
ZeroExtLabel[1] <= label[1].DB_MAX_OUTPUT_PORT_TYPE
ZeroExtLabel[2] <= label[2].DB_MAX_OUTPUT_PORT_TYPE
ZeroExtLabel[3] <= label[3].DB_MAX_OUTPUT_PORT_TYPE
ZeroExtLabel[4] <= <GND>
ZeroExtLabel[5] <= <GND>
ZeroExtLabel[6] <= <GND>
ZeroExtLabel[7] <= <GND>
ZeroExtLabel[8] <= <GND>
ZeroExtLabel[9] <= <GND>
ZeroExtLabel[10] <= <GND>
ZeroExtLabel[11] <= <GND>
ZeroExtLabel[12] <= <GND>
ZeroExtLabel[13] <= <GND>
ZeroExtLabel[14] <= <GND>
ZeroExtLabel[15] <= <GND>


|top|adder:branch_label_pc_add
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|Regfile_scalar:regfile_instance
clk => rf[0][0].CLK
clk => rf[0][1].CLK
clk => rf[0][2].CLK
clk => rf[0][3].CLK
clk => rf[0][4].CLK
clk => rf[0][5].CLK
clk => rf[0][6].CLK
clk => rf[0][7].CLK
clk => rf[0][8].CLK
clk => rf[0][9].CLK
clk => rf[0][10].CLK
clk => rf[0][11].CLK
clk => rf[0][12].CLK
clk => rf[0][13].CLK
clk => rf[0][14].CLK
clk => rf[0][15].CLK
clk => rf[1][0].CLK
clk => rf[1][1].CLK
clk => rf[1][2].CLK
clk => rf[1][3].CLK
clk => rf[1][4].CLK
clk => rf[1][5].CLK
clk => rf[1][6].CLK
clk => rf[1][7].CLK
clk => rf[1][8].CLK
clk => rf[1][9].CLK
clk => rf[1][10].CLK
clk => rf[1][11].CLK
clk => rf[1][12].CLK
clk => rf[1][13].CLK
clk => rf[1][14].CLK
clk => rf[1][15].CLK
clk => rf[2][0].CLK
clk => rf[2][1].CLK
clk => rf[2][2].CLK
clk => rf[2][3].CLK
clk => rf[2][4].CLK
clk => rf[2][5].CLK
clk => rf[2][6].CLK
clk => rf[2][7].CLK
clk => rf[2][8].CLK
clk => rf[2][9].CLK
clk => rf[2][10].CLK
clk => rf[2][11].CLK
clk => rf[2][12].CLK
clk => rf[2][13].CLK
clk => rf[2][14].CLK
clk => rf[2][15].CLK
clk => rf[3][0].CLK
clk => rf[3][1].CLK
clk => rf[3][2].CLK
clk => rf[3][3].CLK
clk => rf[3][4].CLK
clk => rf[3][5].CLK
clk => rf[3][6].CLK
clk => rf[3][7].CLK
clk => rf[3][8].CLK
clk => rf[3][9].CLK
clk => rf[3][10].CLK
clk => rf[3][11].CLK
clk => rf[3][12].CLK
clk => rf[3][13].CLK
clk => rf[3][14].CLK
clk => rf[3][15].CLK
clk => rf[4][0].CLK
clk => rf[4][1].CLK
clk => rf[4][2].CLK
clk => rf[4][3].CLK
clk => rf[4][4].CLK
clk => rf[4][5].CLK
clk => rf[4][6].CLK
clk => rf[4][7].CLK
clk => rf[4][8].CLK
clk => rf[4][9].CLK
clk => rf[4][10].CLK
clk => rf[4][11].CLK
clk => rf[4][12].CLK
clk => rf[4][13].CLK
clk => rf[4][14].CLK
clk => rf[4][15].CLK
clk => rf[5][0].CLK
clk => rf[5][1].CLK
clk => rf[5][2].CLK
clk => rf[5][3].CLK
clk => rf[5][4].CLK
clk => rf[5][5].CLK
clk => rf[5][6].CLK
clk => rf[5][7].CLK
clk => rf[5][8].CLK
clk => rf[5][9].CLK
clk => rf[5][10].CLK
clk => rf[5][11].CLK
clk => rf[5][12].CLK
clk => rf[5][13].CLK
clk => rf[5][14].CLK
clk => rf[5][15].CLK
clk => rf[6][0].CLK
clk => rf[6][1].CLK
clk => rf[6][2].CLK
clk => rf[6][3].CLK
clk => rf[6][4].CLK
clk => rf[6][5].CLK
clk => rf[6][6].CLK
clk => rf[6][7].CLK
clk => rf[6][8].CLK
clk => rf[6][9].CLK
clk => rf[6][10].CLK
clk => rf[6][11].CLK
clk => rf[6][12].CLK
clk => rf[6][13].CLK
clk => rf[6][14].CLK
clk => rf[6][15].CLK
clk => rf[7][0].CLK
clk => rf[7][1].CLK
clk => rf[7][2].CLK
clk => rf[7][3].CLK
clk => rf[7][4].CLK
clk => rf[7][5].CLK
clk => rf[7][6].CLK
clk => rf[7][7].CLK
clk => rf[7][8].CLK
clk => rf[7][9].CLK
clk => rf[7][10].CLK
clk => rf[7][11].CLK
clk => rf[7][12].CLK
clk => rf[7][13].CLK
clk => rf[7][14].CLK
clk => rf[7][15].CLK
clk => rf[8][0].CLK
clk => rf[8][1].CLK
clk => rf[8][2].CLK
clk => rf[8][3].CLK
clk => rf[8][4].CLK
clk => rf[8][5].CLK
clk => rf[8][6].CLK
clk => rf[8][7].CLK
clk => rf[8][8].CLK
clk => rf[8][9].CLK
clk => rf[8][10].CLK
clk => rf[8][11].CLK
clk => rf[8][12].CLK
clk => rf[8][13].CLK
clk => rf[8][14].CLK
clk => rf[8][15].CLK
clk => rf[9][0].CLK
clk => rf[9][1].CLK
clk => rf[9][2].CLK
clk => rf[9][3].CLK
clk => rf[9][4].CLK
clk => rf[9][5].CLK
clk => rf[9][6].CLK
clk => rf[9][7].CLK
clk => rf[9][8].CLK
clk => rf[9][9].CLK
clk => rf[9][10].CLK
clk => rf[9][11].CLK
clk => rf[9][12].CLK
clk => rf[9][13].CLK
clk => rf[9][14].CLK
clk => rf[9][15].CLK
clk => rf[10][0].CLK
clk => rf[10][1].CLK
clk => rf[10][2].CLK
clk => rf[10][3].CLK
clk => rf[10][4].CLK
clk => rf[10][5].CLK
clk => rf[10][6].CLK
clk => rf[10][7].CLK
clk => rf[10][8].CLK
clk => rf[10][9].CLK
clk => rf[10][10].CLK
clk => rf[10][11].CLK
clk => rf[10][12].CLK
clk => rf[10][13].CLK
clk => rf[10][14].CLK
clk => rf[10][15].CLK
clk => rf[11][0].CLK
clk => rf[11][1].CLK
clk => rf[11][2].CLK
clk => rf[11][3].CLK
clk => rf[11][4].CLK
clk => rf[11][5].CLK
clk => rf[11][6].CLK
clk => rf[11][7].CLK
clk => rf[11][8].CLK
clk => rf[11][9].CLK
clk => rf[11][10].CLK
clk => rf[11][11].CLK
clk => rf[11][12].CLK
clk => rf[11][13].CLK
clk => rf[11][14].CLK
clk => rf[11][15].CLK
clk => rf[12][0].CLK
clk => rf[12][1].CLK
clk => rf[12][2].CLK
clk => rf[12][3].CLK
clk => rf[12][4].CLK
clk => rf[12][5].CLK
clk => rf[12][6].CLK
clk => rf[12][7].CLK
clk => rf[12][8].CLK
clk => rf[12][9].CLK
clk => rf[12][10].CLK
clk => rf[12][11].CLK
clk => rf[12][12].CLK
clk => rf[12][13].CLK
clk => rf[12][14].CLK
clk => rf[12][15].CLK
clk => rf[13][0].CLK
clk => rf[13][1].CLK
clk => rf[13][2].CLK
clk => rf[13][3].CLK
clk => rf[13][4].CLK
clk => rf[13][5].CLK
clk => rf[13][6].CLK
clk => rf[13][7].CLK
clk => rf[13][8].CLK
clk => rf[13][9].CLK
clk => rf[13][10].CLK
clk => rf[13][11].CLK
clk => rf[13][12].CLK
clk => rf[13][13].CLK
clk => rf[13][14].CLK
clk => rf[13][15].CLK
clk => rf[14][0].CLK
clk => rf[14][1].CLK
clk => rf[14][2].CLK
clk => rf[14][3].CLK
clk => rf[14][4].CLK
clk => rf[14][5].CLK
clk => rf[14][6].CLK
clk => rf[14][7].CLK
clk => rf[14][8].CLK
clk => rf[14][9].CLK
clk => rf[14][10].CLK
clk => rf[14][11].CLK
clk => rf[14][12].CLK
clk => rf[14][13].CLK
clk => rf[14][14].CLK
clk => rf[14][15].CLK
clk => rf[15][0].CLK
clk => rf[15][1].CLK
clk => rf[15][2].CLK
clk => rf[15][3].CLK
clk => rf[15][4].CLK
clk => rf[15][5].CLK
clk => rf[15][6].CLK
clk => rf[15][7].CLK
clk => rf[15][8].CLK
clk => rf[15][9].CLK
clk => rf[15][10].CLK
clk => rf[15][11].CLK
clk => rf[15][12].CLK
clk => rf[15][13].CLK
clk => rf[15][14].CLK
clk => rf[15][15].CLK
wre => rf[0][0].ENA
wre => rf[0][1].ENA
wre => rf[0][2].ENA
wre => rf[0][3].ENA
wre => rf[0][4].ENA
wre => rf[0][5].ENA
wre => rf[0][6].ENA
wre => rf[0][7].ENA
wre => rf[0][8].ENA
wre => rf[0][9].ENA
wre => rf[0][10].ENA
wre => rf[0][11].ENA
wre => rf[0][12].ENA
wre => rf[0][13].ENA
wre => rf[0][14].ENA
wre => rf[0][15].ENA
wre => rf[1][0].ENA
wre => rf[1][1].ENA
wre => rf[1][2].ENA
wre => rf[1][3].ENA
wre => rf[1][4].ENA
wre => rf[1][5].ENA
wre => rf[1][6].ENA
wre => rf[1][7].ENA
wre => rf[1][8].ENA
wre => rf[1][9].ENA
wre => rf[1][10].ENA
wre => rf[1][11].ENA
wre => rf[1][12].ENA
wre => rf[1][13].ENA
wre => rf[1][14].ENA
wre => rf[1][15].ENA
wre => rf[2][0].ENA
wre => rf[2][1].ENA
wre => rf[2][2].ENA
wre => rf[2][3].ENA
wre => rf[2][4].ENA
wre => rf[2][5].ENA
wre => rf[2][6].ENA
wre => rf[2][7].ENA
wre => rf[2][8].ENA
wre => rf[2][9].ENA
wre => rf[2][10].ENA
wre => rf[2][11].ENA
wre => rf[2][12].ENA
wre => rf[2][13].ENA
wre => rf[2][14].ENA
wre => rf[2][15].ENA
wre => rf[3][0].ENA
wre => rf[3][1].ENA
wre => rf[3][2].ENA
wre => rf[3][3].ENA
wre => rf[3][4].ENA
wre => rf[3][5].ENA
wre => rf[3][6].ENA
wre => rf[3][7].ENA
wre => rf[3][8].ENA
wre => rf[3][9].ENA
wre => rf[3][10].ENA
wre => rf[3][11].ENA
wre => rf[3][12].ENA
wre => rf[3][13].ENA
wre => rf[3][14].ENA
wre => rf[3][15].ENA
wre => rf[4][0].ENA
wre => rf[4][1].ENA
wre => rf[4][2].ENA
wre => rf[4][3].ENA
wre => rf[4][4].ENA
wre => rf[4][5].ENA
wre => rf[4][6].ENA
wre => rf[4][7].ENA
wre => rf[4][8].ENA
wre => rf[4][9].ENA
wre => rf[4][10].ENA
wre => rf[4][11].ENA
wre => rf[4][12].ENA
wre => rf[4][13].ENA
wre => rf[4][14].ENA
wre => rf[4][15].ENA
wre => rf[5][0].ENA
wre => rf[5][1].ENA
wre => rf[5][2].ENA
wre => rf[5][3].ENA
wre => rf[5][4].ENA
wre => rf[5][5].ENA
wre => rf[5][6].ENA
wre => rf[5][7].ENA
wre => rf[5][8].ENA
wre => rf[5][9].ENA
wre => rf[5][10].ENA
wre => rf[5][11].ENA
wre => rf[5][12].ENA
wre => rf[5][13].ENA
wre => rf[5][14].ENA
wre => rf[5][15].ENA
wre => rf[6][0].ENA
wre => rf[6][1].ENA
wre => rf[6][2].ENA
wre => rf[6][3].ENA
wre => rf[6][4].ENA
wre => rf[6][5].ENA
wre => rf[6][6].ENA
wre => rf[6][7].ENA
wre => rf[6][8].ENA
wre => rf[6][9].ENA
wre => rf[6][10].ENA
wre => rf[6][11].ENA
wre => rf[6][12].ENA
wre => rf[6][13].ENA
wre => rf[6][14].ENA
wre => rf[6][15].ENA
wre => rf[7][0].ENA
wre => rf[7][1].ENA
wre => rf[7][2].ENA
wre => rf[7][3].ENA
wre => rf[7][4].ENA
wre => rf[7][5].ENA
wre => rf[7][6].ENA
wre => rf[7][7].ENA
wre => rf[7][8].ENA
wre => rf[7][9].ENA
wre => rf[7][10].ENA
wre => rf[7][11].ENA
wre => rf[7][12].ENA
wre => rf[7][13].ENA
wre => rf[7][14].ENA
wre => rf[7][15].ENA
wre => rf[8][0].ENA
wre => rf[8][1].ENA
wre => rf[8][2].ENA
wre => rf[8][3].ENA
wre => rf[8][4].ENA
wre => rf[8][5].ENA
wre => rf[8][6].ENA
wre => rf[8][7].ENA
wre => rf[8][8].ENA
wre => rf[8][9].ENA
wre => rf[8][10].ENA
wre => rf[8][11].ENA
wre => rf[8][12].ENA
wre => rf[8][13].ENA
wre => rf[8][14].ENA
wre => rf[8][15].ENA
wre => rf[9][0].ENA
wre => rf[9][1].ENA
wre => rf[9][2].ENA
wre => rf[9][3].ENA
wre => rf[9][4].ENA
wre => rf[9][5].ENA
wre => rf[9][6].ENA
wre => rf[9][7].ENA
wre => rf[9][8].ENA
wre => rf[9][9].ENA
wre => rf[9][10].ENA
wre => rf[9][11].ENA
wre => rf[9][12].ENA
wre => rf[9][13].ENA
wre => rf[9][14].ENA
wre => rf[9][15].ENA
wre => rf[10][0].ENA
wre => rf[10][1].ENA
wre => rf[10][2].ENA
wre => rf[10][3].ENA
wre => rf[10][4].ENA
wre => rf[10][5].ENA
wre => rf[10][6].ENA
wre => rf[10][7].ENA
wre => rf[10][8].ENA
wre => rf[10][9].ENA
wre => rf[10][10].ENA
wre => rf[10][11].ENA
wre => rf[10][12].ENA
wre => rf[10][13].ENA
wre => rf[10][14].ENA
wre => rf[10][15].ENA
wre => rf[11][0].ENA
wre => rf[11][1].ENA
wre => rf[11][2].ENA
wre => rf[11][3].ENA
wre => rf[11][4].ENA
wre => rf[11][5].ENA
wre => rf[11][6].ENA
wre => rf[11][7].ENA
wre => rf[11][8].ENA
wre => rf[11][9].ENA
wre => rf[11][10].ENA
wre => rf[11][11].ENA
wre => rf[11][12].ENA
wre => rf[11][13].ENA
wre => rf[11][14].ENA
wre => rf[11][15].ENA
wre => rf[12][0].ENA
wre => rf[12][1].ENA
wre => rf[12][2].ENA
wre => rf[12][3].ENA
wre => rf[12][4].ENA
wre => rf[12][5].ENA
wre => rf[12][6].ENA
wre => rf[12][7].ENA
wre => rf[12][8].ENA
wre => rf[12][9].ENA
wre => rf[12][10].ENA
wre => rf[12][11].ENA
wre => rf[12][12].ENA
wre => rf[12][13].ENA
wre => rf[12][14].ENA
wre => rf[12][15].ENA
wre => rf[13][0].ENA
wre => rf[13][1].ENA
wre => rf[13][2].ENA
wre => rf[13][3].ENA
wre => rf[13][4].ENA
wre => rf[13][5].ENA
wre => rf[13][6].ENA
wre => rf[13][7].ENA
wre => rf[13][8].ENA
wre => rf[13][9].ENA
wre => rf[13][10].ENA
wre => rf[13][11].ENA
wre => rf[13][12].ENA
wre => rf[13][13].ENA
wre => rf[13][14].ENA
wre => rf[13][15].ENA
wre => rf[14][0].ENA
wre => rf[14][1].ENA
wre => rf[14][2].ENA
wre => rf[14][3].ENA
wre => rf[14][4].ENA
wre => rf[14][5].ENA
wre => rf[14][6].ENA
wre => rf[14][7].ENA
wre => rf[14][8].ENA
wre => rf[14][9].ENA
wre => rf[14][10].ENA
wre => rf[14][11].ENA
wre => rf[14][12].ENA
wre => rf[14][13].ENA
wre => rf[14][14].ENA
wre => rf[14][15].ENA
wre => rf[15][0].ENA
wre => rf[15][1].ENA
wre => rf[15][2].ENA
wre => rf[15][3].ENA
wre => rf[15][4].ENA
wre => rf[15][5].ENA
wre => rf[15][6].ENA
wre => rf[15][7].ENA
wre => rf[15][8].ENA
wre => rf[15][9].ENA
wre => rf[15][10].ENA
wre => rf[15][11].ENA
wre => rf[15][12].ENA
wre => rf[15][13].ENA
wre => rf[15][14].ENA
wre => rf[15][15].ENA
a1[0] => Mux0.IN3
a1[0] => Mux1.IN3
a1[0] => Mux2.IN3
a1[0] => Mux3.IN3
a1[0] => Mux4.IN3
a1[0] => Mux5.IN3
a1[0] => Mux6.IN3
a1[0] => Mux7.IN3
a1[0] => Mux8.IN3
a1[0] => Mux9.IN3
a1[0] => Mux10.IN3
a1[0] => Mux11.IN3
a1[0] => Mux12.IN3
a1[0] => Mux13.IN3
a1[0] => Mux14.IN3
a1[0] => Mux15.IN3
a1[1] => Mux0.IN2
a1[1] => Mux1.IN2
a1[1] => Mux2.IN2
a1[1] => Mux3.IN2
a1[1] => Mux4.IN2
a1[1] => Mux5.IN2
a1[1] => Mux6.IN2
a1[1] => Mux7.IN2
a1[1] => Mux8.IN2
a1[1] => Mux9.IN2
a1[1] => Mux10.IN2
a1[1] => Mux11.IN2
a1[1] => Mux12.IN2
a1[1] => Mux13.IN2
a1[1] => Mux14.IN2
a1[1] => Mux15.IN2
a1[2] => Mux0.IN1
a1[2] => Mux1.IN1
a1[2] => Mux2.IN1
a1[2] => Mux3.IN1
a1[2] => Mux4.IN1
a1[2] => Mux5.IN1
a1[2] => Mux6.IN1
a1[2] => Mux7.IN1
a1[2] => Mux8.IN1
a1[2] => Mux9.IN1
a1[2] => Mux10.IN1
a1[2] => Mux11.IN1
a1[2] => Mux12.IN1
a1[2] => Mux13.IN1
a1[2] => Mux14.IN1
a1[2] => Mux15.IN1
a1[3] => Mux0.IN0
a1[3] => Mux1.IN0
a1[3] => Mux2.IN0
a1[3] => Mux3.IN0
a1[3] => Mux4.IN0
a1[3] => Mux5.IN0
a1[3] => Mux6.IN0
a1[3] => Mux7.IN0
a1[3] => Mux8.IN0
a1[3] => Mux9.IN0
a1[3] => Mux10.IN0
a1[3] => Mux11.IN0
a1[3] => Mux12.IN0
a1[3] => Mux13.IN0
a1[3] => Mux14.IN0
a1[3] => Mux15.IN0
a2[0] => Mux16.IN3
a2[0] => Mux17.IN3
a2[0] => Mux18.IN3
a2[0] => Mux19.IN3
a2[0] => Mux20.IN3
a2[0] => Mux21.IN3
a2[0] => Mux22.IN3
a2[0] => Mux23.IN3
a2[0] => Mux24.IN3
a2[0] => Mux25.IN3
a2[0] => Mux26.IN3
a2[0] => Mux27.IN3
a2[0] => Mux28.IN3
a2[0] => Mux29.IN3
a2[0] => Mux30.IN3
a2[0] => Mux31.IN3
a2[1] => Mux16.IN2
a2[1] => Mux17.IN2
a2[1] => Mux18.IN2
a2[1] => Mux19.IN2
a2[1] => Mux20.IN2
a2[1] => Mux21.IN2
a2[1] => Mux22.IN2
a2[1] => Mux23.IN2
a2[1] => Mux24.IN2
a2[1] => Mux25.IN2
a2[1] => Mux26.IN2
a2[1] => Mux27.IN2
a2[1] => Mux28.IN2
a2[1] => Mux29.IN2
a2[1] => Mux30.IN2
a2[1] => Mux31.IN2
a2[2] => Mux16.IN1
a2[2] => Mux17.IN1
a2[2] => Mux18.IN1
a2[2] => Mux19.IN1
a2[2] => Mux20.IN1
a2[2] => Mux21.IN1
a2[2] => Mux22.IN1
a2[2] => Mux23.IN1
a2[2] => Mux24.IN1
a2[2] => Mux25.IN1
a2[2] => Mux26.IN1
a2[2] => Mux27.IN1
a2[2] => Mux28.IN1
a2[2] => Mux29.IN1
a2[2] => Mux30.IN1
a2[2] => Mux31.IN1
a2[3] => Mux16.IN0
a2[3] => Mux17.IN0
a2[3] => Mux18.IN0
a2[3] => Mux19.IN0
a2[3] => Mux20.IN0
a2[3] => Mux21.IN0
a2[3] => Mux22.IN0
a2[3] => Mux23.IN0
a2[3] => Mux24.IN0
a2[3] => Mux25.IN0
a2[3] => Mux26.IN0
a2[3] => Mux27.IN0
a2[3] => Mux28.IN0
a2[3] => Mux29.IN0
a2[3] => Mux30.IN0
a2[3] => Mux31.IN0
a3[0] => Decoder0.IN3
a3[0] => Mux32.IN3
a3[0] => Mux33.IN3
a3[0] => Mux34.IN3
a3[0] => Mux35.IN3
a3[0] => Mux36.IN3
a3[0] => Mux37.IN3
a3[0] => Mux38.IN3
a3[0] => Mux39.IN3
a3[0] => Mux40.IN3
a3[0] => Mux41.IN3
a3[0] => Mux42.IN3
a3[0] => Mux43.IN3
a3[0] => Mux44.IN3
a3[0] => Mux45.IN3
a3[0] => Mux46.IN3
a3[0] => Mux47.IN3
a3[1] => Decoder0.IN2
a3[1] => Mux32.IN2
a3[1] => Mux33.IN2
a3[1] => Mux34.IN2
a3[1] => Mux35.IN2
a3[1] => Mux36.IN2
a3[1] => Mux37.IN2
a3[1] => Mux38.IN2
a3[1] => Mux39.IN2
a3[1] => Mux40.IN2
a3[1] => Mux41.IN2
a3[1] => Mux42.IN2
a3[1] => Mux43.IN2
a3[1] => Mux44.IN2
a3[1] => Mux45.IN2
a3[1] => Mux46.IN2
a3[1] => Mux47.IN2
a3[2] => Decoder0.IN1
a3[2] => Mux32.IN1
a3[2] => Mux33.IN1
a3[2] => Mux34.IN1
a3[2] => Mux35.IN1
a3[2] => Mux36.IN1
a3[2] => Mux37.IN1
a3[2] => Mux38.IN1
a3[2] => Mux39.IN1
a3[2] => Mux40.IN1
a3[2] => Mux41.IN1
a3[2] => Mux42.IN1
a3[2] => Mux43.IN1
a3[2] => Mux44.IN1
a3[2] => Mux45.IN1
a3[2] => Mux46.IN1
a3[2] => Mux47.IN1
a3[3] => Decoder0.IN0
a3[3] => Mux32.IN0
a3[3] => Mux33.IN0
a3[3] => Mux34.IN0
a3[3] => Mux35.IN0
a3[3] => Mux36.IN0
a3[3] => Mux37.IN0
a3[3] => Mux38.IN0
a3[3] => Mux39.IN0
a3[3] => Mux40.IN0
a3[3] => Mux41.IN0
a3[3] => Mux42.IN0
a3[3] => Mux43.IN0
a3[3] => Mux44.IN0
a3[3] => Mux45.IN0
a3[3] => Mux46.IN0
a3[3] => Mux47.IN0
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
rd1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd3[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rd3[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rd3[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rd3[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rd3[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rd3[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rd3[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rd3[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rd3[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rd3[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rd3[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rd3[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rd3[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rd3[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rd3[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rd3[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|top|comparator_branch:comparator_instance
opCode[0] => Equal1.IN7
opCode[1] => Equal1.IN6
opCode[2] => Equal1.IN5
opCode[3] => Equal1.IN4
rs1_value[0] => Equal0.IN15
rs1_value[1] => Equal0.IN14
rs1_value[2] => Equal0.IN13
rs1_value[3] => Equal0.IN12
rs1_value[4] => Equal0.IN11
rs1_value[5] => Equal0.IN10
rs1_value[6] => Equal0.IN9
rs1_value[7] => Equal0.IN8
rs1_value[8] => Equal0.IN7
rs1_value[9] => Equal0.IN6
rs1_value[10] => Equal0.IN5
rs1_value[11] => Equal0.IN4
rs1_value[12] => Equal0.IN3
rs1_value[13] => Equal0.IN2
rs1_value[14] => Equal0.IN1
rs1_value[15] => Equal0.IN0
rs2_value[0] => Equal0.IN31
rs2_value[1] => Equal0.IN30
rs2_value[2] => Equal0.IN29
rs2_value[3] => Equal0.IN28
rs2_value[4] => Equal0.IN27
rs2_value[5] => Equal0.IN26
rs2_value[6] => Equal0.IN25
rs2_value[7] => Equal0.IN24
rs2_value[8] => Equal0.IN23
rs2_value[9] => Equal0.IN22
rs2_value[10] => Equal0.IN21
rs2_value[11] => Equal0.IN20
rs2_value[12] => Equal0.IN19
rs2_value[13] => Equal0.IN18
rs2_value[14] => Equal0.IN17
rs2_value[15] => Equal0.IN16
select_pc_mux[0] <= select_pc_mux.DB_MAX_OUTPUT_PORT_TYPE
select_pc_mux[1] <= <GND>


|top|DecodeExecute_register:DecodeExecute_register_instance
clk => load.CLK
clk => rd[0].CLK
clk => rd[1].CLK
clk => rd[2].CLK
clk => rd[3].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => srcB[0].CLK
clk => srcB[1].CLK
clk => srcB[2].CLK
clk => srcB[3].CLK
clk => srcB[4].CLK
clk => srcB[5].CLK
clk => srcB[6].CLK
clk => srcB[7].CLK
clk => srcB[8].CLK
clk => srcB[9].CLK
clk => srcB[10].CLK
clk => srcB[11].CLK
clk => srcB[12].CLK
clk => srcB[13].CLK
clk => srcB[14].CLK
clk => srcB[15].CLK
clk => srcA[0].CLK
clk => srcA[1].CLK
clk => srcA[2].CLK
clk => srcA[3].CLK
clk => srcA[4].CLK
clk => srcA[5].CLK
clk => srcA[6].CLK
clk => srcA[7].CLK
clk => srcA[8].CLK
clk => srcA[9].CLK
clk => srcA[10].CLK
clk => srcA[11].CLK
clk => srcA[12].CLK
clk => srcA[13].CLK
clk => srcA[14].CLK
clk => srcA[15].CLK
clk => aluOp_execute[0]~reg0.CLK
clk => aluOp_execute[1]~reg0.CLK
clk => aluOp_execute[2]~reg0.CLK
clk => aluOp_execute[3]~reg0.CLK
clk => select_writeback_data_mux_execute[0]~reg0.CLK
clk => select_writeback_data_mux_execute[1]~reg0.CLK
clk => write_memory_enable_execute~reg0.CLK
clk => wre_execute~reg0.CLK
reset => wre_execute.OUTPUTSELECT
reset => write_memory_enable_execute.OUTPUTSELECT
reset => select_writeback_data_mux_execute.OUTPUTSELECT
reset => select_writeback_data_mux_execute.OUTPUTSELECT
reset => aluOp_execute.OUTPUTSELECT
reset => aluOp_execute.OUTPUTSELECT
reset => aluOp_execute.OUTPUTSELECT
reset => aluOp_execute.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => load.ENA
nop_mux_output_in[0] => aluOp_execute.DATAA
nop_mux_output_in[1] => aluOp_execute.DATAA
nop_mux_output_in[2] => aluOp_execute.DATAA
nop_mux_output_in[3] => aluOp_execute.DATAA
nop_mux_output_in[4] => select_writeback_data_mux_execute.DATAA
nop_mux_output_in[5] => select_writeback_data_mux_execute.DATAA
nop_mux_output_in[6] => write_memory_enable_execute.DATAA
nop_mux_output_in[7] => ~NO_FANOUT~
nop_mux_output_in[8] => wre_execute.DATAA
nop_mux_output_in[9] => ~NO_FANOUT~
nop_mux_output_in[10] => ~NO_FANOUT~
nop_mux_output_in[11] => ~NO_FANOUT~
nop_mux_output_in[12] => ~NO_FANOUT~
nop_mux_output_in[13] => ~NO_FANOUT~
nop_mux_output_in[14] => ~NO_FANOUT~
nop_mux_output_in[15] => ~NO_FANOUT~
srcA_in[0] => srcA.DATAA
srcA_in[1] => srcA.DATAA
srcA_in[2] => srcA.DATAA
srcA_in[3] => srcA.DATAA
srcA_in[4] => srcA.DATAA
srcA_in[5] => srcA.DATAA
srcA_in[6] => srcA.DATAA
srcA_in[7] => srcA.DATAA
srcA_in[8] => srcA.DATAA
srcA_in[9] => srcA.DATAA
srcA_in[10] => srcA.DATAA
srcA_in[11] => srcA.DATAA
srcA_in[12] => srcA.DATAA
srcA_in[13] => srcA.DATAA
srcA_in[14] => srcA.DATAA
srcA_in[15] => srcA.DATAA
srcB_in[0] => srcB.DATAA
srcB_in[1] => srcB.DATAA
srcB_in[2] => srcB.DATAA
srcB_in[3] => srcB.DATAA
srcB_in[4] => srcB.DATAA
srcB_in[5] => srcB.DATAA
srcB_in[6] => srcB.DATAA
srcB_in[7] => srcB.DATAA
srcB_in[8] => srcB.DATAA
srcB_in[9] => srcB.DATAA
srcB_in[10] => srcB.DATAA
srcB_in[11] => srcB.DATAA
srcB_in[12] => srcB.DATAA
srcB_in[13] => srcB.DATAA
srcB_in[14] => srcB.DATAA
srcB_in[15] => srcB.DATAA
rs1_decode[0] => rs1.DATAA
rs1_decode[1] => rs1.DATAA
rs1_decode[2] => rs1.DATAA
rs1_decode[3] => rs1.DATAA
rs2_decode[0] => rs2.DATAA
rs2_decode[1] => rs2.DATAA
rs2_decode[2] => rs2.DATAA
rs2_decode[3] => rs2.DATAA
rd_decode[0] => rd.DATAA
rd_decode[1] => rd.DATAA
rd_decode[2] => rd.DATAA
rd_decode[3] => rd.DATAA
wre_execute <= wre_execute~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_memory_enable_execute <= write_memory_enable_execute~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_writeback_data_mux_execute[0] <= select_writeback_data_mux_execute[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_writeback_data_mux_execute[1] <= select_writeback_data_mux_execute[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOp_execute[0] <= aluOp_execute[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOp_execute[1] <= aluOp_execute[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOp_execute[2] <= aluOp_execute[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOp_execute[3] <= aluOp_execute[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srcA_out[0] <= srcA[0].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[1] <= srcA[1].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[2] <= srcA[2].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[3] <= srcA[3].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[4] <= srcA[4].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[5] <= srcA[5].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[6] <= srcA[6].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[7] <= srcA[7].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[8] <= srcA[8].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[9] <= srcA[9].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[10] <= srcA[10].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[11] <= srcA[11].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[12] <= srcA[12].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[13] <= srcA[13].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[14] <= srcA[14].DB_MAX_OUTPUT_PORT_TYPE
srcA_out[15] <= srcA[15].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[0] <= srcB[0].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[1] <= srcB[1].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[2] <= srcB[2].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[3] <= srcB[3].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[4] <= srcB[4].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[5] <= srcB[5].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[6] <= srcB[6].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[7] <= srcB[7].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[8] <= srcB[8].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[9] <= srcB[9].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[10] <= srcB[10].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[11] <= srcB[11].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[12] <= srcB[12].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[13] <= srcB[13].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[14] <= srcB[14].DB_MAX_OUTPUT_PORT_TYPE
srcB_out[15] <= srcB[15].DB_MAX_OUTPUT_PORT_TYPE
rs1_execute[0] <= rs1[0].DB_MAX_OUTPUT_PORT_TYPE
rs1_execute[1] <= rs1[1].DB_MAX_OUTPUT_PORT_TYPE
rs1_execute[2] <= rs1[2].DB_MAX_OUTPUT_PORT_TYPE
rs1_execute[3] <= rs1[3].DB_MAX_OUTPUT_PORT_TYPE
rs2_execute[0] <= rs2[0].DB_MAX_OUTPUT_PORT_TYPE
rs2_execute[1] <= rs2[1].DB_MAX_OUTPUT_PORT_TYPE
rs2_execute[2] <= rs2[2].DB_MAX_OUTPUT_PORT_TYPE
rs2_execute[3] <= rs2[3].DB_MAX_OUTPUT_PORT_TYPE
rd_execute[0] <= rd[0].DB_MAX_OUTPUT_PORT_TYPE
rd_execute[1] <= rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd_execute[2] <= rd[2].DB_MAX_OUTPUT_PORT_TYPE
rd_execute[3] <= rd[3].DB_MAX_OUTPUT_PORT_TYPE
load_instruction <= load.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_3inputs:mux_alu_forward_A
data0[0] => Mux15.IN5
data0[1] => Mux14.IN5
data0[2] => Mux13.IN5
data0[3] => Mux12.IN5
data0[4] => Mux11.IN5
data0[5] => Mux10.IN5
data0[6] => Mux9.IN5
data0[7] => Mux8.IN5
data0[8] => Mux7.IN5
data0[9] => Mux6.IN5
data0[10] => Mux5.IN5
data0[11] => Mux4.IN5
data0[12] => Mux3.IN5
data0[13] => Mux2.IN5
data0[14] => Mux1.IN5
data0[15] => Mux0.IN5
data1[0] => Mux15.IN6
data1[1] => Mux14.IN6
data1[2] => Mux13.IN6
data1[3] => Mux12.IN6
data1[4] => Mux11.IN6
data1[5] => Mux10.IN6
data1[6] => Mux9.IN6
data1[7] => Mux8.IN6
data1[8] => Mux7.IN6
data1[9] => Mux6.IN6
data1[10] => Mux5.IN6
data1[11] => Mux4.IN6
data1[12] => Mux3.IN6
data1[13] => Mux2.IN6
data1[14] => Mux1.IN6
data1[15] => Mux0.IN6
data2[0] => Mux15.IN7
data2[1] => Mux14.IN7
data2[2] => Mux13.IN7
data2[3] => Mux12.IN7
data2[4] => Mux11.IN7
data2[5] => Mux10.IN7
data2[6] => Mux9.IN7
data2[7] => Mux8.IN7
data2[8] => Mux7.IN7
data2[9] => Mux6.IN7
data2[10] => Mux5.IN7
data2[11] => Mux4.IN7
data2[12] => Mux3.IN7
data2[13] => Mux2.IN7
data2[14] => Mux1.IN7
data2[15] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[0] => Mux5.IN10
select[0] => Mux6.IN10
select[0] => Mux7.IN10
select[0] => Mux8.IN10
select[0] => Mux9.IN10
select[0] => Mux10.IN10
select[0] => Mux11.IN10
select[0] => Mux12.IN10
select[0] => Mux13.IN10
select[0] => Mux14.IN10
select[0] => Mux15.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[1] => Mux5.IN9
select[1] => Mux6.IN9
select[1] => Mux7.IN9
select[1] => Mux8.IN9
select[1] => Mux9.IN9
select[1] => Mux10.IN9
select[1] => Mux11.IN9
select[1] => Mux12.IN9
select[1] => Mux13.IN9
select[1] => Mux14.IN9
select[1] => Mux15.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
select[2] => Mux5.IN8
select[2] => Mux6.IN8
select[2] => Mux7.IN8
select[2] => Mux8.IN8
select[2] => Mux9.IN8
select[2] => Mux10.IN8
select[2] => Mux11.IN8
select[2] => Mux12.IN8
select[2] => Mux13.IN8
select[2] => Mux14.IN8
select[2] => Mux15.IN8
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_3inputs:mux_alu_forward_B
data0[0] => Mux15.IN5
data0[1] => Mux14.IN5
data0[2] => Mux13.IN5
data0[3] => Mux12.IN5
data0[4] => Mux11.IN5
data0[5] => Mux10.IN5
data0[6] => Mux9.IN5
data0[7] => Mux8.IN5
data0[8] => Mux7.IN5
data0[9] => Mux6.IN5
data0[10] => Mux5.IN5
data0[11] => Mux4.IN5
data0[12] => Mux3.IN5
data0[13] => Mux2.IN5
data0[14] => Mux1.IN5
data0[15] => Mux0.IN5
data1[0] => Mux15.IN6
data1[1] => Mux14.IN6
data1[2] => Mux13.IN6
data1[3] => Mux12.IN6
data1[4] => Mux11.IN6
data1[5] => Mux10.IN6
data1[6] => Mux9.IN6
data1[7] => Mux8.IN6
data1[8] => Mux7.IN6
data1[9] => Mux6.IN6
data1[10] => Mux5.IN6
data1[11] => Mux4.IN6
data1[12] => Mux3.IN6
data1[13] => Mux2.IN6
data1[14] => Mux1.IN6
data1[15] => Mux0.IN6
data2[0] => Mux15.IN7
data2[1] => Mux14.IN7
data2[2] => Mux13.IN7
data2[3] => Mux12.IN7
data2[4] => Mux11.IN7
data2[5] => Mux10.IN7
data2[6] => Mux9.IN7
data2[7] => Mux8.IN7
data2[8] => Mux7.IN7
data2[9] => Mux6.IN7
data2[10] => Mux5.IN7
data2[11] => Mux4.IN7
data2[12] => Mux3.IN7
data2[13] => Mux2.IN7
data2[14] => Mux1.IN7
data2[15] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[0] => Mux5.IN10
select[0] => Mux6.IN10
select[0] => Mux7.IN10
select[0] => Mux8.IN10
select[0] => Mux9.IN10
select[0] => Mux10.IN10
select[0] => Mux11.IN10
select[0] => Mux12.IN10
select[0] => Mux13.IN10
select[0] => Mux14.IN10
select[0] => Mux15.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[1] => Mux5.IN9
select[1] => Mux6.IN9
select[1] => Mux7.IN9
select[1] => Mux8.IN9
select[1] => Mux9.IN9
select[1] => Mux10.IN9
select[1] => Mux11.IN9
select[1] => Mux12.IN9
select[1] => Mux13.IN9
select[1] => Mux14.IN9
select[1] => Mux15.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
select[2] => Mux5.IN8
select[2] => Mux6.IN8
select[2] => Mux7.IN8
select[2] => Mux8.IN8
select[2] => Mux9.IN8
select[2] => Mux10.IN8
select[2] => Mux11.IN8
select[2] => Mux12.IN8
select[2] => Mux13.IN8
select[2] => Mux14.IN8
select[2] => Mux15.IN8
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:ALU_instance
aluOp[0] => Equal0.IN7
aluOp[1] => Equal0.IN6
aluOp[2] => Equal0.IN5
aluOp[3] => Equal0.IN4
srcA[0] => srcA[0].IN1
srcA[1] => srcA[1].IN1
srcA[2] => srcA[2].IN1
srcA[3] => srcA[3].IN1
srcA[4] => srcA[4].IN1
srcA[5] => srcA[5].IN1
srcA[6] => srcA[6].IN1
srcA[7] => srcA[7].IN1
srcA[8] => srcA[8].IN1
srcA[9] => srcA[9].IN1
srcA[10] => srcA[10].IN1
srcA[11] => srcA[11].IN1
srcA[12] => srcA[12].IN1
srcA[13] => srcA[13].IN1
srcA[14] => srcA[14].IN1
srcA[15] => srcA[15].IN1
srcB[0] => srcB[0].IN1
srcB[1] => srcB[1].IN1
srcB[2] => srcB[2].IN1
srcB[3] => srcB[3].IN1
srcB[4] => srcB[4].IN1
srcB[5] => srcB[5].IN1
srcB[6] => srcB[6].IN1
srcB[7] => srcB[7].IN1
srcB[8] => srcB[8].IN1
srcB[9] => srcB[9].IN1
srcB[10] => srcB[10].IN1
srcB[11] => srcB[11].IN1
srcB[12] => srcB[12].IN1
srcB[13] => srcB[13].IN1
srcB[14] => srcB[14].IN1
srcB[15] => srcB[15].IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:ALU_instance|adder:u_adder
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|forwarding_unit:forwarding_unit_instance
rs1_execute[0] => Equal0.IN3
rs1_execute[0] => Equal1.IN3
rs1_execute[1] => Equal0.IN2
rs1_execute[1] => Equal1.IN2
rs1_execute[2] => Equal0.IN1
rs1_execute[2] => Equal1.IN1
rs1_execute[3] => Equal0.IN0
rs1_execute[3] => Equal1.IN0
rs2_execute[0] => Equal2.IN3
rs2_execute[0] => Equal3.IN3
rs2_execute[1] => Equal2.IN2
rs2_execute[1] => Equal3.IN2
rs2_execute[2] => Equal2.IN1
rs2_execute[2] => Equal3.IN1
rs2_execute[3] => Equal2.IN0
rs2_execute[3] => Equal3.IN0
rs1_memory[0] => ~NO_FANOUT~
rs1_memory[1] => ~NO_FANOUT~
rs1_memory[2] => ~NO_FANOUT~
rs1_memory[3] => ~NO_FANOUT~
rs2_memory[0] => ~NO_FANOUT~
rs2_memory[1] => ~NO_FANOUT~
rs2_memory[2] => ~NO_FANOUT~
rs2_memory[3] => ~NO_FANOUT~
rs1_writeback[0] => ~NO_FANOUT~
rs1_writeback[1] => ~NO_FANOUT~
rs1_writeback[2] => ~NO_FANOUT~
rs1_writeback[3] => ~NO_FANOUT~
rs2_writeback[0] => ~NO_FANOUT~
rs2_writeback[1] => ~NO_FANOUT~
rs2_writeback[2] => ~NO_FANOUT~
rs2_writeback[3] => ~NO_FANOUT~
rd_memory[0] => Equal0.IN7
rd_memory[0] => Equal2.IN7
rd_memory[1] => Equal0.IN6
rd_memory[1] => Equal2.IN6
rd_memory[2] => Equal0.IN5
rd_memory[2] => Equal2.IN5
rd_memory[3] => Equal0.IN4
rd_memory[3] => Equal2.IN4
rd_writeback[0] => Equal1.IN7
rd_writeback[0] => Equal3.IN7
rd_writeback[1] => Equal1.IN6
rd_writeback[1] => Equal3.IN6
rd_writeback[2] => Equal1.IN5
rd_writeback[2] => Equal3.IN5
rd_writeback[3] => Equal1.IN4
rd_writeback[3] => Equal3.IN4
write_memory_enable_execute => always0.IN1
write_memory_enable_execute => always0.IN1
wre_memory => always0.IN1
wre_memory => always0.IN1
wre_writeback => always0.IN1
wre_writeback => always0.IN1
select_forward_mux_A[0] <= select_forward_mux_A.DB_MAX_OUTPUT_PORT_TYPE
select_forward_mux_A[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
select_forward_mux_A[2] <= <GND>
select_forward_mux_B[0] <= select_forward_mux_B.DB_MAX_OUTPUT_PORT_TYPE
select_forward_mux_B[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
select_forward_mux_B[2] <= <GND>


|top|ExecuteMemory_register:ExecuteMemory_register_instance
clk => rd[0].CLK
clk => rd[1].CLK
clk => rd[2].CLK
clk => rd[3].CLK
clk => rd[4].CLK
clk => rd[5].CLK
clk => rd[6].CLK
clk => rd[7].CLK
clk => rd[8].CLK
clk => rd[9].CLK
clk => rd[10].CLK
clk => rd[11].CLK
clk => rd[12].CLK
clk => rd[13].CLK
clk => rd[14].CLK
clk => rd[15].CLK
clk => srcB[0].CLK
clk => srcB[1].CLK
clk => srcB[2].CLK
clk => srcB[3].CLK
clk => srcB[4].CLK
clk => srcB[5].CLK
clk => srcB[6].CLK
clk => srcB[7].CLK
clk => srcB[8].CLK
clk => srcB[9].CLK
clk => srcB[10].CLK
clk => srcB[11].CLK
clk => srcB[12].CLK
clk => srcB[13].CLK
clk => srcB[14].CLK
clk => srcB[15].CLK
clk => srcA[0].CLK
clk => srcA[1].CLK
clk => srcA[2].CLK
clk => srcA[3].CLK
clk => srcA[4].CLK
clk => srcA[5].CLK
clk => srcA[6].CLK
clk => srcA[7].CLK
clk => srcA[8].CLK
clk => srcA[9].CLK
clk => srcA[10].CLK
clk => srcA[11].CLK
clk => srcA[12].CLK
clk => srcA[13].CLK
clk => srcA[14].CLK
clk => srcA[15].CLK
clk => write_memory_enable.CLK
clk => select_writeback_data_mux.CLK
clk => wre.CLK
clk => ALUresult[0].CLK
clk => ALUresult[1].CLK
clk => ALUresult[2].CLK
clk => ALUresult[3].CLK
clk => ALUresult[4].CLK
clk => ALUresult[5].CLK
clk => ALUresult[6].CLK
clk => ALUresult[7].CLK
clk => ALUresult[8].CLK
clk => ALUresult[9].CLK
clk => ALUresult[10].CLK
clk => ALUresult[11].CLK
clk => ALUresult[12].CLK
clk => ALUresult[13].CLK
clk => ALUresult[14].CLK
clk => ALUresult[15].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
reset => rs1.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs1.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => rs2.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => ALUresult.OUTPUTSELECT
reset => wre.OUTPUTSELECT
reset => select_writeback_data_mux.OUTPUTSELECT
reset => write_memory_enable.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcA.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => srcB.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
reset => rd.OUTPUTSELECT
wre_execute => wre.DATAA
select_writeback_data_mux_execute => select_writeback_data_mux.DATAA
write_memory_enable_execute => write_memory_enable.DATAA
rs1_execute[0] => rs1.DATAA
rs1_execute[1] => rs1.DATAA
rs1_execute[2] => rs1.DATAA
rs1_execute[3] => rs1.DATAA
rs2_execute[0] => rs2.DATAA
rs2_execute[1] => rs2.DATAA
rs2_execute[2] => rs2.DATAA
rs2_execute[3] => rs2.DATAA
ALUresult_in[0] => ALUresult.DATAA
ALUresult_in[1] => ALUresult.DATAA
ALUresult_in[2] => ALUresult.DATAA
ALUresult_in[3] => ALUresult.DATAA
ALUresult_in[4] => ALUresult.DATAA
ALUresult_in[5] => ALUresult.DATAA
ALUresult_in[6] => ALUresult.DATAA
ALUresult_in[7] => ALUresult.DATAA
ALUresult_in[8] => ALUresult.DATAA
ALUresult_in[9] => ALUresult.DATAA
ALUresult_in[10] => ALUresult.DATAA
ALUresult_in[11] => ALUresult.DATAA
ALUresult_in[12] => ALUresult.DATAA
ALUresult_in[13] => ALUresult.DATAA
ALUresult_in[14] => ALUresult.DATAA
ALUresult_in[15] => ALUresult.DATAA
srcA_execute[0] => srcA.DATAA
srcA_execute[1] => srcA.DATAA
srcA_execute[2] => srcA.DATAA
srcA_execute[3] => srcA.DATAA
srcA_execute[4] => srcA.DATAA
srcA_execute[5] => srcA.DATAA
srcA_execute[6] => srcA.DATAA
srcA_execute[7] => srcA.DATAA
srcA_execute[8] => srcA.DATAA
srcA_execute[9] => srcA.DATAA
srcA_execute[10] => srcA.DATAA
srcA_execute[11] => srcA.DATAA
srcA_execute[12] => srcA.DATAA
srcA_execute[13] => srcA.DATAA
srcA_execute[14] => srcA.DATAA
srcA_execute[15] => srcA.DATAA
srcB_execute[0] => srcB.DATAA
srcB_execute[1] => srcB.DATAA
srcB_execute[2] => srcB.DATAA
srcB_execute[3] => srcB.DATAA
srcB_execute[4] => srcB.DATAA
srcB_execute[5] => srcB.DATAA
srcB_execute[6] => srcB.DATAA
srcB_execute[7] => srcB.DATAA
srcB_execute[8] => srcB.DATAA
srcB_execute[9] => srcB.DATAA
srcB_execute[10] => srcB.DATAA
srcB_execute[11] => srcB.DATAA
srcB_execute[12] => srcB.DATAA
srcB_execute[13] => srcB.DATAA
srcB_execute[14] => srcB.DATAA
srcB_execute[15] => srcB.DATAA
rd_execute[0] => rd.DATAA
rd_execute[1] => rd.DATAA
rd_execute[2] => rd.DATAA
rd_execute[3] => rd.DATAA
rd_execute[4] => rd.DATAA
rd_execute[5] => rd.DATAA
rd_execute[6] => rd.DATAA
rd_execute[7] => rd.DATAA
rd_execute[8] => rd.DATAA
rd_execute[9] => rd.DATAA
rd_execute[10] => rd.DATAA
rd_execute[11] => rd.DATAA
rd_execute[12] => rd.DATAA
rd_execute[13] => rd.DATAA
rd_execute[14] => rd.DATAA
rd_execute[15] => rd.DATAA
wre_memory <= wre.DB_MAX_OUTPUT_PORT_TYPE
select_writeback_data_mux_memory <= select_writeback_data_mux.DB_MAX_OUTPUT_PORT_TYPE
write_memory_enable_memory <= write_memory_enable.DB_MAX_OUTPUT_PORT_TYPE
rs1_memory[0] <= rs1[0].DB_MAX_OUTPUT_PORT_TYPE
rs1_memory[1] <= rs1[1].DB_MAX_OUTPUT_PORT_TYPE
rs1_memory[2] <= rs1[2].DB_MAX_OUTPUT_PORT_TYPE
rs1_memory[3] <= rs1[3].DB_MAX_OUTPUT_PORT_TYPE
rs2_memory[0] <= rs2[0].DB_MAX_OUTPUT_PORT_TYPE
rs2_memory[1] <= rs2[1].DB_MAX_OUTPUT_PORT_TYPE
rs2_memory[2] <= rs2[2].DB_MAX_OUTPUT_PORT_TYPE
rs2_memory[3] <= rs2[3].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[0] <= ALUresult[0].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[1] <= ALUresult[1].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[2] <= ALUresult[2].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[3] <= ALUresult[3].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[4] <= ALUresult[4].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[5] <= ALUresult[5].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[6] <= ALUresult[6].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[7] <= ALUresult[7].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[8] <= ALUresult[8].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[9] <= ALUresult[9].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[10] <= ALUresult[10].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[11] <= ALUresult[11].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[12] <= ALUresult[12].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[13] <= ALUresult[13].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[14] <= ALUresult[14].DB_MAX_OUTPUT_PORT_TYPE
ALUresult_out[15] <= ALUresult[15].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[0] <= srcA[0].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[1] <= srcA[1].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[2] <= srcA[2].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[3] <= srcA[3].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[4] <= srcA[4].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[5] <= srcA[5].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[6] <= srcA[6].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[7] <= srcA[7].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[8] <= srcA[8].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[9] <= srcA[9].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[10] <= srcA[10].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[11] <= srcA[11].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[12] <= srcA[12].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[13] <= srcA[13].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[14] <= srcA[14].DB_MAX_OUTPUT_PORT_TYPE
srcA_memory[15] <= srcA[15].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[0] <= srcB[0].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[1] <= srcB[1].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[2] <= srcB[2].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[3] <= srcB[3].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[4] <= srcB[4].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[5] <= srcB[5].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[6] <= srcB[6].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[7] <= srcB[7].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[8] <= srcB[8].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[9] <= srcB[9].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[10] <= srcB[10].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[11] <= srcB[11].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[12] <= srcB[12].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[13] <= srcB[13].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[14] <= srcB[14].DB_MAX_OUTPUT_PORT_TYPE
srcB_memory[15] <= srcB[15].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[0] <= rd[0].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[1] <= rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[2] <= rd[2].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[3] <= rd[3].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[4] <= rd[4].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[5] <= rd[5].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[6] <= rd[6].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[7] <= rd[7].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[8] <= rd[8].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[9] <= rd[9].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[10] <= rd[10].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[11] <= rd[11].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[12] <= rd[12].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[13] <= rd[13].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[14] <= rd[14].DB_MAX_OUTPUT_PORT_TYPE
rd_memory[15] <= rd[15].DB_MAX_OUTPUT_PORT_TYPE


|top|RAM:RAM_instance
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top|RAM:RAM_instance|altsyncram:altsyncram_component
wren_a => altsyncram_78n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_78n1:auto_generated.data_a[0]
data_a[1] => altsyncram_78n1:auto_generated.data_a[1]
data_a[2] => altsyncram_78n1:auto_generated.data_a[2]
data_a[3] => altsyncram_78n1:auto_generated.data_a[3]
data_a[4] => altsyncram_78n1:auto_generated.data_a[4]
data_a[5] => altsyncram_78n1:auto_generated.data_a[5]
data_a[6] => altsyncram_78n1:auto_generated.data_a[6]
data_a[7] => altsyncram_78n1:auto_generated.data_a[7]
data_a[8] => altsyncram_78n1:auto_generated.data_a[8]
data_a[9] => altsyncram_78n1:auto_generated.data_a[9]
data_a[10] => altsyncram_78n1:auto_generated.data_a[10]
data_a[11] => altsyncram_78n1:auto_generated.data_a[11]
data_a[12] => altsyncram_78n1:auto_generated.data_a[12]
data_a[13] => altsyncram_78n1:auto_generated.data_a[13]
data_a[14] => altsyncram_78n1:auto_generated.data_a[14]
data_a[15] => altsyncram_78n1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_78n1:auto_generated.address_a[0]
address_a[1] => altsyncram_78n1:auto_generated.address_a[1]
address_a[2] => altsyncram_78n1:auto_generated.address_a[2]
address_a[3] => altsyncram_78n1:auto_generated.address_a[3]
address_a[4] => altsyncram_78n1:auto_generated.address_a[4]
address_a[5] => altsyncram_78n1:auto_generated.address_a[5]
address_a[6] => altsyncram_78n1:auto_generated.address_a[6]
address_a[7] => altsyncram_78n1:auto_generated.address_a[7]
address_a[8] => altsyncram_78n1:auto_generated.address_a[8]
address_a[9] => altsyncram_78n1:auto_generated.address_a[9]
address_a[10] => altsyncram_78n1:auto_generated.address_a[10]
address_a[11] => altsyncram_78n1:auto_generated.address_a[11]
address_a[12] => altsyncram_78n1:auto_generated.address_a[12]
address_a[13] => altsyncram_78n1:auto_generated.address_a[13]
address_a[14] => altsyncram_78n1:auto_generated.address_a[14]
address_a[15] => altsyncram_78n1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_78n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_78n1:auto_generated.q_a[0]
q_a[1] <= altsyncram_78n1:auto_generated.q_a[1]
q_a[2] <= altsyncram_78n1:auto_generated.q_a[2]
q_a[3] <= altsyncram_78n1:auto_generated.q_a[3]
q_a[4] <= altsyncram_78n1:auto_generated.q_a[4]
q_a[5] <= altsyncram_78n1:auto_generated.q_a[5]
q_a[6] <= altsyncram_78n1:auto_generated.q_a[6]
q_a[7] <= altsyncram_78n1:auto_generated.q_a[7]
q_a[8] <= altsyncram_78n1:auto_generated.q_a[8]
q_a[9] <= altsyncram_78n1:auto_generated.q_a[9]
q_a[10] <= altsyncram_78n1:auto_generated.q_a[10]
q_a[11] <= altsyncram_78n1:auto_generated.q_a[11]
q_a[12] <= altsyncram_78n1:auto_generated.q_a[12]
q_a[13] <= altsyncram_78n1:auto_generated.q_a[13]
q_a[14] <= altsyncram_78n1:auto_generated.q_a[14]
q_a[15] <= altsyncram_78n1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_78n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ~NO_FANOUT~
address_a[13] => ~NO_FANOUT~
address_a[14] => ~NO_FANOUT~
address_a[15] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top|MemoryWriteback_register:MemoryWriteback_register_instance
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rd_writeback[0]~reg0.CLK
clk => rd_writeback[1]~reg0.CLK
clk => rd_writeback[2]~reg0.CLK
clk => rd_writeback[3]~reg0.CLK
clk => select_writeback_data_mux_writeback~reg0.CLK
clk => wre_writeback~reg0.CLK
clk => data_memory[0].CLK
clk => data_memory[1].CLK
clk => data_memory[2].CLK
clk => data_memory[3].CLK
clk => data_memory[4].CLK
clk => data_memory[5].CLK
clk => data_memory[6].CLK
clk => data_memory[7].CLK
clk => data_memory[8].CLK
clk => data_memory[9].CLK
clk => data_memory[10].CLK
clk => data_memory[11].CLK
clk => data_memory[12].CLK
clk => data_memory[13].CLK
clk => data_memory[14].CLK
clk => data_memory[15].CLK
clk => data_calculated[0].CLK
clk => data_calculated[1].CLK
clk => data_calculated[2].CLK
clk => data_calculated[3].CLK
clk => data_calculated[4].CLK
clk => data_calculated[5].CLK
clk => data_calculated[6].CLK
clk => data_calculated[7].CLK
clk => data_calculated[8].CLK
clk => data_calculated[9].CLK
clk => data_calculated[10].CLK
clk => data_calculated[11].CLK
clk => data_calculated[12].CLK
clk => data_calculated[13].CLK
clk => data_calculated[14].CLK
clk => data_calculated[15].CLK
reset => rs2[0].ACLR
reset => rs2[1].ACLR
reset => rs2[2].ACLR
reset => rs2[3].ACLR
reset => rs1[0].ACLR
reset => rs1[1].ACLR
reset => rs1[2].ACLR
reset => rs1[3].ACLR
reset => rd_writeback[0]~reg0.ACLR
reset => rd_writeback[1]~reg0.ACLR
reset => rd_writeback[2]~reg0.ACLR
reset => rd_writeback[3]~reg0.ACLR
reset => select_writeback_data_mux_writeback~reg0.ACLR
reset => wre_writeback~reg0.ACLR
reset => data_memory[0].ACLR
reset => data_memory[1].ACLR
reset => data_memory[2].ACLR
reset => data_memory[3].ACLR
reset => data_memory[4].ACLR
reset => data_memory[5].ACLR
reset => data_memory[6].ACLR
reset => data_memory[7].ACLR
reset => data_memory[8].ACLR
reset => data_memory[9].ACLR
reset => data_memory[10].ACLR
reset => data_memory[11].ACLR
reset => data_memory[12].ACLR
reset => data_memory[13].ACLR
reset => data_memory[14].ACLR
reset => data_memory[15].ACLR
reset => data_calculated[0].ACLR
reset => data_calculated[1].ACLR
reset => data_calculated[2].ACLR
reset => data_calculated[3].ACLR
reset => data_calculated[4].ACLR
reset => data_calculated[5].ACLR
reset => data_calculated[6].ACLR
reset => data_calculated[7].ACLR
reset => data_calculated[8].ACLR
reset => data_calculated[9].ACLR
reset => data_calculated[10].ACLR
reset => data_calculated[11].ACLR
reset => data_calculated[12].ACLR
reset => data_calculated[13].ACLR
reset => data_calculated[14].ACLR
reset => data_calculated[15].ACLR
wre_memory => wre_writeback~reg0.DATAIN
select_writeback_data_mux_memory => select_writeback_data_mux_writeback~reg0.DATAIN
rs1_memory[0] => rs1[0].DATAIN
rs1_memory[1] => rs1[1].DATAIN
rs1_memory[2] => rs1[2].DATAIN
rs1_memory[3] => rs1[3].DATAIN
rs2_memory[0] => rs2[0].DATAIN
rs2_memory[1] => rs2[1].DATAIN
rs2_memory[2] => rs2[2].DATAIN
rs2_memory[3] => rs2[3].DATAIN
rd_memory[0] => rd_writeback[0]~reg0.DATAIN
rd_memory[1] => rd_writeback[1]~reg0.DATAIN
rd_memory[2] => rd_writeback[2]~reg0.DATAIN
rd_memory[3] => rd_writeback[3]~reg0.DATAIN
data_from_memory_in[0] => data_memory[0].DATAIN
data_from_memory_in[1] => data_memory[1].DATAIN
data_from_memory_in[2] => data_memory[2].DATAIN
data_from_memory_in[3] => data_memory[3].DATAIN
data_from_memory_in[4] => data_memory[4].DATAIN
data_from_memory_in[5] => data_memory[5].DATAIN
data_from_memory_in[6] => data_memory[6].DATAIN
data_from_memory_in[7] => data_memory[7].DATAIN
data_from_memory_in[8] => data_memory[8].DATAIN
data_from_memory_in[9] => data_memory[9].DATAIN
data_from_memory_in[10] => data_memory[10].DATAIN
data_from_memory_in[11] => data_memory[11].DATAIN
data_from_memory_in[12] => data_memory[12].DATAIN
data_from_memory_in[13] => data_memory[13].DATAIN
data_from_memory_in[14] => data_memory[14].DATAIN
data_from_memory_in[15] => data_memory[15].DATAIN
calc_data_in[0] => data_calculated[0].DATAIN
calc_data_in[1] => data_calculated[1].DATAIN
calc_data_in[2] => data_calculated[2].DATAIN
calc_data_in[3] => data_calculated[3].DATAIN
calc_data_in[4] => data_calculated[4].DATAIN
calc_data_in[5] => data_calculated[5].DATAIN
calc_data_in[6] => data_calculated[6].DATAIN
calc_data_in[7] => data_calculated[7].DATAIN
calc_data_in[8] => data_calculated[8].DATAIN
calc_data_in[9] => data_calculated[9].DATAIN
calc_data_in[10] => data_calculated[10].DATAIN
calc_data_in[11] => data_calculated[11].DATAIN
calc_data_in[12] => data_calculated[12].DATAIN
calc_data_in[13] => data_calculated[13].DATAIN
calc_data_in[14] => data_calculated[14].DATAIN
calc_data_in[15] => data_calculated[15].DATAIN
data_from_memory_out[0] <= data_memory[0].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[1] <= data_memory[1].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[2] <= data_memory[2].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[3] <= data_memory[3].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[4] <= data_memory[4].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[5] <= data_memory[5].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[6] <= data_memory[6].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[7] <= data_memory[7].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[8] <= data_memory[8].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[9] <= data_memory[9].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[10] <= data_memory[10].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[11] <= data_memory[11].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[12] <= data_memory[12].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[13] <= data_memory[13].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[14] <= data_memory[14].DB_MAX_OUTPUT_PORT_TYPE
data_from_memory_out[15] <= data_memory[15].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[0] <= data_calculated[0].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[1] <= data_calculated[1].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[2] <= data_calculated[2].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[3] <= data_calculated[3].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[4] <= data_calculated[4].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[5] <= data_calculated[5].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[6] <= data_calculated[6].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[7] <= data_calculated[7].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[8] <= data_calculated[8].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[9] <= data_calculated[9].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[10] <= data_calculated[10].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[11] <= data_calculated[11].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[12] <= data_calculated[12].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[13] <= data_calculated[13].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[14] <= data_calculated[14].DB_MAX_OUTPUT_PORT_TYPE
calc_data_out[15] <= data_calculated[15].DB_MAX_OUTPUT_PORT_TYPE
wre_writeback <= wre_writeback~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_writeback_data_mux_writeback <= select_writeback_data_mux_writeback~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_writeback[0] <= rs1[0].DB_MAX_OUTPUT_PORT_TYPE
rs1_writeback[1] <= rs1[1].DB_MAX_OUTPUT_PORT_TYPE
rs1_writeback[2] <= rs1[2].DB_MAX_OUTPUT_PORT_TYPE
rs1_writeback[3] <= rs1[3].DB_MAX_OUTPUT_PORT_TYPE
rs2_writeback[0] <= rs2[0].DB_MAX_OUTPUT_PORT_TYPE
rs2_writeback[1] <= rs2[1].DB_MAX_OUTPUT_PORT_TYPE
rs2_writeback[2] <= rs2[2].DB_MAX_OUTPUT_PORT_TYPE
rs2_writeback[3] <= rs2[3].DB_MAX_OUTPUT_PORT_TYPE
rd_writeback[0] <= rd_writeback[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_writeback[1] <= rd_writeback[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_writeback[2] <= rd_writeback[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_writeback[3] <= rd_writeback[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mux_2inputs:mux_2inputs_writeback
data0[0] => Selector15.IN4
data0[1] => Selector14.IN4
data0[2] => Selector13.IN4
data0[3] => Selector12.IN4
data0[4] => Selector11.IN4
data0[5] => Selector10.IN4
data0[6] => Selector9.IN4
data0[7] => Selector8.IN4
data0[8] => Selector7.IN4
data0[9] => Selector6.IN4
data0[10] => Selector5.IN4
data0[11] => Selector4.IN4
data0[12] => Selector3.IN4
data0[13] => Selector2.IN4
data0[14] => Selector1.IN4
data0[15] => Selector0.IN4
data1[0] => Selector15.IN5
data1[1] => Selector14.IN5
data1[2] => Selector13.IN5
data1[3] => Selector12.IN5
data1[4] => Selector11.IN5
data1[5] => Selector10.IN5
data1[6] => Selector9.IN5
data1[7] => Selector8.IN5
data1[8] => Selector7.IN5
data1[9] => Selector6.IN5
data1[10] => Selector5.IN5
data1[11] => Selector4.IN5
data1[12] => Selector3.IN5
data1[13] => Selector2.IN5
data1[14] => Selector1.IN5
data1[15] => Selector0.IN5
select[0] => Equal0.IN3
select[0] => Equal1.IN3
select[1] => Equal0.IN2
select[1] => Equal1.IN2
out[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


