$date
	Sun Oct 23 00:00:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#725228
b11010 !
1"
#725230
b11010 &
b11010 %
1$
#725231
0"
#725234
b1101 &
b1101 %
#725238
b101000 &
b101000 %
#725242
b10100 &
b10100 %
#725246
b1010 &
b1010 %
#725250
b101 &
b101 %
#725254
b10000 &
b10000 %
#725258
b1000 &
b1000 %
#725262
b100 &
b100 %
#725266
b10 &
b10 %
#725270
b1 &
1#
b1 %
#725274
b0 &
b0 %
0#
0$
#1694419
b10010 !
1"
#1694422
b10010 &
b10010 %
1$
#1694423
0"
#1694426
b1001 &
b1001 %
#1694430
b11100 &
b11100 %
#1694434
b1110 &
b1110 %
#1694438
b111 &
b111 %
#1694442
b10110 &
b10110 %
#1694446
b1011 &
b1011 %
#1694450
b100010 &
b100010 %
#1694454
b10001 &
b10001 %
#1694458
b110100 &
b110100 %
#1694462
b11010 &
b11010 %
#1694466
b1101 &
b1101 %
#1694470
b101000 &
b101000 %
#1694474
b10100 &
b10100 %
#1694478
b1010 &
b1010 %
#1694482
b101 &
b101 %
#1694486
b10000 &
b10000 %
#1694490
b1000 &
b1000 %
#1694494
b100 &
b100 %
#1694498
b10 &
b10 %
#1694502
b1 &
1#
b1 %
#1694506
b0 &
b0 %
0#
0$
#2733085
b11001 !
1"
#2733086
b11001 &
b11001 %
1$
#2733087
0"
#2733090
b1001100 &
b1001100 %
#2733094
b100110 &
b100110 %
#2733098
b10011 &
b10011 %
#2733102
b111010 &
b111010 %
#2733106
b11101 &
b11101 %
#2733110
b1011000 &
b1011000 %
#2733114
b101100 &
b101100 %
#2733118
b10110 &
b10110 %
#2733122
b1011 &
b1011 %
#2733126
b100010 &
b100010 %
#2733130
b10001 &
b10001 %
#2733134
b110100 &
b110100 %
#2733138
b11010 &
b11010 %
#2733142
b1101 &
b1101 %
#2733146
b101000 &
b101000 %
#2733150
b10100 &
b10100 %
#2733154
b1010 &
b1010 %
#2733158
b101 &
b101 %
#2733162
b10000 &
b10000 %
#2733166
b1000 &
b1000 %
#2733170
b100 &
b100 %
#2733174
b10 &
b10 %
#2733178
b1 &
b1 %
1#
#2733182
b0 &
0#
b0 %
0$
#4500012
