$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module arithmetic_example_testbench $end
  $scope module DESIGN_INSTANCE $end
   $var wire 8 % a [7:0] $end
   $var wire 8 & b [7:0] $end
   $var wire 16 # result [15:0] $end
   $var wire 8 ' x [7:0] $end
   $var wire 8 ( y [7:0] $end
   $var wire 16 $ signed_result [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000001001110001 #
b1111111111111101 $
b00011001 %
b00000101 &
b11110110 '
b00000011 (
#20
