v 20010722
C 58200 49300 1 0 0 74139-1.sym
{
T 59900 52100 5 10 1 1 0 6
uref=U?
}
C 56000 51600 1 0 0 in-1.sym
{
T 56000 51900 5 10 1 1 0 0
uref=SID /CS board
}
C 56000 50300 1 0 0 in-1.sym
{
T 56000 50600 5 10 1 1 0 0
uref=VIC /CS board
}
C 56000 49700 1 0 0 in-1.sym
{
T 56000 50000 5 10 1 1 0 0
uref=A8
}
C 56000 49200 1 0 0 in-1.sym
{
T 56000 49500 5 10 1 1 0 0
uref=A9
}
C 61500 52100 1 0 0 out-1.sym
{
T 61500 52400 5 10 1 1 0 0
uref=/D400 - SID /CS chip
}
C 61500 51600 1 0 0 out-1.sym
{
T 61500 51900 5 10 1 1 0 0
uref=/D500
}
C 61500 51200 1 0 0 out-1.sym
{
T 61500 51400 5 10 1 1 0 0
uref=/D600
}
C 61500 50700 1 0 0 out-1.sym
{
T 61500 51000 5 10 1 1 0 0
uref=/D700
}
C 61500 50200 1 0 0 out-1.sym
{
T 61500 50500 5 10 1 1 0 0
uref=/D000 - VIC /CS chip
}
C 61500 49700 1 0 0 out-1.sym
{
T 61500 50000 5 10 1 1 0 0
uref=/D100
}
C 61500 49200 1 0 0 out-1.sym
{
T 61500 49500 5 10 1 1 0 0
uref=/D200
}
C 61500 48700 1 0 0 out-1.sym
{
T 61500 49000 5 10 1 1 0 0
uref=/D300
}
N 56600 51700 58200 51700 4
N 56600 50400 58200 50400 4
N 56600 49800 57400 49800 4
N 57400 50100 58200 50100 4
N 56600 49300 57600 49300 4
N 57600 49800 58200 49800 4
N 57400 49800 57400 51400 4
N 57400 51400 58200 51400 4
N 57600 49300 57600 51100 4
N 57600 51100 58200 51100 4
N 60200 51700 60400 51700 4
N 60400 51700 60400 52200 4
N 60400 52200 61500 52200 4
N 60200 51400 60600 51400 4
N 60600 51400 60600 51700 4
N 60600 51700 61500 51700 4
N 60200 51100 60800 51100 4
N 60800 51100 60800 51300 4
N 60800 51300 61500 51300 4
N 60200 50800 61500 50800 4
N 60200 50400 60800 50400 4
N 60800 50400 60800 50300 4
N 60800 50300 61500 50300 4
N 60200 50100 60600 50100 4
N 60600 50100 60600 49800 4
N 60600 49800 61500 49800 4
N 60200 49800 60400 49800 4
N 60400 49800 60400 49300 4
N 60400 49300 61500 49300 4
N 60200 49500 60200 48800 4
N 60200 48800 61500 48800 4
