Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:40:21 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.322ns (9.733%)  route 2.986ns (90.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.989     3.980    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/a_load_12_reg_21420
    DSP48_X1Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X1Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.322ns (9.820%)  route 2.957ns (90.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.959     3.951    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/a_load_12_reg_21420
    DSP48_X1Y33          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X1Y33          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[21]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[22]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[23]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.322ns (9.416%)  route 3.098ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          2.100     4.092    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y86         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y86         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[24]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.337ns (11.102%)  route 2.699ns (88.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.716     1.657    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X49Y117        LUT3 (Prop_lut3_I0_O)        0.068     1.725 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/col_load_3_reg_1853[8]_i_1/O
                         net (fo=53, routed)          1.983     3.708    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/reg_9711
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.537     4.066    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.066    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.322ns (10.262%)  route 2.816ns (89.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.716     1.657    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X49Y117        LUT3 (Prop_lut3_I0_O)        0.053     1.710 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/col_load_15_reg_2220[8]_i_1/O
                         net (fo=53, routed)          2.100     3.810    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/reg_971212_out
    DSP48_X1Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X1Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U15/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.322ns (9.806%)  route 2.962ns (90.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.964     3.956    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y85         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[17]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.322ns (9.806%)  route 2.962ns (90.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y117        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/icmp_ln97_reg_1728_reg[0]/Q
                         net (fo=52, routed)          0.998     1.939    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_0
    SLICE_X48Y112        LUT3 (Prop_lut3_I0_O)        0.053     1.992 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U13/loop_imperfect_mubkb_MulnS_0_U/col_load_13_reg_2158[8]_i_1/O
                         net (fo=43, routed)          1.964     3.956    bd_0_i/hls_inst/inst/a_load_12_reg_21420
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y85         FDRE                                         r  bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X20Y85         FDRE (Setup_fdre_C_CE)      -0.219     4.384    bd_0_i/hls_inst/inst/a_load_12_reg_2142_reg[18]
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  0.428    




