INFO: [VRFC 10-163] Analyzing VHDL file "C:/LIDIA/Poli/anul3/scs/proiect_scs/proiect_scs.srcs/sim_1/new/final_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Final_Top_tb'
